GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded
Accel-Sim [build accelsim-commit-e02c99dbadefc0b9dc95317100be2a446eec142c_modified_0.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   60 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   60 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                       1 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      20 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,1,1,4,0,0,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     N:64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    0 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        32 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1607.0:1607.0:1607.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /benchrun/accelsim-sass/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx32-dimy32/results/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,1 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  4,1 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                  4,1 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  4,1 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000000700 	high:11 low:8
addr_dec_mask[BK]    = 0000000000038080 	high:18 low:7
addr_dec_mask[ROW]   = 000000007ffc0000 	high:31 low:18
addr_dec_mask[COL]   = 000000000000787f 	high:15 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1607000000.000000:1607000000.000000:1607000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000062227753578:0.00000000062227753578:0.00000000062227753578:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f2f55500000,4096
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx32-dimy32/results/traces/kernel-1.traceg
-kernel name = _Z4copyPfS_ii
-kernel id = 1
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 6
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f2f81000000
-local mem base_addr = 0x00007f2f7f000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx32-dimy32/results/traces/kernel-1.traceg
launching kernel name: _Z4copyPfS_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 1: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 1252
gpu_sim_insn = 19456
gpu_ipc =      15.5399
gpu_tot_sim_cycle = 1252
gpu_tot_sim_insn = 19456
gpu_tot_ipc =      15.5399
gpu_tot_issued_cta = 4
gpu_occupancy = 12.2143% 
gpu_tot_occupancy = 12.2143% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 16
partiton_level_parallism =       0.1086
partiton_level_parallism_total  =       0.1086
partiton_level_parallism_util =       2.5660
partiton_level_parallism_util_total  =       2.5660
L2_BW  =       5.5860 GB/Sec
L2_BW_total  =       5.5860 GB/Sec
gpu_total_sim_rate=19456

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 320
	L1I_total_cache_misses = 64
	L1I_total_cache_miss_rate = 0.2000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 256
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 64
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 56
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 320

Total_core_cache_fail_stats:
ctas_completed 4, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 19456
gpgpu_n_tot_w_icount = 608
gpgpu_n_stall_shd_mem = 64
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64
gpgpu_n_mem_write_global = 64
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1024
gpgpu_n_store_insn = 1024
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 64
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:6550	W0_Scoreboard:2648	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:608
single_issue_nums: WS0:272	WS1:272	
dual_issue_nums: WS0:16	WS1:16	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 512 {8:64,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4608 {72:64,}
traffic_breakdown_coretomem[INST_ACC_R] = 64 {8:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4608 {72:64,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 512 {8:64,}
traffic_breakdown_memtocore[INST_ACC_R] = 1088 {136:8,}
maxmflatency = 317 
max_icnt2mem_latency = 23 
maxmrqlatency = 39 
max_icnt2sh_latency = 47 
averagemflatency = 286 
avg_icnt2mem_latency = 29 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 34 
mrq_lat_table:51 	6 	7 	14 	44 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	90 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	74 	33 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626       555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       839       837         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       843       841         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       848       846         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       852       850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       855       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       864       861         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       868       866         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 130/18 = 7.222222
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 264
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:         82        84    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         89        89    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         90        90    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         91        92    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         92        93    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         93        94    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         93        95    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         94        96    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        312       317         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        292       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        292       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        294       299         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        300       305         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1947 n_nop=1885 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.05752
n_activity=259 dram_eff=0.4324
bk0: 20a 1800i bk1: 20a 1779i bk2: 0a 1944i bk3: 0a 1947i bk4: 0a 1947i bk5: 0a 1947i bk6: 0a 1947i bk7: 0a 1947i bk8: 0a 1947i bk9: 0a 1947i bk10: 0a 1947i bk11: 0a 1947i bk12: 0a 1947i bk13: 0a 1947i bk14: 0a 1947i bk15: 0a 1948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.698980
Bank_Level_Parallism_Col = 1.668508
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.290055
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.057524 
total_CMD = 1947 
util_bw = 112 
Wasted_Col = 76 
Wasted_Row = 12 
Idle = 1747 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 1947 
n_nop = 1885 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.003082 
CoL_Bus_Util = 0.028762 
Either_Row_CoL_Bus_Util = 0.031844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.156138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.156138
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1947 n_nop=1897 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.04931
n_activity=167 dram_eff=0.5749
bk0: 16a 1830i bk1: 16a 1809i bk2: 0a 1945i bk3: 0a 1947i bk4: 0a 1947i bk5: 0a 1947i bk6: 0a 1947i bk7: 0a 1947i bk8: 0a 1947i bk9: 0a 1947i bk10: 0a 1947i bk11: 0a 1947i bk12: 0a 1947i bk13: 0a 1947i bk14: 0a 1947i bk15: 0a 1948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.049307 
total_CMD = 1947 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 1799 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 1947 
n_nop = 1897 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.001027 
CoL_Bus_Util = 0.024653 
Either_Row_CoL_Bus_Util = 0.025681 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.143811 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.143811
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1947 n_nop=1897 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.04931
n_activity=167 dram_eff=0.5749
bk0: 16a 1830i bk1: 16a 1809i bk2: 0a 1945i bk3: 0a 1947i bk4: 0a 1947i bk5: 0a 1947i bk6: 0a 1947i bk7: 0a 1947i bk8: 0a 1947i bk9: 0a 1947i bk10: 0a 1947i bk11: 0a 1947i bk12: 0a 1947i bk13: 0a 1947i bk14: 0a 1947i bk15: 0a 1948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.049307 
total_CMD = 1947 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 1799 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 1947 
n_nop = 1897 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.001027 
CoL_Bus_Util = 0.024653 
Either_Row_CoL_Bus_Util = 0.025681 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.141243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.141243
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1947 n_nop=1897 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.04931
n_activity=167 dram_eff=0.5749
bk0: 16a 1830i bk1: 16a 1809i bk2: 0a 1945i bk3: 0a 1947i bk4: 0a 1947i bk5: 0a 1947i bk6: 0a 1947i bk7: 0a 1947i bk8: 0a 1947i bk9: 0a 1947i bk10: 0a 1947i bk11: 0a 1947i bk12: 0a 1947i bk13: 0a 1947i bk14: 0a 1947i bk15: 0a 1948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.049307 
total_CMD = 1947 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 1799 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 1947 
n_nop = 1897 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.001027 
CoL_Bus_Util = 0.024653 
Either_Row_CoL_Bus_Util = 0.025681 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.145352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.145352
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1947 n_nop=1897 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.04931
n_activity=167 dram_eff=0.5749
bk0: 16a 1830i bk1: 16a 1809i bk2: 0a 1945i bk3: 0a 1947i bk4: 0a 1947i bk5: 0a 1947i bk6: 0a 1947i bk7: 0a 1947i bk8: 0a 1947i bk9: 0a 1947i bk10: 0a 1947i bk11: 0a 1947i bk12: 0a 1947i bk13: 0a 1947i bk14: 0a 1947i bk15: 0a 1948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.049307 
total_CMD = 1947 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 1799 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 1947 
n_nop = 1897 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.001027 
CoL_Bus_Util = 0.024653 
Either_Row_CoL_Bus_Util = 0.025681 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.142270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.14227
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1947 n_nop=1897 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.04931
n_activity=168 dram_eff=0.5714
bk0: 16a 1830i bk1: 16a 1808i bk2: 0a 1945i bk3: 0a 1947i bk4: 0a 1947i bk5: 0a 1947i bk6: 0a 1947i bk7: 0a 1947i bk8: 0a 1947i bk9: 0a 1947i bk10: 0a 1947i bk11: 0a 1947i bk12: 0a 1947i bk13: 0a 1947i bk14: 0a 1947i bk15: 0a 1948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.850340
Bank_Level_Parallism_Col = 1.828767
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.359589
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.049307 
total_CMD = 1947 
util_bw = 96 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 1798 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 39 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 39 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 1947 
n_nop = 1897 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.001027 
CoL_Bus_Util = 0.024653 
Either_Row_CoL_Bus_Util = 0.025681 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.143811 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.143811
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1947 n_nop=1897 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.04931
n_activity=167 dram_eff=0.5749
bk0: 16a 1831i bk1: 16a 1809i bk2: 0a 1945i bk3: 0a 1947i bk4: 0a 1947i bk5: 0a 1947i bk6: 0a 1947i bk7: 0a 1947i bk8: 0a 1947i bk9: 0a 1947i bk10: 0a 1947i bk11: 0a 1947i bk12: 0a 1947i bk13: 0a 1947i bk14: 0a 1947i bk15: 0a 1948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.849315
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.049307 
total_CMD = 1947 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 1799 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 1947 
n_nop = 1897 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.001027 
CoL_Bus_Util = 0.024653 
Either_Row_CoL_Bus_Util = 0.025681 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.142270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.14227
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1947 n_nop=1897 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.04931
n_activity=168 dram_eff=0.5714
bk0: 16a 1830i bk1: 16a 1808i bk2: 0a 1945i bk3: 0a 1947i bk4: 0a 1947i bk5: 0a 1947i bk6: 0a 1947i bk7: 0a 1947i bk8: 0a 1947i bk9: 0a 1947i bk10: 0a 1947i bk11: 0a 1947i bk12: 0a 1947i bk13: 0a 1947i bk14: 0a 1947i bk15: 0a 1948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.850340
Bank_Level_Parallism_Col = 1.828767
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.359589
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.049307 
total_CMD = 1947 
util_bw = 96 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 1798 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 39 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 39 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 1947 
n_nop = 1897 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.001027 
CoL_Bus_Util = 0.024653 
Either_Row_CoL_Bus_Util = 0.025681 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.145352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.145352

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12, Miss = 5, Miss_rate = 0.417, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 12, Miss = 5, Miss_rate = 0.417, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 136
L2_total_cache_misses = 66
L2_total_cache_miss_rate = 0.4853
L2_total_cache_pending_hits = 70
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=296
icnt_total_pkts_simt_to_mem=264
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.625
	minimum = 6
	maximum = 45
Network latency average = 12.4816
	minimum = 6
	maximum = 41
Slowest packet = 122
Flit latency average = 12.1357
	minimum = 6
	maximum = 39
Slowest flit = 238
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00434505
	minimum = 0 (at node 4)
	maximum = 0.0271565 (at node 0)
Accepted packet rate average = 0.00434505
	minimum = 0 (at node 4)
	maximum = 0.0271565 (at node 0)
Injected flit rate average = 0.00894569
	minimum = 0 (at node 4)
	maximum = 0.0527157 (at node 0)
Accepted flit rate average= 0.00894569
	minimum = 0 (at node 4)
	maximum = 0.0591054 (at node 0)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.625 (1 samples)
	minimum = 6 (1 samples)
	maximum = 45 (1 samples)
Network latency average = 12.4816 (1 samples)
	minimum = 6 (1 samples)
	maximum = 41 (1 samples)
Flit latency average = 12.1357 (1 samples)
	minimum = 6 (1 samples)
	maximum = 39 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00434505 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0271565 (1 samples)
Accepted packet rate average = 0.00434505 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0271565 (1 samples)
Injected flit rate average = 0.00894569 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0527157 (1 samples)
Accepted flit rate average = 0.00894569 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0591054 (1 samples)
Injected packet size average = 2.05882 (1 samples)
Accepted packet size average = 2.05882 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 19456 (inst/sec)
gpgpu_simulation_rate = 1252 (cycle/sec)
gpgpu_silicon_slowdown = 1283546x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx32-dimy32/results/traces/kernel-2.traceg
-kernel name = _Z4copyPfS_ii
-kernel id = 2
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 6
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f2f81000000
-local mem base_addr = 0x00007f2f7f000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx32-dimy32/results/traces/kernel-2.traceg
launching kernel name: _Z4copyPfS_ii uid: 2
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 2: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 757
gpu_sim_insn = 19456
gpu_ipc =      25.7015
gpu_tot_sim_cycle = 2009
gpu_tot_sim_insn = 38912
gpu_tot_ipc =      19.3688
gpu_tot_issued_cta = 8
gpu_occupancy = 12.0109% 
gpu_tot_occupancy = 12.1373% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 16
partiton_level_parallism =       0.1797
partiton_level_parallism_total  =       0.1354
partiton_level_parallism_util =       1.4945
partiton_level_parallism_util_total  =       1.8889
L2_BW  =       9.2387 GB/Sec
L2_BW_total  =       6.9623 GB/Sec
gpu_total_sim_rate=38912

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 640
	L1I_total_cache_misses = 128
	L1I_total_cache_miss_rate = 0.2000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 512
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 112
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 640

Total_core_cache_fail_stats:
ctas_completed 8, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 38912
gpgpu_n_tot_w_icount = 1216
gpgpu_n_stall_shd_mem = 204
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 128
gpgpu_n_mem_write_global = 128
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2048
gpgpu_n_store_insn = 2048
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 128
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2	W0_Idle:10201	W0_Scoreboard:4375	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1216
single_issue_nums: WS0:544	WS1:544	
dual_issue_nums: WS0:32	WS1:32	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1024 {8:128,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9216 {72:128,}
traffic_breakdown_coretomem[INST_ACC_R] = 128 {8:16,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9216 {72:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1024 {8:128,}
traffic_breakdown_memtocore[INST_ACC_R] = 2176 {136:16,}
maxmflatency = 317 
max_icnt2mem_latency = 26 
maxmrqlatency = 39 
max_icnt2sh_latency = 62 
averagemflatency = 279 
avg_icnt2mem_latency = 33 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 35 
mrq_lat_table:51 	6 	7 	14 	44 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	144 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	142 	130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	161 	38 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626       555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       839       837         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       843       841         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       848       846         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       852       850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       855       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       864       861         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       868       866         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 130/18 = 7.222222
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 264
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        132       127    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        141       139    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        142       138    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        144       141    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        145       143    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        147       144    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        148       150    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        151       153    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        312       317         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        292       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        292       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        294       299         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        300       305         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3124 n_nop=3062 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.03585
n_activity=259 dram_eff=0.4324
bk0: 20a 2977i bk1: 20a 2956i bk2: 0a 3121i bk3: 0a 3124i bk4: 0a 3124i bk5: 0a 3124i bk6: 0a 3124i bk7: 0a 3124i bk8: 0a 3124i bk9: 0a 3124i bk10: 0a 3124i bk11: 0a 3124i bk12: 0a 3124i bk13: 0a 3124i bk14: 0a 3124i bk15: 0a 3125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.698980
Bank_Level_Parallism_Col = 1.668508
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.290055
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.035851 
total_CMD = 3124 
util_bw = 112 
Wasted_Col = 76 
Wasted_Row = 12 
Idle = 2924 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3124 
n_nop = 3062 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.001921 
CoL_Bus_Util = 0.017926 
Either_Row_CoL_Bus_Util = 0.019846 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0973111
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3124 n_nop=3074 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.03073
n_activity=167 dram_eff=0.5749
bk0: 16a 3007i bk1: 16a 2986i bk2: 0a 3122i bk3: 0a 3124i bk4: 0a 3124i bk5: 0a 3124i bk6: 0a 3124i bk7: 0a 3124i bk8: 0a 3124i bk9: 0a 3124i bk10: 0a 3124i bk11: 0a 3124i bk12: 0a 3124i bk13: 0a 3124i bk14: 0a 3124i bk15: 0a 3125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030730 
total_CMD = 3124 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 2976 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3124 
n_nop = 3074 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000640 
CoL_Bus_Util = 0.015365 
Either_Row_CoL_Bus_Util = 0.016005 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.089629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0896287
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3124 n_nop=3074 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.03073
n_activity=167 dram_eff=0.5749
bk0: 16a 3007i bk1: 16a 2986i bk2: 0a 3122i bk3: 0a 3124i bk4: 0a 3124i bk5: 0a 3124i bk6: 0a 3124i bk7: 0a 3124i bk8: 0a 3124i bk9: 0a 3124i bk10: 0a 3124i bk11: 0a 3124i bk12: 0a 3124i bk13: 0a 3124i bk14: 0a 3124i bk15: 0a 3125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030730 
total_CMD = 3124 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 2976 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3124 
n_nop = 3074 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000640 
CoL_Bus_Util = 0.015365 
Either_Row_CoL_Bus_Util = 0.016005 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.088028 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0880282
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3124 n_nop=3074 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.03073
n_activity=167 dram_eff=0.5749
bk0: 16a 3007i bk1: 16a 2986i bk2: 0a 3122i bk3: 0a 3124i bk4: 0a 3124i bk5: 0a 3124i bk6: 0a 3124i bk7: 0a 3124i bk8: 0a 3124i bk9: 0a 3124i bk10: 0a 3124i bk11: 0a 3124i bk12: 0a 3124i bk13: 0a 3124i bk14: 0a 3124i bk15: 0a 3125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030730 
total_CMD = 3124 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 2976 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3124 
n_nop = 3074 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000640 
CoL_Bus_Util = 0.015365 
Either_Row_CoL_Bus_Util = 0.016005 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.090589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.090589
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3124 n_nop=3074 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.03073
n_activity=167 dram_eff=0.5749
bk0: 16a 3007i bk1: 16a 2986i bk2: 0a 3122i bk3: 0a 3124i bk4: 0a 3124i bk5: 0a 3124i bk6: 0a 3124i bk7: 0a 3124i bk8: 0a 3124i bk9: 0a 3124i bk10: 0a 3124i bk11: 0a 3124i bk12: 0a 3124i bk13: 0a 3124i bk14: 0a 3124i bk15: 0a 3125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030730 
total_CMD = 3124 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 2976 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3124 
n_nop = 3074 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000640 
CoL_Bus_Util = 0.015365 
Either_Row_CoL_Bus_Util = 0.016005 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.088668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0886684
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3124 n_nop=3074 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.03073
n_activity=168 dram_eff=0.5714
bk0: 16a 3007i bk1: 16a 2985i bk2: 0a 3122i bk3: 0a 3124i bk4: 0a 3124i bk5: 0a 3124i bk6: 0a 3124i bk7: 0a 3124i bk8: 0a 3124i bk9: 0a 3124i bk10: 0a 3124i bk11: 0a 3124i bk12: 0a 3124i bk13: 0a 3124i bk14: 0a 3124i bk15: 0a 3125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.850340
Bank_Level_Parallism_Col = 1.828767
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.359589
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030730 
total_CMD = 3124 
util_bw = 96 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 2975 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 39 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 39 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3124 
n_nop = 3074 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000640 
CoL_Bus_Util = 0.015365 
Either_Row_CoL_Bus_Util = 0.016005 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.089629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0896287
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3124 n_nop=3074 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.03073
n_activity=167 dram_eff=0.5749
bk0: 16a 3008i bk1: 16a 2986i bk2: 0a 3122i bk3: 0a 3124i bk4: 0a 3124i bk5: 0a 3124i bk6: 0a 3124i bk7: 0a 3124i bk8: 0a 3124i bk9: 0a 3124i bk10: 0a 3124i bk11: 0a 3124i bk12: 0a 3124i bk13: 0a 3124i bk14: 0a 3124i bk15: 0a 3125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.849315
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030730 
total_CMD = 3124 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 2976 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3124 
n_nop = 3074 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000640 
CoL_Bus_Util = 0.015365 
Either_Row_CoL_Bus_Util = 0.016005 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.088668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0886684
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3124 n_nop=3074 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.03073
n_activity=168 dram_eff=0.5714
bk0: 16a 3007i bk1: 16a 2985i bk2: 0a 3122i bk3: 0a 3124i bk4: 0a 3124i bk5: 0a 3124i bk6: 0a 3124i bk7: 0a 3124i bk8: 0a 3124i bk9: 0a 3124i bk10: 0a 3124i bk11: 0a 3124i bk12: 0a 3124i bk13: 0a 3124i bk14: 0a 3124i bk15: 0a 3125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.850340
Bank_Level_Parallism_Col = 1.828767
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.359589
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030730 
total_CMD = 3124 
util_bw = 96 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 2975 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 39 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 39 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3124 
n_nop = 3074 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000640 
CoL_Bus_Util = 0.015365 
Either_Row_CoL_Bus_Util = 0.016005 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.090589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.090589

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24, Miss = 5, Miss_rate = 0.208, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 24, Miss = 5, Miss_rate = 0.208, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 272
L2_total_cache_misses = 66
L2_total_cache_miss_rate = 0.2426
L2_total_cache_pending_hits = 70
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 128
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=592
icnt_total_pkts_simt_to_mem=528
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.6415
	minimum = 6
	maximum = 60
Network latency average = 13.1305
	minimum = 6
	maximum = 57
Slowest packet = 402
Flit latency average = 12.9134
	minimum = 6
	maximum = 55
Slowest flit = 822
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00541563
	minimum = 0 (at node 8)
	maximum = 0.0169238 (at node 0)
Accepted packet rate average = 0.00541563
	minimum = 0 (at node 8)
	maximum = 0.0169238 (at node 0)
Injected flit rate average = 0.0111498
	minimum = 0 (at node 8)
	maximum = 0.0358387 (at node 20)
Accepted flit rate average= 0.0111498
	minimum = 0 (at node 8)
	maximum = 0.0368342 (at node 0)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.1333 (2 samples)
	minimum = 6 (2 samples)
	maximum = 52.5 (2 samples)
Network latency average = 12.8061 (2 samples)
	minimum = 6 (2 samples)
	maximum = 49 (2 samples)
Flit latency average = 12.5246 (2 samples)
	minimum = 6 (2 samples)
	maximum = 47 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00488034 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0220402 (2 samples)
Accepted packet rate average = 0.00488034 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0220402 (2 samples)
Injected flit rate average = 0.0100478 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0442772 (2 samples)
Accepted flit rate average = 0.0100478 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0479698 (2 samples)
Injected packet size average = 2.05882 (2 samples)
Accepted packet size average = 2.05882 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 38912 (inst/sec)
gpgpu_simulation_rate = 2009 (cycle/sec)
gpgpu_silicon_slowdown = 799900x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx32-dimy32/results/traces/kernel-3.traceg
-kernel name = _Z13copySharedMemPfS_ii
-kernel id = 3
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 9
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f2f81000000
-local mem base_addr = 0x00007f2f7f000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx32-dimy32/results/traces/kernel-3.traceg
launching kernel name: _Z13copySharedMemPfS_ii uid: 3
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 3: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 3 
gpu_sim_cycle = 1110
gpu_sim_insn = 35840
gpu_ipc =      32.2883
gpu_tot_sim_cycle = 3119
gpu_tot_sim_insn = 74752
gpu_tot_ipc =      23.9667
gpu_tot_issued_cta = 12
gpu_occupancy = 12.1754% 
gpu_tot_occupancy = 12.1510% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 24
partiton_level_parallism =       0.1261
partiton_level_parallism_total  =       0.1321
partiton_level_parallism_util =       1.8667
partiton_level_parallism_util_total  =       1.8813
L2_BW  =       6.4859 GB/Sec
L2_BW_total  =       6.7928 GB/Sec
gpu_total_sim_rate=74752

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1216
	L1I_total_cache_misses = 224
	L1I_total_cache_miss_rate = 0.1842
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 224
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 196
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1216

Total_core_cache_fail_stats:
ctas_completed 12, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 75776
gpgpu_n_tot_w_icount = 2368
gpgpu_n_stall_shd_mem = 396
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 192
gpgpu_n_mem_write_global = 192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3072
gpgpu_n_store_insn = 3072
gpgpu_n_shmem_insn = 2048
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:79	W0_Idle:16206	W0_Scoreboard:6081	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2336
single_issue_nums: WS0:1018	WS1:1022	
dual_issue_nums: WS0:83	WS1:81	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1536 {8:192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13824 {72:192,}
traffic_breakdown_coretomem[INST_ACC_R] = 224 {8:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 13824 {72:192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1536 {8:192,}
traffic_breakdown_memtocore[INST_ACC_R] = 3808 {136:28,}
maxmflatency = 317 
max_icnt2mem_latency = 26 
maxmrqlatency = 39 
max_icnt2sh_latency = 64 
averagemflatency = 207 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 20 
mrq_lat_table:52 	6 	7 	14 	44 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	272 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	193 	219 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	248 	54 	81 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626       555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       839       837         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       843       841         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       848       846         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       852       850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       855       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       864       861         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       868       866         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        179       170    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        165       187    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        195       187    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        197       191    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        199       195    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        202       195    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        202       205    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        205       207    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        312       317         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        292       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        292       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        294       299         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        300       305         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4851 n_nop=4789 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02309
n_activity=259 dram_eff=0.4324
bk0: 20a 4704i bk1: 20a 4683i bk2: 0a 4848i bk3: 0a 4851i bk4: 0a 4851i bk5: 0a 4851i bk6: 0a 4851i bk7: 0a 4851i bk8: 0a 4851i bk9: 0a 4851i bk10: 0a 4851i bk11: 0a 4851i bk12: 0a 4851i bk13: 0a 4851i bk14: 0a 4851i bk15: 0a 4852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.698980
Bank_Level_Parallism_Col = 1.668508
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.290055
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.023088 
total_CMD = 4851 
util_bw = 112 
Wasted_Col = 76 
Wasted_Row = 12 
Idle = 4651 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4851 
n_nop = 4789 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.001237 
CoL_Bus_Util = 0.011544 
Either_Row_CoL_Bus_Util = 0.012781 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.062667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0626675
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4851 n_nop=4795 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02144
n_activity=219 dram_eff=0.4749
bk0: 20a 4704i bk1: 16a 4712i bk2: 0a 4849i bk3: 0a 4851i bk4: 0a 4851i bk5: 0a 4851i bk6: 0a 4851i bk7: 0a 4851i bk8: 0a 4851i bk9: 0a 4851i bk10: 0a 4851i bk11: 0a 4851i bk12: 0a 4851i bk13: 0a 4851i bk14: 0a 4851i bk15: 0a 4852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.706215
Bank_Level_Parallism_Col = 1.742331
Bank_Level_Parallism_Ready = 1.442308
write_to_read_ratio_blp_rw_average = 0.322086
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.021439 
total_CMD = 4851 
util_bw = 104 
Wasted_Col = 64 
Wasted_Row = 12 
Idle = 4671 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4851 
n_nop = 4795 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000825 
CoL_Bus_Util = 0.010719 
Either_Row_CoL_Bus_Util = 0.011544 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0577201
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4851 n_nop=4801 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01979
n_activity=167 dram_eff=0.5749
bk0: 16a 4734i bk1: 16a 4713i bk2: 0a 4849i bk3: 0a 4851i bk4: 0a 4851i bk5: 0a 4851i bk6: 0a 4851i bk7: 0a 4851i bk8: 0a 4851i bk9: 0a 4851i bk10: 0a 4851i bk11: 0a 4851i bk12: 0a 4851i bk13: 0a 4851i bk14: 0a 4851i bk15: 0a 4852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.019790 
total_CMD = 4851 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 4703 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4851 
n_nop = 4801 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000412 
CoL_Bus_Util = 0.009895 
Either_Row_CoL_Bus_Util = 0.010307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0566893
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4851 n_nop=4801 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01979
n_activity=167 dram_eff=0.5749
bk0: 16a 4734i bk1: 16a 4713i bk2: 0a 4849i bk3: 0a 4851i bk4: 0a 4851i bk5: 0a 4851i bk6: 0a 4851i bk7: 0a 4851i bk8: 0a 4851i bk9: 0a 4851i bk10: 0a 4851i bk11: 0a 4851i bk12: 0a 4851i bk13: 0a 4851i bk14: 0a 4851i bk15: 0a 4852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.019790 
total_CMD = 4851 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 4703 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4851 
n_nop = 4801 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000412 
CoL_Bus_Util = 0.009895 
Either_Row_CoL_Bus_Util = 0.010307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0583385
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4851 n_nop=4801 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01979
n_activity=167 dram_eff=0.5749
bk0: 16a 4734i bk1: 16a 4713i bk2: 0a 4849i bk3: 0a 4851i bk4: 0a 4851i bk5: 0a 4851i bk6: 0a 4851i bk7: 0a 4851i bk8: 0a 4851i bk9: 0a 4851i bk10: 0a 4851i bk11: 0a 4851i bk12: 0a 4851i bk13: 0a 4851i bk14: 0a 4851i bk15: 0a 4852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.019790 
total_CMD = 4851 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 4703 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4851 
n_nop = 4801 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000412 
CoL_Bus_Util = 0.009895 
Either_Row_CoL_Bus_Util = 0.010307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0571016
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4851 n_nop=4801 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01979
n_activity=168 dram_eff=0.5714
bk0: 16a 4734i bk1: 16a 4712i bk2: 0a 4849i bk3: 0a 4851i bk4: 0a 4851i bk5: 0a 4851i bk6: 0a 4851i bk7: 0a 4851i bk8: 0a 4851i bk9: 0a 4851i bk10: 0a 4851i bk11: 0a 4851i bk12: 0a 4851i bk13: 0a 4851i bk14: 0a 4851i bk15: 0a 4852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.850340
Bank_Level_Parallism_Col = 1.828767
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.359589
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.019790 
total_CMD = 4851 
util_bw = 96 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 4702 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 39 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 39 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4851 
n_nop = 4801 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000412 
CoL_Bus_Util = 0.009895 
Either_Row_CoL_Bus_Util = 0.010307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0577201
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4851 n_nop=4801 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01979
n_activity=167 dram_eff=0.5749
bk0: 16a 4735i bk1: 16a 4713i bk2: 0a 4849i bk3: 0a 4851i bk4: 0a 4851i bk5: 0a 4851i bk6: 0a 4851i bk7: 0a 4851i bk8: 0a 4851i bk9: 0a 4851i bk10: 0a 4851i bk11: 0a 4851i bk12: 0a 4851i bk13: 0a 4851i bk14: 0a 4851i bk15: 0a 4852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.849315
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.019790 
total_CMD = 4851 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 4703 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4851 
n_nop = 4801 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000412 
CoL_Bus_Util = 0.009895 
Either_Row_CoL_Bus_Util = 0.010307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0571016
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4851 n_nop=4801 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01979
n_activity=168 dram_eff=0.5714
bk0: 16a 4734i bk1: 16a 4712i bk2: 0a 4849i bk3: 0a 4851i bk4: 0a 4851i bk5: 0a 4851i bk6: 0a 4851i bk7: 0a 4851i bk8: 0a 4851i bk9: 0a 4851i bk10: 0a 4851i bk11: 0a 4851i bk12: 0a 4851i bk13: 0a 4851i bk14: 0a 4851i bk15: 0a 4852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.850340
Bank_Level_Parallism_Col = 1.828767
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.359589
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.019790 
total_CMD = 4851 
util_bw = 96 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 4702 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 39 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 39 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4851 
n_nop = 4801 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000412 
CoL_Bus_Util = 0.009895 
Either_Row_CoL_Bus_Util = 0.010307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0583385

========= L2 cache stats =========
L2_cache_bank[0]: Access = 36, Miss = 5, Miss_rate = 0.139, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 36, Miss = 5, Miss_rate = 0.139, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 28, Miss = 5, Miss_rate = 0.179, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 412
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.1626
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 192
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 28
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=908
icnt_total_pkts_simt_to_mem=796
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.8216
	minimum = 6
	maximum = 62
Network latency average = 13.2124
	minimum = 6
	maximum = 61
Slowest packet = 654
Flit latency average = 13.0106
	minimum = 6
	maximum = 59
Slowest flit = 1322
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00528374
	minimum = 0 (at node 12)
	maximum = 0.0115422 (at node 20)
Accepted packet rate average = 0.00528374
	minimum = 0 (at node 12)
	maximum = 0.0115422 (at node 20)
Injected flit rate average = 0.0109266
	minimum = 0 (at node 12)
	maximum = 0.0346265 (at node 20)
Accepted flit rate average= 0.0109266
	minimum = 0 (at node 12)
	maximum = 0.0253286 (at node 8)
Injected packet length average = 2.06796
Accepted packet length average = 2.06796
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.3627 (3 samples)
	minimum = 6 (3 samples)
	maximum = 55.6667 (3 samples)
Network latency average = 12.9415 (3 samples)
	minimum = 6 (3 samples)
	maximum = 53 (3 samples)
Flit latency average = 12.6866 (3 samples)
	minimum = 6 (3 samples)
	maximum = 51 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00501481 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0185409 (3 samples)
Accepted packet rate average = 0.00501481 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0185409 (3 samples)
Injected flit rate average = 0.0103407 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0410603 (3 samples)
Accepted flit rate average = 0.0103407 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0404228 (3 samples)
Injected packet size average = 2.06203 (3 samples)
Accepted packet size average = 2.06203 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 74752 (inst/sec)
gpgpu_simulation_rate = 3119 (cycle/sec)
gpgpu_silicon_slowdown = 515229x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx32-dimy32/results/traces/kernel-4.traceg
-kernel name = _Z13copySharedMemPfS_ii
-kernel id = 4
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 9
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f2f81000000
-local mem base_addr = 0x00007f2f7f000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx32-dimy32/results/traces/kernel-4.traceg
launching kernel name: _Z13copySharedMemPfS_ii uid: 4
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 4: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 4 
gpu_sim_cycle = 997
gpu_sim_insn = 35840
gpu_ipc =      35.9478
gpu_tot_sim_cycle = 4116
gpu_tot_sim_insn = 110592
gpu_tot_ipc =      26.8688
gpu_tot_issued_cta = 16
gpu_occupancy = 12.1414% 
gpu_tot_occupancy = 12.1487% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 24
partiton_level_parallism =       0.1404
partiton_level_parallism_total  =       0.1341
partiton_level_parallism_util =       1.5730
partiton_level_parallism_util_total  =       1.7922
L2_BW  =       7.2210 GB/Sec
L2_BW_total  =       6.8965 GB/Sec
gpu_total_sim_rate=110592

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1792
	L1I_total_cache_misses = 320
	L1I_total_cache_miss_rate = 0.1786
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1472
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 320
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 280
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1792

Total_core_cache_fail_stats:
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 112640
gpgpu_n_tot_w_icount = 3520
gpgpu_n_stall_shd_mem = 581
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 256
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4096
gpgpu_n_store_insn = 4096
gpgpu_n_shmem_insn = 4096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 256
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:161	W0_Idle:21181	W0_Scoreboard:7820	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3456
single_issue_nums: WS0:1492	WS1:1500	
dual_issue_nums: WS0:134	WS1:130	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2048 {8:256,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18432 {72:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18432 {72:256,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmflatency = 317 
max_icnt2mem_latency = 26 
maxmrqlatency = 39 
max_icnt2sh_latency = 69 
averagemflatency = 198 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 23 
mrq_lat_table:52 	6 	7 	14 	44 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	400 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	246 	306 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	325 	78 	106 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626       555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       839       837         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       843       841         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       848       846         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       852       850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       855       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       864       861         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       868       866         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        226       216    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        211       238    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        246       238    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        250       242    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        252       248    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        254       247    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        256       257    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        259       262    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        312       317         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        292       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        292       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        294       299         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        300       305         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6402 n_nop=6340 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01749
n_activity=259 dram_eff=0.4324
bk0: 20a 6255i bk1: 20a 6234i bk2: 0a 6399i bk3: 0a 6402i bk4: 0a 6402i bk5: 0a 6402i bk6: 0a 6402i bk7: 0a 6402i bk8: 0a 6402i bk9: 0a 6402i bk10: 0a 6402i bk11: 0a 6402i bk12: 0a 6402i bk13: 0a 6402i bk14: 0a 6402i bk15: 0a 6403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.698980
Bank_Level_Parallism_Col = 1.668508
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.290055
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.017495 
total_CMD = 6402 
util_bw = 112 
Wasted_Col = 76 
Wasted_Row = 12 
Idle = 6202 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 6402 
n_nop = 6340 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000937 
CoL_Bus_Util = 0.008747 
Either_Row_CoL_Bus_Util = 0.009684 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0474852
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6402 n_nop=6346 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01624
n_activity=219 dram_eff=0.4749
bk0: 20a 6255i bk1: 16a 6263i bk2: 0a 6400i bk3: 0a 6402i bk4: 0a 6402i bk5: 0a 6402i bk6: 0a 6402i bk7: 0a 6402i bk8: 0a 6402i bk9: 0a 6402i bk10: 0a 6402i bk11: 0a 6402i bk12: 0a 6402i bk13: 0a 6402i bk14: 0a 6402i bk15: 0a 6403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.706215
Bank_Level_Parallism_Col = 1.742331
Bank_Level_Parallism_Ready = 1.442308
write_to_read_ratio_blp_rw_average = 0.322086
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.016245 
total_CMD = 6402 
util_bw = 104 
Wasted_Col = 64 
Wasted_Row = 12 
Idle = 6222 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 6402 
n_nop = 6346 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000625 
CoL_Bus_Util = 0.008122 
Either_Row_CoL_Bus_Util = 0.008747 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.043736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0437363
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6402 n_nop=6352 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.015
n_activity=167 dram_eff=0.5749
bk0: 16a 6285i bk1: 16a 6264i bk2: 0a 6400i bk3: 0a 6402i bk4: 0a 6402i bk5: 0a 6402i bk6: 0a 6402i bk7: 0a 6402i bk8: 0a 6402i bk9: 0a 6402i bk10: 0a 6402i bk11: 0a 6402i bk12: 0a 6402i bk13: 0a 6402i bk14: 0a 6402i bk15: 0a 6403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.014995 
total_CMD = 6402 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 6254 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 6402 
n_nop = 6352 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000312 
CoL_Bus_Util = 0.007498 
Either_Row_CoL_Bus_Util = 0.007810 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.042955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0429553
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6402 n_nop=6352 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.015
n_activity=167 dram_eff=0.5749
bk0: 16a 6285i bk1: 16a 6264i bk2: 0a 6400i bk3: 0a 6402i bk4: 0a 6402i bk5: 0a 6402i bk6: 0a 6402i bk7: 0a 6402i bk8: 0a 6402i bk9: 0a 6402i bk10: 0a 6402i bk11: 0a 6402i bk12: 0a 6402i bk13: 0a 6402i bk14: 0a 6402i bk15: 0a 6403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.014995 
total_CMD = 6402 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 6254 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 6402 
n_nop = 6352 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000312 
CoL_Bus_Util = 0.007498 
Either_Row_CoL_Bus_Util = 0.007810 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.044205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0442049
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6402 n_nop=6352 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.015
n_activity=167 dram_eff=0.5749
bk0: 16a 6285i bk1: 16a 6264i bk2: 0a 6400i bk3: 0a 6402i bk4: 0a 6402i bk5: 0a 6402i bk6: 0a 6402i bk7: 0a 6402i bk8: 0a 6402i bk9: 0a 6402i bk10: 0a 6402i bk11: 0a 6402i bk12: 0a 6402i bk13: 0a 6402i bk14: 0a 6402i bk15: 0a 6403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.014995 
total_CMD = 6402 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 6254 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 6402 
n_nop = 6352 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000312 
CoL_Bus_Util = 0.007498 
Either_Row_CoL_Bus_Util = 0.007810 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.043268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0432677
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6402 n_nop=6352 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.015
n_activity=168 dram_eff=0.5714
bk0: 16a 6285i bk1: 16a 6263i bk2: 0a 6400i bk3: 0a 6402i bk4: 0a 6402i bk5: 0a 6402i bk6: 0a 6402i bk7: 0a 6402i bk8: 0a 6402i bk9: 0a 6402i bk10: 0a 6402i bk11: 0a 6402i bk12: 0a 6402i bk13: 0a 6402i bk14: 0a 6402i bk15: 0a 6403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.850340
Bank_Level_Parallism_Col = 1.828767
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.359589
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.014995 
total_CMD = 6402 
util_bw = 96 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 6253 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 39 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 39 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 6402 
n_nop = 6352 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000312 
CoL_Bus_Util = 0.007498 
Either_Row_CoL_Bus_Util = 0.007810 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.043736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0437363
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6402 n_nop=6352 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.015
n_activity=167 dram_eff=0.5749
bk0: 16a 6286i bk1: 16a 6264i bk2: 0a 6400i bk3: 0a 6402i bk4: 0a 6402i bk5: 0a 6402i bk6: 0a 6402i bk7: 0a 6402i bk8: 0a 6402i bk9: 0a 6402i bk10: 0a 6402i bk11: 0a 6402i bk12: 0a 6402i bk13: 0a 6402i bk14: 0a 6402i bk15: 0a 6403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.849315
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.014995 
total_CMD = 6402 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 6254 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 6402 
n_nop = 6352 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000312 
CoL_Bus_Util = 0.007498 
Either_Row_CoL_Bus_Util = 0.007810 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.043268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0432677
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6402 n_nop=6352 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.015
n_activity=168 dram_eff=0.5714
bk0: 16a 6285i bk1: 16a 6263i bk2: 0a 6400i bk3: 0a 6402i bk4: 0a 6402i bk5: 0a 6402i bk6: 0a 6402i bk7: 0a 6402i bk8: 0a 6402i bk9: 0a 6402i bk10: 0a 6402i bk11: 0a 6402i bk12: 0a 6402i bk13: 0a 6402i bk14: 0a 6402i bk15: 0a 6403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.850340
Bank_Level_Parallism_Col = 1.828767
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.359589
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.014995 
total_CMD = 6402 
util_bw = 96 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 6253 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 39 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 39 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 6402 
n_nop = 6352 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000312 
CoL_Bus_Util = 0.007498 
Either_Row_CoL_Bus_Util = 0.007810 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.044205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0442049

========= L2 cache stats =========
L2_cache_bank[0]: Access = 48, Miss = 5, Miss_rate = 0.104, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 48, Miss = 5, Miss_rate = 0.104, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 40, Miss = 5, Miss_rate = 0.125, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 552
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.1214
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 256
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1224
icnt_total_pkts_simt_to_mem=1064
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.0389
	minimum = 6
	maximum = 67
Network latency average = 13.423
	minimum = 6
	maximum = 67
Slowest packet = 950
Flit latency average = 13.3243
	minimum = 6
	maximum = 65
Slowest flit = 1969
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00536443
	minimum = 0 (at node 16)
	maximum = 0.0116618 (at node 20)
Accepted packet rate average = 0.00536443
	minimum = 0 (at node 16)
	maximum = 0.0116618 (at node 20)
Injected flit rate average = 0.0111176
	minimum = 0 (at node 16)
	maximum = 0.0349854 (at node 20)
Accepted flit rate average= 0.0111176
	minimum = 0 (at node 16)
	maximum = 0.0194363 (at node 20)
Injected packet length average = 2.07246
Accepted packet length average = 2.07246
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5318 (4 samples)
	minimum = 6 (4 samples)
	maximum = 58.5 (4 samples)
Network latency average = 13.0619 (4 samples)
	minimum = 6 (4 samples)
	maximum = 56.5 (4 samples)
Flit latency average = 12.846 (4 samples)
	minimum = 6 (4 samples)
	maximum = 54.5 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.00510221 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0168211 (4 samples)
Accepted packet rate average = 0.00510221 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0168211 (4 samples)
Injected flit rate average = 0.0105349 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0395416 (4 samples)
Accepted flit rate average = 0.0105349 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0351762 (4 samples)
Injected packet size average = 2.06477 (4 samples)
Accepted packet size average = 2.06477 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 110592 (inst/sec)
gpgpu_simulation_rate = 4116 (cycle/sec)
gpgpu_silicon_slowdown = 390427x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx32-dimy32/results/traces/kernel-5.traceg
-kernel name = _Z14transposeNaivePfS_ii
-kernel id = 5
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 7
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f2f81000000
-local mem base_addr = 0x00007f2f7f000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx32-dimy32/results/traces/kernel-5.traceg
launching kernel name: _Z14transposeNaivePfS_ii uid: 5
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,1,0
Destroy streams for kernel 5: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 5 
gpu_sim_cycle = 1047
gpu_sim_insn = 22528
gpu_ipc =      21.5167
gpu_tot_sim_cycle = 5163
gpu_tot_sim_insn = 133120
gpu_tot_ipc =      25.7835
gpu_tot_issued_cta = 20
gpu_occupancy = 10.4759% 
gpu_tot_occupancy = 11.8069% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 24
partiton_level_parallism =       0.5578
partiton_level_parallism_total  =       0.2200
partiton_level_parallism_util =       1.3273
partiton_level_parallism_util_total  =       1.5187
L2_BW  =      28.6835 GB/Sec
L2_BW_total  =      11.3147 GB/Sec
gpu_total_sim_rate=133120

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2144
	L1I_total_cache_misses = 384
	L1I_total_cache_miss_rate = 0.1791
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1760
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 384
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 336
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2144

Total_core_cache_fail_stats:
ctas_completed 20, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 135168
gpgpu_n_tot_w_icount = 4224
gpgpu_n_stall_shd_mem = 2037
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 320
gpgpu_n_mem_write_global = 768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5120
gpgpu_n_store_insn = 5120
gpgpu_n_shmem_insn = 4096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 768
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:161	W0_Idle:27309	W0_Scoreboard:9360	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4160
single_issue_nums: WS0:1780	WS1:1788	
dual_issue_nums: WS0:166	WS1:162	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2560 {8:320,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 38912 {40:512,72:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 384 {8:48,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23040 {72:320,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6144 {8:768,}
traffic_breakdown_memtocore[INST_ACC_R] = 6528 {136:48,}
maxmflatency = 317 
max_icnt2mem_latency = 27 
maxmrqlatency = 39 
max_icnt2sh_latency = 69 
averagemflatency = 172 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 14 
mrq_lat_table:52 	6 	7 	14 	44 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	976 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	302 	834 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	852 	110 	121 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626       555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       839       837         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       843       841         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       848       846         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       852       850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       855       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       864       861         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       868       866         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        431       422    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        418       473    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        480       471    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        484       477    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        487       482    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        489       482    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        492       493    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        494       497    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        312       317         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        292       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        292       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        294       299         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        300       305         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8031 n_nop=7969 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01395
n_activity=259 dram_eff=0.4324
bk0: 20a 7884i bk1: 20a 7863i bk2: 0a 8028i bk3: 0a 8031i bk4: 0a 8031i bk5: 0a 8031i bk6: 0a 8031i bk7: 0a 8031i bk8: 0a 8031i bk9: 0a 8031i bk10: 0a 8031i bk11: 0a 8031i bk12: 0a 8031i bk13: 0a 8031i bk14: 0a 8031i bk15: 0a 8032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.698980
Bank_Level_Parallism_Col = 1.668508
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.290055
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013946 
total_CMD = 8031 
util_bw = 112 
Wasted_Col = 76 
Wasted_Row = 12 
Idle = 7831 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8031 
n_nop = 7969 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000747 
CoL_Bus_Util = 0.006973 
Either_Row_CoL_Bus_Util = 0.007720 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.037853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0378533
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8031 n_nop=7975 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01295
n_activity=219 dram_eff=0.4749
bk0: 20a 7884i bk1: 16a 7892i bk2: 0a 8029i bk3: 0a 8031i bk4: 0a 8031i bk5: 0a 8031i bk6: 0a 8031i bk7: 0a 8031i bk8: 0a 8031i bk9: 0a 8031i bk10: 0a 8031i bk11: 0a 8031i bk12: 0a 8031i bk13: 0a 8031i bk14: 0a 8031i bk15: 0a 8032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.706215
Bank_Level_Parallism_Col = 1.742331
Bank_Level_Parallism_Ready = 1.442308
write_to_read_ratio_blp_rw_average = 0.322086
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.012950 
total_CMD = 8031 
util_bw = 104 
Wasted_Col = 64 
Wasted_Row = 12 
Idle = 7851 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8031 
n_nop = 7975 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000498 
CoL_Bus_Util = 0.006475 
Either_Row_CoL_Bus_Util = 0.006973 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0348649
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8031 n_nop=7981 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01195
n_activity=167 dram_eff=0.5749
bk0: 16a 7914i bk1: 16a 7893i bk2: 0a 8029i bk3: 0a 8031i bk4: 0a 8031i bk5: 0a 8031i bk6: 0a 8031i bk7: 0a 8031i bk8: 0a 8031i bk9: 0a 8031i bk10: 0a 8031i bk11: 0a 8031i bk12: 0a 8031i bk13: 0a 8031i bk14: 0a 8031i bk15: 0a 8032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011954 
total_CMD = 8031 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 7883 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8031 
n_nop = 7981 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000249 
CoL_Bus_Util = 0.005977 
Either_Row_CoL_Bus_Util = 0.006226 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0342423
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8031 n_nop=7981 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01195
n_activity=167 dram_eff=0.5749
bk0: 16a 7914i bk1: 16a 7893i bk2: 0a 8029i bk3: 0a 8031i bk4: 0a 8031i bk5: 0a 8031i bk6: 0a 8031i bk7: 0a 8031i bk8: 0a 8031i bk9: 0a 8031i bk10: 0a 8031i bk11: 0a 8031i bk12: 0a 8031i bk13: 0a 8031i bk14: 0a 8031i bk15: 0a 8032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011954 
total_CMD = 8031 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 7883 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8031 
n_nop = 7981 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000249 
CoL_Bus_Util = 0.005977 
Either_Row_CoL_Bus_Util = 0.006226 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0352385
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8031 n_nop=7981 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01195
n_activity=167 dram_eff=0.5749
bk0: 16a 7914i bk1: 16a 7893i bk2: 0a 8029i bk3: 0a 8031i bk4: 0a 8031i bk5: 0a 8031i bk6: 0a 8031i bk7: 0a 8031i bk8: 0a 8031i bk9: 0a 8031i bk10: 0a 8031i bk11: 0a 8031i bk12: 0a 8031i bk13: 0a 8031i bk14: 0a 8031i bk15: 0a 8032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011954 
total_CMD = 8031 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 7883 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8031 
n_nop = 7981 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000249 
CoL_Bus_Util = 0.005977 
Either_Row_CoL_Bus_Util = 0.006226 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0344913
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8031 n_nop=7981 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01195
n_activity=168 dram_eff=0.5714
bk0: 16a 7914i bk1: 16a 7892i bk2: 0a 8029i bk3: 0a 8031i bk4: 0a 8031i bk5: 0a 8031i bk6: 0a 8031i bk7: 0a 8031i bk8: 0a 8031i bk9: 0a 8031i bk10: 0a 8031i bk11: 0a 8031i bk12: 0a 8031i bk13: 0a 8031i bk14: 0a 8031i bk15: 0a 8032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.850340
Bank_Level_Parallism_Col = 1.828767
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.359589
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011954 
total_CMD = 8031 
util_bw = 96 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 7882 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 39 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 39 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8031 
n_nop = 7981 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000249 
CoL_Bus_Util = 0.005977 
Either_Row_CoL_Bus_Util = 0.006226 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0348649
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8031 n_nop=7981 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01195
n_activity=167 dram_eff=0.5749
bk0: 16a 7915i bk1: 16a 7893i bk2: 0a 8029i bk3: 0a 8031i bk4: 0a 8031i bk5: 0a 8031i bk6: 0a 8031i bk7: 0a 8031i bk8: 0a 8031i bk9: 0a 8031i bk10: 0a 8031i bk11: 0a 8031i bk12: 0a 8031i bk13: 0a 8031i bk14: 0a 8031i bk15: 0a 8032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.849315
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011954 
total_CMD = 8031 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 7883 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8031 
n_nop = 7981 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000249 
CoL_Bus_Util = 0.005977 
Either_Row_CoL_Bus_Util = 0.006226 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0344913
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8031 n_nop=7981 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01195
n_activity=168 dram_eff=0.5714
bk0: 16a 7914i bk1: 16a 7892i bk2: 0a 8029i bk3: 0a 8031i bk4: 0a 8031i bk5: 0a 8031i bk6: 0a 8031i bk7: 0a 8031i bk8: 0a 8031i bk9: 0a 8031i bk10: 0a 8031i bk11: 0a 8031i bk12: 0a 8031i bk13: 0a 8031i bk14: 0a 8031i bk15: 0a 8032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.850340
Bank_Level_Parallism_Col = 1.828767
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.359589
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011954 
total_CMD = 8031 
util_bw = 96 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 7882 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 39 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 39 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8031 
n_nop = 7981 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000249 
CoL_Bus_Util = 0.005977 
Either_Row_CoL_Bus_Util = 0.006226 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0352385

========= L2 cache stats =========
L2_cache_bank[0]: Access = 88, Miss = 5, Miss_rate = 0.057, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 88, Miss = 5, Miss_rate = 0.057, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 76, Miss = 5, Miss_rate = 0.066, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 68, Miss = 4, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 68, Miss = 4, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 68, Miss = 4, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 68, Miss = 4, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 68, Miss = 4, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 68, Miss = 4, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 68, Miss = 4, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 68, Miss = 4, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 68, Miss = 4, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 68, Miss = 4, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 68, Miss = 4, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 68, Miss = 4, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 68, Miss = 4, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 1136
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0590
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 704
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 320
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 768
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=1968
icnt_total_pkts_simt_to_mem=2160
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.2588
	minimum = 6
	maximum = 67
Network latency average = 12.0643
	minimum = 6
	maximum = 67
Slowest packet = 950
Flit latency average = 12.5283
	minimum = 6
	maximum = 65
Slowest flit = 1969
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00880108
	minimum = 0 (at node 36)
	maximum = 0.0282781 (at node 16)
Accepted packet rate average = 0.00880108
	minimum = 0 (at node 36)
	maximum = 0.0282781 (at node 16)
Injected flit rate average = 0.0159907
	minimum = 0 (at node 36)
	maximum = 0.0530699 (at node 16)
Accepted flit rate average= 0.0159907
	minimum = 0 (at node 36)
	maximum = 0.0360256 (at node 16)
Injected packet length average = 1.8169
Accepted packet length average = 1.8169
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.6772 (5 samples)
	minimum = 6 (5 samples)
	maximum = 60.2 (5 samples)
Network latency average = 12.8624 (5 samples)
	minimum = 6 (5 samples)
	maximum = 58.6 (5 samples)
Flit latency average = 12.7825 (5 samples)
	minimum = 6 (5 samples)
	maximum = 56.6 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.00584199 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0191125 (5 samples)
Accepted packet rate average = 0.00584199 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0191125 (5 samples)
Injected flit rate average = 0.0116261 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0422472 (5 samples)
Accepted flit rate average = 0.0116261 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.035346 (5 samples)
Injected packet size average = 1.99009 (5 samples)
Accepted packet size average = 1.99009 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 133120 (inst/sec)
gpgpu_simulation_rate = 5163 (cycle/sec)
gpgpu_silicon_slowdown = 311253x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx32-dimy32/results/traces/kernel-6.traceg
-kernel name = _Z14transposeNaivePfS_ii
-kernel id = 6
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 7
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f2f81000000
-local mem base_addr = 0x00007f2f7f000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx32-dimy32/results/traces/kernel-6.traceg
launching kernel name: _Z14transposeNaivePfS_ii uid: 6
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,1,0
Destroy streams for kernel 6: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 758
gpu_sim_insn = 22528
gpu_ipc =      29.7203
gpu_tot_sim_cycle = 5921
gpu_tot_sim_insn = 155648
gpu_tot_ipc =      26.2875
gpu_tot_issued_cta = 24
gpu_occupancy = 9.7056% 
gpu_tot_occupancy = 11.5360% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 24
partiton_level_parallism =       0.7599
partiton_level_parallism_total  =       0.2891
partiton_level_parallism_util =       3.8400
partiton_level_parallism_util_total  =       1.9065
L2_BW  =      39.0768 GB/Sec
L2_BW_total  =      14.8688 GB/Sec
gpu_total_sim_rate=155648

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2496
	L1I_total_cache_misses = 384
	L1I_total_cache_miss_rate = 0.1538
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2112
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 384
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 336
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2496

Total_core_cache_fail_stats:
ctas_completed 24, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
43, 43, 43, 43, 43, 44, 44, 43, 
gpgpu_n_tot_thrd_icount = 157696
gpgpu_n_tot_w_icount = 4928
gpgpu_n_stall_shd_mem = 3499
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 384
gpgpu_n_mem_write_global = 1280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6144
gpgpu_n_store_insn = 6144
gpgpu_n_shmem_insn = 4096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1280
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:164	W0_Idle:31069	W0_Scoreboard:10958	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4864
single_issue_nums: WS0:2088	WS1:2094	
dual_issue_nums: WS0:188	WS1:185	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3072 {8:384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59392 {40:1024,72:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 384 {8:48,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27648 {72:384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10240 {8:1280,}
traffic_breakdown_memtocore[INST_ACC_R] = 6528 {136:48,}
maxmflatency = 317 
max_icnt2mem_latency = 27 
maxmrqlatency = 39 
max_icnt2sh_latency = 70 
averagemflatency = 169 
avg_icnt2mem_latency = 28 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 15 
mrq_lat_table:52 	6 	7 	14 	44 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1552 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	339 	1373 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1376 	135 	145 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626       555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       839       837         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       843       841         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       848       846         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       852       850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       855       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       864       861         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       868       866         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        636       628    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        618       707    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        717       704    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        723       712    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        724       719    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        723       717    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        729       730    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        730       734    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        312       317         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        292       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        292       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        294       299         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        300       305         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9210 n_nop=9148 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01216
n_activity=259 dram_eff=0.4324
bk0: 20a 9063i bk1: 20a 9042i bk2: 0a 9207i bk3: 0a 9210i bk4: 0a 9210i bk5: 0a 9210i bk6: 0a 9210i bk7: 0a 9210i bk8: 0a 9210i bk9: 0a 9210i bk10: 0a 9210i bk11: 0a 9210i bk12: 0a 9210i bk13: 0a 9210i bk14: 0a 9210i bk15: 0a 9211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.698980
Bank_Level_Parallism_Col = 1.668508
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.290055
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.012161 
total_CMD = 9210 
util_bw = 112 
Wasted_Col = 76 
Wasted_Row = 12 
Idle = 9010 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9210 
n_nop = 9148 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000651 
CoL_Bus_Util = 0.006080 
Either_Row_CoL_Bus_Util = 0.006732 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.033008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0330076
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9210 n_nop=9154 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01129
n_activity=219 dram_eff=0.4749
bk0: 20a 9063i bk1: 16a 9071i bk2: 0a 9208i bk3: 0a 9210i bk4: 0a 9210i bk5: 0a 9210i bk6: 0a 9210i bk7: 0a 9210i bk8: 0a 9210i bk9: 0a 9210i bk10: 0a 9210i bk11: 0a 9210i bk12: 0a 9210i bk13: 0a 9210i bk14: 0a 9210i bk15: 0a 9211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.706215
Bank_Level_Parallism_Col = 1.742331
Bank_Level_Parallism_Ready = 1.442308
write_to_read_ratio_blp_rw_average = 0.322086
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011292 
total_CMD = 9210 
util_bw = 104 
Wasted_Col = 64 
Wasted_Row = 12 
Idle = 9030 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9210 
n_nop = 9154 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000434 
CoL_Bus_Util = 0.005646 
Either_Row_CoL_Bus_Util = 0.006080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0304017
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9210 n_nop=9160 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01042
n_activity=167 dram_eff=0.5749
bk0: 16a 9093i bk1: 16a 9072i bk2: 0a 9208i bk3: 0a 9210i bk4: 0a 9210i bk5: 0a 9210i bk6: 0a 9210i bk7: 0a 9210i bk8: 0a 9210i bk9: 0a 9210i bk10: 0a 9210i bk11: 0a 9210i bk12: 0a 9210i bk13: 0a 9210i bk14: 0a 9210i bk15: 0a 9211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010423 
total_CMD = 9210 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 9062 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9210 
n_nop = 9160 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000217 
CoL_Bus_Util = 0.005212 
Either_Row_CoL_Bus_Util = 0.005429 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0298588
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9210 n_nop=9160 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01042
n_activity=167 dram_eff=0.5749
bk0: 16a 9093i bk1: 16a 9072i bk2: 0a 9208i bk3: 0a 9210i bk4: 0a 9210i bk5: 0a 9210i bk6: 0a 9210i bk7: 0a 9210i bk8: 0a 9210i bk9: 0a 9210i bk10: 0a 9210i bk11: 0a 9210i bk12: 0a 9210i bk13: 0a 9210i bk14: 0a 9210i bk15: 0a 9211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010423 
total_CMD = 9210 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 9062 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9210 
n_nop = 9160 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000217 
CoL_Bus_Util = 0.005212 
Either_Row_CoL_Bus_Util = 0.005429 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0307275
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9210 n_nop=9160 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01042
n_activity=167 dram_eff=0.5749
bk0: 16a 9093i bk1: 16a 9072i bk2: 0a 9208i bk3: 0a 9210i bk4: 0a 9210i bk5: 0a 9210i bk6: 0a 9210i bk7: 0a 9210i bk8: 0a 9210i bk9: 0a 9210i bk10: 0a 9210i bk11: 0a 9210i bk12: 0a 9210i bk13: 0a 9210i bk14: 0a 9210i bk15: 0a 9211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010423 
total_CMD = 9210 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 9062 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9210 
n_nop = 9160 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000217 
CoL_Bus_Util = 0.005212 
Either_Row_CoL_Bus_Util = 0.005429 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.030076
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9210 n_nop=9160 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01042
n_activity=168 dram_eff=0.5714
bk0: 16a 9093i bk1: 16a 9071i bk2: 0a 9208i bk3: 0a 9210i bk4: 0a 9210i bk5: 0a 9210i bk6: 0a 9210i bk7: 0a 9210i bk8: 0a 9210i bk9: 0a 9210i bk10: 0a 9210i bk11: 0a 9210i bk12: 0a 9210i bk13: 0a 9210i bk14: 0a 9210i bk15: 0a 9211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.850340
Bank_Level_Parallism_Col = 1.828767
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.359589
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010423 
total_CMD = 9210 
util_bw = 96 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 9061 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 39 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 39 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9210 
n_nop = 9160 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000217 
CoL_Bus_Util = 0.005212 
Either_Row_CoL_Bus_Util = 0.005429 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0304017
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9210 n_nop=9160 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01042
n_activity=167 dram_eff=0.5749
bk0: 16a 9094i bk1: 16a 9072i bk2: 0a 9208i bk3: 0a 9210i bk4: 0a 9210i bk5: 0a 9210i bk6: 0a 9210i bk7: 0a 9210i bk8: 0a 9210i bk9: 0a 9210i bk10: 0a 9210i bk11: 0a 9210i bk12: 0a 9210i bk13: 0a 9210i bk14: 0a 9210i bk15: 0a 9211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.849315
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010423 
total_CMD = 9210 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 9062 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9210 
n_nop = 9160 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000217 
CoL_Bus_Util = 0.005212 
Either_Row_CoL_Bus_Util = 0.005429 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.030076
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9210 n_nop=9160 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01042
n_activity=168 dram_eff=0.5714
bk0: 16a 9093i bk1: 16a 9071i bk2: 0a 9208i bk3: 0a 9210i bk4: 0a 9210i bk5: 0a 9210i bk6: 0a 9210i bk7: 0a 9210i bk8: 0a 9210i bk9: 0a 9210i bk10: 0a 9210i bk11: 0a 9210i bk12: 0a 9210i bk13: 0a 9210i bk14: 0a 9210i bk15: 0a 9211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.850340
Bank_Level_Parallism_Col = 1.828767
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.359589
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010423 
total_CMD = 9210 
util_bw = 96 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 9061 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 39 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 39 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9210 
n_nop = 9160 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000217 
CoL_Bus_Util = 0.005212 
Either_Row_CoL_Bus_Util = 0.005429 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0307275

========= L2 cache stats =========
L2_cache_bank[0]: Access = 124, Miss = 5, Miss_rate = 0.040, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 124, Miss = 5, Miss_rate = 0.040, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 112, Miss = 5, Miss_rate = 0.045, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 104, Miss = 4, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 104, Miss = 4, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 104, Miss = 4, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 104, Miss = 4, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 104, Miss = 4, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 104, Miss = 4, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 104, Miss = 4, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 104, Miss = 4, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 104, Miss = 4, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 104, Miss = 4, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 104, Miss = 4, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 104, Miss = 4, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 104, Miss = 4, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 1712
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0391
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2672
icnt_total_pkts_simt_to_mem=3248
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.4498
	minimum = 6
	maximum = 68
Network latency average = 11.7024
	minimum = 6
	maximum = 67
Slowest packet = 950
Flit latency average = 12.3493
	minimum = 6
	maximum = 65
Slowest flit = 1969
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0115656
	minimum = 0 (at node 36)
	maximum = 0.0300625 (at node 0)
Accepted packet rate average = 0.0115656
	minimum = 0 (at node 36)
	maximum = 0.0300625 (at node 0)
Injected flit rate average = 0.0199966
	minimum = 0 (at node 36)
	maximum = 0.057085 (at node 0)
Accepted flit rate average= 0.0199966
	minimum = 0 (at node 36)
	maximum = 0.0422226 (at node 0)
Injected packet length average = 1.72897
Accepted packet length average = 1.72897
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.8059 (6 samples)
	minimum = 6 (6 samples)
	maximum = 61.5 (6 samples)
Network latency average = 12.669 (6 samples)
	minimum = 6 (6 samples)
	maximum = 60 (6 samples)
Flit latency average = 12.7103 (6 samples)
	minimum = 6 (6 samples)
	maximum = 58 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.00679593 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0209375 (6 samples)
Accepted packet rate average = 0.00679593 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0209375 (6 samples)
Injected flit rate average = 0.0130212 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0447202 (6 samples)
Accepted flit rate average = 0.0130212 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0364921 (6 samples)
Injected packet size average = 1.91603 (6 samples)
Accepted packet size average = 1.91603 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 155648 (inst/sec)
gpgpu_simulation_rate = 5921 (cycle/sec)
gpgpu_silicon_slowdown = 271406x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx32-dimy32/results/traces/kernel-7.traceg
-kernel name = _Z18transposeCoalescedPfS_ii
-kernel id = 7
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f2f81000000
-local mem base_addr = 0x00007f2f7f000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx32-dimy32/results/traces/kernel-7.traceg
launching kernel name: _Z18transposeCoalescedPfS_ii uid: 7
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 7: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 7 
gpu_sim_cycle = 597
gpu_sim_insn = 34816
gpu_ipc =      58.3183
gpu_tot_sim_cycle = 6518
gpu_tot_sim_insn = 190464
gpu_tot_ipc =      29.2212
gpu_tot_issued_cta = 28
gpu_occupancy = 11.8711% 
gpu_tot_occupancy = 11.5666% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 48
partiton_level_parallism =       0.2211
partiton_level_parallism_total  =       0.2829
partiton_level_parallism_util =       2.6939
partiton_level_parallism_util_total  =       1.9472
L2_BW  =      11.3701 GB/Sec
L2_BW_total  =      14.5483 GB/Sec
gpu_total_sim_rate=190464

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3040
	L1I_total_cache_misses = 416
	L1I_total_cache_miss_rate = 0.1368
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2624
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 416
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 364
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3040

Total_core_cache_fail_stats:
ctas_completed 28, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
43, 43, 43, 43, 43, 44, 44, 43, 
gpgpu_n_tot_thrd_icount = 192512
gpgpu_n_tot_w_icount = 6016
gpgpu_n_stall_shd_mem = 3907
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 448
gpgpu_n_mem_write_global = 1344
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7168
gpgpu_n_store_insn = 7168
gpgpu_n_shmem_insn = 6144
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 224
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1344
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:330	W0_Idle:33975	W0_Scoreboard:11580	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5952
single_issue_nums: WS0:2552	WS1:2562	
dual_issue_nums: WS0:228	WS1:223	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3584 {8:448,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 64000 {40:1024,72:320,}
traffic_breakdown_coretomem[INST_ACC_R] = 416 {8:52,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 32256 {72:448,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10752 {8:1344,}
traffic_breakdown_memtocore[INST_ACC_R] = 7072 {136:52,}
maxmflatency = 317 
max_icnt2mem_latency = 28 
maxmrqlatency = 39 
max_icnt2sh_latency = 70 
averagemflatency = 166 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 13 
mrq_lat_table:52 	6 	7 	14 	44 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1680 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	390 	1454 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1452 	171 	161 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626       555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       839       837         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       843       841         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       848       846         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       852       850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       855       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       864       861         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       868       866         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        680       672    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        662       757    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        767       754    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        774       764    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        776       772    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        777       771    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        784       786    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        784       789    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        312       317         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        292       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        292       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        294       299         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        300       305         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10139 n_nop=10077 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01105
n_activity=259 dram_eff=0.4324
bk0: 20a 9992i bk1: 20a 9971i bk2: 0a 10136i bk3: 0a 10139i bk4: 0a 10139i bk5: 0a 10139i bk6: 0a 10139i bk7: 0a 10139i bk8: 0a 10139i bk9: 0a 10139i bk10: 0a 10139i bk11: 0a 10139i bk12: 0a 10139i bk13: 0a 10139i bk14: 0a 10139i bk15: 0a 10140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.698980
Bank_Level_Parallism_Col = 1.668508
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.290055
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011046 
total_CMD = 10139 
util_bw = 112 
Wasted_Col = 76 
Wasted_Row = 12 
Idle = 9939 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10139 
n_nop = 10077 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000592 
CoL_Bus_Util = 0.005523 
Either_Row_CoL_Bus_Util = 0.006115 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0299832
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10139 n_nop=10083 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01026
n_activity=219 dram_eff=0.4749
bk0: 20a 9992i bk1: 16a 10000i bk2: 0a 10137i bk3: 0a 10139i bk4: 0a 10139i bk5: 0a 10139i bk6: 0a 10139i bk7: 0a 10139i bk8: 0a 10139i bk9: 0a 10139i bk10: 0a 10139i bk11: 0a 10139i bk12: 0a 10139i bk13: 0a 10139i bk14: 0a 10139i bk15: 0a 10140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.706215
Bank_Level_Parallism_Col = 1.742331
Bank_Level_Parallism_Ready = 1.442308
write_to_read_ratio_blp_rw_average = 0.322086
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010257 
total_CMD = 10139 
util_bw = 104 
Wasted_Col = 64 
Wasted_Row = 12 
Idle = 9959 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10139 
n_nop = 10083 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000395 
CoL_Bus_Util = 0.005129 
Either_Row_CoL_Bus_Util = 0.005523 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0276161
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10139 n_nop=10089 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.009468
n_activity=167 dram_eff=0.5749
bk0: 16a 10022i bk1: 16a 10001i bk2: 0a 10137i bk3: 0a 10139i bk4: 0a 10139i bk5: 0a 10139i bk6: 0a 10139i bk7: 0a 10139i bk8: 0a 10139i bk9: 0a 10139i bk10: 0a 10139i bk11: 0a 10139i bk12: 0a 10139i bk13: 0a 10139i bk14: 0a 10139i bk15: 0a 10140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009468 
total_CMD = 10139 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 9991 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10139 
n_nop = 10089 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.004734 
Either_Row_CoL_Bus_Util = 0.004931 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.027123
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10139 n_nop=10089 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.009468
n_activity=167 dram_eff=0.5749
bk0: 16a 10022i bk1: 16a 10001i bk2: 0a 10137i bk3: 0a 10139i bk4: 0a 10139i bk5: 0a 10139i bk6: 0a 10139i bk7: 0a 10139i bk8: 0a 10139i bk9: 0a 10139i bk10: 0a 10139i bk11: 0a 10139i bk12: 0a 10139i bk13: 0a 10139i bk14: 0a 10139i bk15: 0a 10140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009468 
total_CMD = 10139 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 9991 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10139 
n_nop = 10089 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.004734 
Either_Row_CoL_Bus_Util = 0.004931 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.027912
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10139 n_nop=10089 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.009468
n_activity=167 dram_eff=0.5749
bk0: 16a 10022i bk1: 16a 10001i bk2: 0a 10137i bk3: 0a 10139i bk4: 0a 10139i bk5: 0a 10139i bk6: 0a 10139i bk7: 0a 10139i bk8: 0a 10139i bk9: 0a 10139i bk10: 0a 10139i bk11: 0a 10139i bk12: 0a 10139i bk13: 0a 10139i bk14: 0a 10139i bk15: 0a 10140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009468 
total_CMD = 10139 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 9991 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10139 
n_nop = 10089 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.004734 
Either_Row_CoL_Bus_Util = 0.004931 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0273202
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10139 n_nop=10089 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.009468
n_activity=168 dram_eff=0.5714
bk0: 16a 10022i bk1: 16a 10000i bk2: 0a 10137i bk3: 0a 10139i bk4: 0a 10139i bk5: 0a 10139i bk6: 0a 10139i bk7: 0a 10139i bk8: 0a 10139i bk9: 0a 10139i bk10: 0a 10139i bk11: 0a 10139i bk12: 0a 10139i bk13: 0a 10139i bk14: 0a 10139i bk15: 0a 10140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.850340
Bank_Level_Parallism_Col = 1.828767
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.359589
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009468 
total_CMD = 10139 
util_bw = 96 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 9990 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 39 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 39 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10139 
n_nop = 10089 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.004734 
Either_Row_CoL_Bus_Util = 0.004931 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0276161
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10139 n_nop=10089 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.009468
n_activity=167 dram_eff=0.5749
bk0: 16a 10023i bk1: 16a 10001i bk2: 0a 10137i bk3: 0a 10139i bk4: 0a 10139i bk5: 0a 10139i bk6: 0a 10139i bk7: 0a 10139i bk8: 0a 10139i bk9: 0a 10139i bk10: 0a 10139i bk11: 0a 10139i bk12: 0a 10139i bk13: 0a 10139i bk14: 0a 10139i bk15: 0a 10140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.849315
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009468 
total_CMD = 10139 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 9991 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10139 
n_nop = 10089 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.004734 
Either_Row_CoL_Bus_Util = 0.004931 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0273202
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10139 n_nop=10089 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.009468
n_activity=168 dram_eff=0.5714
bk0: 16a 10022i bk1: 16a 10000i bk2: 0a 10137i bk3: 0a 10139i bk4: 0a 10139i bk5: 0a 10139i bk6: 0a 10139i bk7: 0a 10139i bk8: 0a 10139i bk9: 0a 10139i bk10: 0a 10139i bk11: 0a 10139i bk12: 0a 10139i bk13: 0a 10139i bk14: 0a 10139i bk15: 0a 10140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.850340
Bank_Level_Parallism_Col = 1.828767
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.359589
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009468 
total_CMD = 10139 
util_bw = 96 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 9990 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 39 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 39 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10139 
n_nop = 10089 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.004734 
Either_Row_CoL_Bus_Util = 0.004931 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.027912

========= L2 cache stats =========
L2_cache_bank[0]: Access = 132, Miss = 5, Miss_rate = 0.038, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 132, Miss = 5, Miss_rate = 0.038, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 124, Miss = 5, Miss_rate = 0.040, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 112, Miss = 4, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 112, Miss = 4, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 112, Miss = 4, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 112, Miss = 4, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 112, Miss = 4, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 112, Miss = 4, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 112, Miss = 4, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 112, Miss = 4, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 112, Miss = 4, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 112, Miss = 4, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 112, Miss = 4, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 112, Miss = 4, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 112, Miss = 4, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 1844
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0363
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 448
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1344
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 52
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2948
icnt_total_pkts_simt_to_mem=3508
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.4639
	minimum = 6
	maximum = 68
Network latency average = 11.8164
	minimum = 6
	maximum = 67
Slowest packet = 950
Flit latency average = 12.4382
	minimum = 6
	maximum = 65
Slowest flit = 1969
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0113164
	minimum = 0 (at node 36)
	maximum = 0.027309 (at node 0)
Accepted packet rate average = 0.0113164
	minimum = 0 (at node 36)
	maximum = 0.027309 (at node 0)
Injected flit rate average = 0.0198098
	minimum = 0 (at node 36)
	maximum = 0.0518564 (at node 0)
Accepted flit rate average= 0.0198098
	minimum = 0 (at node 36)
	maximum = 0.0383553 (at node 0)
Injected packet length average = 1.75054
Accepted packet length average = 1.75054
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.8999 (7 samples)
	minimum = 6 (7 samples)
	maximum = 62.4286 (7 samples)
Network latency average = 12.5472 (7 samples)
	minimum = 6 (7 samples)
	maximum = 61 (7 samples)
Flit latency average = 12.6714 (7 samples)
	minimum = 6 (7 samples)
	maximum = 59 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0074417 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0218477 (7 samples)
Accepted packet rate average = 0.0074417 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0218477 (7 samples)
Injected flit rate average = 0.013991 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0457397 (7 samples)
Accepted flit rate average = 0.013991 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0367583 (7 samples)
Injected packet size average = 1.88008 (7 samples)
Accepted packet size average = 1.88008 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 190464 (inst/sec)
gpgpu_simulation_rate = 6518 (cycle/sec)
gpgpu_silicon_slowdown = 246548x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx32-dimy32/results/traces/kernel-8.traceg
-kernel name = _Z18transposeCoalescedPfS_ii
-kernel id = 8
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f2f81000000
-local mem base_addr = 0x00007f2f7f000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx32-dimy32/results/traces/kernel-8.traceg
launching kernel name: _Z18transposeCoalescedPfS_ii uid: 8
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 8: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 616
gpu_sim_insn = 34816
gpu_ipc =      56.5195
gpu_tot_sim_cycle = 7134
gpu_tot_sim_insn = 225280
gpu_tot_ipc =      31.5784
gpu_tot_issued_cta = 32
gpu_occupancy = 11.8759% 
gpu_tot_occupancy = 11.5925% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 48
partiton_level_parallism =       0.2078
partiton_level_parallism_total  =       0.2764
partiton_level_parallism_util =       1.7534
partiton_level_parallism_util_total  =       1.9333
L2_BW  =      10.6855 GB/Sec
L2_BW_total  =      14.2148 GB/Sec
gpu_total_sim_rate=225280

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3584
	L1I_total_cache_misses = 416
	L1I_total_cache_miss_rate = 0.1161
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3168
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 416
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 364
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3584

Total_core_cache_fail_stats:
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
43, 43, 43, 43, 43, 44, 44, 43, 
gpgpu_n_tot_thrd_icount = 227328
gpgpu_n_tot_w_icount = 7104
gpgpu_n_stall_shd_mem = 4309
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 512
gpgpu_n_mem_write_global = 1408
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8192
gpgpu_n_store_insn = 8192
gpgpu_n_shmem_insn = 8192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1408
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:511	W0_Idle:35718	W0_Scoreboard:13346	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7040
single_issue_nums: WS0:3016	WS1:3030	
dual_issue_nums: WS0:268	WS1:261	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4096 {8:512,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 68608 {40:1024,72:384,}
traffic_breakdown_coretomem[INST_ACC_R] = 416 {8:52,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36864 {72:512,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11264 {8:1408,}
traffic_breakdown_memtocore[INST_ACC_R] = 7072 {136:52,}
maxmflatency = 317 
max_icnt2mem_latency = 28 
maxmrqlatency = 39 
max_icnt2sh_latency = 70 
averagemflatency = 166 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 13 
mrq_lat_table:52 	6 	7 	14 	44 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1808 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	434 	1538 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1534 	196 	180 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626       555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       839       837         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       843       841         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       848       846         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       852       850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       855       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       864       861         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       868       866         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        723       713    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        710       807    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        817       806    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        825       815    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        829       825    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        831       826    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        839       843    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        836       842    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        312       317         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        292       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        292       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        294       299         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        300       305         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11097 n_nop=11035 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01009
n_activity=259 dram_eff=0.4324
bk0: 20a 10950i bk1: 20a 10929i bk2: 0a 11094i bk3: 0a 11097i bk4: 0a 11097i bk5: 0a 11097i bk6: 0a 11097i bk7: 0a 11097i bk8: 0a 11097i bk9: 0a 11097i bk10: 0a 11097i bk11: 0a 11097i bk12: 0a 11097i bk13: 0a 11097i bk14: 0a 11097i bk15: 0a 11098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.698980
Bank_Level_Parallism_Col = 1.668508
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.290055
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010093 
total_CMD = 11097 
util_bw = 112 
Wasted_Col = 76 
Wasted_Row = 12 
Idle = 10897 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 11097 
n_nop = 11035 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000541 
CoL_Bus_Util = 0.005046 
Either_Row_CoL_Bus_Util = 0.005587 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0273948
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11097 n_nop=11041 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.009372
n_activity=219 dram_eff=0.4749
bk0: 20a 10950i bk1: 16a 10958i bk2: 0a 11095i bk3: 0a 11097i bk4: 0a 11097i bk5: 0a 11097i bk6: 0a 11097i bk7: 0a 11097i bk8: 0a 11097i bk9: 0a 11097i bk10: 0a 11097i bk11: 0a 11097i bk12: 0a 11097i bk13: 0a 11097i bk14: 0a 11097i bk15: 0a 11098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.706215
Bank_Level_Parallism_Col = 1.742331
Bank_Level_Parallism_Ready = 1.442308
write_to_read_ratio_blp_rw_average = 0.322086
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009372 
total_CMD = 11097 
util_bw = 104 
Wasted_Col = 64 
Wasted_Row = 12 
Idle = 10917 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 11097 
n_nop = 11041 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000360 
CoL_Bus_Util = 0.004686 
Either_Row_CoL_Bus_Util = 0.005046 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.025232
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11097 n_nop=11047 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008651
n_activity=167 dram_eff=0.5749
bk0: 16a 10980i bk1: 16a 10959i bk2: 0a 11095i bk3: 0a 11097i bk4: 0a 11097i bk5: 0a 11097i bk6: 0a 11097i bk7: 0a 11097i bk8: 0a 11097i bk9: 0a 11097i bk10: 0a 11097i bk11: 0a 11097i bk12: 0a 11097i bk13: 0a 11097i bk14: 0a 11097i bk15: 0a 11098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008651 
total_CMD = 11097 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 10949 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 11097 
n_nop = 11047 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.004325 
Either_Row_CoL_Bus_Util = 0.004506 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0247815
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11097 n_nop=11047 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008651
n_activity=167 dram_eff=0.5749
bk0: 16a 10980i bk1: 16a 10959i bk2: 0a 11095i bk3: 0a 11097i bk4: 0a 11097i bk5: 0a 11097i bk6: 0a 11097i bk7: 0a 11097i bk8: 0a 11097i bk9: 0a 11097i bk10: 0a 11097i bk11: 0a 11097i bk12: 0a 11097i bk13: 0a 11097i bk14: 0a 11097i bk15: 0a 11098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008651 
total_CMD = 11097 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 10949 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 11097 
n_nop = 11047 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.004325 
Either_Row_CoL_Bus_Util = 0.004506 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0255024
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11097 n_nop=11047 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008651
n_activity=167 dram_eff=0.5749
bk0: 16a 10980i bk1: 16a 10959i bk2: 0a 11095i bk3: 0a 11097i bk4: 0a 11097i bk5: 0a 11097i bk6: 0a 11097i bk7: 0a 11097i bk8: 0a 11097i bk9: 0a 11097i bk10: 0a 11097i bk11: 0a 11097i bk12: 0a 11097i bk13: 0a 11097i bk14: 0a 11097i bk15: 0a 11098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008651 
total_CMD = 11097 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 10949 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 11097 
n_nop = 11047 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.004325 
Either_Row_CoL_Bus_Util = 0.004506 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0249617
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11097 n_nop=11047 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008651
n_activity=168 dram_eff=0.5714
bk0: 16a 10980i bk1: 16a 10958i bk2: 0a 11095i bk3: 0a 11097i bk4: 0a 11097i bk5: 0a 11097i bk6: 0a 11097i bk7: 0a 11097i bk8: 0a 11097i bk9: 0a 11097i bk10: 0a 11097i bk11: 0a 11097i bk12: 0a 11097i bk13: 0a 11097i bk14: 0a 11097i bk15: 0a 11098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.850340
Bank_Level_Parallism_Col = 1.828767
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.359589
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008651 
total_CMD = 11097 
util_bw = 96 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 10948 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 39 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 39 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 11097 
n_nop = 11047 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.004325 
Either_Row_CoL_Bus_Util = 0.004506 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.025232
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11097 n_nop=11047 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008651
n_activity=167 dram_eff=0.5749
bk0: 16a 10981i bk1: 16a 10959i bk2: 0a 11095i bk3: 0a 11097i bk4: 0a 11097i bk5: 0a 11097i bk6: 0a 11097i bk7: 0a 11097i bk8: 0a 11097i bk9: 0a 11097i bk10: 0a 11097i bk11: 0a 11097i bk12: 0a 11097i bk13: 0a 11097i bk14: 0a 11097i bk15: 0a 11098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.849315
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008651 
total_CMD = 11097 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 10949 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 11097 
n_nop = 11047 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.004325 
Either_Row_CoL_Bus_Util = 0.004506 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0249617
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11097 n_nop=11047 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008651
n_activity=168 dram_eff=0.5714
bk0: 16a 10980i bk1: 16a 10958i bk2: 0a 11095i bk3: 0a 11097i bk4: 0a 11097i bk5: 0a 11097i bk6: 0a 11097i bk7: 0a 11097i bk8: 0a 11097i bk9: 0a 11097i bk10: 0a 11097i bk11: 0a 11097i bk12: 0a 11097i bk13: 0a 11097i bk14: 0a 11097i bk15: 0a 11098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.850340
Bank_Level_Parallism_Col = 1.828767
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.359589
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008651 
total_CMD = 11097 
util_bw = 96 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 10948 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 39 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 39 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 11097 
n_nop = 11047 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.004325 
Either_Row_CoL_Bus_Util = 0.004506 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0255024

========= L2 cache stats =========
L2_cache_bank[0]: Access = 140, Miss = 5, Miss_rate = 0.036, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 140, Miss = 5, Miss_rate = 0.036, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 132, Miss = 5, Miss_rate = 0.038, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 120, Miss = 4, Miss_rate = 0.033, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 120, Miss = 4, Miss_rate = 0.033, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 120, Miss = 4, Miss_rate = 0.033, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 120, Miss = 4, Miss_rate = 0.033, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 120, Miss = 4, Miss_rate = 0.033, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 120, Miss = 4, Miss_rate = 0.033, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 120, Miss = 4, Miss_rate = 0.033, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 120, Miss = 4, Miss_rate = 0.033, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 120, Miss = 4, Miss_rate = 0.033, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 120, Miss = 4, Miss_rate = 0.033, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 120, Miss = 4, Miss_rate = 0.033, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 120, Miss = 4, Miss_rate = 0.033, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 120, Miss = 4, Miss_rate = 0.033, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 1972
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0340
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 448
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1344
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1408
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 52
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=3204
icnt_total_pkts_simt_to_mem=3764
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.479
	minimum = 6
	maximum = 68
Network latency average = 11.9488
	minimum = 6
	maximum = 67
Slowest packet = 950
Flit latency average = 12.5608
	minimum = 6
	maximum = 65
Slowest flit = 1969
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0110569
	minimum = 0 (at node 36)
	maximum = 0.0249509 (at node 0)
Accepted packet rate average = 0.0110569
	minimum = 0 (at node 36)
	maximum = 0.0249509 (at node 0)
Injected flit rate average = 0.0195346
	minimum = 0 (at node 36)
	maximum = 0.0473787 (at node 0)
Accepted flit rate average= 0.0195346
	minimum = 0 (at node 36)
	maximum = 0.0353238 (at node 20)
Injected packet length average = 1.76673
Accepted packet length average = 1.76673
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.9723 (8 samples)
	minimum = 6 (8 samples)
	maximum = 63.125 (8 samples)
Network latency average = 12.4724 (8 samples)
	minimum = 6 (8 samples)
	maximum = 61.75 (8 samples)
Flit latency average = 12.6576 (8 samples)
	minimum = 6 (8 samples)
	maximum = 59.75 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0078936 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0222356 (8 samples)
Accepted packet rate average = 0.0078936 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0222356 (8 samples)
Injected flit rate average = 0.0146839 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0459445 (8 samples)
Accepted flit rate average = 0.0146839 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.036579 (8 samples)
Injected packet size average = 1.86023 (8 samples)
Accepted packet size average = 1.86023 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 225280 (inst/sec)
gpgpu_simulation_rate = 7134 (cycle/sec)
gpgpu_silicon_slowdown = 225259x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx32-dimy32/results/traces/kernel-9.traceg
-kernel name = _Z24transposeNoBankConflictsPfS_ii
-kernel id = 9
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f2f81000000
-local mem base_addr = 0x00007f2f7f000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx32-dimy32/results/traces/kernel-9.traceg
launching kernel name: _Z24transposeNoBankConflictsPfS_ii uid: 9
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 9: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 9 
gpu_sim_cycle = 529
gpu_sim_insn = 36864
gpu_ipc =      69.6862
gpu_tot_sim_cycle = 7663
gpu_tot_sim_insn = 262144
gpu_tot_ipc =      34.2091
gpu_tot_issued_cta = 36
gpu_occupancy = 11.7915% 
gpu_tot_occupancy = 11.6063% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 48
partiton_level_parallism =       0.2420
partiton_level_parallism_total  =       0.2740
partiton_level_parallism_util =       2.1695
partiton_level_parallism_util_total  =       1.9462
L2_BW  =      12.4429 GB/Sec
L2_BW_total  =      14.0924 GB/Sec
gpu_total_sim_rate=262144

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4160
	L1I_total_cache_misses = 416
	L1I_total_cache_miss_rate = 0.1000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3744
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 416
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 364
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4160

Total_core_cache_fail_stats:
ctas_completed 36, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
43, 43, 43, 43, 43, 44, 44, 43, 
gpgpu_n_tot_thrd_icount = 264192
gpgpu_n_tot_w_icount = 8256
gpgpu_n_stall_shd_mem = 4554
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 576
gpgpu_n_mem_write_global = 1472
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9216
gpgpu_n_store_insn = 9216
gpgpu_n_shmem_insn = 10240
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 512
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1472
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:584	W0_Idle:37359	W0_Scoreboard:14737	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8192
single_issue_nums: WS0:3512	WS1:3524	
dual_issue_nums: WS0:308	WS1:302	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4608 {8:576,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 73216 {40:1024,72:448,}
traffic_breakdown_coretomem[INST_ACC_R] = 416 {8:52,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41472 {72:576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11776 {8:1472,}
traffic_breakdown_memtocore[INST_ACC_R] = 7072 {136:52,}
maxmflatency = 317 
max_icnt2mem_latency = 28 
maxmrqlatency = 39 
max_icnt2sh_latency = 70 
averagemflatency = 165 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 13 
mrq_lat_table:52 	6 	7 	14 	44 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1936 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	502 	1598 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1613 	225 	200 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626       555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       839       837         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       843       841         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       848       846         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       852       850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       855       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       864       861         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       868       866         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        766       755    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        756       857    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        868       857    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        875       866    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        881       879    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        882       878    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        892       895    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        891       897    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        312       317         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        292       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        292       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        294       299         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        300       305         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11920 n_nop=11858 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.009396
n_activity=259 dram_eff=0.4324
bk0: 20a 11773i bk1: 20a 11752i bk2: 0a 11917i bk3: 0a 11920i bk4: 0a 11920i bk5: 0a 11920i bk6: 0a 11920i bk7: 0a 11920i bk8: 0a 11920i bk9: 0a 11920i bk10: 0a 11920i bk11: 0a 11920i bk12: 0a 11920i bk13: 0a 11920i bk14: 0a 11920i bk15: 0a 11921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.698980
Bank_Level_Parallism_Col = 1.668508
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.290055
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009396 
total_CMD = 11920 
util_bw = 112 
Wasted_Col = 76 
Wasted_Row = 12 
Idle = 11720 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 11920 
n_nop = 11858 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000503 
CoL_Bus_Util = 0.004698 
Either_Row_CoL_Bus_Util = 0.005201 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0255034
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11920 n_nop=11864 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008725
n_activity=219 dram_eff=0.4749
bk0: 20a 11773i bk1: 16a 11781i bk2: 0a 11918i bk3: 0a 11920i bk4: 0a 11920i bk5: 0a 11920i bk6: 0a 11920i bk7: 0a 11920i bk8: 0a 11920i bk9: 0a 11920i bk10: 0a 11920i bk11: 0a 11920i bk12: 0a 11920i bk13: 0a 11920i bk14: 0a 11920i bk15: 0a 11921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.706215
Bank_Level_Parallism_Col = 1.742331
Bank_Level_Parallism_Ready = 1.442308
write_to_read_ratio_blp_rw_average = 0.322086
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008725 
total_CMD = 11920 
util_bw = 104 
Wasted_Col = 64 
Wasted_Row = 12 
Idle = 11740 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 11920 
n_nop = 11864 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000336 
CoL_Bus_Util = 0.004362 
Either_Row_CoL_Bus_Util = 0.004698 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0234899
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11920 n_nop=11870 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008054
n_activity=167 dram_eff=0.5749
bk0: 16a 11803i bk1: 16a 11782i bk2: 0a 11918i bk3: 0a 11920i bk4: 0a 11920i bk5: 0a 11920i bk6: 0a 11920i bk7: 0a 11920i bk8: 0a 11920i bk9: 0a 11920i bk10: 0a 11920i bk11: 0a 11920i bk12: 0a 11920i bk13: 0a 11920i bk14: 0a 11920i bk15: 0a 11921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008054 
total_CMD = 11920 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 11772 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 11920 
n_nop = 11870 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.004027 
Either_Row_CoL_Bus_Util = 0.004195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0230705
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11920 n_nop=11870 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008054
n_activity=167 dram_eff=0.5749
bk0: 16a 11803i bk1: 16a 11782i bk2: 0a 11918i bk3: 0a 11920i bk4: 0a 11920i bk5: 0a 11920i bk6: 0a 11920i bk7: 0a 11920i bk8: 0a 11920i bk9: 0a 11920i bk10: 0a 11920i bk11: 0a 11920i bk12: 0a 11920i bk13: 0a 11920i bk14: 0a 11920i bk15: 0a 11921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008054 
total_CMD = 11920 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 11772 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 11920 
n_nop = 11870 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.004027 
Either_Row_CoL_Bus_Util = 0.004195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0237416
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11920 n_nop=11870 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008054
n_activity=167 dram_eff=0.5749
bk0: 16a 11803i bk1: 16a 11782i bk2: 0a 11918i bk3: 0a 11920i bk4: 0a 11920i bk5: 0a 11920i bk6: 0a 11920i bk7: 0a 11920i bk8: 0a 11920i bk9: 0a 11920i bk10: 0a 11920i bk11: 0a 11920i bk12: 0a 11920i bk13: 0a 11920i bk14: 0a 11920i bk15: 0a 11921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008054 
total_CMD = 11920 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 11772 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 11920 
n_nop = 11870 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.004027 
Either_Row_CoL_Bus_Util = 0.004195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0232383
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11920 n_nop=11870 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008054
n_activity=168 dram_eff=0.5714
bk0: 16a 11803i bk1: 16a 11781i bk2: 0a 11918i bk3: 0a 11920i bk4: 0a 11920i bk5: 0a 11920i bk6: 0a 11920i bk7: 0a 11920i bk8: 0a 11920i bk9: 0a 11920i bk10: 0a 11920i bk11: 0a 11920i bk12: 0a 11920i bk13: 0a 11920i bk14: 0a 11920i bk15: 0a 11921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.850340
Bank_Level_Parallism_Col = 1.828767
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.359589
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008054 
total_CMD = 11920 
util_bw = 96 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 11771 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 39 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 39 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 11920 
n_nop = 11870 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.004027 
Either_Row_CoL_Bus_Util = 0.004195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0234899
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11920 n_nop=11870 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008054
n_activity=167 dram_eff=0.5749
bk0: 16a 11804i bk1: 16a 11782i bk2: 0a 11918i bk3: 0a 11920i bk4: 0a 11920i bk5: 0a 11920i bk6: 0a 11920i bk7: 0a 11920i bk8: 0a 11920i bk9: 0a 11920i bk10: 0a 11920i bk11: 0a 11920i bk12: 0a 11920i bk13: 0a 11920i bk14: 0a 11920i bk15: 0a 11921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.849315
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008054 
total_CMD = 11920 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 11772 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 11920 
n_nop = 11870 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.004027 
Either_Row_CoL_Bus_Util = 0.004195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0232383
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11920 n_nop=11870 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008054
n_activity=168 dram_eff=0.5714
bk0: 16a 11803i bk1: 16a 11781i bk2: 0a 11918i bk3: 0a 11920i bk4: 0a 11920i bk5: 0a 11920i bk6: 0a 11920i bk7: 0a 11920i bk8: 0a 11920i bk9: 0a 11920i bk10: 0a 11920i bk11: 0a 11920i bk12: 0a 11920i bk13: 0a 11920i bk14: 0a 11920i bk15: 0a 11921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.850340
Bank_Level_Parallism_Col = 1.828767
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.359589
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008054 
total_CMD = 11920 
util_bw = 96 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 11771 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 39 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 39 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 11920 
n_nop = 11870 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.004027 
Either_Row_CoL_Bus_Util = 0.004195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0237416

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148, Miss = 5, Miss_rate = 0.034, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 148, Miss = 5, Miss_rate = 0.034, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 140, Miss = 5, Miss_rate = 0.036, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 128, Miss = 4, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 128, Miss = 4, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 128, Miss = 4, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 128, Miss = 4, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 128, Miss = 4, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 128, Miss = 4, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 128, Miss = 4, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 128, Miss = 4, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 128, Miss = 4, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 128, Miss = 4, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 128, Miss = 4, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 128, Miss = 4, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 128, Miss = 4, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 2100
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0319
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1408
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1472
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 52
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=3460
icnt_total_pkts_simt_to_mem=4020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.4576
	minimum = 6
	maximum = 68
Network latency average = 12.0136
	minimum = 6
	maximum = 67
Slowest packet = 950
Flit latency average = 12.6213
	minimum = 6
	maximum = 65
Slowest flit = 1969
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0109618
	minimum = 0 (at node 36)
	maximum = 0.0232285 (at node 0)
Accepted packet rate average = 0.0109618
	minimum = 0 (at node 36)
	maximum = 0.0232285 (at node 0)
Injected flit rate average = 0.0195224
	minimum = 0 (at node 36)
	maximum = 0.0441081 (at node 0)
Accepted flit rate average= 0.0195224
	minimum = 0 (at node 36)
	maximum = 0.0349732 (at node 20)
Injected packet length average = 1.78095
Accepted packet length average = 1.78095
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.0262 (9 samples)
	minimum = 6 (9 samples)
	maximum = 63.6667 (9 samples)
Network latency average = 12.4214 (9 samples)
	minimum = 6 (9 samples)
	maximum = 62.3333 (9 samples)
Flit latency average = 12.6535 (9 samples)
	minimum = 6 (9 samples)
	maximum = 60.3333 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.00823451 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0223459 (9 samples)
Accepted packet rate average = 0.00823451 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0223459 (9 samples)
Injected flit rate average = 0.0152215 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0457405 (9 samples)
Accepted flit rate average = 0.0152215 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0364006 (9 samples)
Injected packet size average = 1.8485 (9 samples)
Accepted packet size average = 1.8485 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 262144 (inst/sec)
gpgpu_simulation_rate = 7663 (cycle/sec)
gpgpu_silicon_slowdown = 209708x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx32-dimy32/results/traces/kernel-10.traceg
-kernel name = _Z24transposeNoBankConflictsPfS_ii
-kernel id = 10
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f2f81000000
-local mem base_addr = 0x00007f2f7f000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx32-dimy32/results/traces/kernel-10.traceg
launching kernel name: _Z24transposeNoBankConflictsPfS_ii uid: 10
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 10: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 10 
gpu_sim_cycle = 574
gpu_sim_insn = 36864
gpu_ipc =      64.2230
gpu_tot_sim_cycle = 8237
gpu_tot_sim_insn = 299008
gpu_tot_ipc =      36.3006
gpu_tot_issued_cta = 40
gpu_occupancy = 11.8697% 
gpu_tot_occupancy = 11.6247% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 90
partiton_level_parallism =       0.2300
partiton_level_parallism_total  =       0.2710
partiton_level_parallism_util =       2.9333
partiton_level_parallism_util_total  =       1.9858
L2_BW  =      11.8257 GB/Sec
L2_BW_total  =      13.9345 GB/Sec
gpu_total_sim_rate=149504

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4736
	L1I_total_cache_misses = 448
	L1I_total_cache_miss_rate = 0.0946
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4288
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 392
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4736

Total_core_cache_fail_stats:
ctas_completed 40, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
43, 43, 43, 43, 43, 44, 44, 43, 
gpgpu_n_tot_thrd_icount = 301056
gpgpu_n_tot_w_icount = 9408
gpgpu_n_stall_shd_mem = 4812
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 640
gpgpu_n_mem_write_global = 1536
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 10240
gpgpu_n_store_insn = 10240
gpgpu_n_shmem_insn = 12288
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 576
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1536
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:655	W0_Idle:40243	W0_Scoreboard:15230	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9344
single_issue_nums: WS0:4006	WS1:4022	
dual_issue_nums: WS0:349	WS1:341	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5120 {8:640,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 77824 {40:1024,72:512,}
traffic_breakdown_coretomem[INST_ACC_R] = 448 {8:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46080 {72:640,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12288 {8:1536,}
traffic_breakdown_memtocore[INST_ACC_R] = 7616 {136:56,}
maxmflatency = 317 
max_icnt2mem_latency = 28 
maxmrqlatency = 39 
max_icnt2sh_latency = 70 
averagemflatency = 164 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 13 
mrq_lat_table:52 	6 	7 	14 	44 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2064 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	565 	1667 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1692 	250 	224 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626       555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       839       837         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       843       841         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       848       846         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       852       850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       855       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       864       861         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       868       866         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        809       797    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        802       905    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        922       912    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        928       916    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        934       931    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        935       931    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        945       949    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        944       949    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        312       317         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        292       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        292       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        294       299         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        300       305         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12813 n_nop=12751 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008741
n_activity=259 dram_eff=0.4324
bk0: 20a 12666i bk1: 20a 12645i bk2: 0a 12810i bk3: 0a 12813i bk4: 0a 12813i bk5: 0a 12813i bk6: 0a 12813i bk7: 0a 12813i bk8: 0a 12813i bk9: 0a 12813i bk10: 0a 12813i bk11: 0a 12813i bk12: 0a 12813i bk13: 0a 12813i bk14: 0a 12813i bk15: 0a 12814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.698980
Bank_Level_Parallism_Col = 1.668508
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.290055
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008741 
total_CMD = 12813 
util_bw = 112 
Wasted_Col = 76 
Wasted_Row = 12 
Idle = 12613 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12813 
n_nop = 12751 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000468 
CoL_Bus_Util = 0.004371 
Either_Row_CoL_Bus_Util = 0.004839 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0237259
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12813 n_nop=12757 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008117
n_activity=219 dram_eff=0.4749
bk0: 20a 12666i bk1: 16a 12674i bk2: 0a 12811i bk3: 0a 12813i bk4: 0a 12813i bk5: 0a 12813i bk6: 0a 12813i bk7: 0a 12813i bk8: 0a 12813i bk9: 0a 12813i bk10: 0a 12813i bk11: 0a 12813i bk12: 0a 12813i bk13: 0a 12813i bk14: 0a 12813i bk15: 0a 12814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.706215
Bank_Level_Parallism_Col = 1.742331
Bank_Level_Parallism_Ready = 1.442308
write_to_read_ratio_blp_rw_average = 0.322086
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008117 
total_CMD = 12813 
util_bw = 104 
Wasted_Col = 64 
Wasted_Row = 12 
Idle = 12633 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12813 
n_nop = 12757 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000312 
CoL_Bus_Util = 0.004058 
Either_Row_CoL_Bus_Util = 0.004371 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0218528
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12813 n_nop=12763 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007492
n_activity=167 dram_eff=0.5749
bk0: 16a 12696i bk1: 16a 12675i bk2: 0a 12811i bk3: 0a 12813i bk4: 0a 12813i bk5: 0a 12813i bk6: 0a 12813i bk7: 0a 12813i bk8: 0a 12813i bk9: 0a 12813i bk10: 0a 12813i bk11: 0a 12813i bk12: 0a 12813i bk13: 0a 12813i bk14: 0a 12813i bk15: 0a 12814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007492 
total_CMD = 12813 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 12665 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12813 
n_nop = 12763 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000156 
CoL_Bus_Util = 0.003746 
Either_Row_CoL_Bus_Util = 0.003902 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0214626
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12813 n_nop=12763 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007492
n_activity=167 dram_eff=0.5749
bk0: 16a 12696i bk1: 16a 12675i bk2: 0a 12811i bk3: 0a 12813i bk4: 0a 12813i bk5: 0a 12813i bk6: 0a 12813i bk7: 0a 12813i bk8: 0a 12813i bk9: 0a 12813i bk10: 0a 12813i bk11: 0a 12813i bk12: 0a 12813i bk13: 0a 12813i bk14: 0a 12813i bk15: 0a 12814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007492 
total_CMD = 12813 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 12665 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12813 
n_nop = 12763 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000156 
CoL_Bus_Util = 0.003746 
Either_Row_CoL_Bus_Util = 0.003902 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0220869
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12813 n_nop=12763 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007492
n_activity=167 dram_eff=0.5749
bk0: 16a 12696i bk1: 16a 12675i bk2: 0a 12811i bk3: 0a 12813i bk4: 0a 12813i bk5: 0a 12813i bk6: 0a 12813i bk7: 0a 12813i bk8: 0a 12813i bk9: 0a 12813i bk10: 0a 12813i bk11: 0a 12813i bk12: 0a 12813i bk13: 0a 12813i bk14: 0a 12813i bk15: 0a 12814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007492 
total_CMD = 12813 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 12665 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12813 
n_nop = 12763 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000156 
CoL_Bus_Util = 0.003746 
Either_Row_CoL_Bus_Util = 0.003902 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0216187
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12813 n_nop=12763 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007492
n_activity=168 dram_eff=0.5714
bk0: 16a 12696i bk1: 16a 12674i bk2: 0a 12811i bk3: 0a 12813i bk4: 0a 12813i bk5: 0a 12813i bk6: 0a 12813i bk7: 0a 12813i bk8: 0a 12813i bk9: 0a 12813i bk10: 0a 12813i bk11: 0a 12813i bk12: 0a 12813i bk13: 0a 12813i bk14: 0a 12813i bk15: 0a 12814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.850340
Bank_Level_Parallism_Col = 1.828767
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.359589
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007492 
total_CMD = 12813 
util_bw = 96 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 12664 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 39 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 39 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12813 
n_nop = 12763 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000156 
CoL_Bus_Util = 0.003746 
Either_Row_CoL_Bus_Util = 0.003902 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0218528
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12813 n_nop=12763 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007492
n_activity=167 dram_eff=0.5749
bk0: 16a 12697i bk1: 16a 12675i bk2: 0a 12811i bk3: 0a 12813i bk4: 0a 12813i bk5: 0a 12813i bk6: 0a 12813i bk7: 0a 12813i bk8: 0a 12813i bk9: 0a 12813i bk10: 0a 12813i bk11: 0a 12813i bk12: 0a 12813i bk13: 0a 12813i bk14: 0a 12813i bk15: 0a 12814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.849315
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007492 
total_CMD = 12813 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 12665 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12813 
n_nop = 12763 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000156 
CoL_Bus_Util = 0.003746 
Either_Row_CoL_Bus_Util = 0.003902 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0216187
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12813 n_nop=12763 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007492
n_activity=168 dram_eff=0.5714
bk0: 16a 12696i bk1: 16a 12674i bk2: 0a 12811i bk3: 0a 12813i bk4: 0a 12813i bk5: 0a 12813i bk6: 0a 12813i bk7: 0a 12813i bk8: 0a 12813i bk9: 0a 12813i bk10: 0a 12813i bk11: 0a 12813i bk12: 0a 12813i bk13: 0a 12813i bk14: 0a 12813i bk15: 0a 12814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.850340
Bank_Level_Parallism_Col = 1.828767
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.359589
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007492 
total_CMD = 12813 
util_bw = 96 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 12664 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 39 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 39 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12813 
n_nop = 12763 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000156 
CoL_Bus_Util = 0.003746 
Either_Row_CoL_Bus_Util = 0.003902 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0220869

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156, Miss = 5, Miss_rate = 0.032, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 156, Miss = 5, Miss_rate = 0.032, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 152, Miss = 5, Miss_rate = 0.033, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 2232
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0300
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 576
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1472
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 640
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1536
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 56
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=3736
icnt_total_pkts_simt_to_mem=4280
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.4516
	minimum = 6
	maximum = 68
Network latency average = 12.0992
	minimum = 6
	maximum = 67
Slowest packet = 950
Flit latency average = 12.7192
	minimum = 6
	maximum = 65
Slowest flit = 1969
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0108389
	minimum = 0 (at node 36)
	maximum = 0.0217312 (at node 16)
Accepted packet rate average = 0.0108389
	minimum = 0 (at node 36)
	maximum = 0.0217312 (at node 16)
Injected flit rate average = 0.0194634
	minimum = 0 (at node 36)
	maximum = 0.0411558 (at node 16)
Accepted flit rate average= 0.0194634
	minimum = 0 (at node 36)
	maximum = 0.0344786 (at node 20)
Injected packet length average = 1.7957
Accepted packet length average = 1.7957
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.0688 (10 samples)
	minimum = 6 (10 samples)
	maximum = 64.1 (10 samples)
Network latency average = 12.3892 (10 samples)
	minimum = 6 (10 samples)
	maximum = 62.8 (10 samples)
Flit latency average = 12.6601 (10 samples)
	minimum = 6 (10 samples)
	maximum = 60.8 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.00849495 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0222845 (10 samples)
Accepted packet rate average = 0.00849495 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0222845 (10 samples)
Injected flit rate average = 0.0156457 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.045282 (10 samples)
Accepted flit rate average = 0.0156457 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0362084 (10 samples)
Injected packet size average = 1.84177 (10 samples)
Accepted packet size average = 1.84177 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 149504 (inst/sec)
gpgpu_simulation_rate = 4118 (cycle/sec)
gpgpu_silicon_slowdown = 390237x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx32-dimy32/results/traces/kernel-11.traceg
-kernel name = _Z22transposeCoarseGrainedPfS_ii
-kernel id = 11
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f2f81000000
-local mem base_addr = 0x00007f2f7f000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx32-dimy32/results/traces/kernel-11.traceg
launching kernel name: _Z22transposeCoarseGrainedPfS_ii uid: 11
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 11: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 11 
gpu_sim_cycle = 557
gpu_sim_insn = 33792
gpu_ipc =      60.6679
gpu_tot_sim_cycle = 8794
gpu_tot_sim_insn = 332800
gpu_tot_ipc =      37.8440
gpu_tot_issued_cta = 44
gpu_occupancy = 11.7982% 
gpu_tot_occupancy = 11.6356% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 106
partiton_level_parallism =       0.2370
partiton_level_parallism_total  =       0.2688
partiton_level_parallism_util =       1.5529
partiton_level_parallism_util_total  =       1.9553
L2_BW  =      12.1867 GB/Sec
L2_BW_total  =      13.8238 GB/Sec
gpu_total_sim_rate=166400

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5280
	L1I_total_cache_misses = 475
	L1I_total_cache_miss_rate = 0.0900
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4805
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 475
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 415
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5280

Total_core_cache_fail_stats:
ctas_completed 44, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
78, 77, 77, 78, 78, 78, 78, 78, 
gpgpu_n_tot_thrd_icount = 334848
gpgpu_n_tot_w_icount = 10464
gpgpu_n_stall_shd_mem = 5061
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 704
gpgpu_n_mem_write_global = 1600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 11264
gpgpu_n_store_insn = 11264
gpgpu_n_shmem_insn = 14336
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 640
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1600
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:715	W0_Idle:42209	W0_Scoreboard:16517	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10400
single_issue_nums: WS0:4502	WS1:4508	
dual_issue_nums: WS0:365	WS1:362	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5632 {8:704,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82432 {40:1024,72:576,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 50688 {72:704,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12800 {8:1600,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 317 
max_icnt2mem_latency = 29 
maxmrqlatency = 39 
max_icnt2sh_latency = 70 
averagemflatency = 164 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 13 
mrq_lat_table:52 	6 	7 	14 	44 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2192 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	616 	1748 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1773 	277 	244 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626       555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       839       837         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       843       841         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       848       846         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       852       850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       855       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       864       861         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       868       866         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        854       839    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        848       954    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        976       963    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        982       966    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        986       983    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        988       985    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        998      1002    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        997      1003    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        312       317         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        292       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        292       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        294       299         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        300       305         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13680 n_nop=13618 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008187
n_activity=259 dram_eff=0.4324
bk0: 20a 13533i bk1: 20a 13512i bk2: 0a 13677i bk3: 0a 13680i bk4: 0a 13680i bk5: 0a 13680i bk6: 0a 13680i bk7: 0a 13680i bk8: 0a 13680i bk9: 0a 13680i bk10: 0a 13680i bk11: 0a 13680i bk12: 0a 13680i bk13: 0a 13680i bk14: 0a 13680i bk15: 0a 13681i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.698980
Bank_Level_Parallism_Col = 1.668508
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.290055
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008187 
total_CMD = 13680 
util_bw = 112 
Wasted_Col = 76 
Wasted_Row = 12 
Idle = 13480 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 13680 
n_nop = 13618 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000439 
CoL_Bus_Util = 0.004094 
Either_Row_CoL_Bus_Util = 0.004532 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0222222
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13680 n_nop=13624 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007602
n_activity=219 dram_eff=0.4749
bk0: 20a 13533i bk1: 16a 13541i bk2: 0a 13678i bk3: 0a 13680i bk4: 0a 13680i bk5: 0a 13680i bk6: 0a 13680i bk7: 0a 13680i bk8: 0a 13680i bk9: 0a 13680i bk10: 0a 13680i bk11: 0a 13680i bk12: 0a 13680i bk13: 0a 13680i bk14: 0a 13680i bk15: 0a 13681i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.706215
Bank_Level_Parallism_Col = 1.742331
Bank_Level_Parallism_Ready = 1.442308
write_to_read_ratio_blp_rw_average = 0.322086
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007602 
total_CMD = 13680 
util_bw = 104 
Wasted_Col = 64 
Wasted_Row = 12 
Idle = 13500 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 13680 
n_nop = 13624 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000292 
CoL_Bus_Util = 0.003801 
Either_Row_CoL_Bus_Util = 0.004094 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0204678
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13680 n_nop=13630 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007018
n_activity=167 dram_eff=0.5749
bk0: 16a 13563i bk1: 16a 13542i bk2: 0a 13678i bk3: 0a 13680i bk4: 0a 13680i bk5: 0a 13680i bk6: 0a 13680i bk7: 0a 13680i bk8: 0a 13680i bk9: 0a 13680i bk10: 0a 13680i bk11: 0a 13680i bk12: 0a 13680i bk13: 0a 13680i bk14: 0a 13680i bk15: 0a 13681i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007018 
total_CMD = 13680 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 13532 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 13680 
n_nop = 13630 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.003509 
Either_Row_CoL_Bus_Util = 0.003655 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0201023
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13680 n_nop=13630 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007018
n_activity=167 dram_eff=0.5749
bk0: 16a 13563i bk1: 16a 13542i bk2: 0a 13678i bk3: 0a 13680i bk4: 0a 13680i bk5: 0a 13680i bk6: 0a 13680i bk7: 0a 13680i bk8: 0a 13680i bk9: 0a 13680i bk10: 0a 13680i bk11: 0a 13680i bk12: 0a 13680i bk13: 0a 13680i bk14: 0a 13680i bk15: 0a 13681i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007018 
total_CMD = 13680 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 13532 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 13680 
n_nop = 13630 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.003509 
Either_Row_CoL_Bus_Util = 0.003655 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0206871
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13680 n_nop=13630 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007018
n_activity=167 dram_eff=0.5749
bk0: 16a 13563i bk1: 16a 13542i bk2: 0a 13678i bk3: 0a 13680i bk4: 0a 13680i bk5: 0a 13680i bk6: 0a 13680i bk7: 0a 13680i bk8: 0a 13680i bk9: 0a 13680i bk10: 0a 13680i bk11: 0a 13680i bk12: 0a 13680i bk13: 0a 13680i bk14: 0a 13680i bk15: 0a 13681i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007018 
total_CMD = 13680 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 13532 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 13680 
n_nop = 13630 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.003509 
Either_Row_CoL_Bus_Util = 0.003655 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0202485
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13680 n_nop=13630 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007018
n_activity=168 dram_eff=0.5714
bk0: 16a 13563i bk1: 16a 13541i bk2: 0a 13678i bk3: 0a 13680i bk4: 0a 13680i bk5: 0a 13680i bk6: 0a 13680i bk7: 0a 13680i bk8: 0a 13680i bk9: 0a 13680i bk10: 0a 13680i bk11: 0a 13680i bk12: 0a 13680i bk13: 0a 13680i bk14: 0a 13680i bk15: 0a 13681i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.850340
Bank_Level_Parallism_Col = 1.828767
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.359589
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007018 
total_CMD = 13680 
util_bw = 96 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 13531 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 39 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 39 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 13680 
n_nop = 13630 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.003509 
Either_Row_CoL_Bus_Util = 0.003655 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0204678
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13680 n_nop=13630 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007018
n_activity=167 dram_eff=0.5749
bk0: 16a 13564i bk1: 16a 13542i bk2: 0a 13678i bk3: 0a 13680i bk4: 0a 13680i bk5: 0a 13680i bk6: 0a 13680i bk7: 0a 13680i bk8: 0a 13680i bk9: 0a 13680i bk10: 0a 13680i bk11: 0a 13680i bk12: 0a 13680i bk13: 0a 13680i bk14: 0a 13680i bk15: 0a 13681i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.849315
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007018 
total_CMD = 13680 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 13532 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 13680 
n_nop = 13630 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.003509 
Either_Row_CoL_Bus_Util = 0.003655 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0202485
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13680 n_nop=13630 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007018
n_activity=168 dram_eff=0.5714
bk0: 16a 13563i bk1: 16a 13541i bk2: 0a 13678i bk3: 0a 13680i bk4: 0a 13680i bk5: 0a 13680i bk6: 0a 13680i bk7: 0a 13680i bk8: 0a 13680i bk9: 0a 13680i bk10: 0a 13680i bk11: 0a 13680i bk12: 0a 13680i bk13: 0a 13680i bk14: 0a 13680i bk15: 0a 13681i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.850340
Bank_Level_Parallism_Col = 1.828767
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.359589
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007018 
total_CMD = 13680 
util_bw = 96 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 13531 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 39 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 39 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 13680 
n_nop = 13630 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.003509 
Either_Row_CoL_Bus_Util = 0.003655 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0206871

========= L2 cache stats =========
L2_cache_bank[0]: Access = 164, Miss = 5, Miss_rate = 0.030, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 164, Miss = 5, Miss_rate = 0.030, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 164, Miss = 5, Miss_rate = 0.030, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 144, Miss = 4, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 144, Miss = 4, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 144, Miss = 4, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 144, Miss = 4, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 144, Miss = 4, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 144, Miss = 4, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 144, Miss = 4, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 144, Miss = 4, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 144, Miss = 4, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 144, Miss = 4, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 144, Miss = 4, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 144, Miss = 4, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 144, Miss = 4, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 2364
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0283
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 640
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 704
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=4012
icnt_total_pkts_simt_to_mem=4540
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.4564
	minimum = 6
	maximum = 68
Network latency average = 12.1895
	minimum = 6
	maximum = 67
Slowest packet = 950
Flit latency average = 12.8043
	minimum = 6
	maximum = 65
Slowest flit = 1969
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0107528
	minimum = 0 (at node 36)
	maximum = 0.0239936 (at node 0)
Accepted packet rate average = 0.0107528
	minimum = 0 (at node 36)
	maximum = 0.0239936 (at node 0)
Injected flit rate average = 0.0194496
	minimum = 0 (at node 36)
	maximum = 0.0458267 (at node 0)
Accepted flit rate average= 0.0194496
	minimum = 0 (at node 36)
	maximum = 0.0362747 (at node 0)
Injected packet length average = 1.8088
Accepted packet length average = 1.8088
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.104 (11 samples)
	minimum = 6 (11 samples)
	maximum = 64.4545 (11 samples)
Network latency average = 12.3711 (11 samples)
	minimum = 6 (11 samples)
	maximum = 63.1818 (11 samples)
Flit latency average = 12.6732 (11 samples)
	minimum = 6 (11 samples)
	maximum = 61.1818 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.00870021 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0224398 (11 samples)
Accepted packet rate average = 0.00870021 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0224398 (11 samples)
Injected flit rate average = 0.0159915 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0453315 (11 samples)
Accepted flit rate average = 0.0159915 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0362144 (11 samples)
Injected packet size average = 1.83806 (11 samples)
Accepted packet size average = 1.83806 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 166400 (inst/sec)
gpgpu_simulation_rate = 4397 (cycle/sec)
gpgpu_silicon_slowdown = 365476x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx32-dimy32/results/traces/kernel-12.traceg
-kernel name = _Z22transposeCoarseGrainedPfS_ii
-kernel id = 12
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f2f81000000
-local mem base_addr = 0x00007f2f7f000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx32-dimy32/results/traces/kernel-12.traceg
launching kernel name: _Z22transposeCoarseGrainedPfS_ii uid: 12
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 12: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 12 
gpu_sim_cycle = 549
gpu_sim_insn = 33792
gpu_ipc =      61.5519
gpu_tot_sim_cycle = 9343
gpu_tot_sim_insn = 366592
gpu_tot_ipc =      39.2371
gpu_tot_issued_cta = 48
gpu_occupancy = 11.8252% 
gpu_tot_occupancy = 11.6465% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 106
partiton_level_parallism =       0.2332
partiton_level_parallism_total  =       0.2667
partiton_level_parallism_util =       1.7067
partiton_level_parallism_util_total  =       1.9408
L2_BW  =      11.9896 GB/Sec
L2_BW_total  =      13.7160 GB/Sec
gpu_total_sim_rate=183296

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5824
	L1I_total_cache_misses = 475
	L1I_total_cache_miss_rate = 0.0816
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5349
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 475
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 415
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5824

Total_core_cache_fail_stats:
ctas_completed 48, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
78, 77, 77, 78, 78, 78, 78, 78, 
gpgpu_n_tot_thrd_icount = 368640
gpgpu_n_tot_w_icount = 11520
gpgpu_n_stall_shd_mem = 5304
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 768
gpgpu_n_mem_write_global = 1664
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12288
gpgpu_n_store_insn = 12288
gpgpu_n_shmem_insn = 16384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 704
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1664
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:778	W0_Idle:43814	W0_Scoreboard:18039	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11456
single_issue_nums: WS0:5002	WS1:5016	
dual_issue_nums: WS0:379	WS1:372	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6144 {8:768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 87040 {40:1024,72:640,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 55296 {72:768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13312 {8:1664,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 317 
max_icnt2mem_latency = 29 
maxmrqlatency = 39 
max_icnt2sh_latency = 70 
averagemflatency = 163 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 14 
mrq_lat_table:52 	6 	7 	14 	44 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2320 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	651 	1841 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1852 	295 	275 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626       555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       839       837         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       843       841         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       848       846         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       852       850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       855       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       864       861         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       868       866         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        899       880    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        893      1003    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1030      1012    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1033      1018    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1041      1035    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1043      1041    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1054      1056    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1053      1060    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        312       317         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        292       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        292       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        294       299         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        300       305         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14534 n_nop=14472 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007706
n_activity=259 dram_eff=0.4324
bk0: 20a 14387i bk1: 20a 14366i bk2: 0a 14531i bk3: 0a 14534i bk4: 0a 14534i bk5: 0a 14534i bk6: 0a 14534i bk7: 0a 14534i bk8: 0a 14534i bk9: 0a 14534i bk10: 0a 14534i bk11: 0a 14534i bk12: 0a 14534i bk13: 0a 14534i bk14: 0a 14534i bk15: 0a 14535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.698980
Bank_Level_Parallism_Col = 1.668508
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.290055
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007706 
total_CMD = 14534 
util_bw = 112 
Wasted_Col = 76 
Wasted_Row = 12 
Idle = 14334 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14534 
n_nop = 14472 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000413 
CoL_Bus_Util = 0.003853 
Either_Row_CoL_Bus_Util = 0.004266 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0209165
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14534 n_nop=14478 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007156
n_activity=219 dram_eff=0.4749
bk0: 20a 14387i bk1: 16a 14395i bk2: 0a 14532i bk3: 0a 14534i bk4: 0a 14534i bk5: 0a 14534i bk6: 0a 14534i bk7: 0a 14534i bk8: 0a 14534i bk9: 0a 14534i bk10: 0a 14534i bk11: 0a 14534i bk12: 0a 14534i bk13: 0a 14534i bk14: 0a 14534i bk15: 0a 14535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.706215
Bank_Level_Parallism_Col = 1.742331
Bank_Level_Parallism_Ready = 1.442308
write_to_read_ratio_blp_rw_average = 0.322086
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007156 
total_CMD = 14534 
util_bw = 104 
Wasted_Col = 64 
Wasted_Row = 12 
Idle = 14354 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14534 
n_nop = 14478 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000275 
CoL_Bus_Util = 0.003578 
Either_Row_CoL_Bus_Util = 0.003853 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0192652
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14534 n_nop=14484 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006605
n_activity=167 dram_eff=0.5749
bk0: 16a 14417i bk1: 16a 14396i bk2: 0a 14532i bk3: 0a 14534i bk4: 0a 14534i bk5: 0a 14534i bk6: 0a 14534i bk7: 0a 14534i bk8: 0a 14534i bk9: 0a 14534i bk10: 0a 14534i bk11: 0a 14534i bk12: 0a 14534i bk13: 0a 14534i bk14: 0a 14534i bk15: 0a 14535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006605 
total_CMD = 14534 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 14386 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14534 
n_nop = 14484 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.003303 
Either_Row_CoL_Bus_Util = 0.003440 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018921 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0189211
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14534 n_nop=14484 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006605
n_activity=167 dram_eff=0.5749
bk0: 16a 14417i bk1: 16a 14396i bk2: 0a 14532i bk3: 0a 14534i bk4: 0a 14534i bk5: 0a 14534i bk6: 0a 14534i bk7: 0a 14534i bk8: 0a 14534i bk9: 0a 14534i bk10: 0a 14534i bk11: 0a 14534i bk12: 0a 14534i bk13: 0a 14534i bk14: 0a 14534i bk15: 0a 14535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006605 
total_CMD = 14534 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 14386 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14534 
n_nop = 14484 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.003303 
Either_Row_CoL_Bus_Util = 0.003440 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0194716
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14534 n_nop=14484 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006605
n_activity=167 dram_eff=0.5749
bk0: 16a 14417i bk1: 16a 14396i bk2: 0a 14532i bk3: 0a 14534i bk4: 0a 14534i bk5: 0a 14534i bk6: 0a 14534i bk7: 0a 14534i bk8: 0a 14534i bk9: 0a 14534i bk10: 0a 14534i bk11: 0a 14534i bk12: 0a 14534i bk13: 0a 14534i bk14: 0a 14534i bk15: 0a 14535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006605 
total_CMD = 14534 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 14386 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14534 
n_nop = 14484 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.003303 
Either_Row_CoL_Bus_Util = 0.003440 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0190588
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14534 n_nop=14484 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006605
n_activity=168 dram_eff=0.5714
bk0: 16a 14417i bk1: 16a 14395i bk2: 0a 14532i bk3: 0a 14534i bk4: 0a 14534i bk5: 0a 14534i bk6: 0a 14534i bk7: 0a 14534i bk8: 0a 14534i bk9: 0a 14534i bk10: 0a 14534i bk11: 0a 14534i bk12: 0a 14534i bk13: 0a 14534i bk14: 0a 14534i bk15: 0a 14535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.850340
Bank_Level_Parallism_Col = 1.828767
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.359589
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006605 
total_CMD = 14534 
util_bw = 96 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 14385 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 39 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 39 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14534 
n_nop = 14484 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.003303 
Either_Row_CoL_Bus_Util = 0.003440 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0192652
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14534 n_nop=14484 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006605
n_activity=167 dram_eff=0.5749
bk0: 16a 14418i bk1: 16a 14396i bk2: 0a 14532i bk3: 0a 14534i bk4: 0a 14534i bk5: 0a 14534i bk6: 0a 14534i bk7: 0a 14534i bk8: 0a 14534i bk9: 0a 14534i bk10: 0a 14534i bk11: 0a 14534i bk12: 0a 14534i bk13: 0a 14534i bk14: 0a 14534i bk15: 0a 14535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.849315
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006605 
total_CMD = 14534 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 14386 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14534 
n_nop = 14484 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.003303 
Either_Row_CoL_Bus_Util = 0.003440 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0190588
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14534 n_nop=14484 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006605
n_activity=168 dram_eff=0.5714
bk0: 16a 14417i bk1: 16a 14395i bk2: 0a 14532i bk3: 0a 14534i bk4: 0a 14534i bk5: 0a 14534i bk6: 0a 14534i bk7: 0a 14534i bk8: 0a 14534i bk9: 0a 14534i bk10: 0a 14534i bk11: 0a 14534i bk12: 0a 14534i bk13: 0a 14534i bk14: 0a 14534i bk15: 0a 14535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.850340
Bank_Level_Parallism_Col = 1.828767
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.359589
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006605 
total_CMD = 14534 
util_bw = 96 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 14385 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 39 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 39 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14534 
n_nop = 14484 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.003303 
Either_Row_CoL_Bus_Util = 0.003440 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0194716

========= L2 cache stats =========
L2_cache_bank[0]: Access = 172, Miss = 5, Miss_rate = 0.029, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 172, Miss = 5, Miss_rate = 0.029, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 172, Miss = 5, Miss_rate = 0.029, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 152, Miss = 4, Miss_rate = 0.026, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 152, Miss = 4, Miss_rate = 0.026, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 152, Miss = 4, Miss_rate = 0.026, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 152, Miss = 4, Miss_rate = 0.026, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 152, Miss = 4, Miss_rate = 0.026, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 152, Miss = 4, Miss_rate = 0.026, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 152, Miss = 4, Miss_rate = 0.026, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 152, Miss = 4, Miss_rate = 0.026, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 152, Miss = 4, Miss_rate = 0.026, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 152, Miss = 4, Miss_rate = 0.026, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 152, Miss = 4, Miss_rate = 0.026, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 152, Miss = 4, Miss_rate = 0.026, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 152, Miss = 4, Miss_rate = 0.026, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 2492
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0269
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 704
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1664
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=4268
icnt_total_pkts_simt_to_mem=4796
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.5126
	minimum = 6
	maximum = 68
Network latency average = 12.2893
	minimum = 6
	maximum = 67
Slowest packet = 950
Flit latency average = 12.8731
	minimum = 6
	maximum = 65
Slowest flit = 1969
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.010669
	minimum = 0 (at node 36)
	maximum = 0.0225838 (at node 0)
Accepted packet rate average = 0.010669
	minimum = 0 (at node 36)
	maximum = 0.0225838 (at node 0)
Injected flit rate average = 0.0194028
	minimum = 0 (at node 36)
	maximum = 0.0431339 (at node 0)
Accepted flit rate average= 0.0194028
	minimum = 0 (at node 36)
	maximum = 0.0341432 (at node 0)
Injected packet length average = 1.81862
Accepted packet length average = 1.81862
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.1381 (12 samples)
	minimum = 6 (12 samples)
	maximum = 64.75 (12 samples)
Network latency average = 12.3643 (12 samples)
	minimum = 6 (12 samples)
	maximum = 63.5 (12 samples)
Flit latency average = 12.6899 (12 samples)
	minimum = 6 (12 samples)
	maximum = 61.5 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.00886427 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0224518 (12 samples)
Accepted packet rate average = 0.00886427 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0224518 (12 samples)
Injected flit rate average = 0.0162758 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0451484 (12 samples)
Accepted flit rate average = 0.0162758 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0360418 (12 samples)
Injected packet size average = 1.83611 (12 samples)
Accepted packet size average = 1.83611 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 183296 (inst/sec)
gpgpu_simulation_rate = 4671 (cycle/sec)
gpgpu_silicon_slowdown = 344037x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx32-dimy32/results/traces/kernel-13.traceg
-kernel name = _Z20transposeFineGrainedPfS_ii
-kernel id = 13
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f2f81000000
-local mem base_addr = 0x00007f2f7f000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx32-dimy32/results/traces/kernel-13.traceg
launching kernel name: _Z20transposeFineGrainedPfS_ii uid: 13
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 13: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 13 
gpu_sim_cycle = 533
gpu_sim_insn = 31744
gpu_ipc =      59.5572
gpu_tot_sim_cycle = 9876
gpu_tot_sim_insn = 398336
gpu_tot_ipc =      40.3337
gpu_tot_issued_cta = 52
gpu_occupancy = 11.8256% 
gpu_tot_occupancy = 11.6561% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 106
partiton_level_parallism =       0.2402
partiton_level_parallism_total  =       0.2653
partiton_level_parallism_util =       1.8551
partiton_level_parallism_util_total  =       1.9364
L2_BW  =      12.3495 GB/Sec
L2_BW_total  =      13.6423 GB/Sec
gpu_total_sim_rate=199168

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6336
	L1I_total_cache_misses = 475
	L1I_total_cache_miss_rate = 0.0750
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5861
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 475
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 415
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6336

Total_core_cache_fail_stats:
ctas_completed 52, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
78, 77, 77, 78, 78, 78, 78, 78, 
gpgpu_n_tot_thrd_icount = 400384
gpgpu_n_tot_w_icount = 12512
gpgpu_n_stall_shd_mem = 5543
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 832
gpgpu_n_mem_write_global = 1728
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13312
gpgpu_n_store_insn = 13312
gpgpu_n_shmem_insn = 18432
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 768
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1728
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:838	W0_Idle:45386	W0_Scoreboard:19643	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12448
single_issue_nums: WS0:5460	WS1:5478	
dual_issue_nums: WS0:398	WS1:389	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6656 {8:832,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 91648 {40:1024,72:704,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59904 {72:832,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13824 {8:1728,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 317 
max_icnt2mem_latency = 29 
maxmrqlatency = 39 
max_icnt2sh_latency = 70 
averagemflatency = 163 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 14 
mrq_lat_table:52 	6 	7 	14 	44 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2448 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	699 	1921 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1936 	309 	305 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626       555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       839       837         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       843       841         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       848       846         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       852       850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       855       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       864       861         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       868       866         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        944       922    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        939      1053    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1083      1061    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1087      1068    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1095      1087    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1098      1091    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1110      1112    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1106      1114    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        312       317         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        292       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        292       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        294       299         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        300       305         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15363 n_nop=15301 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00729
n_activity=259 dram_eff=0.4324
bk0: 20a 15216i bk1: 20a 15195i bk2: 0a 15360i bk3: 0a 15363i bk4: 0a 15363i bk5: 0a 15363i bk6: 0a 15363i bk7: 0a 15363i bk8: 0a 15363i bk9: 0a 15363i bk10: 0a 15363i bk11: 0a 15363i bk12: 0a 15363i bk13: 0a 15363i bk14: 0a 15363i bk15: 0a 15364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.698980
Bank_Level_Parallism_Col = 1.668508
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.290055
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007290 
total_CMD = 15363 
util_bw = 112 
Wasted_Col = 76 
Wasted_Row = 12 
Idle = 15163 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 15363 
n_nop = 15301 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000391 
CoL_Bus_Util = 0.003645 
Either_Row_CoL_Bus_Util = 0.004036 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0197878
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15363 n_nop=15307 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00677
n_activity=219 dram_eff=0.4749
bk0: 20a 15216i bk1: 16a 15224i bk2: 0a 15361i bk3: 0a 15363i bk4: 0a 15363i bk5: 0a 15363i bk6: 0a 15363i bk7: 0a 15363i bk8: 0a 15363i bk9: 0a 15363i bk10: 0a 15363i bk11: 0a 15363i bk12: 0a 15363i bk13: 0a 15363i bk14: 0a 15363i bk15: 0a 15364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.706215
Bank_Level_Parallism_Col = 1.742331
Bank_Level_Parallism_Ready = 1.442308
write_to_read_ratio_blp_rw_average = 0.322086
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006770 
total_CMD = 15363 
util_bw = 104 
Wasted_Col = 64 
Wasted_Row = 12 
Idle = 15183 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 15363 
n_nop = 15307 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000260 
CoL_Bus_Util = 0.003385 
Either_Row_CoL_Bus_Util = 0.003645 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0182256
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15363 n_nop=15313 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006249
n_activity=167 dram_eff=0.5749
bk0: 16a 15246i bk1: 16a 15225i bk2: 0a 15361i bk3: 0a 15363i bk4: 0a 15363i bk5: 0a 15363i bk6: 0a 15363i bk7: 0a 15363i bk8: 0a 15363i bk9: 0a 15363i bk10: 0a 15363i bk11: 0a 15363i bk12: 0a 15363i bk13: 0a 15363i bk14: 0a 15363i bk15: 0a 15364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006249 
total_CMD = 15363 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 15215 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 15363 
n_nop = 15313 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000130 
CoL_Bus_Util = 0.003124 
Either_Row_CoL_Bus_Util = 0.003255 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0179002
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15363 n_nop=15313 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006249
n_activity=167 dram_eff=0.5749
bk0: 16a 15246i bk1: 16a 15225i bk2: 0a 15361i bk3: 0a 15363i bk4: 0a 15363i bk5: 0a 15363i bk6: 0a 15363i bk7: 0a 15363i bk8: 0a 15363i bk9: 0a 15363i bk10: 0a 15363i bk11: 0a 15363i bk12: 0a 15363i bk13: 0a 15363i bk14: 0a 15363i bk15: 0a 15364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006249 
total_CMD = 15363 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 15215 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 15363 
n_nop = 15313 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000130 
CoL_Bus_Util = 0.003124 
Either_Row_CoL_Bus_Util = 0.003255 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0184209
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15363 n_nop=15313 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006249
n_activity=167 dram_eff=0.5749
bk0: 16a 15246i bk1: 16a 15225i bk2: 0a 15361i bk3: 0a 15363i bk4: 0a 15363i bk5: 0a 15363i bk6: 0a 15363i bk7: 0a 15363i bk8: 0a 15363i bk9: 0a 15363i bk10: 0a 15363i bk11: 0a 15363i bk12: 0a 15363i bk13: 0a 15363i bk14: 0a 15363i bk15: 0a 15364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006249 
total_CMD = 15363 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 15215 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 15363 
n_nop = 15313 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000130 
CoL_Bus_Util = 0.003124 
Either_Row_CoL_Bus_Util = 0.003255 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0180303
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15363 n_nop=15313 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006249
n_activity=168 dram_eff=0.5714
bk0: 16a 15246i bk1: 16a 15224i bk2: 0a 15361i bk3: 0a 15363i bk4: 0a 15363i bk5: 0a 15363i bk6: 0a 15363i bk7: 0a 15363i bk8: 0a 15363i bk9: 0a 15363i bk10: 0a 15363i bk11: 0a 15363i bk12: 0a 15363i bk13: 0a 15363i bk14: 0a 15363i bk15: 0a 15364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.850340
Bank_Level_Parallism_Col = 1.828767
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.359589
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006249 
total_CMD = 15363 
util_bw = 96 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 15214 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 39 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 39 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 15363 
n_nop = 15313 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000130 
CoL_Bus_Util = 0.003124 
Either_Row_CoL_Bus_Util = 0.003255 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0182256
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15363 n_nop=15313 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006249
n_activity=167 dram_eff=0.5749
bk0: 16a 15247i bk1: 16a 15225i bk2: 0a 15361i bk3: 0a 15363i bk4: 0a 15363i bk5: 0a 15363i bk6: 0a 15363i bk7: 0a 15363i bk8: 0a 15363i bk9: 0a 15363i bk10: 0a 15363i bk11: 0a 15363i bk12: 0a 15363i bk13: 0a 15363i bk14: 0a 15363i bk15: 0a 15364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.849315
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006249 
total_CMD = 15363 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 15215 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 15363 
n_nop = 15313 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000130 
CoL_Bus_Util = 0.003124 
Either_Row_CoL_Bus_Util = 0.003255 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0180303
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15363 n_nop=15313 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006249
n_activity=168 dram_eff=0.5714
bk0: 16a 15246i bk1: 16a 15224i bk2: 0a 15361i bk3: 0a 15363i bk4: 0a 15363i bk5: 0a 15363i bk6: 0a 15363i bk7: 0a 15363i bk8: 0a 15363i bk9: 0a 15363i bk10: 0a 15363i bk11: 0a 15363i bk12: 0a 15363i bk13: 0a 15363i bk14: 0a 15363i bk15: 0a 15364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.850340
Bank_Level_Parallism_Col = 1.828767
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.359589
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006249 
total_CMD = 15363 
util_bw = 96 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 15214 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 39 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 39 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 15363 
n_nop = 15313 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000130 
CoL_Bus_Util = 0.003124 
Either_Row_CoL_Bus_Util = 0.003255 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0184209

========= L2 cache stats =========
L2_cache_bank[0]: Access = 180, Miss = 5, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 180, Miss = 5, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 180, Miss = 5, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 160, Miss = 4, Miss_rate = 0.025, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 160, Miss = 4, Miss_rate = 0.025, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 160, Miss = 4, Miss_rate = 0.025, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 160, Miss = 4, Miss_rate = 0.025, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 160, Miss = 4, Miss_rate = 0.025, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 160, Miss = 4, Miss_rate = 0.025, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 160, Miss = 4, Miss_rate = 0.025, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 160, Miss = 4, Miss_rate = 0.025, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 160, Miss = 4, Miss_rate = 0.025, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 160, Miss = 4, Miss_rate = 0.025, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 160, Miss = 4, Miss_rate = 0.025, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 160, Miss = 4, Miss_rate = 0.025, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 160, Miss = 4, Miss_rate = 0.025, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 2620
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0256
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1664
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 832
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1728
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=4524
icnt_total_pkts_simt_to_mem=5052
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.5158
	minimum = 6
	maximum = 68
Network latency average = 12.3605
	minimum = 6
	maximum = 67
Slowest packet = 950
Flit latency average = 12.9315
	minimum = 6
	maximum = 65
Slowest flit = 1969
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0106116
	minimum = 0 (at node 36)
	maximum = 0.0213649 (at node 0)
Accepted packet rate average = 0.0106116
	minimum = 0 (at node 36)
	maximum = 0.0213649 (at node 0)
Injected flit rate average = 0.0193925
	minimum = 0 (at node 36)
	maximum = 0.040806 (at node 0)
Accepted flit rate average= 0.0193925
	minimum = 0 (at node 36)
	maximum = 0.0336168 (at node 20)
Injected packet length average = 1.82748
Accepted packet length average = 1.82748
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.1671 (13 samples)
	minimum = 6 (13 samples)
	maximum = 65 (13 samples)
Network latency average = 12.364 (13 samples)
	minimum = 6 (13 samples)
	maximum = 63.7692 (13 samples)
Flit latency average = 12.7085 (13 samples)
	minimum = 6 (13 samples)
	maximum = 61.7692 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.00899868 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0223682 (13 samples)
Accepted packet rate average = 0.00899868 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0223682 (13 samples)
Injected flit rate average = 0.0165155 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0448144 (13 samples)
Accepted flit rate average = 0.0165155 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0358553 (13 samples)
Injected packet size average = 1.83533 (13 samples)
Accepted packet size average = 1.83533 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 199168 (inst/sec)
gpgpu_simulation_rate = 4938 (cycle/sec)
gpgpu_silicon_slowdown = 325435x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx32-dimy32/results/traces/kernel-14.traceg
-kernel name = _Z20transposeFineGrainedPfS_ii
-kernel id = 14
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f2f81000000
-local mem base_addr = 0x00007f2f7f000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx32-dimy32/results/traces/kernel-14.traceg
launching kernel name: _Z20transposeFineGrainedPfS_ii uid: 14
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 14: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 14 
gpu_sim_cycle = 527
gpu_sim_insn = 31744
gpu_ipc =      60.2353
gpu_tot_sim_cycle = 10403
gpu_tot_sim_insn = 430080
gpu_tot_ipc =      41.3419
gpu_tot_issued_cta = 56
gpu_occupancy = 11.7805% 
gpu_tot_occupancy = 11.6625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 106
partiton_level_parallism =       0.2429
partiton_level_parallism_total  =       0.2642
partiton_level_parallism_util =       2.6667
partiton_level_parallism_util_total  =       1.9615
L2_BW  =      12.4901 GB/Sec
L2_BW_total  =      13.5839 GB/Sec
gpu_total_sim_rate=215040

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6848
	L1I_total_cache_misses = 475
	L1I_total_cache_miss_rate = 0.0694
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6373
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 475
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 415
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6848

Total_core_cache_fail_stats:
ctas_completed 56, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
78, 77, 77, 78, 78, 78, 78, 78, 
gpgpu_n_tot_thrd_icount = 432128
gpgpu_n_tot_w_icount = 13504
gpgpu_n_stall_shd_mem = 5787
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 896
gpgpu_n_mem_write_global = 1792
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 14336
gpgpu_n_store_insn = 14336
gpgpu_n_shmem_insn = 20480
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 832
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1792
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:899	W0_Idle:46993	W0_Scoreboard:21179	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13440
single_issue_nums: WS0:5922	WS1:5936	
dual_issue_nums: WS0:415	WS1:408	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7168 {8:896,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 96256 {40:1024,72:768,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64512 {72:896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 14336 {8:1792,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 317 
max_icnt2mem_latency = 29 
maxmrqlatency = 39 
max_icnt2sh_latency = 70 
averagemflatency = 163 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 14 
mrq_lat_table:52 	6 	7 	14 	44 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2576 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	749 	1999 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2022 	328 	328 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626       555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       839       837         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       843       841         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       848       846         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       852       850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       855       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       864       861         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       868       866         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        989       964    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        984      1101    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1136      1113    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1142      1123    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1146      1139    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1153      1145    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1160      1163    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1157      1166    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        312       317         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        292       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        292       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        294       299         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        300       305         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16183 n_nop=16121 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006921
n_activity=259 dram_eff=0.4324
bk0: 20a 16036i bk1: 20a 16015i bk2: 0a 16180i bk3: 0a 16183i bk4: 0a 16183i bk5: 0a 16183i bk6: 0a 16183i bk7: 0a 16183i bk8: 0a 16183i bk9: 0a 16183i bk10: 0a 16183i bk11: 0a 16183i bk12: 0a 16183i bk13: 0a 16183i bk14: 0a 16183i bk15: 0a 16184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.698980
Bank_Level_Parallism_Col = 1.668508
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.290055
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006921 
total_CMD = 16183 
util_bw = 112 
Wasted_Col = 76 
Wasted_Row = 12 
Idle = 15983 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16183 
n_nop = 16121 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000371 
CoL_Bus_Util = 0.003460 
Either_Row_CoL_Bus_Util = 0.003831 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0187851
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16183 n_nop=16127 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006426
n_activity=219 dram_eff=0.4749
bk0: 20a 16036i bk1: 16a 16044i bk2: 0a 16181i bk3: 0a 16183i bk4: 0a 16183i bk5: 0a 16183i bk6: 0a 16183i bk7: 0a 16183i bk8: 0a 16183i bk9: 0a 16183i bk10: 0a 16183i bk11: 0a 16183i bk12: 0a 16183i bk13: 0a 16183i bk14: 0a 16183i bk15: 0a 16184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.706215
Bank_Level_Parallism_Col = 1.742331
Bank_Level_Parallism_Ready = 1.442308
write_to_read_ratio_blp_rw_average = 0.322086
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006426 
total_CMD = 16183 
util_bw = 104 
Wasted_Col = 64 
Wasted_Row = 12 
Idle = 16003 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16183 
n_nop = 16127 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000247 
CoL_Bus_Util = 0.003213 
Either_Row_CoL_Bus_Util = 0.003460 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0173021
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16183 n_nop=16133 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005932
n_activity=167 dram_eff=0.5749
bk0: 16a 16066i bk1: 16a 16045i bk2: 0a 16181i bk3: 0a 16183i bk4: 0a 16183i bk5: 0a 16183i bk6: 0a 16183i bk7: 0a 16183i bk8: 0a 16183i bk9: 0a 16183i bk10: 0a 16183i bk11: 0a 16183i bk12: 0a 16183i bk13: 0a 16183i bk14: 0a 16183i bk15: 0a 16184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005932 
total_CMD = 16183 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 16035 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16183 
n_nop = 16133 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000124 
CoL_Bus_Util = 0.002966 
Either_Row_CoL_Bus_Util = 0.003090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0169931
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16183 n_nop=16133 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005932
n_activity=167 dram_eff=0.5749
bk0: 16a 16066i bk1: 16a 16045i bk2: 0a 16181i bk3: 0a 16183i bk4: 0a 16183i bk5: 0a 16183i bk6: 0a 16183i bk7: 0a 16183i bk8: 0a 16183i bk9: 0a 16183i bk10: 0a 16183i bk11: 0a 16183i bk12: 0a 16183i bk13: 0a 16183i bk14: 0a 16183i bk15: 0a 16184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005932 
total_CMD = 16183 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 16035 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16183 
n_nop = 16133 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000124 
CoL_Bus_Util = 0.002966 
Either_Row_CoL_Bus_Util = 0.003090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0174875
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16183 n_nop=16133 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005932
n_activity=167 dram_eff=0.5749
bk0: 16a 16066i bk1: 16a 16045i bk2: 0a 16181i bk3: 0a 16183i bk4: 0a 16183i bk5: 0a 16183i bk6: 0a 16183i bk7: 0a 16183i bk8: 0a 16183i bk9: 0a 16183i bk10: 0a 16183i bk11: 0a 16183i bk12: 0a 16183i bk13: 0a 16183i bk14: 0a 16183i bk15: 0a 16184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.856164
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005932 
total_CMD = 16183 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 16035 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16183 
n_nop = 16133 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000124 
CoL_Bus_Util = 0.002966 
Either_Row_CoL_Bus_Util = 0.003090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0171167
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16183 n_nop=16133 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005932
n_activity=168 dram_eff=0.5714
bk0: 16a 16066i bk1: 16a 16044i bk2: 0a 16181i bk3: 0a 16183i bk4: 0a 16183i bk5: 0a 16183i bk6: 0a 16183i bk7: 0a 16183i bk8: 0a 16183i bk9: 0a 16183i bk10: 0a 16183i bk11: 0a 16183i bk12: 0a 16183i bk13: 0a 16183i bk14: 0a 16183i bk15: 0a 16184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.850340
Bank_Level_Parallism_Col = 1.828767
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.359589
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005932 
total_CMD = 16183 
util_bw = 96 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 16034 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 39 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 39 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16183 
n_nop = 16133 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000124 
CoL_Bus_Util = 0.002966 
Either_Row_CoL_Bus_Util = 0.003090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0173021
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16183 n_nop=16133 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005932
n_activity=167 dram_eff=0.5749
bk0: 16a 16067i bk1: 16a 16045i bk2: 0a 16181i bk3: 0a 16183i bk4: 0a 16183i bk5: 0a 16183i bk6: 0a 16183i bk7: 0a 16183i bk8: 0a 16183i bk9: 0a 16183i bk10: 0a 16183i bk11: 0a 16183i bk12: 0a 16183i bk13: 0a 16183i bk14: 0a 16183i bk15: 0a 16184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.849315
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005932 
total_CMD = 16183 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 16035 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16183 
n_nop = 16133 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000124 
CoL_Bus_Util = 0.002966 
Either_Row_CoL_Bus_Util = 0.003090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0171167
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16183 n_nop=16133 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005932
n_activity=168 dram_eff=0.5714
bk0: 16a 16066i bk1: 16a 16044i bk2: 0a 16181i bk3: 0a 16183i bk4: 0a 16183i bk5: 0a 16183i bk6: 0a 16183i bk7: 0a 16183i bk8: 0a 16183i bk9: 0a 16183i bk10: 0a 16183i bk11: 0a 16183i bk12: 0a 16183i bk13: 0a 16183i bk14: 0a 16183i bk15: 0a 16184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.850340
Bank_Level_Parallism_Col = 1.828767
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.359589
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005932 
total_CMD = 16183 
util_bw = 96 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 16034 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 39 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 39 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16183 
n_nop = 16133 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000124 
CoL_Bus_Util = 0.002966 
Either_Row_CoL_Bus_Util = 0.003090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0174875

========= L2 cache stats =========
L2_cache_bank[0]: Access = 188, Miss = 5, Miss_rate = 0.027, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 188, Miss = 5, Miss_rate = 0.027, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 188, Miss = 5, Miss_rate = 0.027, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 168, Miss = 4, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 168, Miss = 4, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 168, Miss = 4, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 168, Miss = 4, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 168, Miss = 4, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 168, Miss = 4, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 168, Miss = 4, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 168, Miss = 4, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 168, Miss = 4, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 168, Miss = 4, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 168, Miss = 4, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 168, Miss = 4, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 168, Miss = 4, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 2748
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0244
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 832
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1792
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=4780
icnt_total_pkts_simt_to_mem=5308
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.5086
	minimum = 6
	maximum = 68
Network latency average = 12.4123
	minimum = 6
	maximum = 67
Slowest packet = 950
Flit latency average = 12.9724
	minimum = 6
	maximum = 65
Slowest flit = 1969
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0105662
	minimum = 0 (at node 36)
	maximum = 0.0202826 (at node 0)
Accepted packet rate average = 0.0105662
	minimum = 0 (at node 36)
	maximum = 0.0202826 (at node 0)
Injected flit rate average = 0.0193944
	minimum = 0 (at node 36)
	maximum = 0.0387388 (at node 0)
Accepted flit rate average= 0.0193944
	minimum = 0 (at node 36)
	maximum = 0.0334519 (at node 20)
Injected packet length average = 1.83552
Accepted packet length average = 1.83552
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.1915 (14 samples)
	minimum = 6 (14 samples)
	maximum = 65.2143 (14 samples)
Network latency average = 12.3674 (14 samples)
	minimum = 6 (14 samples)
	maximum = 64 (14 samples)
Flit latency average = 12.7273 (14 samples)
	minimum = 6 (14 samples)
	maximum = 62 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.00911064 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0222193 (14 samples)
Accepted packet rate average = 0.00911064 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0222193 (14 samples)
Injected flit rate average = 0.0167212 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0443804 (14 samples)
Accepted flit rate average = 0.0167212 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0356836 (14 samples)
Injected packet size average = 1.83535 (14 samples)
Accepted packet size average = 1.83535 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 215040 (inst/sec)
gpgpu_simulation_rate = 5201 (cycle/sec)
gpgpu_silicon_slowdown = 308979x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx32-dimy32/results/traces/kernel-15.traceg
-kernel name = _Z17transposeDiagonalPfS_ii
-kernel id = 15
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f2f81000000
-local mem base_addr = 0x00007f2f7f000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx32-dimy32/results/traces/kernel-15.traceg
launching kernel name: _Z17transposeDiagonalPfS_ii uid: 15
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 15: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 15 
gpu_sim_cycle = 2217
gpu_sim_insn = 67840
gpu_ipc =      30.5999
gpu_tot_sim_cycle = 12620
gpu_tot_sim_insn = 497920
gpu_tot_ipc =      39.4548
gpu_tot_issued_cta = 60
gpu_occupancy = 12.3395% 
gpu_tot_occupancy = 11.7828% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 154
partiton_level_parallism =       0.0686
partiton_level_parallism_total  =       0.2298
partiton_level_parallism_util =       1.7079
partiton_level_parallism_util_total  =       1.9463
L2_BW  =       3.5257 GB/Sec
L2_BW_total  =      11.8169 GB/Sec
gpu_total_sim_rate=248960

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7968
	L1I_total_cache_misses = 667
	L1I_total_cache_miss_rate = 0.0837
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7301
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 667
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 583
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7968

Total_core_cache_fail_stats:
ctas_completed 60, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
78, 77, 77, 78, 78, 78, 78, 78, 
gpgpu_n_tot_thrd_icount = 502784
gpgpu_n_tot_w_icount = 15712
gpgpu_n_stall_shd_mem = 6041
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 960
gpgpu_n_mem_write_global = 1856
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 15360
gpgpu_n_store_insn = 15360
gpgpu_n_shmem_insn = 22528
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 896
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1856
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1042	W0_Idle:61448	W0_Scoreboard:22170	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15560
single_issue_nums: WS0:6962	WS1:6974	
dual_issue_nums: WS0:447	WS1:441	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7680 {8:960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 100864 {40:1024,72:832,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 69120 {72:960,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 14848 {8:1856,}
traffic_breakdown_memtocore[INST_ACC_R] = 11424 {136:84,}
maxmflatency = 317 
max_icnt2mem_latency = 29 
maxmrqlatency = 39 
max_icnt2sh_latency = 70 
averagemflatency = 163 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 14 
mrq_lat_table:58 	6 	7 	14 	44 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2704 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	811 	2089 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2099 	353 	354 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626       555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       839       837         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       843       841         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       848       846         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1044       850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       855       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       864       861         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       868       866         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 137/25 = 5.480000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 292
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1032      1006    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1027       986    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1017       998    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1025      1005    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1030      1195    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1208      1200    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1213      1217    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1213      1223    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        312       317         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        292       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        292       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        294       299         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        300       305         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19632 n_nop=19570 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005705
n_activity=259 dram_eff=0.4324
bk0: 20a 19485i bk1: 20a 19464i bk2: 0a 19629i bk3: 0a 19632i bk4: 0a 19632i bk5: 0a 19632i bk6: 0a 19632i bk7: 0a 19632i bk8: 0a 19632i bk9: 0a 19632i bk10: 0a 19632i bk11: 0a 19632i bk12: 0a 19632i bk13: 0a 19632i bk14: 0a 19632i bk15: 0a 19633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.698980
Bank_Level_Parallism_Col = 1.668508
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.290055
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005705 
total_CMD = 19632 
util_bw = 112 
Wasted_Col = 76 
Wasted_Row = 12 
Idle = 19432 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 19632 
n_nop = 19570 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000306 
CoL_Bus_Util = 0.002852 
Either_Row_CoL_Bus_Util = 0.003158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0154849
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19632 n_nop=19570 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005705
n_activity=271 dram_eff=0.4133
bk0: 20a 19485i bk1: 20a 19463i bk2: 0a 19630i bk3: 0a 19632i bk4: 0a 19632i bk5: 0a 19632i bk6: 0a 19632i bk7: 0a 19632i bk8: 0a 19632i bk9: 0a 19632i bk10: 0a 19632i bk11: 0a 19632i bk12: 0a 19632i bk13: 0a 19632i bk14: 0a 19632i bk15: 0a 19633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.600962
Bank_Level_Parallism_Col = 1.668508
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.290055
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005705 
total_CMD = 19632 
util_bw = 112 
Wasted_Col = 76 
Wasted_Row = 24 
Idle = 19420 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 19632 
n_nop = 19570 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000306 
CoL_Bus_Util = 0.002852 
Either_Row_CoL_Bus_Util = 0.003158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0142624
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19632 n_nop=19570 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005705
n_activity=271 dram_eff=0.4133
bk0: 20a 19485i bk1: 20a 19463i bk2: 0a 19630i bk3: 0a 19632i bk4: 0a 19632i bk5: 0a 19632i bk6: 0a 19632i bk7: 0a 19632i bk8: 0a 19632i bk9: 0a 19632i bk10: 0a 19632i bk11: 0a 19632i bk12: 0a 19632i bk13: 0a 19632i bk14: 0a 19632i bk15: 0a 19633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.600962
Bank_Level_Parallism_Col = 1.668508
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.290055
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005705 
total_CMD = 19632 
util_bw = 112 
Wasted_Col = 76 
Wasted_Row = 24 
Idle = 19420 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 19632 
n_nop = 19570 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000306 
CoL_Bus_Util = 0.002852 
Either_Row_CoL_Bus_Util = 0.003158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0140077
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19632 n_nop=19570 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005705
n_activity=271 dram_eff=0.4133
bk0: 20a 19485i bk1: 20a 19463i bk2: 0a 19630i bk3: 0a 19632i bk4: 0a 19632i bk5: 0a 19632i bk6: 0a 19632i bk7: 0a 19632i bk8: 0a 19632i bk9: 0a 19632i bk10: 0a 19632i bk11: 0a 19632i bk12: 0a 19632i bk13: 0a 19632i bk14: 0a 19632i bk15: 0a 19633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.600962
Bank_Level_Parallism_Col = 1.668508
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.290055
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005705 
total_CMD = 19632 
util_bw = 112 
Wasted_Col = 76 
Wasted_Row = 24 
Idle = 19420 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 19632 
n_nop = 19570 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000306 
CoL_Bus_Util = 0.002852 
Either_Row_CoL_Bus_Util = 0.003158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0144152
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19632 n_nop=19576 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005297
n_activity=219 dram_eff=0.4749
bk0: 20a 19485i bk1: 16a 19493i bk2: 0a 19630i bk3: 0a 19632i bk4: 0a 19632i bk5: 0a 19632i bk6: 0a 19632i bk7: 0a 19632i bk8: 0a 19632i bk9: 0a 19632i bk10: 0a 19632i bk11: 0a 19632i bk12: 0a 19632i bk13: 0a 19632i bk14: 0a 19632i bk15: 0a 19633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.706215
Bank_Level_Parallism_Col = 1.742331
Bank_Level_Parallism_Ready = 1.442308
write_to_read_ratio_blp_rw_average = 0.322086
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005297 
total_CMD = 19632 
util_bw = 104 
Wasted_Col = 64 
Wasted_Row = 12 
Idle = 19452 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 19632 
n_nop = 19576 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000204 
CoL_Bus_Util = 0.002649 
Either_Row_CoL_Bus_Util = 0.002852 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0141096
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19632 n_nop=19582 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00489
n_activity=168 dram_eff=0.5714
bk0: 16a 19515i bk1: 16a 19493i bk2: 0a 19630i bk3: 0a 19632i bk4: 0a 19632i bk5: 0a 19632i bk6: 0a 19632i bk7: 0a 19632i bk8: 0a 19632i bk9: 0a 19632i bk10: 0a 19632i bk11: 0a 19632i bk12: 0a 19632i bk13: 0a 19632i bk14: 0a 19632i bk15: 0a 19633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.850340
Bank_Level_Parallism_Col = 1.828767
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.359589
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004890 
total_CMD = 19632 
util_bw = 96 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 19483 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 39 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 39 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 19632 
n_nop = 19582 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000102 
CoL_Bus_Util = 0.002445 
Either_Row_CoL_Bus_Util = 0.002547 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0142624
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19632 n_nop=19582 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00489
n_activity=167 dram_eff=0.5749
bk0: 16a 19516i bk1: 16a 19494i bk2: 0a 19630i bk3: 0a 19632i bk4: 0a 19632i bk5: 0a 19632i bk6: 0a 19632i bk7: 0a 19632i bk8: 0a 19632i bk9: 0a 19632i bk10: 0a 19632i bk11: 0a 19632i bk12: 0a 19632i bk13: 0a 19632i bk14: 0a 19632i bk15: 0a 19633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.849315
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004890 
total_CMD = 19632 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 19484 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 19632 
n_nop = 19582 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000102 
CoL_Bus_Util = 0.002445 
Either_Row_CoL_Bus_Util = 0.002547 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0141096
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19632 n_nop=19582 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00489
n_activity=168 dram_eff=0.5714
bk0: 16a 19515i bk1: 16a 19493i bk2: 0a 19630i bk3: 0a 19632i bk4: 0a 19632i bk5: 0a 19632i bk6: 0a 19632i bk7: 0a 19632i bk8: 0a 19632i bk9: 0a 19632i bk10: 0a 19632i bk11: 0a 19632i bk12: 0a 19632i bk13: 0a 19632i bk14: 0a 19632i bk15: 0a 19633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.850340
Bank_Level_Parallism_Col = 1.828767
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.359589
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004890 
total_CMD = 19632 
util_bw = 96 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 19483 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 39 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 39 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 19632 
n_nop = 19582 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000102 
CoL_Bus_Util = 0.002445 
Either_Row_CoL_Bus_Util = 0.002547 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0144152

========= L2 cache stats =========
L2_cache_bank[0]: Access = 196, Miss = 5, Miss_rate = 0.026, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 196, Miss = 5, Miss_rate = 0.026, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 196, Miss = 5, Miss_rate = 0.026, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 180, Miss = 5, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[4]: Access = 180, Miss = 5, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[5]: Access = 180, Miss = 5, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[6]: Access = 180, Miss = 5, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[7]: Access = 180, Miss = 5, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 180, Miss = 5, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[9]: Access = 176, Miss = 4, Miss_rate = 0.023, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 176, Miss = 4, Miss_rate = 0.023, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 176, Miss = 4, Miss_rate = 0.023, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 176, Miss = 4, Miss_rate = 0.023, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 176, Miss = 4, Miss_rate = 0.023, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 176, Miss = 4, Miss_rate = 0.023, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 176, Miss = 4, Miss_rate = 0.023, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 2900
L2_total_cache_misses = 73
L2_total_cache_miss_rate = 0.0252
L2_total_cache_pending_hits = 91
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1856
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 84
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5156
icnt_total_pkts_simt_to_mem=5588
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.5059
	minimum = 6
	maximum = 68
Network latency average = 12.4726
	minimum = 6
	maximum = 67
Slowest packet = 950
Flit latency average = 12.9889
	minimum = 6
	maximum = 65
Slowest flit = 1969
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00919176
	minimum = 0 (at node 36)
	maximum = 0.0171949 (at node 16)
Accepted packet rate average = 0.00919176
	minimum = 0 (at node 36)
	maximum = 0.0171949 (at node 16)
Injected flit rate average = 0.0170269
	minimum = 0 (at node 36)
	maximum = 0.0324089 (at node 16)
Accepted flit rate average= 0.0170269
	minimum = 0 (at node 36)
	maximum = 0.0288431 (at node 20)
Injected packet length average = 1.85241
Accepted packet length average = 1.85241
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2125 (15 samples)
	minimum = 6 (15 samples)
	maximum = 65.4 (15 samples)
Network latency average = 12.3744 (15 samples)
	minimum = 6 (15 samples)
	maximum = 64.2 (15 samples)
Flit latency average = 12.7448 (15 samples)
	minimum = 6 (15 samples)
	maximum = 62.2 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.00911605 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0218843 (15 samples)
Accepted packet rate average = 0.00911605 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0218843 (15 samples)
Injected flit rate average = 0.0167416 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0435823 (15 samples)
Accepted flit rate average = 0.0167416 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0352276 (15 samples)
Injected packet size average = 1.83649 (15 samples)
Accepted packet size average = 1.83649 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 248960 (inst/sec)
gpgpu_simulation_rate = 6310 (cycle/sec)
gpgpu_silicon_slowdown = 254675x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx32-dimy32/results/traces/kernel-16.traceg
-kernel name = _Z17transposeDiagonalPfS_ii
-kernel id = 16
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f2f81000000
-local mem base_addr = 0x00007f2f7f000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx32-dimy32/results/traces/kernel-16.traceg
launching kernel name: _Z17transposeDiagonalPfS_ii uid: 16
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 16: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 16 
gpu_sim_cycle = 1470
gpu_sim_insn = 67840
gpu_ipc =      46.1497
gpu_tot_sim_cycle = 14090
gpu_tot_sim_insn = 565760
gpu_tot_ipc =      40.1533
gpu_tot_issued_cta = 64
gpu_occupancy = 12.2518% 
gpu_tot_occupancy = 11.8319% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 171
partiton_level_parallism =       0.1034
partiton_level_parallism_total  =       0.2166
partiton_level_parallism_util =       1.3451
partiton_level_parallism_util_total  =       1.9039
L2_BW  =       5.3173 GB/Sec
L2_BW_total  =      11.1388 GB/Sec
gpu_total_sim_rate=188586

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9088
	L1I_total_cache_misses = 859
	L1I_total_cache_miss_rate = 0.0945
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8229
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 859
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 751
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9088

Total_core_cache_fail_stats:
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
149, 148, 147, 149, 148, 149, 150, 149, 
gpgpu_n_tot_thrd_icount = 573440
gpgpu_n_tot_w_icount = 17920
gpgpu_n_stall_shd_mem = 6285
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1024
gpgpu_n_mem_write_global = 1920
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16384
gpgpu_n_store_insn = 16384
gpgpu_n_shmem_insn = 24576
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 960
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1920
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1191	W0_Idle:69856	W0_Scoreboard:23170	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17680
single_issue_nums: WS0:8006	WS1:8016	
dual_issue_nums: WS0:477	WS1:472	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8192 {8:1024,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 105472 {40:1024,72:896,}
traffic_breakdown_coretomem[INST_ACC_R] = 864 {8:108,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 73728 {72:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15360 {8:1920,}
traffic_breakdown_memtocore[INST_ACC_R] = 14688 {136:108,}
maxmflatency = 317 
max_icnt2mem_latency = 29 
maxmrqlatency = 39 
max_icnt2sh_latency = 70 
averagemflatency = 163 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 15 
mrq_lat_table:58 	6 	7 	14 	44 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2832 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	876 	2176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2183 	368 	381 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	27 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626       555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       839       837         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       843       841         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       848       846         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1044       850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       855       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       864       861         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       868       866         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 137/25 = 5.480000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 292
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1076      1047    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1072      1027    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1062      1040    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1070      1049    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1078      1247    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1265      1258    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1268      1273    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1272      1274    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        312       317         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        292       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        292       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        294       299         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        300       305         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21919 n_nop=21857 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00511
n_activity=259 dram_eff=0.4324
bk0: 20a 21772i bk1: 20a 21751i bk2: 0a 21916i bk3: 0a 21919i bk4: 0a 21919i bk5: 0a 21919i bk6: 0a 21919i bk7: 0a 21919i bk8: 0a 21919i bk9: 0a 21919i bk10: 0a 21919i bk11: 0a 21919i bk12: 0a 21919i bk13: 0a 21919i bk14: 0a 21919i bk15: 0a 21920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.698980
Bank_Level_Parallism_Col = 1.668508
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.290055
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005110 
total_CMD = 21919 
util_bw = 112 
Wasted_Col = 76 
Wasted_Row = 12 
Idle = 21719 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21919 
n_nop = 21857 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000274 
CoL_Bus_Util = 0.002555 
Either_Row_CoL_Bus_Util = 0.002829 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0138692
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21919 n_nop=21857 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00511
n_activity=271 dram_eff=0.4133
bk0: 20a 21772i bk1: 20a 21750i bk2: 0a 21917i bk3: 0a 21919i bk4: 0a 21919i bk5: 0a 21919i bk6: 0a 21919i bk7: 0a 21919i bk8: 0a 21919i bk9: 0a 21919i bk10: 0a 21919i bk11: 0a 21919i bk12: 0a 21919i bk13: 0a 21919i bk14: 0a 21919i bk15: 0a 21920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.600962
Bank_Level_Parallism_Col = 1.668508
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.290055
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005110 
total_CMD = 21919 
util_bw = 112 
Wasted_Col = 76 
Wasted_Row = 24 
Idle = 21707 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21919 
n_nop = 21857 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000274 
CoL_Bus_Util = 0.002555 
Either_Row_CoL_Bus_Util = 0.002829 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0127743
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21919 n_nop=21857 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00511
n_activity=271 dram_eff=0.4133
bk0: 20a 21772i bk1: 20a 21750i bk2: 0a 21917i bk3: 0a 21919i bk4: 0a 21919i bk5: 0a 21919i bk6: 0a 21919i bk7: 0a 21919i bk8: 0a 21919i bk9: 0a 21919i bk10: 0a 21919i bk11: 0a 21919i bk12: 0a 21919i bk13: 0a 21919i bk14: 0a 21919i bk15: 0a 21920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.600962
Bank_Level_Parallism_Col = 1.668508
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.290055
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005110 
total_CMD = 21919 
util_bw = 112 
Wasted_Col = 76 
Wasted_Row = 24 
Idle = 21707 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21919 
n_nop = 21857 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000274 
CoL_Bus_Util = 0.002555 
Either_Row_CoL_Bus_Util = 0.002829 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0125462
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21919 n_nop=21857 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00511
n_activity=271 dram_eff=0.4133
bk0: 20a 21772i bk1: 20a 21750i bk2: 0a 21917i bk3: 0a 21919i bk4: 0a 21919i bk5: 0a 21919i bk6: 0a 21919i bk7: 0a 21919i bk8: 0a 21919i bk9: 0a 21919i bk10: 0a 21919i bk11: 0a 21919i bk12: 0a 21919i bk13: 0a 21919i bk14: 0a 21919i bk15: 0a 21920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.600962
Bank_Level_Parallism_Col = 1.668508
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.290055
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005110 
total_CMD = 21919 
util_bw = 112 
Wasted_Col = 76 
Wasted_Row = 24 
Idle = 21707 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21919 
n_nop = 21857 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000274 
CoL_Bus_Util = 0.002555 
Either_Row_CoL_Bus_Util = 0.002829 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0129112
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21919 n_nop=21863 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004745
n_activity=219 dram_eff=0.4749
bk0: 20a 21772i bk1: 16a 21780i bk2: 0a 21917i bk3: 0a 21919i bk4: 0a 21919i bk5: 0a 21919i bk6: 0a 21919i bk7: 0a 21919i bk8: 0a 21919i bk9: 0a 21919i bk10: 0a 21919i bk11: 0a 21919i bk12: 0a 21919i bk13: 0a 21919i bk14: 0a 21919i bk15: 0a 21920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.706215
Bank_Level_Parallism_Col = 1.742331
Bank_Level_Parallism_Ready = 1.442308
write_to_read_ratio_blp_rw_average = 0.322086
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004745 
total_CMD = 21919 
util_bw = 104 
Wasted_Col = 64 
Wasted_Row = 12 
Idle = 21739 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21919 
n_nop = 21863 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000182 
CoL_Bus_Util = 0.002372 
Either_Row_CoL_Bus_Util = 0.002555 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0126374
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21919 n_nop=21869 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00438
n_activity=168 dram_eff=0.5714
bk0: 16a 21802i bk1: 16a 21780i bk2: 0a 21917i bk3: 0a 21919i bk4: 0a 21919i bk5: 0a 21919i bk6: 0a 21919i bk7: 0a 21919i bk8: 0a 21919i bk9: 0a 21919i bk10: 0a 21919i bk11: 0a 21919i bk12: 0a 21919i bk13: 0a 21919i bk14: 0a 21919i bk15: 0a 21920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.850340
Bank_Level_Parallism_Col = 1.828767
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.359589
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004380 
total_CMD = 21919 
util_bw = 96 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 21770 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 39 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 39 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21919 
n_nop = 21869 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000091 
CoL_Bus_Util = 0.002190 
Either_Row_CoL_Bus_Util = 0.002281 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0127743
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21919 n_nop=21869 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00438
n_activity=167 dram_eff=0.5749
bk0: 16a 21803i bk1: 16a 21781i bk2: 0a 21917i bk3: 0a 21919i bk4: 0a 21919i bk5: 0a 21919i bk6: 0a 21919i bk7: 0a 21919i bk8: 0a 21919i bk9: 0a 21919i bk10: 0a 21919i bk11: 0a 21919i bk12: 0a 21919i bk13: 0a 21919i bk14: 0a 21919i bk15: 0a 21920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.849315
Bank_Level_Parallism_Col = 1.834483
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.362069
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004380 
total_CMD = 21919 
util_bw = 96 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 21771 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21919 
n_nop = 21869 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000091 
CoL_Bus_Util = 0.002190 
Either_Row_CoL_Bus_Util = 0.002281 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0126374
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21919 n_nop=21869 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00438
n_activity=168 dram_eff=0.5714
bk0: 16a 21802i bk1: 16a 21780i bk2: 0a 21917i bk3: 0a 21919i bk4: 0a 21919i bk5: 0a 21919i bk6: 0a 21919i bk7: 0a 21919i bk8: 0a 21919i bk9: 0a 21919i bk10: 0a 21919i bk11: 0a 21919i bk12: 0a 21919i bk13: 0a 21919i bk14: 0a 21919i bk15: 0a 21920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.850340
Bank_Level_Parallism_Col = 1.828767
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.359589
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004380 
total_CMD = 21919 
util_bw = 96 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 21770 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 39 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 39 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21919 
n_nop = 21869 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000091 
CoL_Bus_Util = 0.002190 
Either_Row_CoL_Bus_Util = 0.002281 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0129112

========= L2 cache stats =========
L2_cache_bank[0]: Access = 204, Miss = 5, Miss_rate = 0.025, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 204, Miss = 5, Miss_rate = 0.025, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 204, Miss = 5, Miss_rate = 0.025, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 192, Miss = 5, Miss_rate = 0.026, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[4]: Access = 192, Miss = 5, Miss_rate = 0.026, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[5]: Access = 192, Miss = 5, Miss_rate = 0.026, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[6]: Access = 192, Miss = 5, Miss_rate = 0.026, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[7]: Access = 192, Miss = 5, Miss_rate = 0.026, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 192, Miss = 5, Miss_rate = 0.026, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[9]: Access = 184, Miss = 4, Miss_rate = 0.022, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 184, Miss = 4, Miss_rate = 0.022, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 184, Miss = 4, Miss_rate = 0.022, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 184, Miss = 4, Miss_rate = 0.022, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 184, Miss = 4, Miss_rate = 0.022, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 184, Miss = 4, Miss_rate = 0.022, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 184, Miss = 4, Miss_rate = 0.022, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 3052
L2_total_cache_misses = 73
L2_total_cache_miss_rate = 0.0239
L2_total_cache_pending_hits = 91
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 960
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1856
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1920
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 108
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5532
icnt_total_pkts_simt_to_mem=5868
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.498
	minimum = 6
	maximum = 68
Network latency average = 12.5231
	minimum = 6
	maximum = 67
Slowest packet = 950
Flit latency average = 12.9933
	minimum = 6
	maximum = 65
Slowest flit = 1969
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0086643
	minimum = 0 (at node 36)
	maximum = 0.0176721 (at node 0)
Accepted packet rate average = 0.0086643
	minimum = 0 (at node 36)
	maximum = 0.0176721 (at node 0)
Injected flit rate average = 0.0161817
	minimum = 0 (at node 36)
	maximum = 0.0335699 (at node 0)
Accepted flit rate average= 0.0161817
	minimum = 0 (at node 36)
	maximum = 0.0293116 (at node 0)
Injected packet length average = 1.86763
Accepted packet length average = 1.86763
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2303 (16 samples)
	minimum = 6 (16 samples)
	maximum = 65.5625 (16 samples)
Network latency average = 12.3837 (16 samples)
	minimum = 6 (16 samples)
	maximum = 64.375 (16 samples)
Flit latency average = 12.7603 (16 samples)
	minimum = 6 (16 samples)
	maximum = 62.375 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.00908782 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.021621 (16 samples)
Accepted packet rate average = 0.00908782 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.021621 (16 samples)
Injected flit rate average = 0.0167066 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0429565 (16 samples)
Accepted flit rate average = 0.0167066 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0348578 (16 samples)
Injected packet size average = 1.83835 (16 samples)
Accepted packet size average = 1.83835 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 188586 (inst/sec)
gpgpu_simulation_rate = 4696 (cycle/sec)
gpgpu_silicon_slowdown = 342206x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
