{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549499068406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549499068408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 06 19:24:28 2019 " "Processing started: Wed Feb 06 19:24:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549499068408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499068408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_AD9913 -c DE10_Standard_AD9913 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_AD9913 -c DE10_Standard_AD9913" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499068408 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1549499068951 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1549499068951 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "test1a.qsys " "Elaborating Qsys system entity \"test1a.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499078067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:24:41 Progress: Loading DE10_Standard_AD9913/test1a.qsys " "2019.02.06.19:24:41 Progress: Loading DE10_Standard_AD9913/test1a.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499081805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:24:42 Progress: Reading input file " "2019.02.06.19:24:42 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499082351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:24:42 Progress: Adding ADDR \[altera_avalon_pio 17.0\] " "2019.02.06.19:24:42 Progress: Adding ADDR \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499082461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:24:42 Progress: Parameterizing module ADDR " "2019.02.06.19:24:42 Progress: Parameterizing module ADDR" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499082586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:24:42 Progress: Adding DONE \[altera_avalon_pio 17.0\] " "2019.02.06.19:24:42 Progress: Adding DONE \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499082586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:24:42 Progress: Parameterizing module DONE " "2019.02.06.19:24:42 Progress: Parameterizing module DONE" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499082586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:24:42 Progress: Adding GPIO \[altera_avalon_pio 17.0\] " "2019.02.06.19:24:42 Progress: Adding GPIO \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499082586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:24:42 Progress: Parameterizing module GPIO " "2019.02.06.19:24:42 Progress: Parameterizing module GPIO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499082586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:24:42 Progress: Adding LED \[altera_avalon_pio 17.0\] " "2019.02.06.19:24:42 Progress: Adding LED \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499082601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:24:42 Progress: Parameterizing module LED " "2019.02.06.19:24:42 Progress: Parameterizing module LED" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499082601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:24:42 Progress: Adding M_RESET \[altera_avalon_pio 17.0\] " "2019.02.06.19:24:42 Progress: Adding M_RESET \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499082601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:24:42 Progress: Parameterizing module M_RESET " "2019.02.06.19:24:42 Progress: Parameterizing module M_RESET" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499082601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:24:42 Progress: Adding OPER \[altera_avalon_pio 17.0\] " "2019.02.06.19:24:42 Progress: Adding OPER \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499082601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:24:42 Progress: Parameterizing module OPER " "2019.02.06.19:24:42 Progress: Parameterizing module OPER" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499082601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:24:42 Progress: Adding START \[altera_avalon_pio 17.0\] " "2019.02.06.19:24:42 Progress: Adding START \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499082601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:24:42 Progress: Parameterizing module START " "2019.02.06.19:24:42 Progress: Parameterizing module START" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499082601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:24:42 Progress: Adding START_16 \[altera_avalon_pio 17.0\] " "2019.02.06.19:24:42 Progress: Adding START_16 \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499082601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:24:42 Progress: Parameterizing module START_16 " "2019.02.06.19:24:42 Progress: Parameterizing module START_16" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499082601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:24:42 Progress: Adding WR_DATA \[altera_avalon_pio 17.0\] " "2019.02.06.19:24:42 Progress: Adding WR_DATA \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499082601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:24:42 Progress: Parameterizing module WR_DATA " "2019.02.06.19:24:42 Progress: Parameterizing module WR_DATA" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499082601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:24:42 Progress: Adding WR_DATA_16 \[altera_avalon_pio 17.0\] " "2019.02.06.19:24:42 Progress: Adding WR_DATA_16 \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499082601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:24:42 Progress: Parameterizing module WR_DATA_16 " "2019.02.06.19:24:42 Progress: Parameterizing module WR_DATA_16" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499082601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:24:42 Progress: Adding clk_0 \[clock_source 17.0\] " "2019.02.06.19:24:42 Progress: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499082601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:24:43 Progress: Parameterizing module clk_0 " "2019.02.06.19:24:43 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499083461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:24:43 Progress: Adding master_0 \[altera_jtag_avalon_master 17.0\] " "2019.02.06.19:24:43 Progress: Adding master_0 \[altera_jtag_avalon_master 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499083461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:24:43 Progress: Parameterizing module master_0 " "2019.02.06.19:24:43 Progress: Parameterizing module master_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499083492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:24:43 Progress: Building connections " "2019.02.06.19:24:43 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499083492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:24:43 Progress: Parameterizing connections " "2019.02.06.19:24:43 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499083539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:24:43 Progress: Validating " "2019.02.06.19:24:43 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499083539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.06.19:24:45 Progress: Done reading input file " "2019.02.06.19:24:45 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499085023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Test1a.DONE: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Test1a.DONE: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499085760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Test1a: Generating test1a \"test1a\" for QUARTUS_SYNTH " "Test1a: Generating test1a \"test1a\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499086401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ADDR: Starting RTL generation for module 'test1a_ADDR' " "ADDR: Starting RTL generation for module 'test1a_ADDR'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499090704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ADDR:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=test1a_ADDR --dir=C:/Users/cyrus/AppData/Local/Temp/alt7934_3860729565508027319.dir/0001_ADDR_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/cyrus/AppData/Local/Temp/alt7934_3860729565508027319.dir/0001_ADDR_gen//test1a_ADDR_component_configuration.pl  --do_build_sim=0  \] " "ADDR:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=test1a_ADDR --dir=C:/Users/cyrus/AppData/Local/Temp/alt7934_3860729565508027319.dir/0001_ADDR_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/cyrus/AppData/Local/Temp/alt7934_3860729565508027319.dir/0001_ADDR_gen//test1a_ADDR_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499090704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ADDR: Done RTL generation for module 'test1a_ADDR' " "ADDR: Done RTL generation for module 'test1a_ADDR'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499090923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ADDR: \"test1a\" instantiated altera_avalon_pio \"ADDR\" " "ADDR: \"test1a\" instantiated altera_avalon_pio \"ADDR\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499090923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DONE: Starting RTL generation for module 'test1a_DONE' " "DONE: Starting RTL generation for module 'test1a_DONE'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499090939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DONE:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=test1a_DONE --dir=C:/Users/cyrus/AppData/Local/Temp/alt7934_3860729565508027319.dir/0002_DONE_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/cyrus/AppData/Local/Temp/alt7934_3860729565508027319.dir/0002_DONE_gen//test1a_DONE_component_configuration.pl  --do_build_sim=0  \] " "DONE:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=test1a_DONE --dir=C:/Users/cyrus/AppData/Local/Temp/alt7934_3860729565508027319.dir/0002_DONE_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/cyrus/AppData/Local/Temp/alt7934_3860729565508027319.dir/0002_DONE_gen//test1a_DONE_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499090939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DONE: Done RTL generation for module 'test1a_DONE' " "DONE: Done RTL generation for module 'test1a_DONE'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499091126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DONE: \"test1a\" instantiated altera_avalon_pio \"DONE\" " "DONE: \"test1a\" instantiated altera_avalon_pio \"DONE\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499091126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "M_RESET: Starting RTL generation for module 'test1a_M_RESET' " "M_RESET: Starting RTL generation for module 'test1a_M_RESET'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499091142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "M_RESET:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=test1a_M_RESET --dir=C:/Users/cyrus/AppData/Local/Temp/alt7934_3860729565508027319.dir/0003_M_RESET_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/cyrus/AppData/Local/Temp/alt7934_3860729565508027319.dir/0003_M_RESET_gen//test1a_M_RESET_component_configuration.pl  --do_build_sim=0  \] " "M_RESET:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=test1a_M_RESET --dir=C:/Users/cyrus/AppData/Local/Temp/alt7934_3860729565508027319.dir/0003_M_RESET_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/cyrus/AppData/Local/Temp/alt7934_3860729565508027319.dir/0003_M_RESET_gen//test1a_M_RESET_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499091142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "M_RESET: Done RTL generation for module 'test1a_M_RESET' " "M_RESET: Done RTL generation for module 'test1a_M_RESET'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499091330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "M_RESET: \"test1a\" instantiated altera_avalon_pio \"M_RESET\" " "M_RESET: \"test1a\" instantiated altera_avalon_pio \"M_RESET\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499091330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "WR_DATA: Starting RTL generation for module 'test1a_WR_DATA' " "WR_DATA: Starting RTL generation for module 'test1a_WR_DATA'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499091346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "WR_DATA:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=test1a_WR_DATA --dir=C:/Users/cyrus/AppData/Local/Temp/alt7934_3860729565508027319.dir/0004_WR_DATA_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/cyrus/AppData/Local/Temp/alt7934_3860729565508027319.dir/0004_WR_DATA_gen//test1a_WR_DATA_component_configuration.pl  --do_build_sim=0  \] " "WR_DATA:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=test1a_WR_DATA --dir=C:/Users/cyrus/AppData/Local/Temp/alt7934_3860729565508027319.dir/0004_WR_DATA_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/cyrus/AppData/Local/Temp/alt7934_3860729565508027319.dir/0004_WR_DATA_gen//test1a_WR_DATA_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499091346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "WR_DATA: Done RTL generation for module 'test1a_WR_DATA' " "WR_DATA: Done RTL generation for module 'test1a_WR_DATA'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499091549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "WR_DATA: \"test1a\" instantiated altera_avalon_pio \"WR_DATA\" " "WR_DATA: \"test1a\" instantiated altera_avalon_pio \"WR_DATA\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499091549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "WR_DATA_16: Starting RTL generation for module 'test1a_WR_DATA_16' " "WR_DATA_16: Starting RTL generation for module 'test1a_WR_DATA_16'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499091565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "WR_DATA_16:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=test1a_WR_DATA_16 --dir=C:/Users/cyrus/AppData/Local/Temp/alt7934_3860729565508027319.dir/0005_WR_DATA_16_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/cyrus/AppData/Local/Temp/alt7934_3860729565508027319.dir/0005_WR_DATA_16_gen//test1a_WR_DATA_16_component_configuration.pl  --do_build_sim=0  \] " "WR_DATA_16:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=test1a_WR_DATA_16 --dir=C:/Users/cyrus/AppData/Local/Temp/alt7934_3860729565508027319.dir/0005_WR_DATA_16_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/cyrus/AppData/Local/Temp/alt7934_3860729565508027319.dir/0005_WR_DATA_16_gen//test1a_WR_DATA_16_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499091565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "WR_DATA_16: Done RTL generation for module 'test1a_WR_DATA_16' " "WR_DATA_16: Done RTL generation for module 'test1a_WR_DATA_16'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499091752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "WR_DATA_16: \"test1a\" instantiated altera_avalon_pio \"WR_DATA_16\" " "WR_DATA_16: \"test1a\" instantiated altera_avalon_pio \"WR_DATA_16\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499091752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_0: \"test1a\" instantiated altera_jtag_avalon_master \"master_0\" " "Master_0: \"test1a\" instantiated altera_jtag_avalon_master \"master_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499092217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499095219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499095437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499095660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499095879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499096098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499096333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499096552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499096755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499096974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499097192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"test1a\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"test1a\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499099662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"test1a\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"test1a\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499099693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"master_0\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"master_0\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499099724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"master_0\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"master_0\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499099787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"master_0\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"master_0\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499099802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"master_0\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"master_0\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499099818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"master_0\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"master_0\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499099818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"master_0\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"master_0\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499099833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"master_0\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"master_0\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499099849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"master_0\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"master_0\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499099849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_0_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_0_master_translator\" " "Master_0_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_0_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499099865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"LED_s1_translator\" " "LED_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"LED_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499099880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_0_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"master_0_master_agent\" " "Master_0_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"master_0_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499099880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"LED_s1_agent\" " "LED_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"LED_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499099896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499099927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499099943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_0_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"master_0_master_limiter\" " "Master_0_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"master_0_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499099943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499099974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499099974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499099974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499100005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499100037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499100068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499100068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499100507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499100507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Test1a: Done \"test1a\" with 30 modules, 45 files " "Test1a: Done \"test1a\" with 30 modules, 45 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499100507 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "test1a.qsys " "Finished elaborating Qsys system entity \"test1a.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499101476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_bus_transceiver.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_bus_transceiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_Bus_Transceiver " "Found entity 1: SPI_Bus_Transceiver" {  } { { "SPI_Bus_Transceiver.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/SPI_Bus_Transceiver.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_ad9913.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_ad9913.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_AD9913 " "Found entity 1: DE10_Standard_AD9913" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/test1a/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/test1a/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101554 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/test1a/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101554 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/test1a/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101554 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/test1a/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101554 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/test1a/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101554 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/test1a/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101554 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/test1a/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/test1a/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/test1a/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/test1a/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/test1a/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/test1a/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/test1a/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/test1a/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/test1a/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/test1a/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/test1a/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/test1a/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101570 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/test1a/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101570 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/test1a/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/test1a/submodules/altera_jtag_sld_node.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/test1a/submodules/altera_jtag_streaming.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/test1a/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/test1a/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101570 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/test1a/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/test1a/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/test1a/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/test1a/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/test1a/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/test1a/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101585 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/test1a/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/test1a/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/test1a/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/test1a/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/test1a/submodules/altera_reset_controller.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/test1a/submodules/altera_reset_synchronizer.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/test1a/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/test1a_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_ADDR " "Found entity 1: test1a_ADDR" {  } { { "db/ip/test1a/submodules/test1a_addr.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_addr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_done.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/test1a_done.v" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_DONE " "Found entity 1: test1a_DONE" {  } { { "db/ip/test1a/submodules/test1a_done.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_done.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_m_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/test1a_m_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_M_RESET " "Found entity 1: test1a_M_RESET" {  } { { "db/ip/test1a/submodules/test1a_m_reset.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_m_reset.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_wr_data.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/test1a_wr_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_WR_DATA " "Found entity 1: test1a_WR_DATA" {  } { { "db/ip/test1a/submodules/test1a_wr_data.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_wr_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_wr_data_16.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/test1a_wr_data_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_WR_DATA_16 " "Found entity 1: test1a_WR_DATA_16" {  } { { "db/ip/test1a/submodules/test1a_wr_data_16.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_wr_data_16.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/test1a_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_master_0 " "Found entity 1: test1a_master_0" {  } { { "db/ip/test1a/submodules/test1a_master_0.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/test1a_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_master_0_b2p_adapter " "Found entity 1: test1a_master_0_b2p_adapter" {  } { { "db/ip/test1a/submodules/test1a_master_0_b2p_adapter.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/test1a_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_master_0_p2b_adapter " "Found entity 1: test1a_master_0_p2b_adapter" {  } { { "db/ip/test1a/submodules/test1a_master_0_p2b_adapter.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/test1a_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_master_0_timing_adt " "Found entity 1: test1a_master_0_timing_adt" {  } { { "db/ip/test1a/submodules/test1a_master_0_timing_adt.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/test1a_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_mm_interconnect_0 " "Found entity 1: test1a_mm_interconnect_0" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/test1a_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_mm_interconnect_0_avalon_st_adapter " "Found entity 1: test1a_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/test1a_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: test1a_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/test1a_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_mm_interconnect_0_cmd_demux " "Found entity 1: test1a_mm_interconnect_0_cmd_demux" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/test1a_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_mm_interconnect_0_cmd_mux " "Found entity 1: test1a_mm_interconnect_0_cmd_mux" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101634 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel test1a_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at test1a_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_router.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549499101635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel test1a_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at test1a_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_router.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549499101636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/test1a/submodules/test1a_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_mm_interconnect_0_router_default_decode " "Found entity 1: test1a_mm_interconnect_0_router_default_decode" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_router.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101637 ""} { "Info" "ISGN_ENTITY_NAME" "2 test1a_mm_interconnect_0_router " "Found entity 2: test1a_mm_interconnect_0_router" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_router.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel test1a_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at test1a_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_router_001.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549499101638 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel test1a_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at test1a_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_router_001.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549499101638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/test1a/submodules/test1a_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_mm_interconnect_0_router_001_default_decode " "Found entity 1: test1a_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_router_001.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101639 ""} { "Info" "ISGN_ENTITY_NAME" "2 test1a_mm_interconnect_0_router_001 " "Found entity 2: test1a_mm_interconnect_0_router_001" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_router_001.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/test1a_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_mm_interconnect_0_rsp_demux " "Found entity 1: test1a_mm_interconnect_0_rsp_demux" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/submodules/test1a_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/submodules/test1a_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test1a_mm_interconnect_0_rsp_mux " "Found entity 1: test1a_mm_interconnect_0_rsp_mux" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/test1a/test1a.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/test1a/test1a.v" { { "Info" "ISGN_ENTITY_NAME" "1 test1a " "Found entity 1: test1a" {  } { { "db/ip/test1a/test1a.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/test1a.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499101645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499101645 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Standard_AD9913 " "Elaborating entity \"DE10_Standard_AD9913\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549499101724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a test1a:u0 " "Elaborating entity \"test1a\" for hierarchy \"test1a:u0\"" {  } { { "DE10_Standard_AD9913.v" "u0" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499101740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_ADDR test1a:u0\|test1a_ADDR:addr " "Elaborating entity \"test1a_ADDR\" for hierarchy \"test1a:u0\|test1a_ADDR:addr\"" {  } { { "db/ip/test1a/test1a.v" "addr" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/test1a.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499101772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_DONE test1a:u0\|test1a_DONE:done " "Elaborating entity \"test1a_DONE\" for hierarchy \"test1a:u0\|test1a_DONE:done\"" {  } { { "db/ip/test1a/test1a.v" "done" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/test1a.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499101788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_M_RESET test1a:u0\|test1a_M_RESET:m_reset " "Elaborating entity \"test1a_M_RESET\" for hierarchy \"test1a:u0\|test1a_M_RESET:m_reset\"" {  } { { "db/ip/test1a/test1a.v" "m_reset" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/test1a.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499101804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_WR_DATA test1a:u0\|test1a_WR_DATA:wr_data " "Elaborating entity \"test1a_WR_DATA\" for hierarchy \"test1a:u0\|test1a_WR_DATA:wr_data\"" {  } { { "db/ip/test1a/test1a.v" "wr_data" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/test1a.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499101819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_WR_DATA_16 test1a:u0\|test1a_WR_DATA_16:wr_data_16 " "Elaborating entity \"test1a_WR_DATA_16\" for hierarchy \"test1a:u0\|test1a_WR_DATA_16:wr_data_16\"" {  } { { "db/ip/test1a/test1a.v" "wr_data_16" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/test1a.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499101835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_master_0 test1a:u0\|test1a_master_0:master_0 " "Elaborating entity \"test1a_master_0\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\"" {  } { { "db/ip/test1a/test1a.v" "master_0" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/test1a.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499101851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "db/ip/test1a/submodules/test1a_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_master_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499101866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "db/ip/test1a/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499101882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/test1a/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499101913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/test1a/submodules/altera_jtag_sld_node.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499101929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549499101929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549499101929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549499101929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549499101929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549499101929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549499101929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549499101929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549499101929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549499101929 ""}  } { { "db/ip/test1a/submodules/altera_jtag_sld_node.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549499101929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499101929 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/test1a/submodules/altera_jtag_sld_node.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499101944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499102413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499102538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "db/ip/test1a/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499102585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/test1a/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499102616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/test1a/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499102634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549499102634 ""}  } { { "db/ip/test1a/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549499102634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "db/ip/test1a/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499102634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/test1a/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499102696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/test1a/submodules/altera_jtag_streaming.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499102712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549499102712 ""}  } { { "db/ip/test1a/submodules/altera_jtag_streaming.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549499102712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "db/ip/test1a/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499102712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "db/ip/test1a/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499102728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "db/ip/test1a/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499102743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/test1a/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499102759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "db/ip/test1a/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499102774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "db/ip/test1a/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499102790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "db/ip/test1a/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499102806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "db/ip/test1a/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499102806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_master_0_timing_adt test1a:u0\|test1a_master_0:master_0\|test1a_master_0_timing_adt:timing_adt " "Elaborating entity \"test1a_master_0_timing_adt\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|test1a_master_0_timing_adt:timing_adt\"" {  } { { "db/ip/test1a/submodules/test1a_master_0.v" "timing_adt" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_master_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499102821 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready test1a_master_0_timing_adt.sv(82) " "Verilog HDL or VHDL warning at test1a_master_0_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "db/ip/test1a/submodules/test1a_master_0_timing_adt.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_master_0_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1549499102821 "|DE10_Standard_AD9913|test1a:u0|test1a_master_0:master_0|test1a_master_0_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo test1a:u0\|test1a_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "db/ip/test1a/submodules/test1a_master_0.v" "fifo" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_master_0.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499102837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "db/ip/test1a/submodules/test1a_master_0.v" "b2p" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_master_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499102868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "db/ip/test1a/submodules/test1a_master_0.v" "p2b" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_master_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499102884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master test1a:u0\|test1a_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "db/ip/test1a/submodules/test1a_master_0.v" "transacto" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499102899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master test1a:u0\|test1a_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "db/ip/test1a/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499102915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_master_0_b2p_adapter test1a:u0\|test1a_master_0:master_0\|test1a_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"test1a_master_0_b2p_adapter\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|test1a_master_0_b2p_adapter:b2p_adapter\"" {  } { { "db/ip/test1a/submodules/test1a_master_0.v" "b2p_adapter" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_master_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499102962 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel test1a_master_0_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at test1a_master_0_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/test1a/submodules/test1a_master_0_b2p_adapter.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_master_0_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1549499102962 "|DE10_Standard_AD9913|test1a:u0|test1a_master_0:master_0|test1a_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 test1a_master_0_b2p_adapter.sv(90) " "Verilog HDL assignment warning at test1a_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "db/ip/test1a/submodules/test1a_master_0_b2p_adapter.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_master_0_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1549499102962 "|DE10_Standard_AD9913|test1a:u0|test1a_master_0:master_0|test1a_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_master_0_p2b_adapter test1a:u0\|test1a_master_0:master_0\|test1a_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"test1a_master_0_p2b_adapter\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|test1a_master_0_p2b_adapter:p2b_adapter\"" {  } { { "db/ip/test1a/submodules/test1a_master_0.v" "p2b_adapter" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_master_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499102978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller test1a:u0\|test1a_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/test1a/submodules/test1a_master_0.v" "rst_controller" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_master_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499102993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer test1a:u0\|test1a_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/test1a/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499103009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer test1a:u0\|test1a_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"test1a:u0\|test1a_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/test1a/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499103024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_mm_interconnect_0 test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"test1a_mm_interconnect_0\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/test1a/test1a.v" "mm_interconnect_0" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/test1a.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499103040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator\"" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0.v" "master_0_master_translator" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499103274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0.v" "led_s1_translator" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499103306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\"" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0.v" "master_0_master_agent" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0.v" 1460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499103321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_s1_agent\"" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0.v" "led_s1_agent" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0.v" 1544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499103352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/test1a/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499103368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo\"" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0.v" "led_s1_agent_rsp_fifo" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499103399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_mm_interconnect_0_router test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_router:router " "Elaborating entity \"test1a_mm_interconnect_0_router\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_router:router\"" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0.v" "router" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0.v" 2726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499103446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_mm_interconnect_0_router_default_decode test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_router:router\|test1a_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"test1a_mm_interconnect_0_router_default_decode\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_router:router\|test1a_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_router.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499103477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_mm_interconnect_0_router_001 test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"test1a_mm_interconnect_0_router_001\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0.v" "router_001" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0.v" 2742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499103493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_mm_interconnect_0_router_001_default_decode test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_router_001:router_001\|test1a_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"test1a_mm_interconnect_0_router_001_default_decode\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_router_001:router_001\|test1a_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499103509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter\"" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0.v" "master_0_master_limiter" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0.v" 2936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499103524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_mm_interconnect_0_cmd_demux test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"test1a_mm_interconnect_0_cmd_demux\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0.v" "cmd_demux" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0.v" 3007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499103556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_mm_interconnect_0_cmd_mux test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"test1a_mm_interconnect_0_cmd_mux\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0.v" "cmd_mux" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0.v" 3024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499103587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_mm_interconnect_0_rsp_demux test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"test1a_mm_interconnect_0_rsp_demux\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0.v" "rsp_demux" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0.v" 3194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499103602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_mm_interconnect_0_rsp_mux test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"test1a_mm_interconnect_0_rsp_mux\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0.v" "rsp_mux" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0.v" 3418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499103618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_rsp_mux.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499103698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/test1a/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499103714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_mm_interconnect_0_avalon_st_adapter test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"test1a_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0.v" 3447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499103714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test1a_mm_interconnect_0_avalon_st_adapter_error_adapter_0 test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|test1a_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"test1a_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"test1a:u0\|test1a_mm_interconnect_0:mm_interconnect_0\|test1a_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|test1a_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/test1a/submodules/test1a_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499103730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Bus_Transceiver SPI_Bus_Transceiver:spi_transceiver " "Elaborating entity \"SPI_Bus_Transceiver\" for hierarchy \"SPI_Bus_Transceiver:spi_transceiver\"" {  } { { "DE10_Standard_AD9913.v" "spi_transceiver" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499103761 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1549499104888 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.02.06.19:25:08 Progress: Loading sldf0979fd2/alt_sld_fab_wrapper_hw.tcl " "2019.02.06.19:25:08 Progress: Loading sldf0979fd2/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499108735 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499111158 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499111299 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499113379 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499113519 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499113676 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499113832 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499113847 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499113847 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1549499114550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf0979fd2/alt_sld_fab.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/sldf0979fd2/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499114770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499114770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499114849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499114849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499114849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499114849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499114911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499114911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499114989 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499114989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499114989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499115052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499115052 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "test1a:u0\|test1a_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549499117224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549499117224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549499117224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549499117224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549499117224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549499117224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549499117224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549499117224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549499117224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549499117224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549499117224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549499117224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549499117224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549499117224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549499117224 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1549499117224 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1549499117224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "test1a:u0\|test1a_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499117287 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test1a:u0\|test1a_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"test1a:u0\|test1a_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549499117287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549499117287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549499117287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549499117287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549499117287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549499117287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549499117287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549499117287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549499117287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549499117287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549499117287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549499117287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549499117287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549499117287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549499117287 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549499117287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549499117334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499117334 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1549499117505 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO\[11\]\" and its non-tri-state driver." {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1549499117583 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO\[13\]\" and its non-tri-state driver." {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1549499117583 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO\[15\]\" and its non-tri-state driver." {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1549499117583 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO\[17\]\" and its non-tri-state driver." {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1549499117583 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO\[19\]\" and its non-tri-state driver." {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1549499117583 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1549499117583 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549499117583 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549499117583 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549499117583 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549499117583 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549499117583 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549499117583 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549499117583 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549499117583 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549499117583 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549499117583 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549499117583 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549499117583 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549499117583 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549499117583 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549499117583 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549499117583 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549499117583 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549499117583 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549499117583 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549499117583 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549499117583 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549499117583 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549499117583 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549499117583 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549499117583 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549499117583 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549499117583 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549499117583 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549499117583 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549499117583 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1549499117583 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1549499117583 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[11\]~synth " "Node \"GPIO\[11\]~synth\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549499118115 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[13\]~synth " "Node \"GPIO\[13\]~synth\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549499118115 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[15\]~synth " "Node \"GPIO\[15\]~synth\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549499118115 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[17\]~synth " "Node \"GPIO\[17\]~synth\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549499118115 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[19\]~synth " "Node \"GPIO\[19\]~synth\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549499118115 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549499118115 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549499118115 "|DE10_Standard_AD9913|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549499118115 "|DE10_Standard_AD9913|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1549499118115 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499118224 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "151 " "151 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1549499118945 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.map.smsg " "Generated suppressed messages file C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499119398 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1549499120193 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549499120193 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549499120381 "|DE10_Standard_AD9913|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549499120381 "|DE10_Standard_AD9913|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549499120381 "|DE10_Standard_AD9913|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549499120381 "|DE10_Standard_AD9913|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549499120381 "|DE10_Standard_AD9913|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549499120381 "|DE10_Standard_AD9913|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549499120381 "|DE10_Standard_AD9913|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549499120381 "|DE10_Standard_AD9913|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549499120381 "|DE10_Standard_AD9913|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549499120381 "|DE10_Standard_AD9913|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549499120381 "|DE10_Standard_AD9913|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549499120381 "|DE10_Standard_AD9913|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549499120381 "|DE10_Standard_AD9913|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549499120381 "|DE10_Standard_AD9913|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549499120381 "|DE10_Standard_AD9913|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549499120381 "|DE10_Standard_AD9913|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE10_Standard_AD9913.v" "" { Text "C:/Projects/EECS399-Spring19/DE10_Standard_AD9913/DE10_Standard_AD9913.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549499120381 "|DE10_Standard_AD9913|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1549499120381 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1435 " "Implemented 1435 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1549499120396 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1549499120396 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1549499120396 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1358 " "Implemented 1358 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1549499120396 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1549499120396 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1549499120396 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4973 " "Peak virtual memory: 4973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549499120459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 06 19:25:20 2019 " "Processing ended: Wed Feb 06 19:25:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549499120459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549499120459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:44 " "Total CPU time (on all processors): 00:01:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549499120459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549499120459 ""}
