JDF B
// Created by Version 6.0 
PROJECT Untitled
DESIGN syshsi Normal
DEVKIT LFX125B-04F256CES/2X
ENTRY Schematic/Verilog HDL
MODULE top.v
MODULE cdrx8b10b.v
SYNTHESIS_TOOL Precision
