\hypertarget{group___p_w_r_ex___c_s_r__register__alias}{}\section{P\+W\+Rx C\+SR Register alias address}
\label{group___p_w_r_ex___c_s_r__register__alias}\index{P\+W\+Rx C\+S\+R Register alias address@{P\+W\+Rx C\+S\+R Register alias address}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries B\+R\+E\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}~P\+O\+S\+I\+T\+I\+O\+N\+\_\+\+V\+AL(\hyperlink{group___peripheral___registers___bits___definition_ga0f99becaceb185431dbf46fb22718d0a}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+B\+RE})\hypertarget{group___p_w_r_ex___c_s_r__register__alias_gabe84749fda066b71a64a1eec61032181}{}\label{group___p_w_r_ex___c_s_r__register__alias_gabe84749fda066b71a64a1eec61032181}

\item 
\#define {\bfseries C\+S\+R\+\_\+\+B\+R\+E\+\_\+\+BB}~(uint32\+\_\+t)(\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB $\ast$ 32) + (B\+R\+E\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER $\ast$ 4))\hypertarget{group___p_w_r_ex___c_s_r__register__alias_ga1451a5ec810860a7c2e28c23f0c0e928}{}\label{group___p_w_r_ex___c_s_r__register__alias_ga1451a5ec810860a7c2e28c23f0c0e928}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
