{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.7999,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79999,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000100157,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 5.50279e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.04028e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 5.50279e-05,
	"finish__design__instance__count__class:buffer": 1,
	"finish__design__instance__area__class:buffer": 11.2608,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 26.2752,
	"finish__design__instance__count__class:timing_repair_buffer": 12,
	"finish__design__instance__area__class:timing_repair_buffer": 53.8016,
	"finish__design__instance__count__class:inverter": 6,
	"finish__design__instance__area__class:inverter": 22.5216,
	"finish__design__instance__count__class:sequential_cell": 8,
	"finish__design__instance__area__class:sequential_cell": 202.694,
	"finish__design__instance__count__class:multi_input_combinational_cell": 15,
	"finish__design__instance__area__class:multi_input_combinational_cell": 100.096,
	"finish__design__instance__count": 46,
	"finish__design__instance__area": 416.65,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.91224,
	"finish__clock__skew__setup": 0.010494,
	"finish__clock__skew__hold": 0.010494,
	"finish__timing__drv__max_slew_limit": 0.89238,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.923376,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000124787,
	"finish__power__switching__total": 4.47813e-05,
	"finish__power__leakage__total": 1.78685e-10,
	"finish__power__total": 0.000169569,
	"finish__design__io": 11,
	"finish__design__die__area": 3588.61,
	"finish__design__core__area": 3128,
	"finish__design__instance__count": 90,
	"finish__design__instance__area": 471.702,
	"finish__design__instance__count__stdcell": 90,
	"finish__design__instance__area__stdcell": 471.702,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.1508,
	"finish__design__instance__utilization__stdcell": 0.1508,
	"finish__design__rows": 20,
	"finish__design__rows:unithd": 20,
	"finish__design__sites": 2500,
	"finish__design__sites:unithd": 2500,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}