<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030001969A1-20030102-D00000.TIF SYSTEM "US20030001969A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030001969A1-20030102-D00001.TIF SYSTEM "US20030001969A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030001969A1-20030102-D00002.TIF SYSTEM "US20030001969A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030001969A1-20030102-D00003.TIF SYSTEM "US20030001969A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030001969A1-20030102-D00004.TIF SYSTEM "US20030001969A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030001969A1-20030102-D00005.TIF SYSTEM "US20030001969A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030001969A1-20030102-D00006.TIF SYSTEM "US20030001969A1-20030102-D00006.TIF" NDATA TIF>
<!ENTITY US20030001969A1-20030102-D00007.TIF SYSTEM "US20030001969A1-20030102-D00007.TIF" NDATA TIF>
<!ENTITY US20030001969A1-20030102-D00008.TIF SYSTEM "US20030001969A1-20030102-D00008.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030001969</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10184053</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020628</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>2001-197607</doc-number>
</priority-application-number>
<filing-date>20010629</filing-date>
<country-code>JP</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H04N005/45</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>348</class>
<subclass>565000</subclass>
</uspc>
</classification-us-primary>
<classification-us-secondary>
<uspc>
<class>348</class>
<subclass>568000</subclass>
</uspc>
</classification-us-secondary>
</classification-us>
<title-of-invention>Video signal processing apparatus</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Satoru</given-name>
<family-name>Tanigawa</family-name>
</name>
<residence>
<residence-non-us>
<city>Kawanishi-shi</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Atsuhisa</given-name>
<family-name>Kageyama</family-name>
</name>
<residence>
<residence-non-us>
<city>Ibaraki-shi</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Ryuichi</given-name>
<family-name>Shibutani</family-name>
</name>
<residence>
<residence-non-us>
<city>Takatsuki-shi</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<assignee>
<organization-name>Matsushita Electric Industrial Co., Ltd.</organization-name>
<address>
<city>Kadoma-shi</city>
<postalcode>571-8501</postalcode>
<country>
<country-code>JP</country-code>
</country>
</address>
<assignee-type>03</assignee-type>
</assignee>
<correspondence-address>
<name-1>PARKHURST &amp; WENDEL, L.L.P.</name-1>
<name-2></name-2>
<address>
<address-1>1421 PRINCE STREET</address-1>
<address-2>SUITE 210</address-2>
<city>ALEXANDRIA</city>
<state>VA</state>
<postalcode>22314-2805</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A video signal processing apparatus comprises a sub-screen processing integrated circuit for subjecting a sub-screen video signal to scale-down processing to reduce its display region and output the sub-screen video signal, and a main-screen processing integrated circuit comprising: a switching circuit for receiving a main-screen video signal and the scaled-down sub-screen video signal which is outputted from the sub-screen processing integrated circuit, and selecting the main-screen video signal for a main-screen display region while selecting the sub-screen video signal for a sub-screen display region; an A/D conversion circuit for converting the video signal outputted from the switching circuit into a digital video signal; a digital signal processing circuit for digitally processing the digital video signal outputted from the A/D conversion circuit; and a D/A conversion circuit for converting the digitally-processed video signal into an analog video signal. Therefore, the main-screen video signal and the sub-screen video signal can be combined so that these signals are displayed on a single screen, and the circuit scale of the video signal processing apparatus can be minimized. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">FIELD OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> The present invention relates to a video signal processing apparatus to be used when displaying plural video signals on a screen. </paragraph>
</section>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> In recent years, there has been an increasing opportunity to display plural input video signals simultaneously on a screen of a television receiver, and digital signal processing techniques have been employed when displaying the video signals. Further, as semiconductor processes have become more specific, large-scale circuits have been incorporated in semiconductor integrated circuits. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> is a block diagram illustrating a conventional television receiver having a function of displaying a sub-screen in a main screen, which is disclosed in Japanese Published Patent Application No. Hei.7-115600. Hereinafter, the construction and operation of the conventional television receiver will be described with reference to <cross-reference target="DRAWINGS">FIG. 7</cross-reference>. </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> A main tuner <highlight><bold>701</bold></highlight> and a sub-tuner <highlight><bold>702</bold></highlight> selectively receive predetermined broadcast waves from among broadcast waves received by an antenna <highlight><bold>725</bold></highlight>. A main-screen composite video signal S<highlight><bold>701</bold></highlight> corresponding to the broadcast wave selected by the main tuner <highlight><bold>701</bold></highlight> is separated into a luminance signal S<highlight><bold>703</bold></highlight> and a chrominance signal S<highlight><bold>704</bold></highlight> by a YC separation circuit <highlight><bold>703</bold></highlight>. The chrominance signal S<highlight><bold>704</bold></highlight> is inputted to a chrominance demodulation circuit <highlight><bold>704</bold></highlight>, and demodulated into a U signal S<highlight><bold>705</bold></highlight> and a V signal S<highlight><bold>706</bold></highlight> that are color-difference signals. The luminance signal S<highlight><bold>703</bold></highlight>, U signal S<highlight><bold>705</bold></highlight>, and V signal S<highlight><bold>706</bold></highlight> are inputted to an RGB matrix circuit <highlight><bold>706</bold></highlight>, thereby generating an R signal S<highlight><bold>707</bold></highlight>, a G signal S<highlight><bold>708</bold></highlight>, and a B signal S<highlight><bold>709</bold></highlight> for the main screen. A synchronous separation circuit <highlight><bold>705</bold></highlight> separates horizontal and vertical sync signals from the main-screen composite video signal S<highlight><bold>701</bold></highlight>, and generates a reference pulse S<highlight><bold>710</bold></highlight> of a horizontal/vertical cycle. The horizontal/vertical cycle reference pulse S<highlight><bold>710</bold></highlight> is inputted to a two-screen control circuit <highlight><bold>707</bold></highlight>, thereby generating a main/sub switching signal S<highlight><bold>711</bold></highlight> that can control switches <highlight><bold>721</bold></highlight>, <highlight><bold>722</bold></highlight>, and <highlight><bold>723</bold></highlight> for selecting either a main-screen image or a sub-screen image. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> On the other hand, a sub-screen composite video signal S<highlight><bold>702</bold></highlight> corresponding to the broadcast wave selected by the sub-tuner <highlight><bold>702</bold></highlight> is separated into a luminance signal S<highlight><bold>712</bold></highlight> and a chrominance signal S<highlight><bold>713</bold></highlight> by a YC separation circuit <highlight><bold>708</bold></highlight>. The analog luminance signal S<highlight><bold>712</bold></highlight> is converted into a digital luminance signal S<highlight><bold>714</bold></highlight> by an analog-to-digital converter (hereinafter referred to as &ldquo;A/D converter&rdquo;) <highlight><bold>710</bold></highlight>, and vertical and horizontal bands of the digital luminance signal S<highlight><bold>714</bold></highlight> are removed by a low-pass filter <highlight><bold>712</bold></highlight> to avoid an occurrence of aliasing in a compression process, and thereafter, a luminance signal S<highlight><bold>716</bold></highlight> obtained from the low-pass filter <highlight><bold>712</bold></highlight> is written in a memory <highlight><bold>714</bold></highlight>. Likewise, the analog chrominance signal S<highlight><bold>713</bold></highlight> is converted into a digital chrominance signal S<highlight><bold>715</bold></highlight> by an A/D converter <highlight><bold>711</bold></highlight>, and vertical and horizontal bands thereof are removed by a low-pass filter <highlight><bold>713</bold></highlight>, and thereafter, a chrominance signal S<highlight><bold>717</bold></highlight> outputted from the low-pass filter <highlight><bold>713</bold></highlight> is written in a memory <highlight><bold>715</bold></highlight>. A synchronous separation circuit <highlight><bold>709</bold></highlight> separates horizontal and vertical sync signals from the main-screen composite video signal S<highlight><bold>702</bold></highlight>, and generates a reference pulse S<highlight><bold>727</bold></highlight> of a horizontal/vertical cycle. A memory control circuit <highlight><bold>720</bold></highlight> controls the writing operation into the memory <highlight><bold>715</bold></highlight> on the basis of the reference pulse S<highlight><bold>727</bold></highlight>, and controls the reading operation from the memory <highlight><bold>715</bold></highlight> on the basis of the reference pulse S<highlight><bold>710</bold></highlight>. The digital luminance signal S<highlight><bold>718</bold></highlight> read from the memory <highlight><bold>714</bold></highlight> is converted into an analog luminance signal S<highlight><bold>720</bold></highlight> by a digital-to-analog converter (hereinafter referred to as &ldquo;D/A converter&rdquo;) <highlight><bold>716</bold></highlight>. The digital chrominance signal S<highlight><bold>719</bold></highlight> read from the memory <highlight><bold>715</bold></highlight> is converted into an analog chrominance signal S<highlight><bold>721</bold></highlight> by a D/A converter <highlight><bold>717</bold></highlight>, and the analog chrominance signal S<highlight><bold>721</bold></highlight> is demodulated to a U signal S<highlight><bold>722</bold></highlight> and a V signal S<highlight><bold>723</bold></highlight> as color-difference signals by a chrominance demodulation circuit <highlight><bold>718</bold></highlight>. The luminance signal S<highlight><bold>720</bold></highlight>, U signal S<highlight><bold>722</bold></highlight>, and V signal S<highlight><bold>723</bold></highlight> are inputted to an RGB matrix circuit <highlight><bold>719</bold></highlight>, wherein an R signal S<highlight><bold>724</bold></highlight>, a G signal S<highlight><bold>725</bold></highlight>, and a B signal S<highlight><bold>726</bold></highlight> for the sub-screen are generated. Either the R signal S<highlight><bold>707</bold></highlight>, G signal S<highlight><bold>708</bold></highlight>, and B signal S<highlight><bold>709</bold></highlight> for the main screen, or the R signal S<highlight><bold>724</bold></highlight>, G signal S<highlight><bold>725</bold></highlight>, and B signal S<highlight><bold>726</bold></highlight> for the sub-screen are selected by the main/sub switching signal S<highlight><bold>711</bold></highlight> so that the sub-screen is displayed in a predetermined area of the main screen, and consequently, a composite R signal S<highlight><bold>729</bold></highlight>, a composite G signal S<highlight><bold>730</bold></highlight>, and a composite B signal S<highlight><bold>731</bold></highlight> are outputted to a monitor <highlight><bold>724</bold></highlight>. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> However, the conventional television receiver requires, for the main screen, the YC separation circuit <highlight><bold>703</bold></highlight>, the synchronous separation circuit <highlight><bold>705</bold></highlight>, the chrominance demodulation circuit <highlight><bold>704</bold></highlight>, and the matrix circuit <highlight><bold>706</bold></highlight>, which circuits perform analog processing, and further, it requires, for the sub-screen, the YC separation circuit <highlight><bold>708</bold></highlight>, the synchronous separation circuit <highlight><bold>709</bold></highlight>, the chrominance demodulation circuit <highlight><bold>718</bold></highlight>, and the matrix circuit <highlight><bold>719</bold></highlight>, which circuits perform analog processing, as well as the filters <highlight><bold>712</bold></highlight> and <highlight><bold>713</bold></highlight> and the memories <highlight><bold>714</bold></highlight> and <highlight><bold>715</bold></highlight> as semiconductor components for digital processing. Thus, the conventional television receiver requires many semiconductor components for signal processing, whereby the number of peripheral circuits also increases, resulting in an increased circuit scale. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> Furthermore, since the conventional television receiver employs a lot of analog processing circuits whose characteristics such as temperature characteristics easily vary, the characteristics of the whole products easily vary, and it is difficult to adjust the variations in manufacture factories. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> Furthermore, it might be desirable, for commercialization, that the signal processing circuit for the main screen is constituted as a versatile circuit that is independent of the signal processing circuit for the sub-screen and is also applicable to a television receiver which inserts no sub-screen in the main-screen. However, when the signal processing circuit for the main screen and the signal processing circuit for the sub-screen are fabricated as independent integrated circuits, even if these integrated circuits have sharable components, it is difficult to constitute the both circuits so as to share the components. As a result, it is difficult to reduce the circuit scale of the whole video signal processing apparatus by sharing the components. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> The present invention is made to solve the above-mentioned problems and has for its object to provide a video signal processing apparatus that can combine a video signal for a main screen and a video signal for a sub-screen so that these signals are displayed on a single screen, and that can minimize the circuit scale. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> Other objects and advantages of the invention will become apparent from the detailed description that follows. The detailed description and specific embodiments described are provided only for illustration since various additions and modifications within the scope of the invention will be apparent to those of skill in the art from the detailed description. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> According to a first aspect of the present invention, a video signal processing apparatus comprises: a sub-screen processing integrated circuit for receiving a video signal for a sub-screen, and subjecting the sub-screen video signal to scale-down processing to reduce its display region and output the scaled-down sub-screen video signal; and a main-screen processing integrated circuit which includes a switching means for receiving a video signal for a main-screen and the scaled-down sub-screen video signal which is outputted from the sub-screen processing integrated circuit, and selecting the main-screen video signal for a main-screen display region while selecting the scaled-down sub-screen video signal for a sub-screen display region; an analog-to-digital conversion means for converting the video signal which is outputted from the switching means, into a digital video signal; a digital signal processing means for digitally processing the digital video signal which is outputted from the analog-to-digital conversion means; and a digital-to-analog conversion means for converting the digitally-processed video signal into an analog video signal. Therefore, the main-screen video signal and the sub-screen video signal can be combined so that these signals are displayed on a single screen, by inputting the sub-screen video signal outputted from the sub-screen processing integrated circuit to the main-screen processing integrated circuit, and furthermore, the circuit scale can be reduced by digitizing the integrated circuits while minimizing the number of required terminals, thereby providing a minimized-scale video signal processing apparatus having an integrated circuit for processing the main-screen video signal and an integrated circuit for processing the sub-screen video signal. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> According to a second aspect of the present invention, in the video signal processing apparatus according to the first aspect, the digital signal processing means includes a border insertion means for inserting a border line of a predetermined width at the boundary of the main-screen display region and the sub-screen display region. Therefore, image disordering due to an arithmetic error in the main-screen video signal at the boundary of the main screen and the sub-screen is resolved, thereby avoiding degradation in image quality. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> According to a third aspect of the present invention, in the video signal processing apparatus according to the second aspect, the border insertion means inserts the border line in accordance with a control signal for controlling the switching means. Therefore, image disordering due to an arithmetic error in the main-screen video signal at the boundary of the main screen and the sub-screen is resolved, thereby avoiding degradation in image quality. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> According to a fourth aspect of the present invention, in the video signal processing apparatus according to the first aspect, the main-screen video signal is inputted to an S terminal, with a luminance signal and a chrominance signal thereof being inputted to the S terminal separately. Therefore, the main-screen video signal inputted to the S terminal and the sub-screen video signal can be combined so that these signals are displayed on a single screen, by inputting the sub-screen video signal outputted from the sub-screen processing integrated circuit to the main-screen processing integrated circuit, and furthermore, the circuit scale can be reduced by digitizing the integrated circuits while minimizing the number of required terminals, thereby providing a minimized-scale video signal processing apparatus having an integrated circuit for processing the main-screen video signal inputted to the S terminal, and an integrated circuit for processing the sub-screen video signal. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> According to a fifth aspect of the present invention, in the video signal processing apparatus according to the first aspect, signals to be inputted to the main-screen processing integrated circuit are three component video signals comprising a luminance signal and two color-difference signals, respectively. Therefore, the main-screen video signal as a component video signal and the sub-screen video signal can be combined so that these signals are displayed on a single screen, by inputting the sub-screen video signal outputted from the sub-screen processing integrated circuit to the main-screen processing integrated circuit, and furthermore, the circuit scale can be reduced by digitizing the integrated circuits while minimizing the number of required terminals, thereby providing a minimized-scale video signal processing apparatus having an integrated circuit for processing the main-screen video signal as a component video signal, and an integrated circuit for processing the sub-screen video signal. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> According to a sixth aspect of the present invention, in the video signal processing apparatus according to the first aspect, the digital signal processing means includes an image-quality adjustment means for performing image processing on the inputted digital video signal. Therefore, a higher-quality image can be obtained. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> According to a seventh aspect of the present invention, in the video signal processing apparatus according to the first aspect, the sub-screen processing integrated circuit further includes a delay difference control means for delaying color-difference signals of the sub-screen video signal with respect to a luminance signal of the sub-screen video signal, and outputting these signals to the main-screen processing integrated circuit. Therefore, a deviation of a reference line at the change point between the main-screen and the sub-screen is avoided. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> According to an eighth aspect of the present invention, in the video signal processing apparatus according to the seventh aspect, in the main-screen processing integrated circuit, the digital signal processing means includes a YC separation means for performing, using a line memory, YC separation on video data of a target line to be processed, by arithmetic operation on the basis of the target line outputted from the analog digital conversion means and two lines before and after the target line; and the delay difference control means delays the color-difference signals of the sub-screen video signal by one line period with respect to the sub-screen luminance signal, in accordance with a delay of one line that occurs in the YC separation means. Therefore, a deviation of a reference line at the change point between the main-screen and the sub-screen is avoided. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> According to a ninth aspect of the present invention, a video signal processing apparatus comprises: a sub-screen processing integrated circuit for receiving a video signal for a sub-screen, and subjecting the sub-screen video signal to scale-down processing to reduce its display region and output the scaled-down sub-screen video signal; and a main-screen processing integrated circuit which includes: a switching means for receiving a video signal for a main-screen and the scaled-down sub-screen video signal which is outputted from the sub-screen processing integrated circuit, and selecting the main-screen video signal for a main-screen display region while selecting the scaled-down sub-screen video signal for a sub-screen display region; and a border insertion means for receiving the output from the switching means, and inserting a border line of a predetermined width at the boundary of the main-screen display region and the sub-screen display region. Therefore, image disordering due to an arithmetic error in the main-screen video signal at the boundary of the main screen and the sub-screen is resolved, thereby avoiding degradation in image quality. </paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a block diagram illustrating the construction of a video signal processing apparatus according to a first embodiment of the present invention. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a block diagram illustrating the construction of a video signal processing apparatus according to a third embodiment of the present invention. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a timing chart of a luminance signal before and after time-division multiplexing by the video signal processing apparatus according to the first embodiment. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a timing chart of a chrominance signal before and after time-division multiplexing by the video signal processing apparatus according to the first embodiment. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> FIGS. <highlight><bold>5</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>5</bold></highlight>(<highlight><italic>b</italic></highlight>) are diagrams illustrating a video signal waveform which indicates an input waveform at the boundary of a main screen and a sub-screen, for explaining the video signal processing apparatus according to the first embodiment. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is a timing chart of a chrominance signal before and after time-division multiplexing by the video signal processing apparatus according to the third embodiment. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> is a block diagram illustrating the construction of the conventional video signal processing apparatus. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 8</cross-reference> is a block diagram illustrating the construction of a video signal processing apparatus according to a second embodiment of the present invention. </paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS </heading>
<paragraph id="P-0028" lvl="7"><number>&lsqb;0028&rsqb;</number> &lsqb;Embodiment 1&rsqb;</paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a block diagram illustrating the construction of a video signal processing apparatus according to a first embodiment of the present invention. The video signal processing apparatus is provided with a main-screen signal processing circuit <highlight><bold>147</bold></highlight>, and a sub-screen signal processing circuit <highlight><bold>146</bold></highlight>. The main-screen signal processing circuit <highlight><bold>147</bold></highlight> and the sub-screen signal processing circuit <highlight><bold>146</bold></highlight> are integrated circuits which are independent from each other. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> In the sub-screen signal processing circuit <highlight><bold>146</bold></highlight>, an A/D converter <highlight><bold>120</bold></highlight> converts a sub-screen analog video signal S<highlight><bold>124</bold></highlight>, which is inputted from an input terminal <highlight><bold>119</bold></highlight>, into a digital video signal S<highlight><bold>125</bold></highlight>, and outputs the digital video signal S<highlight><bold>125</bold></highlight> to a synchronous separation circuit <highlight><bold>133</bold></highlight> and to a YC separation circuit <highlight><bold>121</bold></highlight>. The synchronous separation circuit <highlight><bold>133</bold></highlight> separates a horizontal sync signal and a vertical sync signal from the digital video signal S<highlight><bold>125</bold></highlight>, and generates a horizontal/vertical reference pulse S<highlight><bold>143</bold></highlight> that is synchronized with the sub-screen input signal. The YC separation circuit <highlight><bold>121</bold></highlight> separates a luminance signal S<highlight><bold>126</bold></highlight> and a chrominance signal S<highlight><bold>127</bold></highlight> from the digital video signal S<highlight><bold>125</bold></highlight>. A chrominance demodulation circuit <highlight><bold>122</bold></highlight> demodulates the inputted chrominance signal S<highlight><bold>127</bold></highlight> into a U signal S<highlight><bold>128</bold></highlight> and a V signal S<highlight><bold>129</bold></highlight>, which are color-difference signals. A horizontal/vertical filter <highlight><bold>123</bold></highlight> compresses the luminance signal S<highlight><bold>126</bold></highlight>, U signal S<highlight><bold>128</bold></highlight>, and V signal S<highlight><bold>129</bold></highlight>, which are supplied from the YC separation circuit <highlight><bold>121</bold></highlight> and the chrominance demodulation circuit <highlight><bold>122</bold></highlight>, in the horizontal direction and the vertical direction to generate a luminance signal S<highlight><bold>130</bold></highlight>, a U signal S<highlight><bold>131</bold></highlight>, and a V signal S<highlight><bold>132</bold></highlight>, and then writes the generated signals into a memory <highlight><bold>124</bold></highlight>. A memory control circuit <highlight><bold>125</bold></highlight> controls the timing to write data in the memory <highlight><bold>124</bold></highlight> according to the horizontal/vertical reference pulse S<highlight><bold>143</bold></highlight> that is synchronized with the sub-screen input, and controls the timing to read data from the memory <highlight><bold>124</bold></highlight> according to the horizontal/vertical reference pulse S<highlight><bold>146</bold></highlight> that is synchronized with the main-screen input. D/A converters <highlight><bold>127</bold></highlight>, <highlight><bold>128</bold></highlight>, and <highlight><bold>129</bold></highlight> convert the digital luminance signal S<highlight><bold>133</bold></highlight>, U signal S<highlight><bold>134</bold></highlight>, and V signal S<highlight><bold>135</bold></highlight> into analog signals, respectively. A sub-screen luminance output signal S<highlight><bold>139</bold></highlight>, a sub-screen U output signal S<highlight><bold>140</bold></highlight>, and a sub-screen V output signal S<highlight><bold>141</bold></highlight>, which are obtained by the above-mentioned D/A conversion, are outputted from an output terminal <highlight><bold>142</bold></highlight>, an output terminal <highlight><bold>143</bold></highlight>, and an output terminal <highlight><bold>144</bold></highlight>, respectively. A switching signal generation circuit <highlight><bold>141</bold></highlight> generates a main/sub switching signal S<highlight><bold>142</bold></highlight> which indicates an area where the sub-screen signal is effective, on the basis of the horizontal/vertical reference pulse S<highlight><bold>146</bold></highlight> synchronized with the main-screen input, and outputs the signal S<highlight><bold>142</bold></highlight> from an output terminal <highlight><bold>145</bold></highlight>. </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> On the other hand, in the main-screen signal processing circuit <highlight><bold>147</bold></highlight>, an input terminal <highlight><bold>101</bold></highlight> is supplied with a main-screen composite video signal S<highlight><bold>101</bold></highlight> or a luminance signal S<highlight><bold>101</bold></highlight> inputted to an S terminal, and an input terminal <highlight><bold>102</bold></highlight> is supplied with the sub-screen luminance output signal S<highlight><bold>139</bold></highlight>. A switching circuit <highlight><bold>103</bold></highlight> selects either the main-screen composite video signal (or the S terminal-inputted luminance signal) S<highlight><bold>101</bold></highlight> or the sub-screen luminance output signal S<highlight><bold>139</bold></highlight> according to the main/sub switching signal S<highlight><bold>142</bold></highlight>, and outputs the selected signal. For example, the sub-screen luminance output signal S<highlight><bold>139</bold></highlight> is outputted as a composite luminance signal S<highlight><bold>102</bold></highlight> when the main/sub switching signal S<highlight><bold>142</bold></highlight> is &ldquo;High&rdquo;, and the main-screen composite video signal S<highlight><bold>101</bold></highlight> is outputted as a composite luminance signal S<highlight><bold>102</bold></highlight> when the main/sub switching signal S<highlight><bold>142</bold></highlight> is &ldquo;Low&rdquo;. Thereby, the main-screen composite video signal S<highlight><bold>101</bold></highlight> is outputted in the area where the main screen is displayed, and the sub-screen luminance output signal S<highlight><bold>139</bold></highlight> is outputted in the area where the sub-screen is displayed. An A/D converter <highlight><bold>104</bold></highlight> converts the analog composite luminance signal S<highlight><bold>102</bold></highlight> into a digital composite video signal S<highlight><bold>103</bold></highlight>. A synchronous separation circuit <highlight><bold>130</bold></highlight> separates a horizontal sync signal and a vertical sync signal from the composite video signal S<highlight><bold>103</bold></highlight>, and generates horizontal/vertical reference pulses S<highlight><bold>145</bold></highlight> and S<highlight><bold>146</bold></highlight> which are synchronized with the main-screen input signal. A YC separation circuit <highlight><bold>105</bold></highlight> separates a main-screen luminance signal S<highlight><bold>104</bold></highlight> and a main-screen chrominance signal S<highlight><bold>105</bold></highlight> from the composite video signal S<highlight><bold>103</bold></highlight>. In order to improve the image quality, the YC separation circuit <highlight><bold>105</bold></highlight> employed for the first embodiment is provided with a so-called line comb filter (not shown) having a first line memory (not shown) for holding one line of the inputted composite video signal S<highlight><bold>103</bold></highlight> for one line period, and a second line memory (not shown) for holding the one line of video signal outputted from the first line memory, for one line period. The YC separation circuit <highlight><bold>105</bold></highlight> performs YC separation of the one line of video signal outputted from the first line memory, by an arithmetic operation based on the correlation between the video signal outputted from the first line memory, and the video signal outputted from the second line memory (i.e., the video signal that is one line before the line outputted from the first line memory), and the correlation between the video signal outputted from the first line memory, and the video signal inputted to the first line memory (i.e., the video signal that is one line after the line outputted from the first line memory). That is, YC separation from the video signal of the target line is carried out by an arithmetic operation based on the correlation between the video signal of the target line and the video signals of two lines before and after the target line. Therefore, the luminance signal and the chrominance signal obtained by this YC separation are always delayed by one line period with respect to the inputted video signal. A switching circuit <highlight><bold>106</bold></highlight> selects the chrominance signal S<highlight><bold>105</bold></highlight> outputted from the YC separation circuit <highlight><bold>105</bold></highlight> when the main-screen input signal is the composite video signal, and selects the chrominance signal S<highlight><bold>110</bold></highlight> outputted from a division circuit <highlight><bold>113</bold></highlight> (described later) when the main-screen input signal is the S-terminal-inputted luminance signal, and outputs the selected signal. A chrominance demodulation circuit <highlight><bold>107</bold></highlight> demodulates the chrominance signal S<highlight><bold>106</bold></highlight> outputted from the switching circuit <highlight><bold>106</bold></highlight> to a U signal S<highlight><bold>113</bold></highlight> and a V signal S<highlight><bold>114</bold></highlight> which are color-difference signals. An image quality adjustment circuit <highlight><bold>115</bold></highlight> subjects the luminance signal S<highlight><bold>104</bold></highlight>, U signal S<highlight><bold>113</bold></highlight>, and V signal S<highlight><bold>114</bold></highlight> to digital image processing for adjusting the image quality. For example, this digital image processing may be outline correction for enhancing an outline portion in the image. Thereby, image-quality-adjusted luminance signal S<highlight><bold>115</bold></highlight>, U signal S<highlight><bold>116</bold></highlight>, and V signal S<highlight><bold>117</bold></highlight> are obtained. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> An input terminal <highlight><bold>108</bold></highlight> is supplied with an S-terminal-inputted chrominance signal S<highlight><bold>107</bold></highlight> for the main-screen, an input terminal <highlight><bold>109</bold></highlight> is supplied with the sub-screen U output signal S<highlight><bold>140</bold></highlight>, and an input terminal <highlight><bold>110</bold></highlight> is supplied with the sub-screen V output signal S<highlight><bold>141</bold></highlight>. A time-division multiplexing control circuit <highlight><bold>114</bold></highlight> generates a multiplexing switching signal S<highlight><bold>143</bold></highlight> on the basis of the main/sub switching signal S<highlight><bold>142</bold></highlight>. A switching circuit <highlight><bold>111</bold></highlight> selects one input from among the input terminals <highlight><bold>108</bold></highlight>&tilde;<highlight><bold>110</bold></highlight> on the basis of the multiplexing switching signal S<highlight><bold>143</bold></highlight>, and outputs it as a composite video signal S<highlight><bold>108</bold></highlight>. For example, the switching circuit <highlight><bold>111</bold></highlight> selects the S-terminal-inputted chrominance signal S<highlight><bold>107</bold></highlight> when the multiplexing switching signal S<highlight><bold>143</bold></highlight> is &ldquo;0&rdquo;, selects the sub-screen U output signal S<highlight><bold>140</bold></highlight> when the signal S<highlight><bold>143</bold></highlight> is &ldquo;1&rdquo;, and selects the sub-screen V output signal S<highlight><bold>141</bold></highlight> when the signal S<highlight><bold>143</bold></highlight> is &ldquo;2&rdquo;. An A/D converter <highlight><bold>112</bold></highlight> converts the analog composite video signal S<highlight><bold>108</bold></highlight> into a digital composite video signal S<highlight><bold>109</bold></highlight>. A division circuit <highlight><bold>113</bold></highlight> divides the composite video signal S<highlight><bold>109</bold></highlight> into an S-terminal-inputted chrominance signal S<highlight><bold>110</bold></highlight>, a sub-screen U signal S<highlight><bold>111</bold></highlight>, and a sub-screen V signal S<highlight><bold>112</bold></highlight>. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> In the period during which the main screen is displayed, a main/sub switching circuit <highlight><bold>116</bold></highlight> extracts the luminance signal corresponding to the main screen from the luminance signal S<highlight><bold>115</bold></highlight> obtained from the image-quality adjustment circuit <highlight><bold>115</bold></highlight> on the basis of the main/sub switching signal S<highlight><bold>142</bold></highlight>, and outputs the extracted luminance signal, the U signal S<highlight><bold>116</bold></highlight>, and the V signal S<highlight><bold>117</bold></highlight> as a luminance signal S<highlight><bold>118</bold></highlight>, a U signal S<highlight><bold>119</bold></highlight>, and a V signal S<highlight><bold>120</bold></highlight>, respectively. Further, in the period during which the sub-screen is displayed, the main/sub switching circuit <highlight><bold>116</bold></highlight> extracts the sub-screen luminance signal from the video signal S<highlight><bold>103</bold></highlight> outputted from the A/D converter <highlight><bold>104</bold></highlight>, and outputs the extracted luminance signal, the U signal S<highlight><bold>111</bold></highlight>, and the V signal S<highlight><bold>112</bold></highlight> as a luminance signal S<highlight><bold>118</bold></highlight>, a U signal S<highlight><bold>119</bold></highlight>, and a V signal S<highlight><bold>120</bold></highlight>, respectively. By switching the input signal in this way, the luminance signal S<highlight><bold>118</bold></highlight>, U signal S<highlight><bold>119</bold></highlight>, and V signal S<highlight><bold>120</bold></highlight>, in which the sub-screen video signal is inserted in the main-screen video signal, are outputted. An RGB matrix circuit <highlight><bold>117</bold></highlight> converts the luminance signal S<highlight><bold>118</bold></highlight>, U signal S<highlight><bold>119</bold></highlight>, and V signal S<highlight><bold>120</bold></highlight> into R, G, B signals, thereby outputting an R signal S<highlight><bold>121</bold></highlight>, a G signal S<highlight><bold>122</bold></highlight>, and a B signal S<highlight><bold>123</bold></highlight>. A border insertion circuit <highlight><bold>134</bold></highlight> inserts a signal for drawing a border line of a predetermined width on a boundary line between the main-screen image and the sub-screen image, into the R signal S<highlight><bold>121</bold></highlight>, G signal S<highlight><bold>122</bold></highlight>, and B signal S<highlight><bold>123</bold></highlight>, on the basis of the sync signal S<highlight><bold>145</bold></highlight> outputted from the synchronous separation circuit <highlight><bold>130</bold></highlight>. D/A converters <highlight><bold>135</bold></highlight>, <highlight><bold>136</bold></highlight>, and <highlight><bold>137</bold></highlight> convert the border-line-inserted analog R, G, and B signals S<highlight><bold>147</bold></highlight>, S<highlight><bold>148</bold></highlight>, and S<highlight><bold>149</bold></highlight> which are outputted from the border insertion circuit <highlight><bold>134</bold></highlight>, into analog signals, and outputs an R output signal S<highlight><bold>150</bold></highlight>, a G output signal S<highlight><bold>151</bold></highlight>, and a B output signal S<highlight><bold>152</bold></highlight> from an output terminal <highlight><bold>138</bold></highlight>, an output terminal <highlight><bold>139</bold></highlight>, and an output terminal <highlight><bold>140</bold></highlight>, respectively. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a timing chart for explaining an example of operation of the video signal processing apparatus according to the first embodiment in the case where the main-screen video signal S<highlight><bold>101</bold></highlight> and the sub-screen luminance signal S<highlight><bold>139</bold></highlight> outputted from the sub-screen signal processing circuit <highlight><bold>146</bold></highlight> are time division-multiplexed and inputted to the A/D converter. In <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, S<highlight><bold>142</bold></highlight> denotes a main/sub switching signal, S<highlight><bold>101</bold></highlight> denotes a main-screen composite video signal input or an S-terminal-inputted luminance signal, S<highlight><bold>139</bold></highlight> denotes a sub-screen luminance signal output, S<highlight><bold>102</bold></highlight> denotes a time-division-multiplexed video signal, and S<highlight><bold>103</bold></highlight> denotes an A/D converted digital video signal. In <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, circles and rectangles indicate sampling points, M-Y indicates the luminance signal of the main-screen video signal, S-Y indicates the luminance signal of the sub-screen video signal, and a numeral that follows Y indicates each sampling point. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a timing chart for explaining an example of operation of the video signal processing apparatus according to the first embodiment in the case where the main-screen video signal S<highlight><bold>107</bold></highlight> and the sub-screen color-difference signals S<highlight><bold>140</bold></highlight> and S<highlight><bold>141</bold></highlight> outputted from the sub-screen signal processing circuit <highlight><bold>146</bold></highlight> are time-division-multiplexed and inputted to the A/D converter. in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, S<highlight><bold>143</bold></highlight> denotes a switching signal for multiplexing the color-difference signals, S<highlight><bold>107</bold></highlight> denotes a main-screen chrominance signal input, S<highlight><bold>140</bold></highlight> is a sub-screen U signal output, S<highlight><bold>141</bold></highlight> denotes sub-screen V signal output, S<highlight><bold>108</bold></highlight> denotes a time-division-multiplexed video signal, S<highlight><bold>109</bold></highlight> denotes an A/D converted digital video signal, S<highlight><bold>110</bold></highlight> denotes a separated main-screen chrominance signal, S<highlight><bold>111</bold></highlight> denotes a separated sub-screen U signal, S<highlight><bold>112</bold></highlight> denotes a separated sub-screen V signal. In <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, circles, triangles, and rectangles indicate sampling points, M-C indicates the chrominance signal of the main-screen video signal, S-U indicates the U signal output of the sub-screen video signal, S-V indicates the V signal output of the sub-screen video signal, and numerals that follow C, U, and V indicate the respective sampling points. Since the sub-screen U signal output S<highlight><bold>140</bold></highlight> and the sub-screen V signal output S<highlight><bold>141</bold></highlight> are subjected to sampling by the same A/D converter <highlight><bold>112</bold></highlight>, the sampling points of the signal S<highlight><bold>140</bold></highlight> and the sampling points of the signal S<highlight><bold>141</bold></highlight> are alternately arranged. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> FIGS. <highlight><bold>5</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>5</bold></highlight>(<highlight><italic>b</italic></highlight>) are diagrams for explaining the video signal processing apparatus according to the first embodiment and, specifically, <cross-reference target="DRAWINGS">FIG. 5</cross-reference>(<highlight><italic>a</italic></highlight>) shows an example of a display in which a sub-screen image is inserted in a main-screen image, and <cross-reference target="DRAWINGS">FIG. 5</cross-reference>(<highlight><italic>b</italic></highlight>) shows video signals corresponding to the display. In these figures, <highlight><bold>50</bold></highlight><highlight><italic>a </italic></highlight>denotes a video signal waveform that scans the main-screen video signal, <highlight><bold>50</bold></highlight><highlight><italic>b </italic></highlight>denotes a video signal waveform that scans the boundary of the sub-screen image and the main-screen image, <highlight><bold>50</bold></highlight><highlight><italic>c </italic></highlight>denotes a video signal waveform that scans the sub-screen image, <highlight><bold>50</bold></highlight><highlight><italic>b </italic></highlight>denotes a video signal waveform that is obtained by an arithmetic operation based on the correlation between the upper and lower lines with respect to the scanning position <highlight><bold>50</bold></highlight><highlight><italic>b</italic></highlight>, <highlight><bold>50</bold></highlight><highlight><italic>b</italic></highlight>&Prime; denotes a video signal waveform that is obtained when black is inserted as a border line on the boundary line between the main-screen image and the sub-screen image, i.e., along the scanning position of <highlight><bold>50</bold></highlight><highlight><italic>b</italic></highlight>, and <highlight><bold>50</bold></highlight><highlight><italic>s </italic></highlight>denotes a portion where an arithmetic error occurs in the correlation between the upper and lower lines. To simplify the description, both of the main-screen image and the sub-screen image are images of vertical stripe patterns. Further, as an arithmetic operation for obtaining the video signal waveform <highlight><bold>50</bold></highlight><highlight><italic>b</italic></highlight>&prime;, a value having the highest frequency among the values of the video signal waveforms <highlight><bold>50</bold></highlight><highlight><italic>a</italic></highlight>&tilde;<highlight><bold>50</bold></highlight><highlight><italic>c </italic></highlight>is obtained as a value of the video signal waveform <highlight><bold>50</bold></highlight><highlight><italic>b</italic></highlight>&prime;. For example, in a position where the values of the video signal waveforms <highlight><bold>50</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>50</bold></highlight><highlight><italic>b </italic></highlight>are &ldquo;H&rdquo; and the value of the video signal waveform <highlight><bold>50</bold></highlight><highlight><italic>c </italic></highlight>is &ldquo;L&rdquo;, the value of the video signal waveform <highlight><bold>50</bold></highlight><highlight><italic>b</italic></highlight>&prime; obtained by the arithmetic operation becomes &ldquo;H&rdquo;. </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> Next, the operation of the video signal processing apparatus according to the first embodiment will be described. The sub-screen analog video signal S<highlight><bold>124</bold></highlight> that is inputted from the input terminal <highlight><bold>119</bold></highlight> is converted into a digital video signal S<highlight><bold>125</bold></highlight> by the A/D converter <highlight><bold>120</bold></highlight>, and the digital video signal S<highlight><bold>125</bold></highlight> is inputted to the synchronous separation circuit <highlight><bold>133</bold></highlight> and to the YC separation circuit <highlight><bold>121</bold></highlight>. Further, a horizontal sync signal and a vertical sync signal are separated from the digital video signal S<highlight><bold>125</bold></highlight> inputted to the synchronous separation circuit <highlight><bold>133</bold></highlight>, and a horizontal/vertical reference pulse S<highlight><bold>143</bold></highlight> synchronized with the sub-screen input signal is generated. Then, a luminance signal S<highlight><bold>126</bold></highlight> and a chrominance signal S<highlight><bold>127</bold></highlight> are separated from the digital video signal S<highlight><bold>125</bold></highlight> inputted to the YC separation circuit <highlight><bold>121</bold></highlight>. The chrominance signal S<highlight><bold>127</bold></highlight> is inputted to the chrominance demodulation circuit <highlight><bold>122</bold></highlight> to be demodulated to a U signal S<highlight><bold>128</bold></highlight> and a V signal S<highlight><bold>129</bold></highlight> which are color-difference signals. The luminance signal S<highlight><bold>126</bold></highlight>, U signal S<highlight><bold>128</bold></highlight>, and V signal S<highlight><bold>129</bold></highlight> are inputted to the horizontal/vertical filter <highlight><bold>123</bold></highlight> to be compressed in the horizontal direction and the vertical direction, and a luminance signal S<highlight><bold>130</bold></highlight>, a U signal S<highlight><bold>131</bold></highlight>, and a V signal S<highlight><bold>132</bold></highlight> which are obtained by the compression are written in the memory <highlight><bold>124</bold></highlight>. The memory control circuit <highlight><bold>125</bold></highlight> controls the timing to write data into the memory <highlight><bold>124</bold></highlight> on the basis of the horizontal/vertical reference pulse S<highlight><bold>143</bold></highlight> that is synchronized with the sub-screen input. Further, the memory control circuit <highlight><bold>125</bold></highlight> controls the timing to read data from the memory <highlight><bold>124</bold></highlight> on the basis of the horizontal/vertical reference pulse S<highlight><bold>146</bold></highlight> that is synchronized with the main-screen input, whereby a luminance signal S<highlight><bold>133</bold></highlight>, a U signal S<highlight><bold>134</bold></highlight>, and a V signal S<highlight><bold>135</bold></highlight> are read from the memory <highlight><bold>124</bold></highlight>. These digital signals S<highlight><bold>133</bold></highlight>, S<highlight><bold>134</bold></highlight>, and S<highlight><bold>135</bold></highlight> are converted into analog signals by the D/A converters <highlight><bold>127</bold></highlight>, <highlight><bold>128</bold></highlight>, and <highlight><bold>129</bold></highlight>, respectively, whereby a sub-screen luminance output signal S<highlight><bold>139</bold></highlight>, a sub-screen U output signal S<highlight><bold>140</bold></highlight>, and a sub-screen V output signal <highlight><bold>141</bold></highlight> are outputted from the output terminals <highlight><bold>142</bold></highlight>, <highlight><bold>143</bold></highlight>, and <highlight><bold>144</bold></highlight>, respectively. The switching signal generation circuit <highlight><bold>141</bold></highlight> generates a main/sub switching signal S<highlight><bold>142</bold></highlight> indicating a region where the sub-screen video signal is effective, on the basis of the horizontal/vertical reference pulse S<highlight><bold>146</bold></highlight> that is synchronized with the main-screen input, and outputs this signal from the output terminal <highlight><bold>145</bold></highlight>. </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> The input terminal <highlight><bold>101</bold></highlight> is supplied with the main-screen composite video signal or the S-terminal-inputted luminance signal S<highlight><bold>101</bold></highlight>, and the input terminal <highlight><bold>102</bold></highlight> is supplied with the sub-screen luminance output signal S<highlight><bold>139</bold></highlight>. The switching circuit <highlight><bold>103</bold></highlight> selects either the luminance signal S<highlight><bold>101</bold></highlight> or the sub-screen luminance output signal S<highlight><bold>139</bold></highlight> on the basis of the main/sub switching signal S<highlight><bold>142</bold></highlight>, and outputs the selected signal. For example, as shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, when the main/sub switching signal S<highlight><bold>142</bold></highlight> of &ldquo;High&rdquo; level is outputted during the period in which the sub-screen luminance output signal S<highlight><bold>139</bold></highlight> is supplied, the switching circuit <highlight><bold>103</bold></highlight> outputs the sub-screen luminance output signal S<highlight><bold>139</bold></highlight> as a composite luminance signal S<highlight><bold>102</bold></highlight> when the sub-screen video signal is inputted, and outputs the main-screen composite video signal S<highlight><bold>101</bold></highlight> as a composite luminance signal S<highlight><bold>102</bold></highlight> when the sub-screen signal is not inputted. The analog composite luminance signal S<highlight><bold>102</bold></highlight> is converted into a digital composite video signal S<highlight><bold>103</bold></highlight> by the A/D converter <highlight><bold>104</bold></highlight>, and the digital composite video signal S<highlight><bold>103</bold></highlight> is inputted to the synchronous separation circuit <highlight><bold>130</bold></highlight>, the YC separation circuit <highlight><bold>105</bold></highlight>, and the main/sub switching circuit <highlight><bold>116</bold></highlight>. In the synchronous separation circuit <highlight><bold>130</bold></highlight>, horizontal and vertical sync signals are separated from the composite video signal S<highlight><bold>103</bold></highlight>, and horizontal/vertical reference pluses S<highlight><bold>145</bold></highlight> and S<highlight><bold>146</bold></highlight> which are synchronized with the main-screen input signal are generated. In the YC separation circuit <highlight><bold>105</bold></highlight>, the main-screen luminance signal S<highlight><bold>104</bold></highlight> and the main-screen chrominance signal S<highlight><bold>105</bold></highlight> are separated from the composite video signal S<highlight><bold>103</bold></highlight>. In this first embodiment, since the YC separation circuit <highlight><bold>105</bold></highlight> is provided with the line comb filter, YC separation of each line (target line) is carried out by an arithmetic operation based on the correlation between three lines including the target line and the lines before and after the target line. Further, the output from the YC separation circuit <highlight><bold>105</bold></highlight> is always delayed by one line period with respect to the video signal inputted to the YC separation circuit <highlight><bold>105</bold></highlight>. The switching circuit <highlight><bold>106</bold></highlight> selectively outputs the chrominance signal S<highlight><bold>105</bold></highlight> that is outputted from the YC separation circuit <highlight><bold>105</bold></highlight> when the main-screen input signal is the composite video signal, and it selectively outputs the chrominance signal S<highlight><bold>110</bold></highlight> that is outputted from the division circuit <highlight><bold>113</bold></highlight> when the main-screen input signal is the S-terminal-inputted luminance signal. The chrominance signal S<highlight><bold>106</bold></highlight> is inputted to the chrominance demodulation circuit <highlight><bold>107</bold></highlight> to be demodulated into a U signal S<highlight><bold>113</bold></highlight> and a V signal S<highlight><bold>114</bold></highlight> which are color-difference signals. The luminance signal S<highlight><bold>104</bold></highlight>, U signal S<highlight><bold>113</bold></highlight>, and V signal S<highlight><bold>114</bold></highlight> are inputted to the image-quality adjustment circuit <highlight><bold>115</bold></highlight>. The image-quality adjustment circuit <highlight><bold>115</bold></highlight> performs digital image processing for image-quality adjustment. An example of this image processing is outline correction for enhancing an outline portion in the image, thereby obtaining a luminance signal S<highlight><bold>115</bold></highlight>, a U signal S<highlight><bold>116</bold></highlight>, and a V signal S<highlight><bold>117</bold></highlight>, the image qualities of which are enhanced. </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> The input terminal <highlight><bold>108</bold></highlight> is supplied with the S-terminal-inputted chrominance signal S<highlight><bold>107</bold></highlight> for the main screen, the input terminal <highlight><bold>109</bold></highlight> is supplied with the sub-screen U output signal S<highlight><bold>140</bold></highlight>, and the input terminal <highlight><bold>110</bold></highlight> is supplied with the sub-screen V output signal S<highlight><bold>141</bold></highlight>. The time-division multiplexing control circuit <highlight><bold>114</bold></highlight> generates a multiplexing switching signal S<highlight><bold>143</bold></highlight> on the basis of the main/sub switching signal S<highlight><bold>142</bold></highlight>. The switching circuit <highlight><bold>111</bold></highlight> selects one of the S-terminal-inputted chrominance signal S<highlight><bold>107</bold></highlight>, the sub-screen U output signal S<highlight><bold>140</bold></highlight>, and the sub-screen V output signal S<highlight><bold>141</bold></highlight>, on the basis of the multiplexing switching signal S<highlight><bold>143</bold></highlight>, and outputs the selected signal as a composite video signal S<highlight><bold>108</bold></highlight>. For example, the switching means <highlight><bold>111</bold></highlight> selects the S-terminal-inputted chrominance signal S<highlight><bold>107</bold></highlight> when the multiplexing switching signal S<highlight><bold>143</bold></highlight> is &ldquo;0&rdquo;, the sub-screen U output signal S<highlight><bold>140</bold></highlight> when the multiplexing switching signal S<highlight><bold>143</bold></highlight> is &ldquo;1&rdquo;, or the sub-screen V output signal S<highlight><bold>141</bold></highlight> when the multiplexing switching signal S<highlight><bold>143</bold></highlight> is &ldquo;2&rdquo;, and outputs the selected signal as an analog composite video signal S<highlight><bold>108</bold></highlight>. The analog composite video signal S<highlight><bold>108</bold></highlight> is converted into a digital composite video signal S<highlight><bold>109</bold></highlight> by the A/D converter <highlight><bold>112</bold></highlight>. Then, the division circuit <highlight><bold>113</bold></highlight> divides the composite video signal S<highlight><bold>109</bold></highlight> into an S-terminal-inputted chrominance signal S<highlight><bold>110</bold></highlight>, a sub-screen U signal S<highlight><bold>111</bold></highlight>, and a sub-screen V signal S<highlight><bold>112</bold></highlight>. The main/sub switching circuit <highlight><bold>116</bold></highlight> selects, on the basis of the main/sub switching signal S<highlight><bold>142</bold></highlight>, either the main-screen luminance signal in the luminance signal S<highlight><bold>115</bold></highlight>, U signal S<highlight><bold>116</bold></highlight>, and V signal S<highlight><bold>117</bold></highlight>, or the sub-screen luminance signal in the video signal S<highlight><bold>103</bold></highlight> outputted from the A/D converter <highlight><bold>104</bold></highlight>, U signal S<highlight><bold>111</bold></highlight>, and V signal S<highlight><bold>112</bold></highlight>, thereby obtaining a luminance signal S<highlight><bold>118</bold></highlight>, a U signal S<highlight><bold>119</bold></highlight>, and a V signal S<highlight><bold>120</bold></highlight>, in which the sub-screen signal is inserted in the main-screen signal. The luminance signal S<highlight><bold>118</bold></highlight>, the U signal S<highlight><bold>119</bold></highlight>, and the V signal S<highlight><bold>120</bold></highlight> are converted into R, G, and B signals by the RGB matrix circuit <highlight><bold>117</bold></highlight>, and an R signal S<highlight><bold>121</bold></highlight>, a G signal S<highlight><bold>122</bold></highlight>, and a B signal S<highlight><bold>123</bold></highlight> are outputted to the border insertion circuit <highlight><bold>134</bold></highlight>. </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> Turning to <cross-reference target="DRAWINGS">FIG. 5</cross-reference>(<highlight><italic>a</italic></highlight>), there is no correlation of video between the upper and lower lines at the boundary of the main-screen video signal and the sub-screen video signal because the sub-screen is inserted by the main/sub switching. In the YC separation circuit <highlight><bold>105</bold></highlight> for the main screen, YC separation is carried out by using the line comb filter while observing the correction of video between the upper and lower lines of the target line to be subjected to YC separation. However, since there is no correlation between the main-screen video signal and the sub-screen video signal at the boundary of the main screen and the sub-screen, if an arithmetic operation for YC separation at the scanning position of the video signal waveform <highlight><bold>50</bold></highlight><highlight><italic>b </italic></highlight>is carried out on the basis of the correlation between the video signal waveform <highlight><bold>50</bold></highlight><highlight><italic>a</italic></highlight>, the video signal waveform <highlight><bold>50</bold></highlight><highlight><italic>b</italic></highlight>, and the video signal waveform <highlight><bold>50</bold></highlight><highlight><italic>c </italic></highlight>as shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>(<highlight><italic>b</italic></highlight>), an arithmetic error may occur at the point of <highlight><bold>50</bold></highlight>S as shown by the video signal waveform <highlight><bold>50</bold></highlight><highlight><italic>b</italic></highlight>&prime;, and a satisfactory image cannot be obtained. In this first embodiment, however, the border insertion circuit <highlight><bold>134</bold></highlight> forms a new border line of a predetermined width, and inserts the border line in the position of the boundary of the main screen and the sub-screen according to the horizontal/vertical sync reference pulse S<highlight><bold>145</bold></highlight>. Therefore, even when an arithmetic error occurs at the boundary of the main screen and the sub-screen and the image at the boundary is disordered, the border line is drawn on the boundary where the image disordering occurs, as shown by the video signal waveform <highlight><bold>50</bold></highlight><highlight><italic>b</italic></highlight>&prime;, thereby obtaining an R signal S<highlight><bold>147</bold></highlight>, a G signal S<highlight><bold>148</bold></highlight>, and a B signal S<highlight><bold>149</bold></highlight>, which signals provide a satisfactory image in which the image disordering at the boundary is hidden, i.e., the image disordering is resolved. The R signal S<highlight><bold>147</bold></highlight>, G signal S<highlight><bold>148</bold></highlight>, and B signal S<highlight><bold>149</bold></highlight>, which are digital signals, are converted into analog signals by the D/A converters <highlight><bold>135</bold></highlight>, <highlight><bold>136</bold></highlight>, and <highlight><bold>137</bold></highlight>, respectively, and an R output signal S<highlight><bold>150</bold></highlight>, a G output signal S<highlight><bold>151</bold></highlight>, and a B output signal S<highlight><bold>152</bold></highlight> are outputted from the output terminals <highlight><bold>138</bold></highlight>, <highlight><bold>139</bold></highlight>, and <highlight><bold>140</bold></highlight>, respectively. </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> In the video signal processing apparatus according to the first embodiment, since the video signal inputted to the sub-screen signal processing circuit <highlight><bold>146</bold></highlight> and the video signal inputted to the main-screen signal processing circuit <highlight><bold>147</bold></highlight> are converted from analog to digital and then subjected to digital signal processing in the respective circuits, the respective circuits can be constituted as two integrated circuits that are independent from each other, while making the components of these circuits sharable. Further, variations in temperature characteristics or the like of the whole circuit are removed, whereby adjustments to products in factories are dispensed with or simplified. </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> Further, the switching circuit <highlight><bold>103</bold></highlight> selects either the composite video signal that is inputted for the main screen (or the luminance signal of the S-terminal-inputted video signal) or the output signal from the sub-screen signal processing circuit <highlight><bold>146</bold></highlight>, the signal selected by the switching circuit <highlight><bold>103</bold></highlight> is digitized by the A/D converter <highlight><bold>104</bold></highlight>, and conversion into the R, G, B signals by the RGB matrix circuit <highlight><bold>117</bold></highlight> is carried out by digital processing. Therefore, the RGB matrix circuit <highlight><bold>117</bold></highlight> of the main-screen signal processing circuit can be used for digital processing of the sub-screen video signal, and an RGB matrix circuit for processing the sub-screen video signal is dispensed with, thereby suppressing an increase in the circuit scale. Further, since the video signal inputted for the main screen and the output signal from the sub-screen signal processing circuit are time-division-multiplexed while switching these signals by the switching circuit <highlight><bold>103</bold></highlight>, the A/D converter <highlight><bold>104</bold></highlight> for the main-screen input signal can be shared between the main-screen input signal and the sub-screen input signal. Therefore, it is not necessary for the main-screen signal processing circuit <highlight><bold>147</bold></highlight> to have an A/D converter dedicated to the sub-screen input signal, thereby avoiding an increase in the circuit scale. </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> Furthermore, when the sub-screen signal processing circuit <highlight><bold>146</bold></highlight> and the main-screen signal processing circuit <highlight><bold>147</bold></highlight> are digitally connected to each other at the interface between these circuits, the number of I/O terminals (i.e., the number of pins of the integrated circuit) is undesirably increased, resulting in complicated construction and increased circuit scale. In this first embodiment, however, since connection of the sub-screen signal processing circuit <highlight><bold>146</bold></highlight> and the main-screen signal processing circuit <highlight><bold>147</bold></highlight> is analog connection, the terminals required for the sub-screen signal input are only input ports for the analog Y, U, and V signals, whereby an increase in the number of terminals is minimized, resulting in reduced circuit scale. </paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> Furthermore, since the border insertion circuit <highlight><bold>134</bold></highlight> inserts a border line in the position of the boundary of the main screen and the sub-screen, image disordering due to an arithmetic error of the main-screen video signal at the boundary can be hidden with the border line, whereby degradation in image quality is avoided. </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> While in this first embodiment the video signal processing apparatus is provided with the image quality adjustment circuit <highlight><bold>115</bold></highlight> which performs digital video processing for image-quality adjustment, the apparatus may be provided with a digital processing circuit which performs digital processing other than image-quality adjustment. Also in this case, the same effects as described for the first embodiment can be achieved. Further, such digital processing circuit may be provided between the switching circuit <highlight><bold>116</bold></highlight> and the RGB matrix circuit <highlight><bold>117</bold></highlight> so as to perform digital processing on the luminance signals and color-difference signals of the main screen and the sub-screen. Also in this case, the same effects as described for the first embodiment can be achieved. Moreover, in addition to the image-quality adjustment circuit <highlight><bold>115</bold></highlight>, another image-quality adjustment circuit may be provided between the A/D converter <highlight><bold>104</bold></highlight> and the switching circuit <highlight><bold>116</bold></highlight>, or between the division circuit <highlight><bold>113</bold></highlight> and the switching circuit <highlight><bold>116</bold></highlight>. </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> Further, while in this first embodiment insertion of a border line by the border insertion circuit <highlight><bold>134</bold></highlight> is controlled on the basis of the horizontal/vertical reference pulse S<highlight><bold>145</bold></highlight> that is outputted from the synchronous separation circuit <highlight><bold>130</bold></highlight>, a change point between the main screen and the sub-screen may be detected on the basis of the main/sub switching circuit S<highlight><bold>142</bold></highlight>, and a border line may be inserted in the position of the detected change point. </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> Moreover, while in this first embodiment two A/D converters are shared by the main-screen video signal and the sub-screen video signal, even when the number of A/D converters to be utilized for digitization of the main-screen video signal is one or more than two, the A/D converter (A/D converters) can be shared by switching the video signal between the main-screen video signal input and the sub-screen video signal output. </paragraph>
<paragraph id="P-0048" lvl="7"><number>&lsqb;0048&rsqb;</number> &lsqb;Embodiment 2&rsqb;</paragraph>
<paragraph id="P-0049" lvl="0"><number>&lsqb;0049&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 8</cross-reference> is a block diagram illustrating the construction of a video signal processing apparatus according to a second embodiment of the present invention. The video signal processing apparatus according to the second embodiment is fundamentally identical to the video signal processing apparatus according to the first embodiment except that the main/sub switching circuit extracts a sub-screen luminance signal as well as a main-screen luminance signal from a luminance signal outputted from the image-quality adjustment circuit, so that the sub-screen luminance signal can also be subjected to image-quality adjustment by the image-quality adjustment circuit. </paragraph>
<paragraph id="P-0050" lvl="0"><number>&lsqb;0050&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 8</cross-reference>, the same reference numerals as those shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference> denote the same or corresponding parts. A YUV delay difference control circuit <highlight><bold>126</bold></highlight> included in a sub-screen signal processing circuit <highlight><bold>146</bold></highlight><highlight><italic>a </italic></highlight>reads a luminance signal S<highlight><bold>133</bold></highlight>, a U signal S<highlight><bold>134</bold></highlight>, and a V signal S<highlight><bold>135</bold></highlight> from the memory <highlight><bold>124</bold></highlight>, and delays the U signal S<highlight><bold>134</bold></highlight> and the V signal S<highlight><bold>135</bold></highlight> by one horizontal period with respect to the luminance signal S<highlight><bold>133</bold></highlight>, thereby generating a U signal S<highlight><bold>137</bold></highlight> and a V signal S<highlight><bold>138</bold></highlight>, each having a delay difference of one horizontal period with respect to a luminance signal S<highlight><bold>136</bold></highlight>. Although the U signal S<highlight><bold>134</bold></highlight> and the V signal S<highlight><bold>135</bold></highlight> are delayed by one horizontal period with respect to the luminance signal S<highlight><bold>136</bold></highlight> by the YUV delay difference control circuit <highlight><bold>126</bold></highlight>, these signals S<highlight><bold>134</bold></highlight> and S<highlight><bold>135</bold></highlight> may be delayed by one horizontal period with respect to the luminance signal S<highlight><bold>136</bold></highlight> by setting a difference in read timings of the U signal S<highlight><bold>134</bold></highlight> and the V signal S<highlight><bold>135</bold></highlight> from the memory <highlight><bold>124</bold></highlight> by the memory control circuit <highlight><bold>125</bold></highlight>, without providing the YUV delay difference control circuit <highlight><bold>126</bold></highlight>. The D/A converters <highlight><bold>127</bold></highlight>, <highlight><bold>128</bold></highlight>, and <highlight><bold>129</bold></highlight> convert the digital luminance signal S<highlight><bold>136</bold></highlight>, U signal S<highlight><bold>137</bold></highlight>, and V signal S<highlight><bold>138</bold></highlight> into analog signals. A main/sub switching circuit <highlight><bold>116</bold></highlight><highlight><italic>a </italic></highlight>included in the main-screen signal processing circuit <highlight><bold>147</bold></highlight><highlight><italic>a </italic></highlight>receives a luminance signal S<highlight><bold>115</bold></highlight>, a U signal S<highlight><bold>116</bold></highlight>, and a V signal S<highlight><bold>117</bold></highlight> which are outputted from the image-quality adjustment circuit <highlight><bold>115</bold></highlight>, and a U signal S<highlight><bold>111</bold></highlight> and a V signal S<highlight><bold>112</bold></highlight> which are outputted from the division circuit <highlight><bold>113</bold></highlight>. In the period during which the main screen is displayed, the main/sub switching circuit <highlight><bold>116</bold></highlight><highlight><italic>a </italic></highlight>extracts the luminance signal S<highlight><bold>115</bold></highlight> corresponding to the main screen from the image-quality adjustment circuit <highlight><bold>115</bold></highlight> on the basis of the main/sub switching signal S<highlight><bold>142</bold></highlight>, and outputs the extracted luminance signal S<highlight><bold>115</bold></highlight> as well as the U signal S<highlight><bold>116</bold></highlight> and the V signal S<highlight><bold>117</bold></highlight> which are also supplied from the image-quality adjustment circuit <highlight><bold>115</bold></highlight>, as a luminance signal S<highlight><bold>118</bold></highlight>, a U signal S<highlight><bold>119</bold></highlight>, and a V signal S<highlight><bold>120</bold></highlight>, respectively. Further, in the period during which the sub-screen is displayed, the main/sub switching circuit <highlight><bold>116</bold></highlight><highlight><italic>a </italic></highlight>extracts the luminance signal S<highlight><bold>115</bold></highlight> corresponding to the sub-screen from the image-quality adjustment circuit <highlight><bold>115</bold></highlight>, and outputs the extracted luminance signal S<highlight><bold>115</bold></highlight> as well as the U signal S<highlight><bold>111</bold></highlight> and the V signal S<highlight><bold>112</bold></highlight> which are supplied from the division circuit <highlight><bold>113</bold></highlight>, as a luminance signal S<highlight><bold>118</bold></highlight>, a U signal S<highlight><bold>119</bold></highlight>, and a V signal S<highlight><bold>120</bold></highlight>, respectively. By switching the input signal in this way, the luminance signal S<highlight><bold>118</bold></highlight>, U signal S<highlight><bold>119</bold></highlight>, and V signal S<highlight><bold>120</bold></highlight>, in which the sub-screen video signal is inserted in the main-screen video signal, are outputted. </paragraph>
<paragraph id="P-0051" lvl="0"><number>&lsqb;0051&rsqb;</number> Next, the operation of the video signal processing apparatus will be described. In the following description, the operations of the same constituents as those described for the first embodiment will be omitted. </paragraph>
<paragraph id="P-0052" lvl="0"><number>&lsqb;0052&rsqb;</number> The main/sub switching circuit <highlight><bold>116</bold></highlight><highlight><italic>a </italic></highlight>selects either the main-screen luminance signal included in the luminance signal S<highlight><bold>115</bold></highlight>, U signal S<highlight><bold>116</bold></highlight>, and V signal S<highlight><bold>117</bold></highlight>, or the sub-screen luminance signal included in the luminance signal S<highlight><bold>115</bold></highlight>, U signal S<highlight><bold>111</bold></highlight>, and V signal S<highlight><bold>112</bold></highlight> on the basis of the main/sub switching signal S<highlight><bold>142</bold></highlight>, thereby obtaining the luminance signal S<highlight><bold>118</bold></highlight>, U signal S<highlight><bold>119</bold></highlight>, and V signal S<highlight><bold>120</bold></highlight>, in which the sub-screen signal is inserted in the main screen signal. Since the luminance signal S<highlight><bold>115</bold></highlight> has been subjected to image-quality adjustment by the image-quality adjustment circuit <highlight><bold>115</bold></highlight>, both of the main-screen luminance signal and the sub-screen luminance signal, which are extracted from this luminance signal S<highlight><bold>115</bold></highlight>, have also been subjected to image-quality adjustment. Consequently, the sub-screen video signal is also subjected to image-quality adjustment, and an image of satisfactory quality is displayed on the sub-screen. </paragraph>
<paragraph id="P-0053" lvl="0"><number>&lsqb;0053&rsqb;</number> In this second embodiment, the luminance signal and color-difference signals for the main screen as well as the luminance signal for the sub-screen are eventually extracted from the luminance signal S<highlight><bold>104</bold></highlight> obtained through the YC separation circuit <highlight><bold>105</bold></highlight>, by using the main/sub switching circuit <highlight><bold>116</bold></highlight><highlight><italic>a</italic></highlight>. Since the YC separation circuit <highlight><bold>105</bold></highlight> is provided with the line comb filter as already described for the first embodiment, the main-screen luminance signal and color-difference signals and the sub-screen luminance signal, which are outputted from the YC separation circuit <highlight><bold>105</bold></highlight>, are delayed by one line period with respect to the sub-screen U signal and V signal which are not transmitted through the YC separation circuit <highlight><bold>105</bold></highlight>. Accordingly, when the sub-screen processing circuit described for the first embodiment is employed, such delay causes a deviation of a reference line between the main screen and the sub-screen, and a satisfactory&mdash;image cannot be obtained. </paragraph>
<paragraph id="P-0054" lvl="0"><number>&lsqb;0054&rsqb;</number> In order to solve this problem, in a sub-screen signal processing circuit <highlight><bold>146</bold></highlight><highlight><italic>a </italic></highlight>according to the second embodiment, the sub-screen luminance signal S<highlight><bold>133</bold></highlight>, U signal S<highlight><bold>134</bold></highlight>, and V signal S<highlight><bold>135</bold></highlight> are read from the memory <highlight><bold>124</bold></highlight> to the YUV delay difference control circuit <highlight><bold>126</bold></highlight>, and the YUV delay difference control circuit <highlight><bold>126</bold></highlight> delays the U signal S<highlight><bold>134</bold></highlight> and the Y signal S<highlight><bold>135</bold></highlight> by one horizontal period with respect to the luminance signal S<highlight><bold>133</bold></highlight>, and outputs a luminance signal S<highlight><bold>136</bold></highlight> as well as a U signal S<highlight><bold>137</bold></highlight> and a V signal S<highlight><bold>138</bold></highlight> each having a delay difference of one horizontal period with respect to the luminance signal S<highlight><bold>136</bold></highlight>, to the D/A converters <highlight><bold>127</bold></highlight>, <highlight><bold>128</bold></highlight>, and <highlight><bold>129</bold></highlight>. Since, in the YC separation circuit <highlight><bold>105</bold></highlight>, the main-screen video signal S<highlight><bold>01</bold></highlight> and the sub-screen luminance output signal S<highlight><bold>139</bold></highlight> are delayed by one line period and outputted, the delay between the main-screen video signal S<highlight><bold>101</bold></highlight> and the sub-screen luminance output signal S<highlight><bold>139</bold></highlight>, and the sub-screen U output signal S<highlight><bold>140</bold></highlight> and the sub-screen V output signal S<highlight><bold>141</bold></highlight> can be canceled. Further, YUV delay control may be carried out-by setting a difference in read timings from the memory, instead of providing the YUV delay difference control circuit <highlight><bold>126</bold></highlight>. </paragraph>
<paragraph id="P-0055" lvl="0"><number>&lsqb;0055&rsqb;</number> As described above, according to the second embodiment, the same effects as those described for the first embodiment can be achieved, and furthermore, a sub-screen image of satisfactory quality can be obtained by subjecting the sub-screen video signal to image-quality adjustment. </paragraph>
<paragraph id="P-0056" lvl="0"><number>&lsqb;0056&rsqb;</number> Furthermore, since a signal delay difference equivalent to one line is set between the sub-screen luminance signal and each of the sub-screen U and V signals by using the YUV delay difference control circuit <highlight><bold>126</bold></highlight> included in the sub-screen signal processing circuit <highlight><bold>146</bold></highlight><highlight><italic>a</italic></highlight>, it is possible to cancel a delay of one horizontal period, of the main-screen video signal and the sub-screen luminance signal with respect to the sub-screen U and V signals, which delay occurs in the YC separation circuit <highlight><bold>105</bold></highlight> having the line comb filter and included in the main-screen signal processing circuit <highlight><bold>147</bold></highlight><highlight><italic>a</italic></highlight>, whereby a deviation of the reference line at the change point between the main screen and the sub-screen is avoided, resulting in an image of satisfactory quality. </paragraph>
<paragraph id="P-0057" lvl="7"><number>&lsqb;0057&rsqb;</number> &lsqb;Embodiment 3&rsqb;</paragraph>
<paragraph id="P-0058" lvl="0"><number>&lsqb;0058&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a block diagram illustrating the construction of a video signal processing apparatus according to a third embodiment of the present invention. This video signal processing circuit is fundamentally identical to the video signal processing apparatus according to the first embodiment except that YUV separated component signals are inputted to a main-screen signal processing circuit. </paragraph>
<paragraph id="P-0059" lvl="0"><number>&lsqb;0059&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, the same reference numerals as those shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference> denote the same or corresponding parts. In a main-screen signal processing circuit <highlight><bold>226</bold></highlight>, a main-screen luminance signal S<highlight><bold>201</bold></highlight>, which is one of the component signals, is inputted to an input terminal <highlight><bold>201</bold></highlight>, and a sub-screen luminance output signal S<highlight><bold>139</bold></highlight> is inputted to an input terminal <highlight><bold>202</bold></highlight>. A switching circuit <highlight><bold>207</bold></highlight> selects either the main-screen luminance signal S<highlight><bold>201</bold></highlight> or the sub-screen luminance output signal S<highlight><bold>139</bold></highlight> according to a main/sub switching signal S<highlight><bold>142</bold></highlight>, and outputs the selected signal. For example, the switching circuit <highlight><bold>207</bold></highlight> outputs the sub-screen luminance output signal S<highlight><bold>139</bold></highlight> as a composite luminance signal S<highlight><bold>207</bold></highlight> when the main/sub switching signal S<highlight><bold>142</bold></highlight> is &ldquo;High&rdquo;, and outputs the main-screen luminance signal S<highlight><bold>201</bold></highlight> as a composite luminance signal S<highlight><bold>207</bold></highlight> when the main/sub switching signal S<highlight><bold>142</bold></highlight> is &ldquo;Low&rdquo;. An A/D converter <highlight><bold>209</bold></highlight> converts the analog composite luminance signal S<highlight><bold>207</bold></highlight> into a digital composite luminance signal S<highlight><bold>208</bold></highlight>, and outputs it to a synchronous separation circuit <highlight><bold>224</bold></highlight>, an image-quality adjustment circuit <highlight><bold>213</bold></highlight>, and a main/sub switching circuit <highlight><bold>214</bold></highlight>. The synchronous separation circuit <highlight><bold>224</bold></highlight> separates a horizontal sync signal and a vertical sync signal from the composite luminance signal S<highlight><bold>208</bold></highlight>, generates a horizontal/vertical reference pulse S<highlight><bold>146</bold></highlight> that is synchronized with the main-screen luminance signal, and outputs the pulse S<highlight><bold>146</bold></highlight> from an output terminal <highlight><bold>225</bold></highlight>. </paragraph>
<paragraph id="P-0060" lvl="0"><number>&lsqb;0060&rsqb;</number> An input terminal <highlight><bold>203</bold></highlight> is supplied with a main-screen U signal S<highlight><bold>203</bold></highlight> that is one of the component signals, and an input terminal <highlight><bold>204</bold></highlight> is supplied with a main-screen V signal S<highlight><bold>204</bold></highlight> that is one of the component signals. Further, an input terminal <highlight><bold>205</bold></highlight> is supplied with a sub-screen U output signal S<highlight><bold>140</bold></highlight>, and an input terminal <highlight><bold>206</bold></highlight> is supplied with a sub-screen V output signal S<highlight><bold>141</bold></highlight>. A time-division multiplexing control circuit <highlight><bold>212</bold></highlight> generates a multiplexing switching signal S<highlight><bold>215</bold></highlight> on the basis of the main/sub switching signal S<highlight><bold>142</bold></highlight>. A switching circuit <highlight><bold>208</bold></highlight> selects one of the input terminals <highlight><bold>203</bold></highlight>&tilde;<highlight><bold>206</bold></highlight> on the basis of the multiplexing switching signal S<highlight><bold>215</bold></highlight>, and outputs it as a composite video signal S<highlight><bold>209</bold></highlight>. An A/D converter <highlight><bold>210</bold></highlight> converts the analog composite video signal S<highlight><bold>209</bold></highlight> into a digital composite video signal S<highlight><bold>210</bold></highlight>. A division circuit <highlight><bold>211</bold></highlight> divides the composite video signal S<highlight><bold>210</bold></highlight> into a main-screen U signal S<highlight><bold>211</bold></highlight>, a main-screen V signal S<highlight><bold>212</bold></highlight>, a sub-screen U signal S<highlight><bold>213</bold></highlight>, and a sub-screen V signal S<highlight><bold>214</bold></highlight>, on the basis of the multiplexing switching signal S<highlight><bold>215</bold></highlight>. The composite luminance signal S<highlight><bold>208</bold></highlight>, the main-screen U signal S<highlight><bold>211</bold></highlight>, and the main-screen V signal S<highlight><bold>212</bold></highlight> are inputted to the image quality adjustment circuit <highlight><bold>213</bold></highlight>, wherein the inputted signals are subjected to digital processing for adjusting the image quality, and consequently, image-quality-adjusted luminance signal S<highlight><bold>217</bold></highlight>, U signal S<highlight><bold>218</bold></highlight>, and V signal S<highlight><bold>219</bold></highlight> are obtained. As an example of image-quality adjustment performed by the image-quality adjustment circuit <highlight><bold>213</bold></highlight>, there is outline correction for enhancing an outline portion of the image. In the period during which the main screen is displayed, the main/sub switching circuit <highlight><bold>214</bold></highlight> extracts the luminance signal S<highlight><bold>217</bold></highlight> corresponding to the main screen from the image-quality adjustment circuit <highlight><bold>213</bold></highlight>, on the basis of the main/sub switching signal S<highlight><bold>142</bold></highlight>, and outputs the extracted luminance signal S<highlight><bold>217</bold></highlight> as well as the U signal S<highlight><bold>218</bold></highlight> and V signal S<highlight><bold>219</bold></highlight> which are also outputted from the image-quality adjustment circuit <highlight><bold>213</bold></highlight>, as a luminance signal S<highlight><bold>220</bold></highlight>, a U signal S<highlight><bold>221</bold></highlight>, and a V signal S<highlight><bold>222</bold></highlight>, respectively. On the other hand, in the period during which the sub-screen is displayed, the main/sub switching circuit <highlight><bold>214</bold></highlight> extracts the sub-screen luminance signal from the video signal S<highlight><bold>208</bold></highlight> that is directly outputted from the A/D converter <highlight><bold>209</bold></highlight>, and outputs this luminance signal, and the U signal S<highlight><bold>213</bold></highlight> and V signal S<highlight><bold>214</bold></highlight> which are outputted from the division circuit <highlight><bold>211</bold></highlight>, as a luminance signal S<highlight><bold>220</bold></highlight>, a U signal S<highlight><bold>221</bold></highlight>, and a V signal S<highlight><bold>222</bold></highlight>, respectively. By switching the input signal in this way, the luminance signal S<highlight><bold>220</bold></highlight>, U signal S<highlight><bold>221</bold></highlight>, and V signal S<highlight><bold>222</bold></highlight>, in which the sub-screen video signal is inserted in the main-screen video signal, are outputted. The luminance signal S<highlight><bold>220</bold></highlight>, U signal S<highlight><bold>221</bold></highlight>, and V signal S<highlight><bold>222</bold></highlight> are converted into R, G, B signals by an RGB matrix circuit <highlight><bold>215</bold></highlight>, and outputted as an R signal S<highlight><bold>223</bold></highlight>, a G signal S<highlight><bold>224</bold></highlight>, and a B signal S<highlight><bold>225</bold></highlight>. At the boundary of the main-screen video signal and the sub-screen video signal, there is no correlation between upper and lower lines or left and right lines of the main screen because the sub-screen is inserted by switching. When the main-screen image quality adjustment circuit <highlight><bold>213</bold></highlight> has performed outline correction with reference to the correlation between the lines or outline correction in the horizontal direction, an arithmetic error might occur at the boundary because there is no correlation between the main-screen video signal and the sub-screen video signal. In this third embodiment, however, the border insertion circuit <highlight><bold>217</bold></highlight> inserts a border line in the position of the boundary of the main screen and the sub-screen according to the horizontal/vertical synchronous reference pulse S<highlight><bold>232</bold></highlight>, whereby an R signal S<highlight><bold>226</bold></highlight>, a G signal S<highlight><bold>227</bold></highlight>, and a B signal S<highlight><bold>228</bold></highlight>, in which image disordering due to an arithmetic error at the boundary is resolved, are obtained. D/A converters <highlight><bold>218</bold></highlight>, <highlight><bold>219</bold></highlight>, and <highlight><bold>220</bold></highlight> convert the digital R signal S<highlight><bold>226</bold></highlight>, G signal S<highlight><bold>227</bold></highlight>, and B signal S<highlight><bold>228</bold></highlight> into analog signals, and output an R output signal S<highlight><bold>229</bold></highlight>, a G output signal S<highlight><bold>230</bold></highlight>, and a B output signal S<highlight><bold>231</bold></highlight> from output terminals <highlight><bold>221</bold></highlight>, <highlight><bold>222</bold></highlight>, and <highlight><bold>223</bold></highlight>, respectively. </paragraph>
<paragraph id="P-0061" lvl="0"><number>&lsqb;0061&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is a timing chart for explaining the case where main-screen color-difference signals and sub-screen color-difference signals are time-division-multiplexed to be inputted to an A/D converter. In <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, S<highlight><bold>142</bold></highlight> denotes a main/sub switching signal, S<highlight><bold>215</bold></highlight> denotes a switching signal for color-difference signal multiplexing, S<highlight><bold>203</bold></highlight> denotes a main-screen U signal input, S<highlight><bold>204</bold></highlight> denotes a main-screen V signal input, S<highlight><bold>205</bold></highlight> denotes a sub-screen U signal output, S<highlight><bold>206</bold></highlight> denotes a sub-screen V signal output, S<highlight><bold>209</bold></highlight> denotes a time-division-multiplexed video signal, S<highlight><bold>210</bold></highlight> denotes an A/D converted digital video signal, S<highlight><bold>211</bold></highlight> denotes a separated main-screen U signal, S<highlight><bold>212</bold></highlight> denotes a separated main-screen V signal, S<highlight><bold>213</bold></highlight> denotes a separated sub-screen U signal, and S<highlight><bold>214</bold></highlight> denotes a separated sub-screen V signal. In <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, crosses, circles, triangles, and rectangles denote sampling points, M-U denotes a U signal of the main-screen video signal, M-V denotes a V signal of the main-screen video signal, S-U denotes a U signal output of the sub-screen video signal, S-V denotes a V signal output of the sub-screen video signal, and numerals that follow U and V denote the respective sampling points. Since the sub-screen U signal output S<highlight><bold>205</bold></highlight> and the sub-screen V signal output S<highlight><bold>206</bold></highlight> are subjected to sampling by the same A/D converter <highlight><bold>112</bold></highlight>, the sampling points of the signal S<highlight><bold>205</bold></highlight> and the sampling points of the signal S<highlight><bold>206</bold></highlight> are alternately arranged. </paragraph>
<paragraph id="P-0062" lvl="0"><number>&lsqb;0062&rsqb;</number> Hereinafter, a description will be given of the operation of the video signal processing apparatus constructed as described above. Since the circuit structure of the sub-screen signal processing circuit <highlight><bold>146</bold></highlight> is identical to that described for the first embodiment, repeated description is not necessary. </paragraph>
<paragraph id="P-0063" lvl="0"><number>&lsqb;0063&rsqb;</number> It is assumed that the main-screen luminance signal S<highlight><bold>201</bold></highlight> is inputted to the input terminal <highlight><bold>201</bold></highlight>, the sub-screen luminance output signal S<highlight><bold>139</bold></highlight> is inputted to the input terminal <highlight><bold>202</bold></highlight>, and the sub-screen video signal is inputted to the switching circuit <highlight><bold>207</bold></highlight> during the &ldquo;High&rdquo; period of the main/sub switching signal S<highlight><bold>142</bold></highlight>. Then, the sub-screen luminance output signal S<highlight><bold>139</bold></highlight> is outputted as a composite luminance signal S<highlight><bold>207</bold></highlight> when the sub-screen video signal is inputted, and the main-screen luminance signal S<highlight><bold>201</bold></highlight> is outputted as a composite luminance signal S<highlight><bold>207</bold></highlight> when the sub-screen signal is not inputted. The analog composite luminance signal S<highlight><bold>207</bold></highlight> is converted into a digital composite luminance signal S<highlight><bold>208</bold></highlight> by the A/D converter <highlight><bold>209</bold></highlight>, and the composite luminance signal S<highlight><bold>208</bold></highlight> is inputted to the synchronous separation circuit <highlight><bold>224</bold></highlight>, the image-quality adjustment circuit <highlight><bold>213</bold></highlight>, and the main/sub switching circuit <highlight><bold>214</bold></highlight>. The synchronous separation circuit <highlight><bold>224</bold></highlight> separates horizontal and vertical sync signals from the composite video signal S<highlight><bold>208</bold></highlight> to generate a horizontal/vertical reference pulse S<highlight><bold>232</bold></highlight> and a horizontal/vertical reference pulse S<highlight><bold>146</bold></highlight> which are synchronized with the main-screen input signal. Then, the synchronous separation circuit <highlight><bold>224</bold></highlight> outputs the horizontal/vertical reference pulse S<highlight><bold>232</bold></highlight> to the border insertion circuit <highlight><bold>217</bold></highlight>, and outputs the horizontal/vertical reference pulse S<highlight><bold>146</bold></highlight> through the output terminal <highlight><bold>225</bold></highlight> to the sub-screen signal processing circuit <highlight><bold>146</bold></highlight>. </paragraph>
<paragraph id="P-0064" lvl="0"><number>&lsqb;0064&rsqb;</number> The switching circuit <highlight><bold>208</bold></highlight> receives the main-screen U signal S<highlight><bold>203</bold></highlight> inputted to the input terminal <highlight><bold>203</bold></highlight>, the main-screen V signal S<highlight><bold>204</bold></highlight> inputted to the input terminal <highlight><bold>204</bold></highlight>, the sub-screen U output signal S<highlight><bold>140</bold></highlight> inputted to the input terminal <highlight><bold>205</bold></highlight>, and the sub-screen V output signal S<highlight><bold>141</bold></highlight> inputted to the input terminal <highlight><bold>206</bold></highlight>. The time-division multiplexing control circuit <highlight><bold>212</bold></highlight> generates a multiplexing switching signal S<highlight><bold>215</bold></highlight> as shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference> on the basis of the main/sub switching signal S<highlight><bold>142</bold></highlight>. The switching circuit <highlight><bold>208</bold></highlight> selects the main-screen U signal S<highlight><bold>203</bold></highlight> when the multiplexing switching signal S<highlight><bold>215</bold></highlight> is &ldquo;0&rdquo;, selects the main-screen V signal S<highlight><bold>204</bold></highlight> when the signal S<highlight><bold>215</bold></highlight> is &ldquo;1&rdquo;, selects the sub-screen U output signal S<highlight><bold>205</bold></highlight> when the signal S<highlight><bold>215</bold></highlight> is &ldquo;2&rdquo;, and selects the sub-screen V signal S<highlight><bold>206</bold></highlight> when the signal S<highlight><bold>215</bold></highlight> is &ldquo;3&rdquo;, thereby obtaining a composite video signal S<highlight><bold>209</bold></highlight> that is an analog signal. The analog composite video signal S<highlight><bold>209</bold></highlight> is converted into a digital composite video signal S<highlight><bold>210</bold></highlight> by the A/D converter <highlight><bold>210</bold></highlight>. The division circuit <highlight><bold>211</bold></highlight> divides the composite video signal S<highlight><bold>210</bold></highlight> into a main-screen U signal S<highlight><bold>211</bold></highlight>, a main-screen V signal S<highlight><bold>212</bold></highlight>, a sub-screen U signal S<highlight><bold>213</bold></highlight>, and a sub-screen V signal S<highlight><bold>214</bold></highlight>. The main-screen U signal S<highlight><bold>211</bold></highlight> and the main-screen V signal S<highlight><bold>212</bold></highlight> are inputted to the image-quality adjustment circuit <highlight><bold>213</bold></highlight>. The image-quality adjustment circuit <highlight><bold>213</bold></highlight> performs digital processing for image-quality adjustment on the composite luminance signal S<highlight><bold>208</bold></highlight>, the main-screen U signal S<highlight><bold>211</bold></highlight>, and the main-screen V signal S<highlight><bold>212</bold></highlight>. As an example of digital processing, there is outline correction for enhancing the outline. Thereby, image-quality-adjusted luminance signal S<highlight><bold>217</bold></highlight>, U signal S<highlight><bold>218</bold></highlight>, and V signal S<highlight><bold>219</bold></highlight> are obtained. The main/sub switching circuit <highlight><bold>214</bold></highlight> selects either the main-screen luminance signal included in the luminance signal S<highlight><bold>217</bold></highlight>, and the main-screen U signal S<highlight><bold>218</bold></highlight> and V signal S<highlight><bold>219</bold></highlight>, or the sub-screen luminance signal included in the composite luminance signal S<highlight><bold>208</bold></highlight>, and the sub-screen U signal S<highlight><bold>213</bold></highlight> and V signal S<highlight><bold>214</bold></highlight>, according to the main/sub switching signal S<highlight><bold>142</bold></highlight>, thereby obtaining a luminance signal S<highlight><bold>220</bold></highlight>, a U signal S<highlight><bold>221</bold></highlight>, and a V signal S<highlight><bold>222</bold></highlight>, in which the sub-screen signal is inserted in the main-screen signal. The luminance signal S<highlight><bold>220</bold></highlight>, the U signal S<highlight><bold>221</bold></highlight>, and the V signal S<highlight><bold>222</bold></highlight> are converted into R, G, B signals by the RGB matrix circuit <highlight><bold>215</bold></highlight>, thereby obtaining an R signal S<highlight><bold>223</bold></highlight>, a G signal S<highlight><bold>224</bold></highlight>, and a B signal S<highlight><bold>225</bold></highlight>. At the boundary of the main-screen video signal and the sub-screen video signal, there is no Correlation between upper and lower lines or left and right lines of the main screen because the sub-screen is inserted by switching. When the main-screen image quality adjustment circuit <highlight><bold>213</bold></highlight> has performed outline correction with reference to the correlation between the lines or outline correction in the horizontal direction, an arithmetic error might occur at the boundary because there is no correlation between the main-screen video signal and the sub-screen video signal. Therefore, the border insertion circuit <highlight><bold>217</bold></highlight> inserts a border line in the position of the boundary of the main screen and the sub-screen according to the horizontal/vertical synchronous reference pulse S<highlight><bold>232</bold></highlight>, whereby an R signal S<highlight><bold>226</bold></highlight>, a G signal S<highlight><bold>227</bold></highlight>, and a B signal S<highlight><bold>228</bold></highlight>, in which image disordering due to an arithmetic error at the boundary is resolved, are obtained. These digital R signal S<highlight><bold>226</bold></highlight>, G signal S<highlight><bold>227</bold></highlight>, and B signal S<highlight><bold>228</bold></highlight> are converted into analog signals by the D/A converters <highlight><bold>218</bold></highlight>, <highlight><bold>219</bold></highlight>, and <highlight><bold>220</bold></highlight>, whereby an R output signal S<highlight><bold>229</bold></highlight>, a G output signal S<highlight><bold>230</bold></highlight>, and a B output signal S<highlight><bold>231</bold></highlight> are outputted from the output terminals <highlight><bold>221</bold></highlight>, <highlight><bold>222</bold></highlight>, and <highlight><bold>223</bold></highlight>, respectively. </paragraph>
<paragraph id="P-0065" lvl="0"><number>&lsqb;0065&rsqb;</number> As described above, according to the third embodiment of the invention, the main-screen signal processing circuit has the respective input terminals for the main-screen luminance signal, U signal, and V signal, and the luminance signal, U signal, and V signal are subjected to digital processing. Therefore, the same effects as described for the first embodiment can be achieved even when the component video signals are inputted. </paragraph>
<paragraph id="P-0066" lvl="0"><number>&lsqb;0066&rsqb;</number> In this third embodiment, the main/sub switching circuit <highlight><bold>214</bold></highlight> extracts the sub-screen luminance signal from the composite luminance signal S<highlight><bold>208</bold></highlight> outputted from the A/D converter <highlight><bold>209</bold></highlight>. In the present invention, however, when the composite luminance signal S<highlight><bold>208</bold></highlight> outputted from the A/D converter <highlight><bold>209</bold></highlight> is not directly inputted to the main/sub switching circuit <highlight><bold>214</bold></highlight>, the main/sub switching circuit <highlight><bold>214</bold></highlight> may extract the sub-screen luminance signal from the luminance signal S<highlight><bold>213</bold></highlight> outputted from the image-quality adjustment circuit <highlight><bold>213</bold></highlight>. In this case, the image-quality-adjusted luminance signal can be used as the sub-screen luminance signal, whereby an image of higher quality can be obtained. </paragraph>
<paragraph id="P-0067" lvl="0"><number>&lsqb;0067&rsqb;</number> Furthermore, while the first to third embodiments of the invention have been described for the case where one sub-screen is displayed in one main screen, the present invention is also applicable to the case where plural sub-screens are displayed in one main screen, with the same effects as mentioned above. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A video signal processing apparatus comprising: 
<claim-text>a sub-screen processing integrated circuit for receiving a video signal for a sub-screen, and subjecting the sub-screen video signal to scale-down processing to reduce its display region and output the scaled-down sub-screen video signal; and </claim-text>
<claim-text>a main-screen processing integrated circuit including: 
<claim-text>a switching means for receiving a video signal for a main-screen and the scaled-down sub-screen video signal which is outputted from the sub-screen processing integrated circuit, and selecting the main-screen video signal for a main-screen display region while selecting the scaled-down sub-screen video signal for a sub-screen display region; </claim-text>
<claim-text>an analog-to-digital conversion means for converting the video signal which is outputted from the switching means into a digital video signal; </claim-text>
<claim-text>a digital signal processing means for digitally processing the digital video signal which is outputted from the analog-to-digital conversion means; and </claim-text>
<claim-text>a digital-to-analog conversion means for converting the digitally-processed video signal into an analog video signal. </claim-text>
</claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. A video signal processing apparatus as defined in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein said digital signal processing means includes a border insertion means for inserting a border line of a predetermined width at the boundary of the main-screen display region and the sub-screen display region. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. A video signal processing apparatus as defined in <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein said border insertion means inserts the border line in accordance with a control signal for controlling the switching means. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. A video signal processing apparatus as defined in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the main-screen video signal is inputted to an S terminal with a luminance signal and a chrominance signal thereof being inputted to said S terminal separately. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. A video signal processing apparatus as defined in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein signals to be inputted to the main-screen processing integrated circuit are three component video signals comprising a luminance signal and two color-difference signals, respectively. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. A video signal processing apparatus as defined in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein said digital signal processing means includes an image-quality adjustment means for performing image processing on the inputted digital video signal. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. A video signal processing apparatus as defined in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein said sub-screen processing integrated circuit further includes a delay difference control means for delaying color-difference signals of the sub-screen video signal with respect to a luminance signal of the sub-screen video signal to output the delayed signals to the main-screen processing integrated circuit. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. A video signal processing apparatus as defined in <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference>, wherein 
<claim-text>in the main-screen processing integrated circuit, the digital signal processing means includes a YC separation means for performing, using a line memory, YC separation on video data of a target line to be processed, by an arithmetic operation which is based on the target line outputted from the analog digital conversion means and two lines positioned before and after the target line; and </claim-text>
<claim-text>said delay difference control means delays the color-difference signals of the sub-screen video signal by one line period with respect to the sub-screen luminance signal, in accordance with a one-line delay that occurs in the YC separation means. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. A video signal processing apparatus comprising: 
<claim-text>a sub-screen processing integrated circuit for receiving a video signal for a sub-screen, and subjecting the sub-screen video signal to scale-down processing to reduce its display region and output the scaled-down sub-screen video signal; and </claim-text>
<claim-text>a main-screen processing integrated circuit including: 
<claim-text>a switching means for receiving a video signal for a main-screen and the scaled-down sub-screen video signal which is outputted from the sub-screen processing integrated circuit, and selecting the main-screen video signal for a main-screen display region while selecting the scaled-down sub-screen video signal for a sub-screen display region; and </claim-text>
<claim-text>a border insertion means for receiving the output from the switching means, and inserting a border line of a predetermined width at the boundary of the main-screen display region and the sub-screen display region.</claim-text>
</claim-text>
</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>1</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030001969A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030001969A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030001969A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030001969A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030001969A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030001969A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030001969A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00007">
<image id="EMI-D00007" file="US20030001969A1-20030102-D00007.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00008">
<image id="EMI-D00008" file="US20030001969A1-20030102-D00008.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
