#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jan 12 09:39:18 2024
# Process ID: 17476
# Current directory: E:/Verilog_Module/IP/Uart_RX_Core_V1_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4696 E:\Verilog_Module\IP\Uart_RX_Core_V1_1\tmp_edit_project.xpr
# Log file: E:/Verilog_Module/IP/Uart_RX_Core_V1_1/vivado.log
# Journal file: E:/Verilog_Module/IP/Uart_RX_Core_V1_1\vivado.jou
# Running On: LAPTOP-728FV7UV, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 8446 MB
#-----------------------------------------------------------
start_gui
open_project E:/Verilog_Module/IP/Uart_RX_Core_V1_1/tmp_edit_project.xpr
update_compile_order -fileset sources_1
ipx::open_ipxact_file {E:\Verilog_Module\IP\Uart_RX_Core_V1_1\component.xml}
ipx::add_file_group -type synthesis {} [ipx::current_core]
ipx::add_file E:/Verilog_Module/IP/Uart_RX_Core_V1_1/src/Ser2Par.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files src/Ser2Par.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files src/Ser2Par.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
ipx::add_file E:/Verilog_Module/IP/Uart_RX_Core_V1_1/src/uart_reg_rx_module.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files src/uart_reg_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files src/uart_reg_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
ipx::add_file E:/Verilog_Module/IP/Uart_RX_Core_V1_1/src/tb_uart_top_module.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files src/tb_uart_top_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files src/tb_uart_top_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
ipx::add_file E:/Verilog_Module/IP/Uart_RX_Core_V1_1/src/uart_bit_rx_module.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files src/uart_bit_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files src/uart_bit_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
ipx::remove_file src/tb_uart_top_module.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
ipx::add_file_group -type simulation {} [ipx::current_core]
ipx::add_file E:/Verilog_Module/IP/Uart_RX_Core_V1_1/src/Ser2Par.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files src/Ser2Par.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files src/Ser2Par.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
ipx::add_file E:/Verilog_Module/IP/Uart_RX_Core_V1_1/src/uart_reg_rx_module.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files src/uart_reg_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files src/uart_reg_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
ipx::add_file E:/Verilog_Module/IP/Uart_RX_Core_V1_1/src/uart_bit_rx_module.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files src/uart_bit_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files src/uart_bit_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
ipx::add_file_group -type implementation {} [ipx::current_core]
ipx::add_file E:/Verilog_Module/IP/Uart_RX_Core_V1_1/src/Ser2Par.v [ipx::get_file_groups xilinx_implementation -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files src/Ser2Par.v -of_objects [ipx::get_file_groups xilinx_implementation -of_objects [ipx::current_core]]]
ipx::add_file E:/Verilog_Module/IP/Uart_RX_Core_V1_1/src/uart_reg_rx_module.v [ipx::get_file_groups xilinx_implementation -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files src/uart_reg_rx_module.v -of_objects [ipx::get_file_groups xilinx_implementation -of_objects [ipx::current_core]]]
ipx::add_file E:/Verilog_Module/IP/Uart_RX_Core_V1_1/src/uart_bit_rx_module.v [ipx::get_file_groups xilinx_implementation -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files src/uart_bit_rx_module.v -of_objects [ipx::get_file_groups xilinx_implementation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/Ser2Par.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/uart_reg_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/uart_bit_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/Ser2Par.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/uart_reg_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/uart_bit_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files xgui/uart_reg_rx_module_v1_1.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/Ser2Par.v -of_objects [ipx::get_file_groups xilinx_implementation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/uart_reg_rx_module.v -of_objects [ipx::get_file_groups xilinx_implementation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/uart_bit_rx_module.v -of_objects [ipx::get_file_groups xilinx_implementation -of_objects [ipx::current_core]]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::remove_file src/Ser2Par.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file src/uart_reg_rx_module.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file src/uart_bit_rx_module.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::add_file E:/Verilog_Module/IP/Uart_RX_Core_V1_1/src/Ser2Par.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files src/Ser2Par.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files src/Ser2Par.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
ipx::add_file E:/Verilog_Module/IP/Uart_RX_Core_V1_1/src/uart_reg_rx_module.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files src/uart_reg_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files src/uart_reg_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
ipx::add_file E:/Verilog_Module/IP/Uart_RX_Core_V1_1/src/uart_bit_rx_module.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files src/uart_bit_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files src/uart_bit_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/Ser2Par.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/uart_reg_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/uart_bit_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/Ser2Par.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/uart_reg_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/uart_bit_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/Ser2Par.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/uart_reg_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/uart_bit_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/Ser2Par.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/uart_reg_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/uart_bit_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/Ser2Par.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/uart_reg_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/uart_bit_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/Ser2Par.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/uart_reg_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/uart_bit_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/Ser2Par.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/uart_reg_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/uart_bit_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files xgui/uart_reg_rx_module_v1_1.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/Ser2Par.v -of_objects [ipx::get_file_groups xilinx_implementation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/uart_reg_rx_module.v -of_objects [ipx::get_file_groups xilinx_implementation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/uart_bit_rx_module.v -of_objects [ipx::get_file_groups xilinx_implementation -of_objects [ipx::current_core]]]
ipx::remove_file_group xilinx_anylanguagebehavioralsimulation [ipx::current_core]
ipx::remove_file_group xilinx_anylanguagesynthesis [ipx::current_core]
ipx::add_file_group -type verilog:synthesis {} [ipx::current_core]
ipx::add_file E:/Verilog_Module/IP/Uart_RX_Core_V1_1/src/Ser2Par.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files src/Ser2Par.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files src/Ser2Par.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
ipx::add_file E:/Verilog_Module/IP/Uart_RX_Core_V1_1/src/uart_reg_rx_module.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files src/uart_reg_rx_module.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files src/uart_reg_rx_module.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
ipx::add_file E:/Verilog_Module/IP/Uart_RX_Core_V1_1/src/uart_bit_rx_module.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files src/uart_bit_rx_module.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files src/uart_bit_rx_module.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
ipx::add_file_group -type synthesis {} [ipx::current_core]
ipx::add_file_group -type simulation {} [ipx::current_core]
ipx::add_file E:/Verilog_Module/IP/Uart_RX_Core_V1_1/src/Ser2Par.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files src/Ser2Par.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files src/Ser2Par.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
ipx::add_file E:/Verilog_Module/IP/Uart_RX_Core_V1_1/src/uart_reg_rx_module.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files src/uart_reg_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files src/uart_reg_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
ipx::add_file E:/Verilog_Module/IP/Uart_RX_Core_V1_1/src/uart_bit_rx_module.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files src/uart_bit_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files src/uart_bit_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
ipx::add_file E:/Verilog_Module/IP/Uart_RX_Core_V1_1/src/Ser2Par.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files src/Ser2Par.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files src/Ser2Par.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
ipx::add_file E:/Verilog_Module/IP/Uart_RX_Core_V1_1/src/uart_reg_rx_module.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files src/uart_reg_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files src/uart_reg_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
ipx::add_file E:/Verilog_Module/IP/Uart_RX_Core_V1_1/src/uart_bit_rx_module.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files src/uart_bit_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files src/uart_bit_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property model_name uart_reg_rx_module [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
set_property model_name uart_reg_rx_module [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::remove_file_group xilinx_implementation [ipx::current_core]
import_files
ipx::reorder_files -before src/Ser2Par.v src/Ser2Par.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
ipx::remove_file_group xilinx_verilogsynthesis [ipx::current_core]
set_property core_revision 8 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/verilog_module
