# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../riscv/riscv.srcs/sources_1/new" \
"../../../../rf_test.srcs/sources_1/imports/new/Reg_File.v" \
"../../../../rf_test.srcs/sources_1/imports/new/test_Reg_File.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
