{
  "name": "arch::iommu::registers::extended_cap::ExtendedCapability::maximum_handle_mask",
  "safe": true,
  "callees": {},
  "adts": {
    "arch::iommu::registers::extended_cap::ExtendedCapability": [
      "DerefVariantField(VariantIdx(None)-FieldIdx(Some(0)))",
      "Ref"
    ]
  },
  "path": {
    "type": "Local",
    "path": "ostd::arch::iommu::registers::extended_cap::ExtendedCapability::maximum_handle_mask"
  },
  "span": "ostd/src/arch/x86/iommu/registers/extended_cap.rs:32:5: 35:6",
  "src": "pub const fn maximum_handle_mask(&self) -> u64 {\n        const MHMV_MASK: u64 = 0xF << 20;\n        (self.0 & MHMV_MASK) >> 20\n    }",
  "mir": "fn arch::iommu::registers::extended_cap::ExtendedCapability::maximum_handle_mask(_1: &arch::iommu::registers::extended_cap::ExtendedCapability) -> u64 {\n    let mut _0: u64;\n    let mut _2: u64;\n    let mut _3: u64;\n    let mut _4: u32;\n    let mut _5: bool;\n    debug self => _1;\n    bb0: {\n        StorageLive(_2);\n        StorageLive(_3);\n        _3 = ((*_1).0: u64);\n        _2 = BitAnd(move _3, arch::iommu::registers::extended_cap::ExtendedCapability::maximum_handle_mask::MHMV_MASK);\n        StorageDead(_3);\n        _4 = 20_i32 as u32;\n        _5 = Lt(move _4, 64_u32);\n        assert(move _5, \"attempt to shift right by `{}`, which would overflow\", 20_i32) -> [success: bb1, unwind unreachable];\n    }\n    bb1: {\n        _0 = Shr(move _2, 20_i32);\n        StorageDead(_2);\n        return;\n    }\n}\n",
  "doc": " Maximum Handle Mask Value, indicates the maximum supported value for the Interrupt\n Mask (IM) field in the Interrupt Entry Cache Invalidation Descriptorr (iec_inv_dsc).\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}