Please act as a professional verilog designer.

Implement a radix-2 divider module and the inputs are two 8-bit operands. 
Module name:  
    radix2_div               
Input ports：
    input 			[7:0]  		dividend 	,  		
    input 			[7:0]  		divisor 	,   	
    input						clk 	 	,	 	
    input                       rst_n	
Output ports：
    output 		[7:0] 	quotient 	,  		
    output 		[7:0] 	remainder