$date
	Mon Nov  2 19:13:42 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_top $end
$var wire 1 ! net_1 $end
$var reg 1 " clock $end
$var reg 1 # data $end
$var reg 1 $ pwr_reset $end
$scope module inst_1 $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
x#
x"
x!
$end
#30
1#
#70
0#
#6624070
