
---------- Begin Simulation Statistics ----------
final_tick                               2541831801500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 207486                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744068                       # Number of bytes of host memory used
host_op_rate                                   207484                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.22                       # Real time elapsed on the host
host_tick_rate                              584778413                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194515                       # Number of instructions simulated
sim_ops                                       4194515                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011822                       # Number of seconds simulated
sim_ticks                                 11821956500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.646500                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377083                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               844597                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2432                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             74508                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            802506                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53135                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          277835                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           224700                       # Number of indirect misses.
system.cpu.branchPred.lookups                  974117                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63787                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26700                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194515                       # Number of instructions committed
system.cpu.committedOps                       4194515                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.633575                       # CPI: cycles per instruction
system.cpu.discardedOps                        188495                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606383                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1450903                       # DTB hits
system.cpu.dtb.data_misses                       7707                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405096                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848428                       # DTB read hits
system.cpu.dtb.read_misses                       6917                       # DTB read misses
system.cpu.dtb.write_accesses                  201287                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      602475                       # DTB write hits
system.cpu.dtb.write_misses                       790                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18034                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3371607                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1025870                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           658118                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16743279                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177507                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  952460                       # ITB accesses
system.cpu.itb.fetch_acv                         1052                       # ITB acv
system.cpu.itb.fetch_hits                      945855                       # ITB hits
system.cpu.itb.fetch_misses                      6605                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.45%      9.45% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.86% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4212     69.33%     79.19% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.98% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.05% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.10% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.75%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6075                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14418                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2431     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2677     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5125                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2418     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2418     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4853                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10909582500     92.25%     92.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9335500      0.08%     92.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17671000      0.15%     92.48% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               889517000      7.52%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11826106000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994652                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903250                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946927                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7993199500     67.59%     67.59% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3832906500     32.41%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23630113                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85396      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540611     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838976     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592385     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104819      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194515                       # Class of committed instruction
system.cpu.quiesceCycles                        13800                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6886834                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          440                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155595                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312795                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22796457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22796457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22796457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22796457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116904.907692                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116904.907692                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116904.907692                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116904.907692                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13032492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13032492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13032492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13032492                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66833.292308                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66833.292308                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66833.292308                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66833.292308                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22446960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22446960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116911.250000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116911.250000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12832995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12832995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66838.515625                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66838.515625                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.273596                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539411954000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.273596                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204600                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204600                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128109                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34840                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86555                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34178                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29010                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29010                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87145                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40858                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260781                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260781                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470155                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11112704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11112704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6689728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6690161                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17814129                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               67                       # Total snoops (count)
system.membus.snoopTraffic                       4288                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157429                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002808                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052913                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156987     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     442      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157429                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820534538                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375811500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462066750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5573184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4471232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10044416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5573184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5573184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87081                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69863                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156944                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34840                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34840                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471426536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378214215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             849640751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471426536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471426536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188611758                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188611758                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188611758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471426536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378214215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038252509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119029.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77246.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69348.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000130085750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7328                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7328                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406537                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111755                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156944                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121173                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156944                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121173                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10350                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2144                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5719                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2014841500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732970000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4763479000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13744.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32494.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103910                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80314                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156944                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121173                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81365                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.890211                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.296578                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.768581                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34484     42.38%     42.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24136     29.66%     72.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9953     12.23%     84.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4673      5.74%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2350      2.89%     92.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1404      1.73%     94.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          953      1.17%     95.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          587      0.72%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2825      3.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81365                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7328                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.003684                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.381906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.815043                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1303     17.78%     17.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5546     75.68%     93.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           287      3.92%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            93      1.27%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            41      0.56%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            14      0.19%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           16      0.22%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.10%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           12      0.16%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            6      0.08%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7328                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7328                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.239765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.223981                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.750754                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6560     89.52%     89.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               86      1.17%     90.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              451      6.15%     96.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              167      2.28%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               58      0.79%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7328                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9382016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  662400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7616320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10044416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7755072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       644.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    849.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    655.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11821951500                       # Total gap between requests
system.mem_ctrls.avgGap                      42507.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4943744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4438272                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7616320                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418183233.883494675159                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375426182.628907501698                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 644252074.519137382507                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87081                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69863                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121173                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2518959250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2244519750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290661979000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28926.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32127.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2398735.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313867260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166805430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559568940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308872620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5163145500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        191719680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7637002950                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.001611                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    445817250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10981459250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267150240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141974745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487112220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312333480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5111300010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        235379040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7488273255                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.420809                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    559734000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10867542500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11814756500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1625435                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1625435                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1625435                       # number of overall hits
system.cpu.icache.overall_hits::total         1625435                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87146                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87146                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87146                       # number of overall misses
system.cpu.icache.overall_misses::total         87146                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5370536000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5370536000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5370536000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5370536000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1712581                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1712581                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1712581                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1712581                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050886                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050886                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050886                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050886                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61626.879031                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61626.879031                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61626.879031                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61626.879031                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86555                       # number of writebacks
system.cpu.icache.writebacks::total             86555                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87146                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87146                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87146                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87146                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5283391000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5283391000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5283391000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5283391000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050886                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050886                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050886                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050886                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60626.890506                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60626.890506                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60626.890506                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60626.890506                       # average overall mshr miss latency
system.cpu.icache.replacements                  86555                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1625435                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1625435                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87146                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87146                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5370536000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5370536000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1712581                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1712581                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050886                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050886                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61626.879031                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61626.879031                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87146                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87146                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5283391000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5283391000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050886                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050886                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60626.890506                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60626.890506                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.804230                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1648495                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86633                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.028488                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.804230                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995711                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995711                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3512307                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3512307                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1311754                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311754                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1311754                       # number of overall hits
system.cpu.dcache.overall_hits::total         1311754                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105678                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105678                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105678                       # number of overall misses
system.cpu.dcache.overall_misses::total        105678                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6773181000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6773181000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6773181000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6773181000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417432                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417432                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417432                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417432                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074556                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074556                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074556                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074556                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64092.630443                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64092.630443                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64092.630443                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64092.630443                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34664                       # number of writebacks
system.cpu.dcache.writebacks::total             34664                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36695                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36695                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36695                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36695                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68983                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68983                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68983                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68983                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4391360500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4391360500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4391360500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4391360500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21598500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21598500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048668                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048668                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048668                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048668                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63658.589797                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63658.589797                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63658.589797                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63658.589797                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104340.579710                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104340.579710                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68839                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781093                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781093                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49182                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49182                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3293549000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3293549000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830275                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830275                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059236                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059236                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66966.552804                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66966.552804                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9224                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9224                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39958                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39958                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2668038500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2668038500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21598500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21598500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048126                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048126                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66771.072126                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66771.072126                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199986.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199986.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530661                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530661                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56496                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56496                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3479632000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3479632000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587157                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587157                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096220                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096220                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61590.767488                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61590.767488                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27471                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27471                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29025                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29025                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1723322000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1723322000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049433                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049433                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59373.712317                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59373.712317                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10283                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10283                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          899                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          899                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64408500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64408500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080397                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080397                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71644.605117                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71644.605117                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          899                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          899                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63509500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63509500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080397                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080397                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70644.605117                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70644.605117                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541831801500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.454332                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1373321                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68839                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.949752                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.454332                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978959                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978959                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          743                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2949323                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2949323                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2601193106500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 271201                       # Simulator instruction rate (inst/s)
host_mem_usage                                 753284                       # Number of bytes of host memory used
host_op_rate                                   271201                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   140.81                       # Real time elapsed on the host
host_tick_rate                              405538191                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38187357                       # Number of instructions simulated
sim_ops                                      38187357                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057103                       # Number of seconds simulated
sim_ticks                                 57103173000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             57.132949                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2740743                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4797132                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             111088                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            344358                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4424318                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             211842                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1015046                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           803204                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6241557                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1069374                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        65894                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33251478                       # Number of instructions committed
system.cpu.committedOps                      33251478                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.413964                       # CPI: cycles per instruction
system.cpu.discardedOps                       2606002                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  6408690                       # DTB accesses
system.cpu.dtb.data_acv                            46                       # DTB access violations
system.cpu.dtb.data_hits                      9607918                       # DTB hits
system.cpu.dtb.data_misses                      14221                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3608595                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      5404617                       # DTB read hits
system.cpu.dtb.read_misses                      12894                       # DTB read misses
system.cpu.dtb.write_accesses                 2800095                       # DTB write accesses
system.cpu.dtb.write_acv                           33                       # DTB write access violations
system.cpu.dtb.write_hits                     4203301                       # DTB write hits
system.cpu.dtb.write_misses                      1327                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             4613408                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           25871366                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           7538254                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4391698                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        61404990                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.292915                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                10243515                       # ITB accesses
system.cpu.itb.fetch_acv                         1215                       # ITB acv
system.cpu.itb.fetch_hits                    10239580                       # ITB hits
system.cpu.itb.fetch_misses                      3935                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   323      0.57%      0.57% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.60% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15676     27.90%     28.50% # number of callpals executed
system.cpu.kern.callpal::rdps                     718      1.28%     29.77% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     29.78% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     29.78% # number of callpals executed
system.cpu.kern.callpal::rti                     1599      2.85%     32.62% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.86%     33.49% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.49% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.50%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56188                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      63442                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      361                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6956     39.84%     39.84% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.72%     40.56% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      58      0.33%     40.89% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10319     59.11%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17458                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6585     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.94%     50.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       58      0.43%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6585     49.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13353                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              48291132500     84.56%     84.56% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               224379500      0.39%     84.96% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                69112000      0.12%     85.08% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8521236000     14.92%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          57105860000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.946665                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.638143                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.764864                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1095                      
system.cpu.kern.mode_good::user                  1072                      
system.cpu.kern.mode_good::idle                    23                      
system.cpu.kern.mode_switch::kernel              1874                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1072                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  48                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.584312                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.479167                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.731463                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32276269500     56.52%     56.52% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          23849732500     41.76%     98.28% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            979858000      1.72%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      323                       # number of times the context was actually changed
system.cpu.numCycles                        113519348                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       361                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2327996      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                18472710     55.55%     62.56% # Class of committed instruction
system.cpu.op_class_0::IntMult                 533656      1.60%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1282156      3.86%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    48      0.00%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                767567      2.31%     70.33% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   51      0.00%     70.33% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.33% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                255853      0.77%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                4455317     13.40%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3428400     10.31%     94.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            771585      2.32%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           771874      2.32%     99.45% # Class of committed instruction
system.cpu.op_class_0::IprAccess               184265      0.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33251478                       # Class of committed instruction
system.cpu.quiesceCycles                       686998                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        52114358                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          764                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       746201                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1491698                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       131113                       # number of demand (read+write) misses
system.iocache.demand_misses::total            131113                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       131113                       # number of overall misses
system.iocache.overall_misses::total           131113                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  15471705564                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  15471705564                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  15471705564                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  15471705564                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       131113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          131113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       131113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         131113                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118002.833922                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118002.833922                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118002.833922                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118002.833922                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1028                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   36                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    28.555556                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       131113                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       131113                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       131113                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       131113                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   8908648053                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   8908648053                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   8908648053                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   8908648053                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67946.336771                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67946.336771                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67946.336771                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67946.336771                       # average overall mshr miss latency
system.iocache.replacements                    131113                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     35222381                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     35222381                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118593.875421                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118593.875421                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     20372381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20372381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68593.875421                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68593.875421                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  15436483183                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  15436483183                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118001.492042                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118001.492042                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   8888275672                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   8888275672                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67944.866622                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67944.866622                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 131113                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1522                       # Transaction distribution
system.membus.trans_dist::ReadResp             505559                       # Transaction distribution
system.membus.trans_dist::WriteReq               2241                       # Transaction distribution
system.membus.trans_dist::WriteResp              2241                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       267224                       # Transaction distribution
system.membus.trans_dist::WritebackClean       353780                       # Transaction distribution
system.membus.trans_dist::CleanEvict           124489                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               57                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110707                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110707                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         353781                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        150256                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           50                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       262233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       262233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1061326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1061326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       781986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       789512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2113071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8372672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8372672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     45282880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     45282880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7641                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     25412544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     25420185                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                79075737                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              359                       # Total snoops (count)
system.membus.snoopTraffic                      19776                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            749380                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001081                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032859                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  748570     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     810      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              749380                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7107500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4041901351                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1661128                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1400260000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1856801000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.3                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       22640960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16682432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39323840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     22640960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      22640960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17102336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17102336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          353765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          260663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              614435                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       267224                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267224                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         396492153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         292145447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           7845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             688645445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    396492153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        396492153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      299498874                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            299498874                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      299498874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        396492153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        292145447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          7845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            988144319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    551675.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    260204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    258425.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000217976500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        33776                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        33777                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1507065                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             520986                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      614435                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     620653                       # Number of write requests accepted
system.mem_ctrls.readBursts                    614435                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   620653                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95799                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 68978                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             39934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            34454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            40879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            45899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             38973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             36385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            34901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            36914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            50161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30185                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.39                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7245226500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2593180000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16969651500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13969.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32719.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       588                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   375665                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  407778                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                614435                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               620653                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  482516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  34868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2028                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       286869                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    238.784393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.811876                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.289077                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       119039     41.50%     41.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        81319     28.35%     69.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33121     11.55%     81.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14158      4.94%     86.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8694      3.03%     89.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4551      1.59%     90.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2874      1.00%     91.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2382      0.83%     92.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20731      7.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       286869                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33777                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.355034                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.090388                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            8390     24.84%     24.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4095     12.12%     36.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         18007     53.31%     90.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1545      4.57%     94.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           634      1.88%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           312      0.92%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           234      0.69%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           139      0.41%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           115      0.34%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            70      0.21%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            63      0.19%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            31      0.09%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           30      0.09%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           25      0.07%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           15      0.04%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           19      0.06%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           21      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           19      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            7      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33777                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33776                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.333195                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.298846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.710093                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         33371     98.80%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           358      1.06%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            30      0.09%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             5      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-211            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33776                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33192704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6131136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35307136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39323840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39721792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       581.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       618.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    688.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    695.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   57103173000                       # Total gap between requests
system.mem_ctrls.avgGap                      46234.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     16653056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16539200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35307136                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 291631009.716395258904                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 289637145.032203376293                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 7845.448448197440                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 618304275.315839290619                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       353765                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       260663                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       620653                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   8819736500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8149045500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       869500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1451010680000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24931.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31262.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    124214.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2337877.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1108977660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            589424220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1958294940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1486134000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4507769760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23429739420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2198185440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        35278525440                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        617.803243                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5486958000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1906840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  49711649750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            939431220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            499304355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1744994580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1393750440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4507769760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23556932640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2091039840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        34733222835                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.253815                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5202847750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1906840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  49995668250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1819                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1819                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133057                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133057                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          842                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7526                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269752                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7641                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382241                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               803000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               133000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131410000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5285000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           683127564                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5584500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              539500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 722                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     998699.445983                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    3542728.583208                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          361    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     67857000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     59000774500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    360530500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13704492                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13704492                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13704492                       # number of overall hits
system.cpu.icache.overall_hits::total        13704492                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       353781                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         353781                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       353781                       # number of overall misses
system.cpu.icache.overall_misses::total        353781                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  19861140500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  19861140500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  19861140500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  19861140500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14058273                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14058273                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14058273                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14058273                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025165                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025165                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025165                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025165                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56139.647126                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56139.647126                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56139.647126                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56139.647126                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       353780                       # number of writebacks
system.cpu.icache.writebacks::total            353780                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       353781                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       353781                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       353781                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       353781                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  19507359500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  19507359500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  19507359500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  19507359500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025165                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025165                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025165                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025165                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55139.647126                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55139.647126                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55139.647126                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55139.647126                       # average overall mshr miss latency
system.cpu.icache.replacements                 353780                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13704492                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13704492                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       353781                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        353781                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  19861140500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  19861140500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14058273                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14058273                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025165                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025165                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56139.647126                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56139.647126                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       353781                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       353781                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  19507359500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  19507359500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025165                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025165                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55139.647126                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55139.647126                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999802                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14075866                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            353780                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             39.787060                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999802                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          314                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28470327                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28470327                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9001493                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9001493                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9001493                       # number of overall hits
system.cpu.dcache.overall_hits::total         9001493                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       366694                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         366694                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       366694                       # number of overall misses
system.cpu.dcache.overall_misses::total        366694                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23247867500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23247867500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23247867500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23247867500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9368187                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9368187                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9368187                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9368187                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039142                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039142                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039142                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039142                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63398.548926                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63398.548926                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63398.548926                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63398.548926                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       136408                       # number of writebacks
system.cpu.dcache.writebacks::total            136408                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       107872                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       107872                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       107872                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       107872                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       258822                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       258822                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       258822                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       258822                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3763                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3763                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16227747000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16227747000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16227747000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16227747000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    256223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    256223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027628                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027628                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027628                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027628                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62698.483900                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62698.483900                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62698.483900                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62698.483900                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 68090.220569                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 68090.220569                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 260600                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5133291                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5133291                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       151528                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        151528                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10057993000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10057993000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5284819                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5284819                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028672                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028672                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66377.125020                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66377.125020                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3468                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3468                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       148060                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       148060                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9681165000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9681165000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    256223500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    256223500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028016                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028016                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65386.768877                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65386.768877                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168346.583443                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168346.583443                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3868202                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3868202                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215166                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215166                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13189874500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13189874500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4083368                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4083368                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052693                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052693                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61300.923473                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61300.923473                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104404                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104404                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110762                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110762                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2241                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2241                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6546582000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6546582000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027125                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027125                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59104.945740                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59104.945740                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       106792                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106792                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1907                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1907                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    148040000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    148040000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108699                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108699                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.017544                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017544                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77629.785003                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77629.785003                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1901                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1901                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    145782500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    145782500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017489                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017489                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76687.269858                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76687.269858                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108559                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108559                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108559                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108559                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  59361305000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.605852                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9244950                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            260666                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.466651                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.605852                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999615                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999615                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          505                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          316                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19431556                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19431556                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3092593056000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 319788                       # Simulator instruction rate (inst/s)
host_mem_usage                                 761476                       # Number of bytes of host memory used
host_op_rate                                   319788                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1633.22                       # Real time elapsed on the host
host_tick_rate                              300878867                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   522281983                       # Number of instructions simulated
sim_ops                                     522281983                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.491400                       # Number of seconds simulated
sim_ticks                                491399949500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             69.960382                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                29397794                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             42020631                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              15864                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           3672428                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          48598548                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             793537                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         3106372                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2312835                       # Number of indirect misses.
system.cpu.branchPred.lookups                56303162                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 2618903                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       113583                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   484094626                       # Number of instructions committed
system.cpu.committedOps                     484094626                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.999460                       # CPI: cycles per instruction
system.cpu.discardedOps                      10148854                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                133666530                       # DTB accesses
system.cpu.dtb.data_acv                           106                       # DTB access violations
system.cpu.dtb.data_hits                    135770392                       # DTB hits
system.cpu.dtb.data_misses                     341446                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 94807203                       # DTB read accesses
system.cpu.dtb.read_acv                           104                       # DTB read access violations
system.cpu.dtb.read_hits                     95419276                       # DTB read hits
system.cpu.dtb.read_misses                     297231                       # DTB read misses
system.cpu.dtb.write_accesses                38859327                       # DTB write accesses
system.cpu.dtb.write_acv                            2                       # DTB write access violations
system.cpu.dtb.write_hits                    40351116                       # DTB write hits
system.cpu.dtb.write_misses                     44215                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            80581967                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          265252620                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         104571683                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         42939617                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       341624474                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.500135                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               118006066                       # ITB accesses
system.cpu.itb.fetch_acv                          663                       # ITB acv
system.cpu.itb.fetch_hits                   117991547                       # ITB hits
system.cpu.itb.fetch_misses                     14519                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   306      0.29%      0.29% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      0.30% # number of callpals executed
system.cpu.kern.callpal::swpipl                 17832     17.11%     17.40% # number of callpals executed
system.cpu.kern.callpal::rdps                    1212      1.16%     18.57% # number of callpals executed
system.cpu.kern.callpal::rti                     2114      2.03%     20.59% # number of callpals executed
system.cpu.kern.callpal::callsys                  519      0.50%     21.09% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     21.09% # number of callpals executed
system.cpu.kern.callpal::rdunique               82247     78.91%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 104233                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     223537                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       64                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     7277     35.54%     35.54% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      24      0.12%     35.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     503      2.46%     38.12% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   12669     61.88%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                20473                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      7276     48.25%     48.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       24      0.16%     48.41% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      503      3.34%     51.75% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     7276     48.25%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 15079                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             481487761000     98.14%     98.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                45728500      0.01%     98.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               629084500      0.13%     98.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8459701000      1.72%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         490622275000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999863                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.574315                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.736531                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2067                      
system.cpu.kern.mode_good::user                  2059                      
system.cpu.kern.mode_good::idle                     8                      
system.cpu.kern.mode_switch::kernel              2396                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2059                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  24                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.862688                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.922974                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        24355489000      4.96%      4.96% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         458532217000     93.46%     98.42% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           7734517000      1.58%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      306                       # number of times the context was actually changed
system.cpu.numCycles                        967927978                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        64                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            34290249      7.08%      7.08% # Class of committed instruction
system.cpu.op_class_0::IntAlu               238393144     49.25%     56.33% # Class of committed instruction
system.cpu.op_class_0::IntMult                1690180      0.35%     56.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              49062049     10.13%     66.81% # Class of committed instruction
system.cpu.op_class_0::FloatCmp              11053768      2.28%     69.10% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               2065116      0.43%     69.52% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11232304      2.32%     71.84% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.84% # Class of committed instruction
system.cpu.op_class_0::FloatDiv               1047470      0.22%     72.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               267913      0.06%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::MemRead               61942799     12.80%     84.91% # Class of committed instruction
system.cpu.op_class_0::MemWrite              34587999      7.14%     92.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          31563920      6.52%     98.58% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          5542500      1.14%     99.72% # Class of committed instruction
system.cpu.op_class_0::IprAccess              1355215      0.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                484094626                       # Class of committed instruction
system.cpu.quiesceCycles                     14871921                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       626303504                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   790528                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  93                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        100                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          188                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3498886                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6997738                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        12386                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12386                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        12386                       # number of overall misses
system.iocache.overall_misses::total            12386                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1460793363                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1460793363                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1460793363                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1460793363                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        12386                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12386                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        12386                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12386                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117939.073389                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117939.073389                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117939.073389                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117939.073389                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             3                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    1                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs            3                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12352                       # number of writebacks
system.iocache.writebacks::total                12352                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        12386                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12386                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        12386                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12386                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    840798686                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    840798686                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    840798686                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    840798686                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67882.987728                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67882.987728                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67882.987728                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67882.987728                       # average overall mshr miss latency
system.iocache.replacements                     12386                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           34                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               34                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      3920982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3920982                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       115323                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       115323                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2220982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2220982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        65323                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        65323                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1456872381                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1456872381                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117946.274369                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117946.274369                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    838577704                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    838577704                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67890.034326                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67890.034326                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12402                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12402                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               111474                       # Number of tag accesses
system.iocache.tags.data_accesses              111474                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 272                       # Transaction distribution
system.membus.trans_dist::ReadResp            2232990                       # Transaction distribution
system.membus.trans_dist::WriteReq                871                       # Transaction distribution
system.membus.trans_dist::WriteResp               871                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1783996                       # Transaction distribution
system.membus.trans_dist::WritebackClean       485390                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1229465                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1253781                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1253781                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         485390                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1747329                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12352                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1456112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1456112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      9003198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      9005486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10486370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     62126208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     62126208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5334                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    305452288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    305457622                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               368374358                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              119                       # Total snoops (count)
system.membus.snoopTraffic                       7616                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3499995                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000054                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007329                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3499807     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     188      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3499995                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2435000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         16937494841                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             187982                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        15941860250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2559072000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       31061248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      192067072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          223128320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     31061248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      31061248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    114175744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       114175744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          485332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3001048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3486380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1783996                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1783996                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          63209709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         390856923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             454066632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     63209709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         63209709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      232347895                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            232347895                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      232347895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         63209709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        390856923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            686414527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2125633.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    381976.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2741756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013650180500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       129936                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       129935                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8468203                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1998023                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3486380                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2269291                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3486380                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2269291                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 362648                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                143658                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            218019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            135562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            187329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            242573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            272266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            145742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            166277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            207113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            202593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            153704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           208305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           179382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           265521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           152745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           176454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           210147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            170618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            100609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            145585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            193214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            176809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             91140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            105833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            146598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            114811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           151708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            80641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           178695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            97108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           121953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           157729                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  37209250750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15618660000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             95779225750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11911.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30661.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        35                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2312236                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1641697                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3486380                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2269291                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3003788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  115611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 116828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 130088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 133284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 131206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 131157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 131627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 130376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 130656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 130718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 131024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 130440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 130487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 130355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 129980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 130158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 130135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    122                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1295448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    259.338558                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   159.546953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   288.677178                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       510833     39.43%     39.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       357695     27.61%     67.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       135709     10.48%     77.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        70700      5.46%     82.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        60459      4.67%     87.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23348      1.80%     89.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15479      1.19%     90.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12880      0.99%     91.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       108345      8.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1295448                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       129935                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.040728                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     38.101601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        129649     99.78%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          211      0.16%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           49      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           15      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        129935                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       129936                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.359215                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.337486                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.030167                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        128887     99.19%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          1033      0.80%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            11      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::216-219            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        129936                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              199918848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                23209472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               136041408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               223128320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            145234624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       406.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       276.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    454.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    295.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  491399482000                       # Total gap between requests
system.mem_ctrls.avgGap                      85376.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     24446464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    175472384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    136041408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 49748609.101149290800                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 357086695.223602175713                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 276844570.575195014477                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       485332                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3001048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2269291                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  12649202000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  83130023750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11982229723500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26062.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27700.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5280164.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4909057020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2609225685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11058796140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5195158020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     38790545040.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     170768962470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      44892138240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       278223882615                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        566.186225                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 114776316500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16408860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 360214773000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4340427420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2306999475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11244650340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5900740200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     38790545040.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     172052178390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      43811535360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       278447076225                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        566.640425                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 111947392500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16408860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 363043697000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  306                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 306                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13223                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13223                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1126                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          204                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2286                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   27058                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          102                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5334                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   796134                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1362000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12420000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1415000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            64541363                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              840500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              146000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               48000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 128                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            64                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     116226312.500000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    311104491.518404                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           64    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       211500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    974389500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              64                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    483961465500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7438484000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    119173105                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        119173105                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    119173105                       # number of overall hits
system.cpu.icache.overall_hits::total       119173105                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       485389                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         485389                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       485389                       # number of overall misses
system.cpu.icache.overall_misses::total        485389                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  27991715000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  27991715000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  27991715000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  27991715000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    119658494                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    119658494                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    119658494                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    119658494                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004056                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004056                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004056                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004056                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57668.622486                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57668.622486                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57668.622486                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57668.622486                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       485390                       # number of writebacks
system.cpu.icache.writebacks::total            485390                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       485389                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       485389                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       485389                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       485389                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  27506325000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  27506325000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  27506325000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  27506325000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004056                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004056                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004056                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004056                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56668.620426                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56668.620426                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56668.620426                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56668.620426                       # average overall mshr miss latency
system.cpu.icache.replacements                 485390                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    119173105                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       119173105                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       485389                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        485389                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  27991715000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  27991715000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    119658494                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    119658494                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57668.622486                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57668.622486                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       485389                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       485389                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  27506325000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  27506325000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56668.620426                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56668.620426                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           119670459                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            485902                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            246.285175                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          222                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          270                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         239802378                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        239802378                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    122002540                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        122002540                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    122002540                       # number of overall hits
system.cpu.dcache.overall_hits::total       122002540                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4131127                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4131127                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4131127                       # number of overall misses
system.cpu.dcache.overall_misses::total       4131127                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 249211303000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 249211303000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 249211303000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 249211303000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    126133667                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    126133667                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    126133667                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    126133667                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032752                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032752                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032752                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032752                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60325.258216                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60325.258216                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60325.258216                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60325.258216                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1771644                       # number of writebacks
system.cpu.dcache.writebacks::total           1771644                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1133290                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1133290                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1133290                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1133290                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2997837                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2997837                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2997837                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2997837                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1143                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1143                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 175512581500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 175512581500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 175512581500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 175512581500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     47871500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     47871500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023767                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023767                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.023767                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023767                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58546.405792                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58546.405792                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58546.405792                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58546.405792                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 41882.327209                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 41882.327209                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                3001075                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     84276533                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        84276533                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1851297                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1851297                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 107735808000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 107735808000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     86127830                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     86127830                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.021495                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021495                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58194.772638                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58194.772638                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       107126                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       107126                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1744171                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1744171                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          272                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          272                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  99742769000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  99742769000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     47871500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     47871500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020251                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020251                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57186.347554                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57186.347554                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 175998.161765                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 175998.161765                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     37726007                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       37726007                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2279830                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2279830                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 141475495000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 141475495000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     40005837                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     40005837                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.056987                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.056987                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62055.282631                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62055.282631                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1026164                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1026164                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1253666                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1253666                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          871                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          871                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  75769812500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  75769812500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031337                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031337                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60438.595687                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60438.595687                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        74559                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        74559                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3240                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3240                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    245819500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    245819500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        77799                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        77799                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.041646                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.041646                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75870.216049                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75870.216049                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3239                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3239                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    242523500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    242523500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.041633                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.041633                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74876.041988                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74876.041988                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        77685                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        77685                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        77685                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        77685                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 491399949500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           125417598                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3002099                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             41.776636                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          576                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          189                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         255579377                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        255579377                       # Number of data accesses

---------- End Simulation Statistics   ----------
