

================================================================
== Vivado HLS Report for 'cholesky_inverse_top'
================================================================
* Date:           Wed Aug  8 19:07:41 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        csynth
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  35.00|    30.588|        4.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  234|  422|  234|  422|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+-----+-----+-----+-----+---------+
        |                                   |                        |  Latency  |  Interval | Pipeline|
        |              Instance             |         Module         | min | max | min | max |   Type  |
        +-----------------------------------+------------------------+-----+-----+-----+-----+---------+
        |grp_cholesky_inverse_top_2_fu_156  |cholesky_inverse_top_2  |  151|  339|  151|  339|   none  |
        +-----------------------------------+------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                       |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- a_row_loop           |   40|   40|        10|          -|          -|     4|    no    |
        | + a_col_loop          |    8|    8|         2|          -|          -|     4|    no    |
        |- inverse_a_row_loop   |   40|   40|        10|          -|          -|     4|    no    |
        | + inverse_a_col_loop  |    8|    8|         2|          -|          -|     4|    no    |
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     110|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        2|     27|    2796|    5140|    -|
|Memory           |        0|      -|     128|      16|    -|
|Multiplexer      |        -|      -|       -|     149|    -|
|Register         |        -|      -|      50|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|     27|    2974|    5415|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      1|   ~0   |       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+-------------------------------------+---------+-------+------+------+
    |                Instance               |                Module               | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------------+-------------------------------------+---------+-------+------+------+
    |grp_cholesky_inverse_top_2_fu_156      |cholesky_inverse_top_2               |        2|     27|  2728|  5036|
    |cholesky_inverse_top_AXILiteS_s_axi_U  |cholesky_inverse_top_AXILiteS_s_axi  |        0|      0|    68|   104|
    +---------------------------------------+-------------------------------------+---------+-------+------+------+
    |Total                                  |                                     |        2|     27|  2796|  5140|
    +---------------------------------------+-------------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |a_i_U              |cholesky_inverse_ocq  |        0|  64|   8|    16|   32|     1|          512|
    |InverseA_assign_U  |cholesky_inverse_ocq  |        0|  64|   8|    16|   32|     1|          512|
    +-------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total              |                      |        0| 128|  16|    32|   64|     2|         1024|
    +-------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_192_p2     |     +    |      0|  0|  11|           3|           1|
    |c_2_fu_242_p2     |     +    |      0|  0|  11|           3|           1|
    |r_1_fu_168_p2     |     +    |      0|  0|  11|           3|           1|
    |r_2_fu_218_p2     |     +    |      0|  0|  11|           3|           1|
    |tmp_11_fu_202_p2  |     +    |      0|  0|  15|           6|           6|
    |tmp_12_fu_252_p2  |     +    |      0|  0|  15|           6|           6|
    |tmp_1_fu_212_p2   |   icmp   |      0|  0|   9|           3|           4|
    |tmp_2_fu_186_p2   |   icmp   |      0|  0|   9|           3|           4|
    |tmp_5_fu_236_p2   |   icmp   |      0|  0|   9|           3|           4|
    |tmp_fu_162_p2     |   icmp   |      0|  0|   9|           3|           4|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0| 110|          36|          32|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |InverseA_assign_address0  |  15|          3|    4|         12|
    |InverseA_assign_ce0       |  15|          3|    1|          3|
    |InverseA_assign_we0       |   9|          2|    1|          2|
    |a_i_address0              |  15|          3|    4|         12|
    |a_i_ce0                   |  15|          3|    1|          3|
    |ap_NS_fsm                 |  44|          9|    1|          9|
    |c2_reg_145                |   9|          2|    3|          6|
    |c_reg_123                 |   9|          2|    3|          6|
    |r1_reg_134                |   9|          2|    3|          6|
    |r_reg_112                 |   9|          2|    3|          6|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 149|         31|   24|         65|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |ap_CS_fsm            |  8|   0|    8|          0|
    |c2_reg_145           |  3|   0|    3|          0|
    |c_1_reg_278          |  3|   0|    3|          0|
    |c_2_reg_313          |  3|   0|    3|          0|
    |c_reg_123            |  3|   0|    3|          0|
    |inverse_OK_reg_293   |  0|   0|   32|         32|
    |r1_reg_134           |  3|   0|    3|          0|
    |r_1_reg_265          |  3|   0|    3|          0|
    |r_2_reg_300          |  3|   0|    3|          0|
    |r_reg_112            |  3|   0|    3|          0|
    |tmp_16_cast_reg_270  |  3|   0|    6|          3|
    |tmp_18_cast_reg_305  |  3|   0|    6|          3|
    |tmp_19_cast_reg_283  |  6|   0|   64|         58|
    |tmp_20_cast_reg_318  |  6|   0|   64|         58|
    +---------------------+---+----+-----+-----------+
    |Total                | 50|   0|  204|        154|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |       AXILiteS       | return value |
|ap_clk                  |  in |    1| ap_ctrl_hs | cholesky_inverse_top | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | cholesky_inverse_top | return value |
|interrupt               | out |    1| ap_ctrl_hs | cholesky_inverse_top | return value |
|A_address0              | out |    4|  ap_memory |           A          |     array    |
|A_ce0                   | out |    1|  ap_memory |           A          |     array    |
|A_q0                    |  in |   32|  ap_memory |           A          |     array    |
|InverseA_address0       | out |    4|  ap_memory |       InverseA       |     array    |
|InverseA_ce0            | out |    1|  ap_memory |       InverseA       |     array    |
|InverseA_we0            | out |    1|  ap_memory |       InverseA       |     array    |
|InverseA_d0             | out |   32|  ap_memory |       InverseA       |     array    |
+------------------------+-----+-----+------------+----------------------+--------------+

