$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
  $var wire 1 # clk $end
  $var wire 1 $ reset $end
  $var wire 1 % op_start_btn $end
  $var wire 1 & interlock_sig $end
  $var wire 4 ' current_process [3:0] $end
  $var wire 1 ( source_status $end
  $var wire 1 ) env_status $end
 $upscope $end
 $scope module scanner_top $end
  $var wire 1 * clk $end
  $var wire 1 + reset $end
  $var wire 1 , op_start_btn $end
  $var wire 1 - interlock_sig $end
  $var wire 4 . current_process [3:0] $end
  $var wire 1 / source_status $end
  $var wire 1 0 env_status $end
  $var wire 1 1 cmd_wl_load $end
  $var wire 1 2 cmd_wl_unload $end
  $var wire 1 3 cmd_rl_load $end
  $var wire 1 4 cmd_rl_unload $end
  $var wire 1 5 cmd_ws_calib $end
  $var wire 1 6 cmd_ws_align $end
  $var wire 1 7 cmd_ws_scan $end
  $var wire 1 8 cmd_rs_calib $end
  $var wire 1 9 cmd_rs_scan $end
  $var wire 1 : cmd_source_active $end
  $var wire 1 ; wl_ready $end
  $var wire 1 < rl_ready $end
  $var wire 1 = ws_done $end
  $var wire 1 > rs_done $end
  $var wire 1 ? env_ok $end
  $var wire 8 @ wafer_index [7:0] $end
  $scope module u_handler $end
   $var wire 1 A clk $end
   $var wire 1 B reset $end
   $var wire 1 C cmd_wl_load $end
   $var wire 1 D cmd_wl_unload $end
   $var wire 1 E cmd_rl_load $end
   $var wire 1 F cmd_rl_unload $end
   $var wire 1 G wl_ready $end
   $var wire 1 H rl_ready $end
   $var wire 4 I wl_timer [3:0] $end
   $var wire 4 J rl_timer [3:0] $end
  $upscope $end
  $scope module u_main $end
   $var wire 32 t LOT_SIZE [31:0] $end
   $var wire 1 K clk $end
   $var wire 1 L reset $end
   $var wire 1 M start_op $end
   $var wire 1 N safety_sensor $end
   $var wire 1 O wl_ready $end
   $var wire 1 P rl_ready $end
   $var wire 1 Q ws_done $end
   $var wire 1 R rs_done $end
   $var wire 1 S env_ok $end
   $var wire 1 T cmd_wl_load $end
   $var wire 1 U cmd_wl_unload $end
   $var wire 1 V cmd_rl_load $end
   $var wire 1 W cmd_rl_unload $end
   $var wire 1 X cmd_ws_calib $end
   $var wire 1 Y cmd_ws_align $end
   $var wire 1 Z cmd_ws_scan $end
   $var wire 1 [ cmd_rs_calib $end
   $var wire 1 \ cmd_rs_scan $end
   $var wire 1 ] cmd_source_active $end
   $var wire 4 ^ process_state [3:0] $end
   $var wire 8 _ wafer_index [7:0] $end
   $var wire 4 u IDLE [3:0] $end
   $var wire 4 v ENV_CHECK [3:0] $end
   $var wire 4 w LOAD_RET [3:0] $end
   $var wire 4 x LOAD_WFR [3:0] $end
   $var wire 4 y SETUP [3:0] $end
   $var wire 4 z ALIGN [3:0] $end
   $var wire 4 { EXPOSE [3:0] $end
   $var wire 4 | UNLOAD [3:0] $end
   $var wire 4 } ERROR [3:0] $end
   $var wire 8 ~ LOT_SIZE_U8 [7:0] $end
   $var wire 4 ` state [3:0] $end
   $var wire 4 a next_state [3:0] $end
   $var wire 8 b next_wafer_index [7:0] $end
  $upscope $end
  $scope module u_source $end
   $var wire 1 c clk $end
   $var wire 1 d reset $end
   $var wire 1 e cmd_source_active $end
   $var wire 1 f source_on $end
   $var wire 1 g env_ok $end
   $var wire 4 h env_timer [3:0] $end
  $upscope $end
  $scope module u_stage $end
   $var wire 1 i clk $end
   $var wire 1 j reset $end
   $var wire 1 k cmd_ws_calib $end
   $var wire 1 l cmd_ws_align $end
   $var wire 1 m cmd_ws_scan $end
   $var wire 1 n cmd_rs_calib $end
   $var wire 1 o cmd_rs_scan $end
   $var wire 1 p ws_done $end
   $var wire 1 q rs_done $end
   $var wire 5 r ws_timer [4:0] $end
   $var wire 5 s rs_timer [4:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
1$
0%
0&
b0000 '
0(
0)
1*
1+
0,
0-
b0000 .
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
b00000000 @
1A
1B
0C
0D
0E
0F
0G
0H
b0000 I
b0000 J
1K
1L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
b0000 ^
b00000000 _
b0000 `
b0000 a
b00000000 b
1c
1d
0e
0f
0g
b0000 h
1i
1j
0k
0l
0m
0n
0o
0p
0q
b00000 r
b00000 s
b00000000000000000000000000011001 t
b0000 u
b0001 v
b0010 w
b0011 x
b0100 y
b0101 z
b0110 {
b0111 |
b1111 }
b00011001 ~
#1040600003
