{"filename": "iverilog-12.0-1-aarch64.pkg.tar.xz", "name": "iverilog", "base": "iverilog", "version": "12.0-1", "desc": "Icarus Verilog compiler and simulation tool", "csize": "1774132", "isize": "7405478", "md5sum": "d54cef1ff8d400b2a5e599cc2e73200a", "sha256sum": "4ebc482e07f0a23daaef3cef91cffd11773a0cbe5d7ae35a08b8959bfbcf6eb4", "pgpsig": "iQIzBAABCAAdFiEEaLNTfzmjE7PldNBndxk/FSvb5qYFAmQ9iIIACgkQdxk/FSvb5qbFkg//WPD5DLu0aRA0WO5imaqFujyR8a6U7rNkiHA2NJtqqIddEwBqkOXbPD89p1TLswlFjO4aNG8LFPLjPYb0Uw+uhGLFkdTJGwLho27JFUxNDz06w0w7+J8ZldiThbSI9X06DDwMZMYCi5nQXEwlasFU9yv2qF9yjcRa7g4BxncNfT1InM233W+tKazAONygUP1eA1/qYRV07WvnUNtQPyeQSdp1L+4C25qs7y5/58Sl7pn3zN21QA2ml7mGd7hZyFzlkjJLXb2I7E5mGZRK9Fmt2c1Gt7L6r2UH+hgHxLglVkateEu08VKW8JHMWOKHJjao2i3YLjUMxYg17PpZfogoG4erg3enuPrNSa5PdIOiyu0w860IJGbg0M2LOMDZ8hGjTwjXuYdCQJKAPh2GfbLdvizENdi2hjjbFYmnaQU3tfzaHFkahaKPP5QETmskjGoyZGXjks/pER0Itnpr4dVmdNRd//QpBT0I+jyszP1YPSFgWRWa9LXPT8TtQe26T5hvf8ZgkKP6VXaq5frFE8QzESzZrSevUtCraDCd582mQXXtzU+FBU4UdQfXd1/rb0f122Nl2/TFQhxiAJ1qio/MUPYnOnP2fKB+jNlmm4dagahYiU/O1l7Fo88njQvoQW9OQ/3l8Iu+Hjcy7K4tEyhynx/eZKyxT8kKxmKmp1VnpSE=", "url": "https://github.com/steveicarus/iverilog", "license": "GPL", "arch": "aarch64", "builddate": "1681754154", "packager": "Arch Linux ARM Build System <builder+n1@archlinuxarm.org>"}