module counter_up_4bit(input clk, input reset, input enable, output reg [3:0] count);
  always @(posedge clk or posedge reset) begin
    if (reset) begin
      count <= 4'b0;
    end else if (enable) begin
      count <= count + 4'b1;
    end
  end
endmodule
