#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Oct 11 12:23:13 2022
# Process ID: 9484
# Current directory: D:/1111/DCCDL/VIVADO/Lab2/serial_comparator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11600 D:\1111\DCCDL\VIVADO\Lab2\serial_comparator\serial_comparator.xpr
# Log file: D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/vivado.log
# Journal file: D:/1111/DCCDL/VIVADO/Lab2/serial_comparator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator.xpr
INFO: [Project 1-313] Project file moved from 'E:/1111/DCCDL/VIVADO/Lab2/serial_comparator' since last save.
ERROR: [Project 1-208] No val for DA Elab Attr
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-192] Failed to load run synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirModelSim has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirQuesta has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirIES has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirXcelium has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirVCS has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirRiviera has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirActiveHdl has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirModelSim has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirQuesta has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirIES has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirXcelium has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirVCS has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirRiviera has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirActiveHdl has no valid value
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name IPDefaultOutputPath
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator.ip_user_files', nor could it be found using path 'E:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator.ip_user_files'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name DcpsUptoDate
WARNING: [Project 1-231] Project 'serial_comparator.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 778.898 ; gain = 124.438
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
save_project_as serial_comparator2 D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2 -force
save_project_as: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 820.332 ; gain = 0.000
file mkdir D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sim_1/new/feed_test_tb.v w ]
add_files -fileset sim_1 D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sim_1/new/feed_test_tb.v
update_compile_order -fileset sim_1
close [ open D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sources_1/new/lab2_top.v w ]
add_files D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sources_1/new/lab2_top.v
update_compile_order -fileset sources_1
set_property top lab2_top [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'feed_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj feed_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sources_1/new/max_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sim_1/new/feed_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feed_test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
"xelab -wto 6509026c369442bc9fa9f302dc078ec0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot feed_test_tb_behav xil_defaultlib.feed_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6509026c369442bc9fa9f302dc078ec0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot feed_test_tb_behav xil_defaultlib.feed_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'clk' on this module [D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sim_1/new/feed_test_tb.v:14]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 858.488 ; gain = 14.988
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs synth_1 -jobs 4
[Tue Oct 11 13:23:38 2022] Launched synth_1...
Run output will be captured here: D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'feed_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj feed_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sources_1/new/max_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sim_1/new/feed_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feed_test_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
"xelab -wto 6509026c369442bc9fa9f302dc078ec0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot feed_test_tb_behav xil_defaultlib.feed_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6509026c369442bc9fa9f302dc078ec0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot feed_test_tb_behav xil_defaultlib.feed_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'clk' on this module [D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sim_1/new/feed_test_tb.v:14]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'feed_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj feed_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sources_1/new/lab2_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sources_1/new/max_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sim_1/new/feed_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feed_test_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
"xelab -wto 6509026c369442bc9fa9f302dc078ec0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot feed_test_tb_behav xil_defaultlib.feed_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6509026c369442bc9fa9f302dc078ec0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot feed_test_tb_behav xil_defaultlib.feed_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.max_comparator
Compiling module xil_defaultlib.lab2_top
Compiling module xil_defaultlib.feed_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot feed_test_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim/xsim.dir/feed_test_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim/xsim.dir/feed_test_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 11 13:25:43 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 11 13:25:43 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 860.844 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "feed_test_tb_behav -key {Behavioral:sim_1:Functional:feed_test_tb} -tclbatch {feed_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source feed_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'feed_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 870.266 ; gain = 9.422
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 903.480 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'feed_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj feed_test_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
"xelab -wto 6509026c369442bc9fa9f302dc078ec0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot feed_test_tb_behav xil_defaultlib.feed_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6509026c369442bc9fa9f302dc078ec0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot feed_test_tb_behav xil_defaultlib.feed_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 903.480 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'feed_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj feed_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sources_1/new/lab2_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sources_1/new/max_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sim_1/new/feed_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feed_test_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
"xelab -wto 6509026c369442bc9fa9f302dc078ec0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot feed_test_tb_behav xil_defaultlib.feed_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6509026c369442bc9fa9f302dc078ec0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot feed_test_tb_behav xil_defaultlib.feed_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.max_comparator
Compiling module xil_defaultlib.lab2_top
Compiling module xil_defaultlib.feed_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot feed_test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 903.480 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'feed_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj feed_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sources_1/new/lab2_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sources_1/new/max_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sim_1/new/feed_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feed_test_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
"xelab -wto 6509026c369442bc9fa9f302dc078ec0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot feed_test_tb_behav xil_defaultlib.feed_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6509026c369442bc9fa9f302dc078ec0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot feed_test_tb_behav xil_defaultlib.feed_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.max_comparator
Compiling module xil_defaultlib.lab2_top
Compiling module xil_defaultlib.feed_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot feed_test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 903.480 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'feed_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj feed_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sources_1/new/lab2_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sources_1/new/max_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sim_1/new/feed_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feed_test_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
"xelab -wto 6509026c369442bc9fa9f302dc078ec0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot feed_test_tb_behav xil_defaultlib.feed_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6509026c369442bc9fa9f302dc078ec0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot feed_test_tb_behav xil_defaultlib.feed_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.max_comparator
Compiling module xil_defaultlib.lab2_top
Compiling module xil_defaultlib.feed_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot feed_test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 903.480 ; gain = 0.000
save_wave_config {D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/feed_test_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/feed_test_tb_behav.wcfg
set_property xsim.view D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/feed_test_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'feed_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj feed_test_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
"xelab -wto 6509026c369442bc9fa9f302dc078ec0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot feed_test_tb_behav xil_defaultlib.feed_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6509026c369442bc9fa9f302dc078ec0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot feed_test_tb_behav xil_defaultlib.feed_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "feed_test_tb_behav -key {Behavioral:sim_1:Functional:feed_test_tb} -tclbatch {feed_test_tb.tcl} -view {D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/feed_test_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/feed_test_tb_behav.wcfg
source feed_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'feed_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 920.098 ; gain = 6.145
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'feed_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj feed_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sources_1/new/lab2_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sources_1/new/max_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sim_1/new/feed_test_tb.v" into library xil_defaultlib
ERROR: [VRFC 10-1342] root scope declaration is not allowed in verilog 95/2K mode [D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sim_1/new/feed_test_tb.v:5]
INFO: [VRFC 10-311] analyzing module feed_test_tb
ERROR: [VRFC 10-2865] module 'feed_test_tb' ignored due to previous errors [D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sim_1/new/feed_test_tb.v:10]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'feed_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj feed_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sources_1/new/lab2_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sources_1/new/max_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sim_1/new/feed_test_tb.v" into library xil_defaultlib
ERROR: [VRFC 10-1342] root scope declaration is not allowed in verilog 95/2K mode [D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sim_1/new/feed_test_tb.v:5]
INFO: [VRFC 10-311] analyzing module feed_test_tb
ERROR: [VRFC 10-2865] module 'feed_test_tb' ignored due to previous errors [D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sim_1/new/feed_test_tb.v:10]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_files -from_files D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sim_1/new/feed_test_tb.sv -to_files D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sim_1/new/feed_test_tb.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sim_1/new/feed_test_tb.v' with file 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sim_1/new/feed_test_tb.sv'.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'feed_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj feed_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sim_1/new/feed_test_tb.sv" into library xil_defaultlib
ERROR: [VRFC 10-1342] root scope declaration is not allowed in verilog 95/2K mode [D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sim_1/new/feed_test_tb.sv:5]
INFO: [VRFC 10-311] analyzing module feed_test_tb
ERROR: [VRFC 10-2865] module 'feed_test_tb' ignored due to previous errors [D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sim_1/new/feed_test_tb.sv:10]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'feed_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj feed_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sim_1/new/feed_test_tb.sv" into library xil_defaultlib
ERROR: [VRFC 10-1342] root scope declaration is not allowed in verilog 95/2K mode [D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sim_1/new/feed_test_tb.sv:5]
INFO: [VRFC 10-311] analyzing module feed_test_tb
ERROR: [VRFC 10-2865] module 'feed_test_tb' ignored due to previous errors [D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sim_1/new/feed_test_tb.sv:10]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'feed_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj feed_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sim_1/new/feed_test_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feed_test_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
"xelab -wto 6509026c369442bc9fa9f302dc078ec0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot feed_test_tb_behav xil_defaultlib.feed_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6509026c369442bc9fa9f302dc078ec0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot feed_test_tb_behav xil_defaultlib.feed_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.max_comparator
Compiling module xil_defaultlib.lab2_top
Compiling module xil_defaultlib.feed_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot feed_test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "feed_test_tb_behav -key {Behavioral:sim_1:Functional:feed_test_tb} -tclbatch {feed_test_tb.tcl} -view {D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/feed_test_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/feed_test_tb_behav.wcfg
source feed_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'feed_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 942.641 ; gain = 0.316
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'feed_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj feed_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sources_1/new/lab2_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sources_1/new/max_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sim_1/new/feed_test_tb.sv" into library xil_defaultlib
ERROR: [VRFC 10-1342] root scope declaration is not allowed in verilog 95/2K mode [D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sim_1/new/feed_test_tb.sv:5]
INFO: [VRFC 10-311] analyzing module feed_test_tb
ERROR: [VRFC 10-2865] module 'feed_test_tb' ignored due to previous errors [D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sim_1/new/feed_test_tb.sv:10]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_files -from_files D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sim_1/new/feed_test_tb.v -to_files D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sim_1/new/feed_test_tb.sv -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sim_1/new/feed_test_tb.sv' with file 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2/serial_comparator2.srcs/sim_1/new/feed_test_tb.v'.
close_project
open_project D:/1111/DCCDL/VIVADO/Lab2/serial_comparator2/serial_comparator2.xpr
INFO: [Project 1-313] Project file moved from 'D:/1111/DCCDL/VIVADO/Lab2/serial_comparator/serial_comparator2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
