#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000025532ae6cf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000025532b2bc90_0 .net "PC", 31 0, v0000025532b25260_0;  1 drivers
v0000025532b2b6f0_0 .var "clk", 0 0;
v0000025532b2a9d0_0 .net "clkout", 0 0, L_0000025532b2c5c0;  1 drivers
v0000025532b2a610_0 .net "cycles_consumed", 31 0, v0000025532b2b5b0_0;  1 drivers
v0000025532b2a1b0_0 .var "rst", 0 0;
S_0000025532ae7010 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000025532ae6cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000025532aff3d0 .param/l "RType" 0 4 2, C4<000000>;
P_0000025532aff408 .param/l "add" 0 4 5, C4<100000>;
P_0000025532aff440 .param/l "addi" 0 4 8, C4<001000>;
P_0000025532aff478 .param/l "addu" 0 4 5, C4<100001>;
P_0000025532aff4b0 .param/l "and_" 0 4 5, C4<100100>;
P_0000025532aff4e8 .param/l "andi" 0 4 8, C4<001100>;
P_0000025532aff520 .param/l "beq" 0 4 10, C4<000100>;
P_0000025532aff558 .param/l "bne" 0 4 10, C4<000101>;
P_0000025532aff590 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000025532aff5c8 .param/l "j" 0 4 12, C4<000010>;
P_0000025532aff600 .param/l "jal" 0 4 12, C4<000011>;
P_0000025532aff638 .param/l "jr" 0 4 6, C4<001000>;
P_0000025532aff670 .param/l "lw" 0 4 8, C4<100011>;
P_0000025532aff6a8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000025532aff6e0 .param/l "or_" 0 4 5, C4<100101>;
P_0000025532aff718 .param/l "ori" 0 4 8, C4<001101>;
P_0000025532aff750 .param/l "sgt" 0 4 6, C4<101011>;
P_0000025532aff788 .param/l "sll" 0 4 6, C4<000000>;
P_0000025532aff7c0 .param/l "slt" 0 4 5, C4<101010>;
P_0000025532aff7f8 .param/l "slti" 0 4 8, C4<101010>;
P_0000025532aff830 .param/l "srl" 0 4 6, C4<000010>;
P_0000025532aff868 .param/l "sub" 0 4 5, C4<100010>;
P_0000025532aff8a0 .param/l "subu" 0 4 5, C4<100011>;
P_0000025532aff8d8 .param/l "sw" 0 4 8, C4<101011>;
P_0000025532aff910 .param/l "xor_" 0 4 5, C4<100110>;
P_0000025532aff948 .param/l "xori" 0 4 8, C4<001110>;
L_0000025532b2cc50 .functor NOT 1, v0000025532b2a1b0_0, C4<0>, C4<0>, C4<0>;
L_0000025532b2c470 .functor NOT 1, v0000025532b2a1b0_0, C4<0>, C4<0>, C4<0>;
L_0000025532b2ccc0 .functor NOT 1, v0000025532b2a1b0_0, C4<0>, C4<0>, C4<0>;
L_0000025532b2c7f0 .functor NOT 1, v0000025532b2a1b0_0, C4<0>, C4<0>, C4<0>;
L_0000025532b2cb00 .functor NOT 1, v0000025532b2a1b0_0, C4<0>, C4<0>, C4<0>;
L_0000025532b2ce10 .functor NOT 1, v0000025532b2a1b0_0, C4<0>, C4<0>, C4<0>;
L_0000025532b2c860 .functor NOT 1, v0000025532b2a1b0_0, C4<0>, C4<0>, C4<0>;
L_0000025532b2c710 .functor NOT 1, v0000025532b2a1b0_0, C4<0>, C4<0>, C4<0>;
L_0000025532b2c5c0 .functor OR 1, v0000025532b2b6f0_0, v0000025532af32b0_0, C4<0>, C4<0>;
L_0000025532b2c2b0 .functor OR 1, L_0000025532baee80, L_0000025532baf740, C4<0>, C4<0>;
L_0000025532b2cda0 .functor AND 1, L_0000025532baed40, L_0000025532bae020, C4<1>, C4<1>;
L_0000025532b2cd30 .functor NOT 1, v0000025532b2a1b0_0, C4<0>, C4<0>, C4<0>;
L_0000025532b2c550 .functor OR 1, L_0000025532baf420, L_0000025532baf7e0, C4<0>, C4<0>;
L_0000025532b2c390 .functor OR 1, L_0000025532b2c550, L_0000025532bafc40, C4<0>, C4<0>;
L_0000025532b2c1d0 .functor OR 1, L_0000025532baeac0, L_0000025532bc0040, C4<0>, C4<0>;
L_0000025532b2cf60 .functor AND 1, L_0000025532bae700, L_0000025532b2c1d0, C4<1>, C4<1>;
L_0000025532b2ca20 .functor OR 1, L_0000025532bc09a0, L_0000025532bc1940, C4<0>, C4<0>;
L_0000025532b2c160 .functor AND 1, L_0000025532bc1da0, L_0000025532b2ca20, C4<1>, C4<1>;
L_0000025532b2cb70 .functor NOT 1, L_0000025532b2c5c0, C4<0>, C4<0>, C4<0>;
v0000025532b25580_0 .net "ALUOp", 3 0, v0000025532af3f30_0;  1 drivers
v0000025532b256c0_0 .net "ALUResult", 31 0, v0000025532b25d00_0;  1 drivers
v0000025532b25760_0 .net "ALUSrc", 0 0, v0000025532af3530_0;  1 drivers
v0000025532b26550_0 .net "ALUin2", 31 0, L_0000025532bc14e0;  1 drivers
v0000025532b26190_0 .net "MemReadEn", 0 0, v0000025532af3a30_0;  1 drivers
v0000025532b26b90_0 .net "MemWriteEn", 0 0, v0000025532af3ad0_0;  1 drivers
v0000025532b260f0_0 .net "MemtoReg", 0 0, v0000025532af3b70_0;  1 drivers
v0000025532b27e50_0 .net "PC", 31 0, v0000025532b25260_0;  alias, 1 drivers
v0000025532b26230_0 .net "PCPlus1", 31 0, L_0000025532bae8e0;  1 drivers
v0000025532b27ef0_0 .net "PCsrc", 0 0, v0000025532b24860_0;  1 drivers
v0000025532b262d0_0 .net "RegDst", 0 0, v0000025532af2950_0;  1 drivers
v0000025532b27130_0 .net "RegWriteEn", 0 0, v0000025532af3cb0_0;  1 drivers
v0000025532b26370_0 .net "WriteRegister", 4 0, L_0000025532bae200;  1 drivers
v0000025532b27a90_0 .net *"_ivl_0", 0 0, L_0000025532b2cc50;  1 drivers
L_0000025532b61ec0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000025532b27b30_0 .net/2u *"_ivl_10", 4 0, L_0000025532b61ec0;  1 drivers
L_0000025532b622b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025532b269b0_0 .net *"_ivl_101", 15 0, L_0000025532b622b0;  1 drivers
v0000025532b26410_0 .net *"_ivl_102", 31 0, L_0000025532baf380;  1 drivers
L_0000025532b622f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025532b27090_0 .net *"_ivl_105", 25 0, L_0000025532b622f8;  1 drivers
L_0000025532b62340 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025532b26af0_0 .net/2u *"_ivl_106", 31 0, L_0000025532b62340;  1 drivers
v0000025532b264b0_0 .net *"_ivl_108", 0 0, L_0000025532baed40;  1 drivers
L_0000025532b62388 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000025532b265f0_0 .net/2u *"_ivl_110", 5 0, L_0000025532b62388;  1 drivers
v0000025532b26690_0 .net *"_ivl_112", 0 0, L_0000025532bae020;  1 drivers
v0000025532b26f50_0 .net *"_ivl_115", 0 0, L_0000025532b2cda0;  1 drivers
v0000025532b27d10_0 .net *"_ivl_116", 47 0, L_0000025532bae5c0;  1 drivers
L_0000025532b623d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025532b27630_0 .net *"_ivl_119", 15 0, L_0000025532b623d0;  1 drivers
L_0000025532b61f08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000025532b27db0_0 .net/2u *"_ivl_12", 5 0, L_0000025532b61f08;  1 drivers
v0000025532b271d0_0 .net *"_ivl_120", 47 0, L_0000025532bae0c0;  1 drivers
L_0000025532b62418 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025532b26730_0 .net *"_ivl_123", 15 0, L_0000025532b62418;  1 drivers
v0000025532b26c30_0 .net *"_ivl_125", 0 0, L_0000025532bae980;  1 drivers
v0000025532b273b0_0 .net *"_ivl_126", 31 0, L_0000025532bae7a0;  1 drivers
v0000025532b26050_0 .net *"_ivl_128", 47 0, L_0000025532baf100;  1 drivers
v0000025532b27270_0 .net *"_ivl_130", 47 0, L_0000025532bae160;  1 drivers
v0000025532b27bd0_0 .net *"_ivl_132", 47 0, L_0000025532baf600;  1 drivers
v0000025532b26a50_0 .net *"_ivl_134", 47 0, L_0000025532bafd80;  1 drivers
v0000025532b27950_0 .net *"_ivl_14", 0 0, L_0000025532b2a430;  1 drivers
v0000025532b278b0_0 .net *"_ivl_140", 0 0, L_0000025532b2cd30;  1 drivers
L_0000025532b624a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025532b26cd0_0 .net/2u *"_ivl_142", 31 0, L_0000025532b624a8;  1 drivers
L_0000025532b62580 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000025532b26ff0_0 .net/2u *"_ivl_146", 5 0, L_0000025532b62580;  1 drivers
v0000025532b267d0_0 .net *"_ivl_148", 0 0, L_0000025532baf420;  1 drivers
L_0000025532b625c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000025532b27310_0 .net/2u *"_ivl_150", 5 0, L_0000025532b625c8;  1 drivers
v0000025532b279f0_0 .net *"_ivl_152", 0 0, L_0000025532baf7e0;  1 drivers
v0000025532b26eb0_0 .net *"_ivl_155", 0 0, L_0000025532b2c550;  1 drivers
L_0000025532b62610 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000025532b27770_0 .net/2u *"_ivl_156", 5 0, L_0000025532b62610;  1 drivers
v0000025532b26870_0 .net *"_ivl_158", 0 0, L_0000025532bafc40;  1 drivers
L_0000025532b61f50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000025532b26910_0 .net/2u *"_ivl_16", 4 0, L_0000025532b61f50;  1 drivers
v0000025532b26d70_0 .net *"_ivl_161", 0 0, L_0000025532b2c390;  1 drivers
L_0000025532b62658 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025532b27450_0 .net/2u *"_ivl_162", 15 0, L_0000025532b62658;  1 drivers
v0000025532b27c70_0 .net *"_ivl_164", 31 0, L_0000025532baf880;  1 drivers
v0000025532b276d0_0 .net *"_ivl_167", 0 0, L_0000025532bae480;  1 drivers
v0000025532b26e10_0 .net *"_ivl_168", 15 0, L_0000025532bafce0;  1 drivers
v0000025532b274f0_0 .net *"_ivl_170", 31 0, L_0000025532baea20;  1 drivers
v0000025532b27590_0 .net *"_ivl_174", 31 0, L_0000025532bae660;  1 drivers
L_0000025532b626a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025532b27810_0 .net *"_ivl_177", 25 0, L_0000025532b626a0;  1 drivers
L_0000025532b626e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025532b28d80_0 .net/2u *"_ivl_178", 31 0, L_0000025532b626e8;  1 drivers
v0000025532b28b00_0 .net *"_ivl_180", 0 0, L_0000025532bae700;  1 drivers
L_0000025532b62730 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025532b28ec0_0 .net/2u *"_ivl_182", 5 0, L_0000025532b62730;  1 drivers
v0000025532b29c80_0 .net *"_ivl_184", 0 0, L_0000025532baeac0;  1 drivers
L_0000025532b62778 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000025532b28880_0 .net/2u *"_ivl_186", 5 0, L_0000025532b62778;  1 drivers
v0000025532b28e20_0 .net *"_ivl_188", 0 0, L_0000025532bc0040;  1 drivers
v0000025532b28a60_0 .net *"_ivl_19", 4 0, L_0000025532b2b970;  1 drivers
v0000025532b287e0_0 .net *"_ivl_191", 0 0, L_0000025532b2c1d0;  1 drivers
v0000025532b28ba0_0 .net *"_ivl_193", 0 0, L_0000025532b2cf60;  1 drivers
L_0000025532b627c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000025532b282e0_0 .net/2u *"_ivl_194", 5 0, L_0000025532b627c0;  1 drivers
v0000025532b289c0_0 .net *"_ivl_196", 0 0, L_0000025532bc0900;  1 drivers
L_0000025532b62808 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000025532b29dc0_0 .net/2u *"_ivl_198", 31 0, L_0000025532b62808;  1 drivers
L_0000025532b61e78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025532b28920_0 .net/2u *"_ivl_2", 5 0, L_0000025532b61e78;  1 drivers
v0000025532b28100_0 .net *"_ivl_20", 4 0, L_0000025532b2a4d0;  1 drivers
v0000025532b28380_0 .net *"_ivl_200", 31 0, L_0000025532bc0860;  1 drivers
v0000025532b298c0_0 .net *"_ivl_204", 31 0, L_0000025532bc00e0;  1 drivers
L_0000025532b62850 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025532b28c40_0 .net *"_ivl_207", 25 0, L_0000025532b62850;  1 drivers
L_0000025532b62898 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025532b28ce0_0 .net/2u *"_ivl_208", 31 0, L_0000025532b62898;  1 drivers
v0000025532b295a0_0 .net *"_ivl_210", 0 0, L_0000025532bc1da0;  1 drivers
L_0000025532b628e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025532b284c0_0 .net/2u *"_ivl_212", 5 0, L_0000025532b628e0;  1 drivers
v0000025532b28060_0 .net *"_ivl_214", 0 0, L_0000025532bc09a0;  1 drivers
L_0000025532b62928 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000025532b281a0_0 .net/2u *"_ivl_216", 5 0, L_0000025532b62928;  1 drivers
v0000025532b28740_0 .net *"_ivl_218", 0 0, L_0000025532bc1940;  1 drivers
v0000025532b28420_0 .net *"_ivl_221", 0 0, L_0000025532b2ca20;  1 drivers
v0000025532b28240_0 .net *"_ivl_223", 0 0, L_0000025532b2c160;  1 drivers
L_0000025532b62970 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000025532b28560_0 .net/2u *"_ivl_224", 5 0, L_0000025532b62970;  1 drivers
v0000025532b28f60_0 .net *"_ivl_226", 0 0, L_0000025532bc05e0;  1 drivers
v0000025532b29000_0 .net *"_ivl_228", 31 0, L_0000025532bc0360;  1 drivers
v0000025532b28600_0 .net *"_ivl_24", 0 0, L_0000025532b2ccc0;  1 drivers
L_0000025532b61f98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000025532b290a0_0 .net/2u *"_ivl_26", 4 0, L_0000025532b61f98;  1 drivers
v0000025532b29140_0 .net *"_ivl_29", 4 0, L_0000025532b2a570;  1 drivers
v0000025532b291e0_0 .net *"_ivl_32", 0 0, L_0000025532b2c7f0;  1 drivers
L_0000025532b61fe0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000025532b29280_0 .net/2u *"_ivl_34", 4 0, L_0000025532b61fe0;  1 drivers
v0000025532b29320_0 .net *"_ivl_37", 4 0, L_0000025532b2ab10;  1 drivers
v0000025532b286a0_0 .net *"_ivl_40", 0 0, L_0000025532b2cb00;  1 drivers
L_0000025532b62028 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025532b293c0_0 .net/2u *"_ivl_42", 15 0, L_0000025532b62028;  1 drivers
v0000025532b29460_0 .net *"_ivl_45", 15 0, L_0000025532baf920;  1 drivers
v0000025532b29500_0 .net *"_ivl_48", 0 0, L_0000025532b2ce10;  1 drivers
v0000025532b29aa0_0 .net *"_ivl_5", 5 0, L_0000025532b2a250;  1 drivers
L_0000025532b62070 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025532b29640_0 .net/2u *"_ivl_50", 36 0, L_0000025532b62070;  1 drivers
L_0000025532b620b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025532b296e0_0 .net/2u *"_ivl_52", 31 0, L_0000025532b620b8;  1 drivers
v0000025532b29780_0 .net *"_ivl_55", 4 0, L_0000025532baf9c0;  1 drivers
v0000025532b29820_0 .net *"_ivl_56", 36 0, L_0000025532baef20;  1 drivers
v0000025532b29960_0 .net *"_ivl_58", 36 0, L_0000025532bae2a0;  1 drivers
v0000025532b29e60_0 .net *"_ivl_62", 0 0, L_0000025532b2c860;  1 drivers
L_0000025532b62100 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025532b29a00_0 .net/2u *"_ivl_64", 5 0, L_0000025532b62100;  1 drivers
v0000025532b29b40_0 .net *"_ivl_67", 5 0, L_0000025532baeca0;  1 drivers
v0000025532b29be0_0 .net *"_ivl_70", 0 0, L_0000025532b2c710;  1 drivers
L_0000025532b62148 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025532b29d20_0 .net/2u *"_ivl_72", 57 0, L_0000025532b62148;  1 drivers
L_0000025532b62190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025532b29f00_0 .net/2u *"_ivl_74", 31 0, L_0000025532b62190;  1 drivers
v0000025532b2acf0_0 .net *"_ivl_77", 25 0, L_0000025532bae840;  1 drivers
v0000025532b2be70_0 .net *"_ivl_78", 57 0, L_0000025532baf2e0;  1 drivers
v0000025532b2ae30_0 .net *"_ivl_8", 0 0, L_0000025532b2c470;  1 drivers
v0000025532b2b790_0 .net *"_ivl_80", 57 0, L_0000025532baf060;  1 drivers
L_0000025532b621d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000025532b2b510_0 .net/2u *"_ivl_84", 31 0, L_0000025532b621d8;  1 drivers
L_0000025532b62220 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000025532b2bf10_0 .net/2u *"_ivl_88", 5 0, L_0000025532b62220;  1 drivers
v0000025532b2a070_0 .net *"_ivl_90", 0 0, L_0000025532baee80;  1 drivers
L_0000025532b62268 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000025532b2a390_0 .net/2u *"_ivl_92", 5 0, L_0000025532b62268;  1 drivers
v0000025532b2b290_0 .net *"_ivl_94", 0 0, L_0000025532baf740;  1 drivers
v0000025532b2b1f0_0 .net *"_ivl_97", 0 0, L_0000025532b2c2b0;  1 drivers
v0000025532b2a930_0 .net *"_ivl_98", 47 0, L_0000025532bafa60;  1 drivers
v0000025532b2aed0_0 .net "adderResult", 31 0, L_0000025532badee0;  1 drivers
v0000025532b2abb0_0 .net "address", 31 0, L_0000025532baec00;  1 drivers
v0000025532b2a7f0_0 .net "clk", 0 0, L_0000025532b2c5c0;  alias, 1 drivers
v0000025532b2b5b0_0 .var "cycles_consumed", 31 0;
v0000025532b2a750_0 .net "extImm", 31 0, L_0000025532bae520;  1 drivers
v0000025532b2bd30_0 .net "funct", 5 0, L_0000025532baeb60;  1 drivers
v0000025532b2a110_0 .net "hlt", 0 0, v0000025532af32b0_0;  1 drivers
v0000025532b2bb50_0 .net "imm", 15 0, L_0000025532baefc0;  1 drivers
v0000025532b2b830_0 .net "immediate", 31 0, L_0000025532bc0ea0;  1 drivers
v0000025532b2bbf0_0 .net "input_clk", 0 0, v0000025532b2b6f0_0;  1 drivers
v0000025532b2af70_0 .net "instruction", 31 0, L_0000025532badf80;  1 drivers
v0000025532b2b010_0 .net "memoryReadData", 31 0, v0000025532b24fe0_0;  1 drivers
v0000025532b2a2f0_0 .net "nextPC", 31 0, L_0000025532bafb00;  1 drivers
v0000025532b2ac50_0 .net "opcode", 5 0, L_0000025532b2b8d0;  1 drivers
v0000025532b2a6b0_0 .net "rd", 4 0, L_0000025532b2ba10;  1 drivers
v0000025532b2b0b0_0 .net "readData1", 31 0, L_0000025532b2c0f0;  1 drivers
v0000025532b2bab0_0 .net "readData1_w", 31 0, L_0000025532bc1300;  1 drivers
v0000025532b2ad90_0 .net "readData2", 31 0, L_0000025532b2cef0;  1 drivers
v0000025532b2b150_0 .net "rs", 4 0, L_0000025532b2aa70;  1 drivers
v0000025532b2b650_0 .net "rst", 0 0, v0000025532b2a1b0_0;  1 drivers
v0000025532b2bdd0_0 .net "rt", 4 0, L_0000025532baf4c0;  1 drivers
v0000025532b2b330_0 .net "shamt", 31 0, L_0000025532baede0;  1 drivers
v0000025532b2b3d0_0 .net "wire_instruction", 31 0, L_0000025532b2ce80;  1 drivers
v0000025532b2a890_0 .net "writeData", 31 0, L_0000025532bc11c0;  1 drivers
v0000025532b2b470_0 .net "zero", 0 0, L_0000025532bc0220;  1 drivers
L_0000025532b2a250 .part L_0000025532badf80, 26, 6;
L_0000025532b2b8d0 .functor MUXZ 6, L_0000025532b2a250, L_0000025532b61e78, L_0000025532b2cc50, C4<>;
L_0000025532b2a430 .cmp/eq 6, L_0000025532b2b8d0, L_0000025532b61f08;
L_0000025532b2b970 .part L_0000025532badf80, 11, 5;
L_0000025532b2a4d0 .functor MUXZ 5, L_0000025532b2b970, L_0000025532b61f50, L_0000025532b2a430, C4<>;
L_0000025532b2ba10 .functor MUXZ 5, L_0000025532b2a4d0, L_0000025532b61ec0, L_0000025532b2c470, C4<>;
L_0000025532b2a570 .part L_0000025532badf80, 21, 5;
L_0000025532b2aa70 .functor MUXZ 5, L_0000025532b2a570, L_0000025532b61f98, L_0000025532b2ccc0, C4<>;
L_0000025532b2ab10 .part L_0000025532badf80, 16, 5;
L_0000025532baf4c0 .functor MUXZ 5, L_0000025532b2ab10, L_0000025532b61fe0, L_0000025532b2c7f0, C4<>;
L_0000025532baf920 .part L_0000025532badf80, 0, 16;
L_0000025532baefc0 .functor MUXZ 16, L_0000025532baf920, L_0000025532b62028, L_0000025532b2cb00, C4<>;
L_0000025532baf9c0 .part L_0000025532badf80, 6, 5;
L_0000025532baef20 .concat [ 5 32 0 0], L_0000025532baf9c0, L_0000025532b620b8;
L_0000025532bae2a0 .functor MUXZ 37, L_0000025532baef20, L_0000025532b62070, L_0000025532b2ce10, C4<>;
L_0000025532baede0 .part L_0000025532bae2a0, 0, 32;
L_0000025532baeca0 .part L_0000025532badf80, 0, 6;
L_0000025532baeb60 .functor MUXZ 6, L_0000025532baeca0, L_0000025532b62100, L_0000025532b2c860, C4<>;
L_0000025532bae840 .part L_0000025532badf80, 0, 26;
L_0000025532baf2e0 .concat [ 26 32 0 0], L_0000025532bae840, L_0000025532b62190;
L_0000025532baf060 .functor MUXZ 58, L_0000025532baf2e0, L_0000025532b62148, L_0000025532b2c710, C4<>;
L_0000025532baec00 .part L_0000025532baf060, 0, 32;
L_0000025532bae8e0 .arith/sum 32, v0000025532b25260_0, L_0000025532b621d8;
L_0000025532baee80 .cmp/eq 6, L_0000025532b2b8d0, L_0000025532b62220;
L_0000025532baf740 .cmp/eq 6, L_0000025532b2b8d0, L_0000025532b62268;
L_0000025532bafa60 .concat [ 32 16 0 0], L_0000025532baec00, L_0000025532b622b0;
L_0000025532baf380 .concat [ 6 26 0 0], L_0000025532b2b8d0, L_0000025532b622f8;
L_0000025532baed40 .cmp/eq 32, L_0000025532baf380, L_0000025532b62340;
L_0000025532bae020 .cmp/eq 6, L_0000025532baeb60, L_0000025532b62388;
L_0000025532bae5c0 .concat [ 32 16 0 0], L_0000025532b2c0f0, L_0000025532b623d0;
L_0000025532bae0c0 .concat [ 32 16 0 0], v0000025532b25260_0, L_0000025532b62418;
L_0000025532bae980 .part L_0000025532baefc0, 15, 1;
LS_0000025532bae7a0_0_0 .concat [ 1 1 1 1], L_0000025532bae980, L_0000025532bae980, L_0000025532bae980, L_0000025532bae980;
LS_0000025532bae7a0_0_4 .concat [ 1 1 1 1], L_0000025532bae980, L_0000025532bae980, L_0000025532bae980, L_0000025532bae980;
LS_0000025532bae7a0_0_8 .concat [ 1 1 1 1], L_0000025532bae980, L_0000025532bae980, L_0000025532bae980, L_0000025532bae980;
LS_0000025532bae7a0_0_12 .concat [ 1 1 1 1], L_0000025532bae980, L_0000025532bae980, L_0000025532bae980, L_0000025532bae980;
LS_0000025532bae7a0_0_16 .concat [ 1 1 1 1], L_0000025532bae980, L_0000025532bae980, L_0000025532bae980, L_0000025532bae980;
LS_0000025532bae7a0_0_20 .concat [ 1 1 1 1], L_0000025532bae980, L_0000025532bae980, L_0000025532bae980, L_0000025532bae980;
LS_0000025532bae7a0_0_24 .concat [ 1 1 1 1], L_0000025532bae980, L_0000025532bae980, L_0000025532bae980, L_0000025532bae980;
LS_0000025532bae7a0_0_28 .concat [ 1 1 1 1], L_0000025532bae980, L_0000025532bae980, L_0000025532bae980, L_0000025532bae980;
LS_0000025532bae7a0_1_0 .concat [ 4 4 4 4], LS_0000025532bae7a0_0_0, LS_0000025532bae7a0_0_4, LS_0000025532bae7a0_0_8, LS_0000025532bae7a0_0_12;
LS_0000025532bae7a0_1_4 .concat [ 4 4 4 4], LS_0000025532bae7a0_0_16, LS_0000025532bae7a0_0_20, LS_0000025532bae7a0_0_24, LS_0000025532bae7a0_0_28;
L_0000025532bae7a0 .concat [ 16 16 0 0], LS_0000025532bae7a0_1_0, LS_0000025532bae7a0_1_4;
L_0000025532baf100 .concat [ 16 32 0 0], L_0000025532baefc0, L_0000025532bae7a0;
L_0000025532bae160 .arith/sum 48, L_0000025532bae0c0, L_0000025532baf100;
L_0000025532baf600 .functor MUXZ 48, L_0000025532bae160, L_0000025532bae5c0, L_0000025532b2cda0, C4<>;
L_0000025532bafd80 .functor MUXZ 48, L_0000025532baf600, L_0000025532bafa60, L_0000025532b2c2b0, C4<>;
L_0000025532badee0 .part L_0000025532bafd80, 0, 32;
L_0000025532bafb00 .functor MUXZ 32, L_0000025532bae8e0, L_0000025532badee0, v0000025532b24860_0, C4<>;
L_0000025532badf80 .functor MUXZ 32, L_0000025532b2ce80, L_0000025532b624a8, L_0000025532b2cd30, C4<>;
L_0000025532baf420 .cmp/eq 6, L_0000025532b2b8d0, L_0000025532b62580;
L_0000025532baf7e0 .cmp/eq 6, L_0000025532b2b8d0, L_0000025532b625c8;
L_0000025532bafc40 .cmp/eq 6, L_0000025532b2b8d0, L_0000025532b62610;
L_0000025532baf880 .concat [ 16 16 0 0], L_0000025532baefc0, L_0000025532b62658;
L_0000025532bae480 .part L_0000025532baefc0, 15, 1;
LS_0000025532bafce0_0_0 .concat [ 1 1 1 1], L_0000025532bae480, L_0000025532bae480, L_0000025532bae480, L_0000025532bae480;
LS_0000025532bafce0_0_4 .concat [ 1 1 1 1], L_0000025532bae480, L_0000025532bae480, L_0000025532bae480, L_0000025532bae480;
LS_0000025532bafce0_0_8 .concat [ 1 1 1 1], L_0000025532bae480, L_0000025532bae480, L_0000025532bae480, L_0000025532bae480;
LS_0000025532bafce0_0_12 .concat [ 1 1 1 1], L_0000025532bae480, L_0000025532bae480, L_0000025532bae480, L_0000025532bae480;
L_0000025532bafce0 .concat [ 4 4 4 4], LS_0000025532bafce0_0_0, LS_0000025532bafce0_0_4, LS_0000025532bafce0_0_8, LS_0000025532bafce0_0_12;
L_0000025532baea20 .concat [ 16 16 0 0], L_0000025532baefc0, L_0000025532bafce0;
L_0000025532bae520 .functor MUXZ 32, L_0000025532baea20, L_0000025532baf880, L_0000025532b2c390, C4<>;
L_0000025532bae660 .concat [ 6 26 0 0], L_0000025532b2b8d0, L_0000025532b626a0;
L_0000025532bae700 .cmp/eq 32, L_0000025532bae660, L_0000025532b626e8;
L_0000025532baeac0 .cmp/eq 6, L_0000025532baeb60, L_0000025532b62730;
L_0000025532bc0040 .cmp/eq 6, L_0000025532baeb60, L_0000025532b62778;
L_0000025532bc0900 .cmp/eq 6, L_0000025532b2b8d0, L_0000025532b627c0;
L_0000025532bc0860 .functor MUXZ 32, L_0000025532bae520, L_0000025532b62808, L_0000025532bc0900, C4<>;
L_0000025532bc0ea0 .functor MUXZ 32, L_0000025532bc0860, L_0000025532baede0, L_0000025532b2cf60, C4<>;
L_0000025532bc00e0 .concat [ 6 26 0 0], L_0000025532b2b8d0, L_0000025532b62850;
L_0000025532bc1da0 .cmp/eq 32, L_0000025532bc00e0, L_0000025532b62898;
L_0000025532bc09a0 .cmp/eq 6, L_0000025532baeb60, L_0000025532b628e0;
L_0000025532bc1940 .cmp/eq 6, L_0000025532baeb60, L_0000025532b62928;
L_0000025532bc05e0 .cmp/eq 6, L_0000025532b2b8d0, L_0000025532b62970;
L_0000025532bc0360 .functor MUXZ 32, L_0000025532b2c0f0, v0000025532b25260_0, L_0000025532bc05e0, C4<>;
L_0000025532bc1300 .functor MUXZ 32, L_0000025532bc0360, L_0000025532b2cef0, L_0000025532b2c160, C4<>;
S_0000025532ae71a0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000025532ae7010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000025532aecf90 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000025532b2c080 .functor NOT 1, v0000025532af3530_0, C4<0>, C4<0>, C4<0>;
v0000025532af38f0_0 .net *"_ivl_0", 0 0, L_0000025532b2c080;  1 drivers
v0000025532af2b30_0 .net "in1", 31 0, L_0000025532b2cef0;  alias, 1 drivers
v0000025532af3210_0 .net "in2", 31 0, L_0000025532bc0ea0;  alias, 1 drivers
v0000025532af3490_0 .net "out", 31 0, L_0000025532bc14e0;  alias, 1 drivers
v0000025532af2810_0 .net "s", 0 0, v0000025532af3530_0;  alias, 1 drivers
L_0000025532bc14e0 .functor MUXZ 32, L_0000025532bc0ea0, L_0000025532b2cef0, L_0000025532b2c080, C4<>;
S_00000255327769c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000025532ae7010;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000025532b21a20 .param/l "RType" 0 4 2, C4<000000>;
P_0000025532b21a58 .param/l "add" 0 4 5, C4<100000>;
P_0000025532b21a90 .param/l "addi" 0 4 8, C4<001000>;
P_0000025532b21ac8 .param/l "addu" 0 4 5, C4<100001>;
P_0000025532b21b00 .param/l "and_" 0 4 5, C4<100100>;
P_0000025532b21b38 .param/l "andi" 0 4 8, C4<001100>;
P_0000025532b21b70 .param/l "beq" 0 4 10, C4<000100>;
P_0000025532b21ba8 .param/l "bne" 0 4 10, C4<000101>;
P_0000025532b21be0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000025532b21c18 .param/l "j" 0 4 12, C4<000010>;
P_0000025532b21c50 .param/l "jal" 0 4 12, C4<000011>;
P_0000025532b21c88 .param/l "jr" 0 4 6, C4<001000>;
P_0000025532b21cc0 .param/l "lw" 0 4 8, C4<100011>;
P_0000025532b21cf8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000025532b21d30 .param/l "or_" 0 4 5, C4<100101>;
P_0000025532b21d68 .param/l "ori" 0 4 8, C4<001101>;
P_0000025532b21da0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000025532b21dd8 .param/l "sll" 0 4 6, C4<000000>;
P_0000025532b21e10 .param/l "slt" 0 4 5, C4<101010>;
P_0000025532b21e48 .param/l "slti" 0 4 8, C4<101010>;
P_0000025532b21e80 .param/l "srl" 0 4 6, C4<000010>;
P_0000025532b21eb8 .param/l "sub" 0 4 5, C4<100010>;
P_0000025532b21ef0 .param/l "subu" 0 4 5, C4<100011>;
P_0000025532b21f28 .param/l "sw" 0 4 8, C4<101011>;
P_0000025532b21f60 .param/l "xor_" 0 4 5, C4<100110>;
P_0000025532b21f98 .param/l "xori" 0 4 8, C4<001110>;
v0000025532af3f30_0 .var "ALUOp", 3 0;
v0000025532af3530_0 .var "ALUSrc", 0 0;
v0000025532af3a30_0 .var "MemReadEn", 0 0;
v0000025532af3ad0_0 .var "MemWriteEn", 0 0;
v0000025532af3b70_0 .var "MemtoReg", 0 0;
v0000025532af2950_0 .var "RegDst", 0 0;
v0000025532af3cb0_0 .var "RegWriteEn", 0 0;
v0000025532af2bd0_0 .net "funct", 5 0, L_0000025532baeb60;  alias, 1 drivers
v0000025532af32b0_0 .var "hlt", 0 0;
v0000025532af26d0_0 .net "opcode", 5 0, L_0000025532b2b8d0;  alias, 1 drivers
v0000025532af2a90_0 .net "rst", 0 0, v0000025532b2a1b0_0;  alias, 1 drivers
E_0000025532aecf10 .event anyedge, v0000025532af2a90_0, v0000025532af26d0_0, v0000025532af2bd0_0;
S_0000025532776c10 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000025532ae7010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000025532aed110 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000025532b2ce80 .functor BUFZ 32, L_0000025532baf1a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025532af3d50_0 .net "Data_Out", 31 0, L_0000025532b2ce80;  alias, 1 drivers
v0000025532af2e50 .array "InstMem", 0 1023, 31 0;
v0000025532af3df0_0 .net *"_ivl_0", 31 0, L_0000025532baf1a0;  1 drivers
v0000025532af41b0_0 .net *"_ivl_3", 9 0, L_0000025532baf6a0;  1 drivers
v0000025532af4250_0 .net *"_ivl_4", 11 0, L_0000025532bafba0;  1 drivers
L_0000025532b62460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025532af3e90_0 .net *"_ivl_7", 1 0, L_0000025532b62460;  1 drivers
v0000025532af3fd0_0 .net "addr", 31 0, v0000025532b25260_0;  alias, 1 drivers
v0000025532af4070_0 .var/i "i", 31 0;
L_0000025532baf1a0 .array/port v0000025532af2e50, L_0000025532bafba0;
L_0000025532baf6a0 .part v0000025532b25260_0, 0, 10;
L_0000025532bafba0 .concat [ 10 2 0 0], L_0000025532baf6a0, L_0000025532b62460;
S_0000025532a91320 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000025532ae7010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000025532b2c0f0 .functor BUFZ 32, L_0000025532baf240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000025532b2cef0 .functor BUFZ 32, L_0000025532baf560, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025532af4430_0 .net *"_ivl_0", 31 0, L_0000025532baf240;  1 drivers
v0000025532af2770_0 .net *"_ivl_10", 6 0, L_0000025532bae3e0;  1 drivers
L_0000025532b62538 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025532ad2ec0_0 .net *"_ivl_13", 1 0, L_0000025532b62538;  1 drivers
v0000025532ad3e60_0 .net *"_ivl_2", 6 0, L_0000025532bae340;  1 drivers
L_0000025532b624f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025532b258a0_0 .net *"_ivl_5", 1 0, L_0000025532b624f0;  1 drivers
v0000025532b25ee0_0 .net *"_ivl_8", 31 0, L_0000025532baf560;  1 drivers
v0000025532b24d60_0 .net "clk", 0 0, L_0000025532b2c5c0;  alias, 1 drivers
v0000025532b25a80_0 .var/i "i", 31 0;
v0000025532b25e40_0 .net "readData1", 31 0, L_0000025532b2c0f0;  alias, 1 drivers
v0000025532b24a40_0 .net "readData2", 31 0, L_0000025532b2cef0;  alias, 1 drivers
v0000025532b24540_0 .net "readRegister1", 4 0, L_0000025532b2aa70;  alias, 1 drivers
v0000025532b24ea0_0 .net "readRegister2", 4 0, L_0000025532baf4c0;  alias, 1 drivers
v0000025532b25940 .array "registers", 31 0, 31 0;
v0000025532b24180_0 .net "rst", 0 0, v0000025532b2a1b0_0;  alias, 1 drivers
v0000025532b24220_0 .net "we", 0 0, v0000025532af3cb0_0;  alias, 1 drivers
v0000025532b25b20_0 .net "writeData", 31 0, L_0000025532bc11c0;  alias, 1 drivers
v0000025532b247c0_0 .net "writeRegister", 4 0, L_0000025532bae200;  alias, 1 drivers
E_0000025532aed2d0/0 .event negedge, v0000025532af2a90_0;
E_0000025532aed2d0/1 .event posedge, v0000025532b24d60_0;
E_0000025532aed2d0 .event/or E_0000025532aed2d0/0, E_0000025532aed2d0/1;
L_0000025532baf240 .array/port v0000025532b25940, L_0000025532bae340;
L_0000025532bae340 .concat [ 5 2 0 0], L_0000025532b2aa70, L_0000025532b624f0;
L_0000025532baf560 .array/port v0000025532b25940, L_0000025532bae3e0;
L_0000025532bae3e0 .concat [ 5 2 0 0], L_0000025532baf4c0, L_0000025532b62538;
S_0000025532a914b0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000025532a91320;
 .timescale 0 0;
v0000025532af4110_0 .var/i "i", 31 0;
S_0000025532a7af60 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000025532ae7010;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000025532aed190 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000025532b2c320 .functor NOT 1, v0000025532af2950_0, C4<0>, C4<0>, C4<0>;
v0000025532b24ae0_0 .net *"_ivl_0", 0 0, L_0000025532b2c320;  1 drivers
v0000025532b24360_0 .net "in1", 4 0, L_0000025532baf4c0;  alias, 1 drivers
v0000025532b24680_0 .net "in2", 4 0, L_0000025532b2ba10;  alias, 1 drivers
v0000025532b259e0_0 .net "out", 4 0, L_0000025532bae200;  alias, 1 drivers
v0000025532b25300_0 .net "s", 0 0, v0000025532af2950_0;  alias, 1 drivers
L_0000025532bae200 .functor MUXZ 5, L_0000025532b2ba10, L_0000025532baf4c0, L_0000025532b2c320, C4<>;
S_0000025532a7b0f0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000025532ae7010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000025532aed310 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000025532b2ca90 .functor NOT 1, v0000025532af3b70_0, C4<0>, C4<0>, C4<0>;
v0000025532b242c0_0 .net *"_ivl_0", 0 0, L_0000025532b2ca90;  1 drivers
v0000025532b24040_0 .net "in1", 31 0, v0000025532b25d00_0;  alias, 1 drivers
v0000025532b240e0_0 .net "in2", 31 0, v0000025532b24fe0_0;  alias, 1 drivers
v0000025532b253a0_0 .net "out", 31 0, L_0000025532bc11c0;  alias, 1 drivers
v0000025532b24400_0 .net "s", 0 0, v0000025532af3b70_0;  alias, 1 drivers
L_0000025532bc11c0 .functor MUXZ 32, v0000025532b24fe0_0, v0000025532b25d00_0, L_0000025532b2ca90, C4<>;
S_0000025532ac0980 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000025532ae7010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000025532ac0b10 .param/l "ADD" 0 9 12, C4<0000>;
P_0000025532ac0b48 .param/l "AND" 0 9 12, C4<0010>;
P_0000025532ac0b80 .param/l "NOR" 0 9 12, C4<0101>;
P_0000025532ac0bb8 .param/l "OR" 0 9 12, C4<0011>;
P_0000025532ac0bf0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000025532ac0c28 .param/l "SLL" 0 9 12, C4<1000>;
P_0000025532ac0c60 .param/l "SLT" 0 9 12, C4<0110>;
P_0000025532ac0c98 .param/l "SRL" 0 9 12, C4<1001>;
P_0000025532ac0cd0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000025532ac0d08 .param/l "XOR" 0 9 12, C4<0100>;
P_0000025532ac0d40 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000025532ac0d78 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000025532b629b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025532b24900_0 .net/2u *"_ivl_0", 31 0, L_0000025532b629b8;  1 drivers
v0000025532b245e0_0 .net "opSel", 3 0, v0000025532af3f30_0;  alias, 1 drivers
v0000025532b244a0_0 .net "operand1", 31 0, L_0000025532bc1300;  alias, 1 drivers
v0000025532b25800_0 .net "operand2", 31 0, L_0000025532bc14e0;  alias, 1 drivers
v0000025532b25d00_0 .var "result", 31 0;
v0000025532b24720_0 .net "zero", 0 0, L_0000025532bc0220;  alias, 1 drivers
E_0000025532aed350 .event anyedge, v0000025532af3f30_0, v0000025532b244a0_0, v0000025532af3490_0;
L_0000025532bc0220 .cmp/eq 32, v0000025532b25d00_0, L_0000025532b629b8;
S_0000025532aaa800 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000025532ae7010;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000025532b610a0 .param/l "RType" 0 4 2, C4<000000>;
P_0000025532b610d8 .param/l "add" 0 4 5, C4<100000>;
P_0000025532b61110 .param/l "addi" 0 4 8, C4<001000>;
P_0000025532b61148 .param/l "addu" 0 4 5, C4<100001>;
P_0000025532b61180 .param/l "and_" 0 4 5, C4<100100>;
P_0000025532b611b8 .param/l "andi" 0 4 8, C4<001100>;
P_0000025532b611f0 .param/l "beq" 0 4 10, C4<000100>;
P_0000025532b61228 .param/l "bne" 0 4 10, C4<000101>;
P_0000025532b61260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000025532b61298 .param/l "j" 0 4 12, C4<000010>;
P_0000025532b612d0 .param/l "jal" 0 4 12, C4<000011>;
P_0000025532b61308 .param/l "jr" 0 4 6, C4<001000>;
P_0000025532b61340 .param/l "lw" 0 4 8, C4<100011>;
P_0000025532b61378 .param/l "nor_" 0 4 5, C4<100111>;
P_0000025532b613b0 .param/l "or_" 0 4 5, C4<100101>;
P_0000025532b613e8 .param/l "ori" 0 4 8, C4<001101>;
P_0000025532b61420 .param/l "sgt" 0 4 6, C4<101011>;
P_0000025532b61458 .param/l "sll" 0 4 6, C4<000000>;
P_0000025532b61490 .param/l "slt" 0 4 5, C4<101010>;
P_0000025532b614c8 .param/l "slti" 0 4 8, C4<101010>;
P_0000025532b61500 .param/l "srl" 0 4 6, C4<000010>;
P_0000025532b61538 .param/l "sub" 0 4 5, C4<100010>;
P_0000025532b61570 .param/l "subu" 0 4 5, C4<100011>;
P_0000025532b615a8 .param/l "sw" 0 4 8, C4<101011>;
P_0000025532b615e0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000025532b61618 .param/l "xori" 0 4 8, C4<001110>;
v0000025532b24860_0 .var "PCsrc", 0 0;
v0000025532b249a0_0 .net "funct", 5 0, L_0000025532baeb60;  alias, 1 drivers
v0000025532b25bc0_0 .net "opcode", 5 0, L_0000025532b2b8d0;  alias, 1 drivers
v0000025532b24b80_0 .net "operand1", 31 0, L_0000025532b2c0f0;  alias, 1 drivers
v0000025532b24c20_0 .net "operand2", 31 0, L_0000025532bc14e0;  alias, 1 drivers
v0000025532b24cc0_0 .net "rst", 0 0, v0000025532b2a1b0_0;  alias, 1 drivers
E_0000025532aeca90/0 .event anyedge, v0000025532af2a90_0, v0000025532af26d0_0, v0000025532b25e40_0, v0000025532af3490_0;
E_0000025532aeca90/1 .event anyedge, v0000025532af2bd0_0;
E_0000025532aeca90 .event/or E_0000025532aeca90/0, E_0000025532aeca90/1;
S_0000025532aaa990 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000025532ae7010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000025532b25620 .array "DataMem", 0 1023, 31 0;
v0000025532b25c60_0 .net "address", 31 0, v0000025532b25d00_0;  alias, 1 drivers
v0000025532b24e00_0 .net "clock", 0 0, L_0000025532b2cb70;  1 drivers
v0000025532b25da0_0 .net "data", 31 0, L_0000025532b2cef0;  alias, 1 drivers
v0000025532b24f40_0 .var/i "i", 31 0;
v0000025532b24fe0_0 .var "q", 31 0;
v0000025532b25080_0 .net "rden", 0 0, v0000025532af3a30_0;  alias, 1 drivers
v0000025532b25120_0 .net "wren", 0 0, v0000025532af3ad0_0;  alias, 1 drivers
E_0000025532aed490 .event posedge, v0000025532b24e00_0;
S_0000025532a76a80 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000025532ae7010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000025532aed450 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000025532b251c0_0 .net "PCin", 31 0, L_0000025532bafb00;  alias, 1 drivers
v0000025532b25260_0 .var "PCout", 31 0;
v0000025532b25440_0 .net "clk", 0 0, L_0000025532b2c5c0;  alias, 1 drivers
v0000025532b254e0_0 .net "rst", 0 0, v0000025532b2a1b0_0;  alias, 1 drivers
    .scope S_0000025532aaa800;
T_0 ;
    %wait E_0000025532aeca90;
    %load/vec4 v0000025532b24cc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025532b24860_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000025532b25bc0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000025532b24b80_0;
    %load/vec4 v0000025532b24c20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000025532b25bc0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000025532b24b80_0;
    %load/vec4 v0000025532b24c20_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000025532b25bc0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000025532b25bc0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000025532b25bc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000025532b249a0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000025532b24860_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000025532a76a80;
T_1 ;
    %wait E_0000025532aed2d0;
    %load/vec4 v0000025532b254e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000025532b25260_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000025532b251c0_0;
    %assign/vec4 v0000025532b25260_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000025532776c10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025532af4070_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000025532af4070_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000025532af4070_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025532af2e50, 0, 4;
    %load/vec4 v0000025532af4070_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025532af4070_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025532af2e50, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025532af2e50, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025532af2e50, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025532af2e50, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025532af2e50, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025532af2e50, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025532af2e50, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025532af2e50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025532af2e50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025532af2e50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025532af2e50, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025532af2e50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025532af2e50, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000255327769c0;
T_3 ;
    %wait E_0000025532aecf10;
    %load/vec4 v0000025532af2a90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000025532af32b0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000025532af3f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025532af3530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025532af3cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025532af3ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025532af3b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025532af3a30_0, 0;
    %assign/vec4 v0000025532af2950_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000025532af32b0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000025532af3f30_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000025532af3530_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025532af3cb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025532af3ad0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025532af3b70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025532af3a30_0, 0, 1;
    %store/vec4 v0000025532af2950_0, 0, 1;
    %load/vec4 v0000025532af26d0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025532af32b0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025532af2950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025532af3cb0_0, 0;
    %load/vec4 v0000025532af2bd0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025532af3f30_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025532af3f30_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025532af3f30_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025532af3f30_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000025532af3f30_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000025532af3f30_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000025532af3f30_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000025532af3f30_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000025532af3f30_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000025532af3f30_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025532af3530_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000025532af3f30_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025532af3530_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000025532af3f30_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025532af3f30_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025532af3cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025532af2950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025532af3530_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025532af3cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025532af2950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025532af3530_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000025532af3f30_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025532af3cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025532af3530_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000025532af3f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025532af3cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025532af3530_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000025532af3f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025532af3cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025532af3530_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000025532af3f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025532af3cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025532af3530_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025532af3a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025532af3cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025532af3530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025532af3b70_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025532af3ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025532af3530_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025532af3f30_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025532af3f30_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000025532a91320;
T_4 ;
    %wait E_0000025532aed2d0;
    %fork t_1, S_0000025532a914b0;
    %jmp t_0;
    .scope S_0000025532a914b0;
t_1 ;
    %load/vec4 v0000025532b24180_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025532af4110_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000025532af4110_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000025532af4110_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025532b25940, 0, 4;
    %load/vec4 v0000025532af4110_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025532af4110_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000025532b24220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000025532b25b20_0;
    %load/vec4 v0000025532b247c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025532b25940, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025532b25940, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000025532a91320;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000025532a91320;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025532b25a80_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000025532b25a80_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000025532b25a80_0;
    %ix/getv/s 4, v0000025532b25a80_0;
    %load/vec4a v0000025532b25940, 4;
    %ix/getv/s 4, v0000025532b25a80_0;
    %load/vec4a v0000025532b25940, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000025532b25a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025532b25a80_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000025532ac0980;
T_6 ;
    %wait E_0000025532aed350;
    %load/vec4 v0000025532b245e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000025532b25d00_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000025532b244a0_0;
    %load/vec4 v0000025532b25800_0;
    %add;
    %assign/vec4 v0000025532b25d00_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000025532b244a0_0;
    %load/vec4 v0000025532b25800_0;
    %sub;
    %assign/vec4 v0000025532b25d00_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000025532b244a0_0;
    %load/vec4 v0000025532b25800_0;
    %and;
    %assign/vec4 v0000025532b25d00_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000025532b244a0_0;
    %load/vec4 v0000025532b25800_0;
    %or;
    %assign/vec4 v0000025532b25d00_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000025532b244a0_0;
    %load/vec4 v0000025532b25800_0;
    %xor;
    %assign/vec4 v0000025532b25d00_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000025532b244a0_0;
    %load/vec4 v0000025532b25800_0;
    %or;
    %inv;
    %assign/vec4 v0000025532b25d00_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000025532b244a0_0;
    %load/vec4 v0000025532b25800_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000025532b25d00_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000025532b25800_0;
    %load/vec4 v0000025532b244a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000025532b25d00_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000025532b244a0_0;
    %ix/getv 4, v0000025532b25800_0;
    %shiftl 4;
    %assign/vec4 v0000025532b25d00_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000025532b244a0_0;
    %ix/getv 4, v0000025532b25800_0;
    %shiftr 4;
    %assign/vec4 v0000025532b25d00_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000025532aaa990;
T_7 ;
    %wait E_0000025532aed490;
    %load/vec4 v0000025532b25080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000025532b25c60_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000025532b25620, 4;
    %assign/vec4 v0000025532b24fe0_0, 0;
T_7.0 ;
    %load/vec4 v0000025532b25120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000025532b25da0_0;
    %ix/getv 3, v0000025532b25c60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025532b25620, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000025532aaa990;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025532b24f40_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000025532b24f40_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000025532b24f40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025532b25620, 0, 4;
    %load/vec4 v0000025532b24f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025532b24f40_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000025532aaa990;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025532b24f40_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000025532b24f40_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000025532b24f40_0;
    %load/vec4a v0000025532b25620, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000025532b24f40_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000025532b24f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025532b24f40_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000025532ae7010;
T_10 ;
    %wait E_0000025532aed2d0;
    %load/vec4 v0000025532b2b650_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025532b2b5b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000025532b2b5b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000025532b2b5b0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000025532ae6cf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025532b2b6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025532b2a1b0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000025532ae6cf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000025532b2b6f0_0;
    %inv;
    %assign/vec4 v0000025532b2b6f0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000025532ae6cf0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025532b2a1b0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025532b2a1b0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000025532b2a610_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
