
G474RE-Firmware-FUN5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001b7a4  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001a80  0801b988  0801b988  0001c988  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801d408  0801d408  0001fa20  2**0
                  CONTENTS
  4 .ARM          00000008  0801d408  0801d408  0001e408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801d410  0801d410  0001fa20  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000014  0801d410  0801d410  0001e410  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801d424  0801d424  0001e424  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000a20  20000000  0801d428  0001f000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000b23c  20000a20  0801de48  0001fa20  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000bc5c  0801de48  0001fc5c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001fa20  2**0
                  CONTENTS, READONLY
 12 .debug_info   000276f7  00000000  00000000  0001fa50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000561d  00000000  00000000  00047147  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ea0  00000000  00000000  0004c768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000017b8  00000000  00000000  0004e608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002de73  00000000  00000000  0004fdc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002833e  00000000  00000000  0007dc33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00116e82  00000000  00000000  000a5f71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000076  00000000  00000000  001bcdf3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009130  00000000  00000000  001bce6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  001c5f9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000a20 	.word	0x20000a20
 80001fc:	00000000 	.word	0x00000000
 8000200:	0801b96c 	.word	0x0801b96c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000a24 	.word	0x20000a24
 800021c:	0801b96c 	.word	0x0801b96c

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr

08000234 <strlen>:
 8000234:	4603      	mov	r3, r0
 8000236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023a:	2a00      	cmp	r2, #0
 800023c:	d1fb      	bne.n	8000236 <strlen+0x2>
 800023e:	1a18      	subs	r0, r3, r0
 8000240:	3801      	subs	r0, #1
 8000242:	4770      	bx	lr
	...

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	@ 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmpun>:
 8000b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x10>
 8000ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000baa:	d10a      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb4:	d102      	bne.n	8000bbc <__aeabi_dcmpun+0x20>
 8000bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0001 	mov.w	r0, #1
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_ldivmod>:
 8000bc8:	b97b      	cbnz	r3, 8000bea <__aeabi_ldivmod+0x22>
 8000bca:	b972      	cbnz	r2, 8000bea <__aeabi_ldivmod+0x22>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bfbe      	ittt	lt
 8000bd0:	2000      	movlt	r0, #0
 8000bd2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000bd6:	e006      	blt.n	8000be6 <__aeabi_ldivmod+0x1e>
 8000bd8:	bf08      	it	eq
 8000bda:	2800      	cmpeq	r0, #0
 8000bdc:	bf1c      	itt	ne
 8000bde:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000be2:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000be6:	f000 b9b5 	b.w	8000f54 <__aeabi_idiv0>
 8000bea:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bee:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf2:	2900      	cmp	r1, #0
 8000bf4:	db09      	blt.n	8000c0a <__aeabi_ldivmod+0x42>
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	db1a      	blt.n	8000c30 <__aeabi_ldivmod+0x68>
 8000bfa:	f000 f84d 	bl	8000c98 <__udivmoddi4>
 8000bfe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c06:	b004      	add	sp, #16
 8000c08:	4770      	bx	lr
 8000c0a:	4240      	negs	r0, r0
 8000c0c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	db1b      	blt.n	8000c4c <__aeabi_ldivmod+0x84>
 8000c14:	f000 f840 	bl	8000c98 <__udivmoddi4>
 8000c18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c20:	b004      	add	sp, #16
 8000c22:	4240      	negs	r0, r0
 8000c24:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c28:	4252      	negs	r2, r2
 8000c2a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c2e:	4770      	bx	lr
 8000c30:	4252      	negs	r2, r2
 8000c32:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c36:	f000 f82f 	bl	8000c98 <__udivmoddi4>
 8000c3a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c42:	b004      	add	sp, #16
 8000c44:	4240      	negs	r0, r0
 8000c46:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c4a:	4770      	bx	lr
 8000c4c:	4252      	negs	r2, r2
 8000c4e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c52:	f000 f821 	bl	8000c98 <__udivmoddi4>
 8000c56:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c5e:	b004      	add	sp, #16
 8000c60:	4252      	negs	r2, r2
 8000c62:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c66:	4770      	bx	lr

08000c68 <__aeabi_uldivmod>:
 8000c68:	b953      	cbnz	r3, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6a:	b94a      	cbnz	r2, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bf08      	it	eq
 8000c70:	2800      	cmpeq	r0, #0
 8000c72:	bf1c      	itt	ne
 8000c74:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c78:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c7c:	f000 b96a 	b.w	8000f54 <__aeabi_idiv0>
 8000c80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c88:	f000 f806 	bl	8000c98 <__udivmoddi4>
 8000c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c94:	b004      	add	sp, #16
 8000c96:	4770      	bx	lr

08000c98 <__udivmoddi4>:
 8000c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c9c:	9d08      	ldr	r5, [sp, #32]
 8000c9e:	460c      	mov	r4, r1
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d14e      	bne.n	8000d42 <__udivmoddi4+0xaa>
 8000ca4:	4694      	mov	ip, r2
 8000ca6:	458c      	cmp	ip, r1
 8000ca8:	4686      	mov	lr, r0
 8000caa:	fab2 f282 	clz	r2, r2
 8000cae:	d962      	bls.n	8000d76 <__udivmoddi4+0xde>
 8000cb0:	b14a      	cbz	r2, 8000cc6 <__udivmoddi4+0x2e>
 8000cb2:	f1c2 0320 	rsb	r3, r2, #32
 8000cb6:	4091      	lsls	r1, r2
 8000cb8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cbc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cc0:	4319      	orrs	r1, r3
 8000cc2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cc6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cca:	fa1f f68c 	uxth.w	r6, ip
 8000cce:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cd2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cda:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cde:	fb04 f106 	mul.w	r1, r4, r6
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	d90a      	bls.n	8000cfc <__udivmoddi4+0x64>
 8000ce6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cea:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000cee:	f080 8112 	bcs.w	8000f16 <__udivmoddi4+0x27e>
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	f240 810f 	bls.w	8000f16 <__udivmoddi4+0x27e>
 8000cf8:	3c02      	subs	r4, #2
 8000cfa:	4463      	add	r3, ip
 8000cfc:	1a59      	subs	r1, r3, r1
 8000cfe:	fa1f f38e 	uxth.w	r3, lr
 8000d02:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d06:	fb07 1110 	mls	r1, r7, r0, r1
 8000d0a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0e:	fb00 f606 	mul.w	r6, r0, r6
 8000d12:	429e      	cmp	r6, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x94>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000d1e:	f080 80fc 	bcs.w	8000f1a <__udivmoddi4+0x282>
 8000d22:	429e      	cmp	r6, r3
 8000d24:	f240 80f9 	bls.w	8000f1a <__udivmoddi4+0x282>
 8000d28:	4463      	add	r3, ip
 8000d2a:	3802      	subs	r0, #2
 8000d2c:	1b9b      	subs	r3, r3, r6
 8000d2e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d32:	2100      	movs	r1, #0
 8000d34:	b11d      	cbz	r5, 8000d3e <__udivmoddi4+0xa6>
 8000d36:	40d3      	lsrs	r3, r2
 8000d38:	2200      	movs	r2, #0
 8000d3a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d905      	bls.n	8000d52 <__udivmoddi4+0xba>
 8000d46:	b10d      	cbz	r5, 8000d4c <__udivmoddi4+0xb4>
 8000d48:	e9c5 0100 	strd	r0, r1, [r5]
 8000d4c:	2100      	movs	r1, #0
 8000d4e:	4608      	mov	r0, r1
 8000d50:	e7f5      	b.n	8000d3e <__udivmoddi4+0xa6>
 8000d52:	fab3 f183 	clz	r1, r3
 8000d56:	2900      	cmp	r1, #0
 8000d58:	d146      	bne.n	8000de8 <__udivmoddi4+0x150>
 8000d5a:	42a3      	cmp	r3, r4
 8000d5c:	d302      	bcc.n	8000d64 <__udivmoddi4+0xcc>
 8000d5e:	4290      	cmp	r0, r2
 8000d60:	f0c0 80f0 	bcc.w	8000f44 <__udivmoddi4+0x2ac>
 8000d64:	1a86      	subs	r6, r0, r2
 8000d66:	eb64 0303 	sbc.w	r3, r4, r3
 8000d6a:	2001      	movs	r0, #1
 8000d6c:	2d00      	cmp	r5, #0
 8000d6e:	d0e6      	beq.n	8000d3e <__udivmoddi4+0xa6>
 8000d70:	e9c5 6300 	strd	r6, r3, [r5]
 8000d74:	e7e3      	b.n	8000d3e <__udivmoddi4+0xa6>
 8000d76:	2a00      	cmp	r2, #0
 8000d78:	f040 8090 	bne.w	8000e9c <__udivmoddi4+0x204>
 8000d7c:	eba1 040c 	sub.w	r4, r1, ip
 8000d80:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d84:	fa1f f78c 	uxth.w	r7, ip
 8000d88:	2101      	movs	r1, #1
 8000d8a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d8e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d92:	fb08 4416 	mls	r4, r8, r6, r4
 8000d96:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d9a:	fb07 f006 	mul.w	r0, r7, r6
 8000d9e:	4298      	cmp	r0, r3
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0x11c>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x11a>
 8000dac:	4298      	cmp	r0, r3
 8000dae:	f200 80cd 	bhi.w	8000f4c <__udivmoddi4+0x2b4>
 8000db2:	4626      	mov	r6, r4
 8000db4:	1a1c      	subs	r4, r3, r0
 8000db6:	fa1f f38e 	uxth.w	r3, lr
 8000dba:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dbe:	fb08 4410 	mls	r4, r8, r0, r4
 8000dc2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dc6:	fb00 f707 	mul.w	r7, r0, r7
 8000dca:	429f      	cmp	r7, r3
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0x148>
 8000dce:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd2:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000dd6:	d202      	bcs.n	8000dde <__udivmoddi4+0x146>
 8000dd8:	429f      	cmp	r7, r3
 8000dda:	f200 80b0 	bhi.w	8000f3e <__udivmoddi4+0x2a6>
 8000dde:	4620      	mov	r0, r4
 8000de0:	1bdb      	subs	r3, r3, r7
 8000de2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000de6:	e7a5      	b.n	8000d34 <__udivmoddi4+0x9c>
 8000de8:	f1c1 0620 	rsb	r6, r1, #32
 8000dec:	408b      	lsls	r3, r1
 8000dee:	fa22 f706 	lsr.w	r7, r2, r6
 8000df2:	431f      	orrs	r7, r3
 8000df4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000df8:	fa04 f301 	lsl.w	r3, r4, r1
 8000dfc:	ea43 030c 	orr.w	r3, r3, ip
 8000e00:	40f4      	lsrs	r4, r6
 8000e02:	fa00 f801 	lsl.w	r8, r0, r1
 8000e06:	0c38      	lsrs	r0, r7, #16
 8000e08:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e0c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e10:	fa1f fc87 	uxth.w	ip, r7
 8000e14:	fb00 441e 	mls	r4, r0, lr, r4
 8000e18:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e1c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e20:	45a1      	cmp	r9, r4
 8000e22:	fa02 f201 	lsl.w	r2, r2, r1
 8000e26:	d90a      	bls.n	8000e3e <__udivmoddi4+0x1a6>
 8000e28:	193c      	adds	r4, r7, r4
 8000e2a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000e2e:	f080 8084 	bcs.w	8000f3a <__udivmoddi4+0x2a2>
 8000e32:	45a1      	cmp	r9, r4
 8000e34:	f240 8081 	bls.w	8000f3a <__udivmoddi4+0x2a2>
 8000e38:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e3c:	443c      	add	r4, r7
 8000e3e:	eba4 0409 	sub.w	r4, r4, r9
 8000e42:	fa1f f983 	uxth.w	r9, r3
 8000e46:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e4a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e4e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e52:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e56:	45a4      	cmp	ip, r4
 8000e58:	d907      	bls.n	8000e6a <__udivmoddi4+0x1d2>
 8000e5a:	193c      	adds	r4, r7, r4
 8000e5c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000e60:	d267      	bcs.n	8000f32 <__udivmoddi4+0x29a>
 8000e62:	45a4      	cmp	ip, r4
 8000e64:	d965      	bls.n	8000f32 <__udivmoddi4+0x29a>
 8000e66:	3b02      	subs	r3, #2
 8000e68:	443c      	add	r4, r7
 8000e6a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e6e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e72:	eba4 040c 	sub.w	r4, r4, ip
 8000e76:	429c      	cmp	r4, r3
 8000e78:	46ce      	mov	lr, r9
 8000e7a:	469c      	mov	ip, r3
 8000e7c:	d351      	bcc.n	8000f22 <__udivmoddi4+0x28a>
 8000e7e:	d04e      	beq.n	8000f1e <__udivmoddi4+0x286>
 8000e80:	b155      	cbz	r5, 8000e98 <__udivmoddi4+0x200>
 8000e82:	ebb8 030e 	subs.w	r3, r8, lr
 8000e86:	eb64 040c 	sbc.w	r4, r4, ip
 8000e8a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e8e:	40cb      	lsrs	r3, r1
 8000e90:	431e      	orrs	r6, r3
 8000e92:	40cc      	lsrs	r4, r1
 8000e94:	e9c5 6400 	strd	r6, r4, [r5]
 8000e98:	2100      	movs	r1, #0
 8000e9a:	e750      	b.n	8000d3e <__udivmoddi4+0xa6>
 8000e9c:	f1c2 0320 	rsb	r3, r2, #32
 8000ea0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ea4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ea8:	fa24 f303 	lsr.w	r3, r4, r3
 8000eac:	4094      	lsls	r4, r2
 8000eae:	430c      	orrs	r4, r1
 8000eb0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000eb4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000eb8:	fa1f f78c 	uxth.w	r7, ip
 8000ebc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ec0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ec4:	0c23      	lsrs	r3, r4, #16
 8000ec6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eca:	fb00 f107 	mul.w	r1, r0, r7
 8000ece:	4299      	cmp	r1, r3
 8000ed0:	d908      	bls.n	8000ee4 <__udivmoddi4+0x24c>
 8000ed2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ed6:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000eda:	d22c      	bcs.n	8000f36 <__udivmoddi4+0x29e>
 8000edc:	4299      	cmp	r1, r3
 8000ede:	d92a      	bls.n	8000f36 <__udivmoddi4+0x29e>
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	4463      	add	r3, ip
 8000ee4:	1a5b      	subs	r3, r3, r1
 8000ee6:	b2a4      	uxth	r4, r4
 8000ee8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000eec:	fb08 3311 	mls	r3, r8, r1, r3
 8000ef0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ef4:	fb01 f307 	mul.w	r3, r1, r7
 8000ef8:	42a3      	cmp	r3, r4
 8000efa:	d908      	bls.n	8000f0e <__udivmoddi4+0x276>
 8000efc:	eb1c 0404 	adds.w	r4, ip, r4
 8000f00:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000f04:	d213      	bcs.n	8000f2e <__udivmoddi4+0x296>
 8000f06:	42a3      	cmp	r3, r4
 8000f08:	d911      	bls.n	8000f2e <__udivmoddi4+0x296>
 8000f0a:	3902      	subs	r1, #2
 8000f0c:	4464      	add	r4, ip
 8000f0e:	1ae4      	subs	r4, r4, r3
 8000f10:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f14:	e739      	b.n	8000d8a <__udivmoddi4+0xf2>
 8000f16:	4604      	mov	r4, r0
 8000f18:	e6f0      	b.n	8000cfc <__udivmoddi4+0x64>
 8000f1a:	4608      	mov	r0, r1
 8000f1c:	e706      	b.n	8000d2c <__udivmoddi4+0x94>
 8000f1e:	45c8      	cmp	r8, r9
 8000f20:	d2ae      	bcs.n	8000e80 <__udivmoddi4+0x1e8>
 8000f22:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f26:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f2a:	3801      	subs	r0, #1
 8000f2c:	e7a8      	b.n	8000e80 <__udivmoddi4+0x1e8>
 8000f2e:	4631      	mov	r1, r6
 8000f30:	e7ed      	b.n	8000f0e <__udivmoddi4+0x276>
 8000f32:	4603      	mov	r3, r0
 8000f34:	e799      	b.n	8000e6a <__udivmoddi4+0x1d2>
 8000f36:	4630      	mov	r0, r6
 8000f38:	e7d4      	b.n	8000ee4 <__udivmoddi4+0x24c>
 8000f3a:	46d6      	mov	lr, sl
 8000f3c:	e77f      	b.n	8000e3e <__udivmoddi4+0x1a6>
 8000f3e:	4463      	add	r3, ip
 8000f40:	3802      	subs	r0, #2
 8000f42:	e74d      	b.n	8000de0 <__udivmoddi4+0x148>
 8000f44:	4606      	mov	r6, r0
 8000f46:	4623      	mov	r3, r4
 8000f48:	4608      	mov	r0, r1
 8000f4a:	e70f      	b.n	8000d6c <__udivmoddi4+0xd4>
 8000f4c:	3e02      	subs	r6, #2
 8000f4e:	4463      	add	r3, ip
 8000f50:	e730      	b.n	8000db4 <__udivmoddi4+0x11c>
 8000f52:	bf00      	nop

08000f54 <__aeabi_idiv0>:
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop

08000f58 <calculate_gyro_angles>:
void calculate_kalm_angles(double Ax, double Ay, double Az, double Gx, double Gy, double Gz, float DT);

void Kalman_Init(KalmanFilter_t* kf);
double Kalman_Angle(KalmanFilter_t* kf, double new_angle, double new_rate, float DT);

void calculate_gyro_angles(double Ax, double Ay, double Az, double Gx, double Gy, double Gz, float DT) {
 8000f58:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000f5c:	b08e      	sub	sp, #56	@ 0x38
 8000f5e:	af00      	add	r7, sp, #0
 8000f60:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 8000f64:	ed87 1b0a 	vstr	d1, [r7, #40]	@ 0x28
 8000f68:	ed87 2b08 	vstr	d2, [r7, #32]
 8000f6c:	ed87 3b06 	vstr	d3, [r7, #24]
 8000f70:	ed87 4b04 	vstr	d4, [r7, #16]
 8000f74:	ed87 5b02 	vstr	d5, [r7, #8]
 8000f78:	ed87 6a01 	vstr	s12, [r7, #4]

	rotation_gyro.roll += (Gx * RAD_TO_DEG) * DT;
 8000f7c:	4b5e      	ldr	r3, [pc, #376]	@ (80010f8 <calculate_gyro_angles+0x1a0>)
 8000f7e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8000f82:	f04f 0200 	mov.w	r2, #0
 8000f86:	4b5d      	ldr	r3, [pc, #372]	@ (80010fc <calculate_gyro_angles+0x1a4>)
 8000f88:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000f8c:	f7ff fb6c 	bl	8000668 <__aeabi_dmul>
 8000f90:	4602      	mov	r2, r0
 8000f92:	460b      	mov	r3, r1
 8000f94:	4610      	mov	r0, r2
 8000f96:	4619      	mov	r1, r3
 8000f98:	a355      	add	r3, pc, #340	@ (adr r3, 80010f0 <calculate_gyro_angles+0x198>)
 8000f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f9e:	f7ff fc8d 	bl	80008bc <__aeabi_ddiv>
 8000fa2:	4602      	mov	r2, r0
 8000fa4:	460b      	mov	r3, r1
 8000fa6:	4690      	mov	r8, r2
 8000fa8:	4699      	mov	r9, r3
 8000faa:	6878      	ldr	r0, [r7, #4]
 8000fac:	f7ff fb04 	bl	80005b8 <__aeabi_f2d>
 8000fb0:	4602      	mov	r2, r0
 8000fb2:	460b      	mov	r3, r1
 8000fb4:	4640      	mov	r0, r8
 8000fb6:	4649      	mov	r1, r9
 8000fb8:	f7ff fb56 	bl	8000668 <__aeabi_dmul>
 8000fbc:	4602      	mov	r2, r0
 8000fbe:	460b      	mov	r3, r1
 8000fc0:	4620      	mov	r0, r4
 8000fc2:	4629      	mov	r1, r5
 8000fc4:	f7ff f99a 	bl	80002fc <__adddf3>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	460b      	mov	r3, r1
 8000fcc:	494a      	ldr	r1, [pc, #296]	@ (80010f8 <calculate_gyro_angles+0x1a0>)
 8000fce:	e9c1 2300 	strd	r2, r3, [r1]
	rotation_gyro.pitch += (Gy * RAD_TO_DEG) * DT;
 8000fd2:	4b49      	ldr	r3, [pc, #292]	@ (80010f8 <calculate_gyro_angles+0x1a0>)
 8000fd4:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8000fd8:	f04f 0200 	mov.w	r2, #0
 8000fdc:	4b47      	ldr	r3, [pc, #284]	@ (80010fc <calculate_gyro_angles+0x1a4>)
 8000fde:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000fe2:	f7ff fb41 	bl	8000668 <__aeabi_dmul>
 8000fe6:	4602      	mov	r2, r0
 8000fe8:	460b      	mov	r3, r1
 8000fea:	4610      	mov	r0, r2
 8000fec:	4619      	mov	r1, r3
 8000fee:	a340      	add	r3, pc, #256	@ (adr r3, 80010f0 <calculate_gyro_angles+0x198>)
 8000ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ff4:	f7ff fc62 	bl	80008bc <__aeabi_ddiv>
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	460b      	mov	r3, r1
 8000ffc:	4690      	mov	r8, r2
 8000ffe:	4699      	mov	r9, r3
 8001000:	6878      	ldr	r0, [r7, #4]
 8001002:	f7ff fad9 	bl	80005b8 <__aeabi_f2d>
 8001006:	4602      	mov	r2, r0
 8001008:	460b      	mov	r3, r1
 800100a:	4640      	mov	r0, r8
 800100c:	4649      	mov	r1, r9
 800100e:	f7ff fb2b 	bl	8000668 <__aeabi_dmul>
 8001012:	4602      	mov	r2, r0
 8001014:	460b      	mov	r3, r1
 8001016:	4620      	mov	r0, r4
 8001018:	4629      	mov	r1, r5
 800101a:	f7ff f96f 	bl	80002fc <__adddf3>
 800101e:	4602      	mov	r2, r0
 8001020:	460b      	mov	r3, r1
 8001022:	4935      	ldr	r1, [pc, #212]	@ (80010f8 <calculate_gyro_angles+0x1a0>)
 8001024:	e9c1 2302 	strd	r2, r3, [r1, #8]
	rotation_gyro.yaw += (Gz * RAD_TO_DEG) * DT;
 8001028:	4b33      	ldr	r3, [pc, #204]	@ (80010f8 <calculate_gyro_angles+0x1a0>)
 800102a:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 800102e:	f04f 0200 	mov.w	r2, #0
 8001032:	4b32      	ldr	r3, [pc, #200]	@ (80010fc <calculate_gyro_angles+0x1a4>)
 8001034:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001038:	f7ff fb16 	bl	8000668 <__aeabi_dmul>
 800103c:	4602      	mov	r2, r0
 800103e:	460b      	mov	r3, r1
 8001040:	4610      	mov	r0, r2
 8001042:	4619      	mov	r1, r3
 8001044:	a32a      	add	r3, pc, #168	@ (adr r3, 80010f0 <calculate_gyro_angles+0x198>)
 8001046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800104a:	f7ff fc37 	bl	80008bc <__aeabi_ddiv>
 800104e:	4602      	mov	r2, r0
 8001050:	460b      	mov	r3, r1
 8001052:	4690      	mov	r8, r2
 8001054:	4699      	mov	r9, r3
 8001056:	6878      	ldr	r0, [r7, #4]
 8001058:	f7ff faae 	bl	80005b8 <__aeabi_f2d>
 800105c:	4602      	mov	r2, r0
 800105e:	460b      	mov	r3, r1
 8001060:	4640      	mov	r0, r8
 8001062:	4649      	mov	r1, r9
 8001064:	f7ff fb00 	bl	8000668 <__aeabi_dmul>
 8001068:	4602      	mov	r2, r0
 800106a:	460b      	mov	r3, r1
 800106c:	4620      	mov	r0, r4
 800106e:	4629      	mov	r1, r5
 8001070:	f7ff f944 	bl	80002fc <__adddf3>
 8001074:	4602      	mov	r2, r0
 8001076:	460b      	mov	r3, r1
 8001078:	491f      	ldr	r1, [pc, #124]	@ (80010f8 <calculate_gyro_angles+0x1a0>)
 800107a:	e9c1 2304 	strd	r2, r3, [r1, #16]

    if (rotation_gyro.yaw > 180.0){
 800107e:	4b1e      	ldr	r3, [pc, #120]	@ (80010f8 <calculate_gyro_angles+0x1a0>)
 8001080:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8001084:	f04f 0200 	mov.w	r2, #0
 8001088:	4b1c      	ldr	r3, [pc, #112]	@ (80010fc <calculate_gyro_angles+0x1a4>)
 800108a:	f7ff fd7d 	bl	8000b88 <__aeabi_dcmpgt>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d00d      	beq.n	80010b0 <calculate_gyro_angles+0x158>
    	rotation_gyro.yaw -= 360.0;
 8001094:	4b18      	ldr	r3, [pc, #96]	@ (80010f8 <calculate_gyro_angles+0x1a0>)
 8001096:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800109a:	f04f 0200 	mov.w	r2, #0
 800109e:	4b18      	ldr	r3, [pc, #96]	@ (8001100 <calculate_gyro_angles+0x1a8>)
 80010a0:	f7ff f92a 	bl	80002f8 <__aeabi_dsub>
 80010a4:	4602      	mov	r2, r0
 80010a6:	460b      	mov	r3, r1
 80010a8:	4913      	ldr	r1, [pc, #76]	@ (80010f8 <calculate_gyro_angles+0x1a0>)
 80010aa:	e9c1 2304 	strd	r2, r3, [r1, #16]
    }
    else if (rotation_gyro.yaw < -180.0){
    	rotation_gyro.yaw += 360.0;
    }
}
 80010ae:	e018      	b.n	80010e2 <calculate_gyro_angles+0x18a>
    else if (rotation_gyro.yaw < -180.0){
 80010b0:	4b11      	ldr	r3, [pc, #68]	@ (80010f8 <calculate_gyro_angles+0x1a0>)
 80010b2:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80010b6:	f04f 0200 	mov.w	r2, #0
 80010ba:	4b12      	ldr	r3, [pc, #72]	@ (8001104 <calculate_gyro_angles+0x1ac>)
 80010bc:	f7ff fd46 	bl	8000b4c <__aeabi_dcmplt>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d100      	bne.n	80010c8 <calculate_gyro_angles+0x170>
}
 80010c6:	e00c      	b.n	80010e2 <calculate_gyro_angles+0x18a>
    	rotation_gyro.yaw += 360.0;
 80010c8:	4b0b      	ldr	r3, [pc, #44]	@ (80010f8 <calculate_gyro_angles+0x1a0>)
 80010ca:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80010ce:	f04f 0200 	mov.w	r2, #0
 80010d2:	4b0b      	ldr	r3, [pc, #44]	@ (8001100 <calculate_gyro_angles+0x1a8>)
 80010d4:	f7ff f912 	bl	80002fc <__adddf3>
 80010d8:	4602      	mov	r2, r0
 80010da:	460b      	mov	r3, r1
 80010dc:	4906      	ldr	r1, [pc, #24]	@ (80010f8 <calculate_gyro_angles+0x1a0>)
 80010de:	e9c1 2304 	strd	r2, r3, [r1, #16]
}
 80010e2:	bf00      	nop
 80010e4:	3738      	adds	r7, #56	@ 0x38
 80010e6:	46bd      	mov	sp, r7
 80010e8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80010ec:	f3af 8000 	nop.w
 80010f0:	54442d18 	.word	0x54442d18
 80010f4:	400921fb 	.word	0x400921fb
 80010f8:	20000db8 	.word	0x20000db8
 80010fc:	40668000 	.word	0x40668000
 8001100:	40768000 	.word	0x40768000
 8001104:	c0668000 	.word	0xc0668000

08001108 <calculate_accl_angles>:

void calculate_accl_angles(double Ax, double Ay, double Az, double Gx, double Gy, double Gz, float DT) {
 8001108:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800110c:	b094      	sub	sp, #80	@ 0x50
 800110e:	af00      	add	r7, sp, #0
 8001110:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 8001114:	ed87 1b0a 	vstr	d1, [r7, #40]	@ 0x28
 8001118:	ed87 2b08 	vstr	d2, [r7, #32]
 800111c:	ed87 3b06 	vstr	d3, [r7, #24]
 8001120:	ed87 4b04 	vstr	d4, [r7, #16]
 8001124:	ed87 5b02 	vstr	d5, [r7, #8]
 8001128:	ed87 6a01 	vstr	s12, [r7, #4]

    double roll_acc = atan2(Ay, Az) * RAD_TO_DEG;
 800112c:	ed97 1b08 	vldr	d1, [r7, #32]
 8001130:	ed97 0b0a 	vldr	d0, [r7, #40]	@ 0x28
 8001134:	f01a f8a8 	bl	801b288 <atan2>
 8001138:	ec51 0b10 	vmov	r0, r1, d0
 800113c:	f04f 0200 	mov.w	r2, #0
 8001140:	4b63      	ldr	r3, [pc, #396]	@ (80012d0 <calculate_accl_angles+0x1c8>)
 8001142:	f7ff fa91 	bl	8000668 <__aeabi_dmul>
 8001146:	4602      	mov	r2, r0
 8001148:	460b      	mov	r3, r1
 800114a:	4610      	mov	r0, r2
 800114c:	4619      	mov	r1, r3
 800114e:	a35e      	add	r3, pc, #376	@ (adr r3, 80012c8 <calculate_accl_angles+0x1c0>)
 8001150:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001154:	f7ff fbb2 	bl	80008bc <__aeabi_ddiv>
 8001158:	4602      	mov	r2, r0
 800115a:	460b      	mov	r3, r1
 800115c:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    double pitch_acc = atan2(-Ax, sqrt(Ay * Ay + Az * Az)) * RAD_TO_DEG;
 8001160:	6b3c      	ldr	r4, [r7, #48]	@ 0x30
 8001162:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001164:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8001168:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800116c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001170:	f7ff fa7a 	bl	8000668 <__aeabi_dmul>
 8001174:	4602      	mov	r2, r0
 8001176:	460b      	mov	r3, r1
 8001178:	4690      	mov	r8, r2
 800117a:	4699      	mov	r9, r3
 800117c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001180:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001184:	f7ff fa70 	bl	8000668 <__aeabi_dmul>
 8001188:	4602      	mov	r2, r0
 800118a:	460b      	mov	r3, r1
 800118c:	4640      	mov	r0, r8
 800118e:	4649      	mov	r1, r9
 8001190:	f7ff f8b4 	bl	80002fc <__adddf3>
 8001194:	4602      	mov	r2, r0
 8001196:	460b      	mov	r3, r1
 8001198:	ec43 2b17 	vmov	d7, r2, r3
 800119c:	eeb0 0a47 	vmov.f32	s0, s14
 80011a0:	eef0 0a67 	vmov.f32	s1, s15
 80011a4:	f01a f872 	bl	801b28c <sqrt>
 80011a8:	eeb0 7a40 	vmov.f32	s14, s0
 80011ac:	eef0 7a60 	vmov.f32	s15, s1
 80011b0:	eeb0 1a47 	vmov.f32	s2, s14
 80011b4:	eef0 1a67 	vmov.f32	s3, s15
 80011b8:	ec45 4b10 	vmov	d0, r4, r5
 80011bc:	f01a f864 	bl	801b288 <atan2>
 80011c0:	ec51 0b10 	vmov	r0, r1, d0
 80011c4:	f04f 0200 	mov.w	r2, #0
 80011c8:	4b41      	ldr	r3, [pc, #260]	@ (80012d0 <calculate_accl_angles+0x1c8>)
 80011ca:	f7ff fa4d 	bl	8000668 <__aeabi_dmul>
 80011ce:	4602      	mov	r2, r0
 80011d0:	460b      	mov	r3, r1
 80011d2:	4610      	mov	r0, r2
 80011d4:	4619      	mov	r1, r3
 80011d6:	a33c      	add	r3, pc, #240	@ (adr r3, 80012c8 <calculate_accl_angles+0x1c0>)
 80011d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011dc:	f7ff fb6e 	bl	80008bc <__aeabi_ddiv>
 80011e0:	4602      	mov	r2, r0
 80011e2:	460b      	mov	r3, r1
 80011e4:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    double yaw_acc = (Gz * RAD_TO_DEG) * DT;
 80011e8:	f04f 0200 	mov.w	r2, #0
 80011ec:	4b38      	ldr	r3, [pc, #224]	@ (80012d0 <calculate_accl_angles+0x1c8>)
 80011ee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80011f2:	f7ff fa39 	bl	8000668 <__aeabi_dmul>
 80011f6:	4602      	mov	r2, r0
 80011f8:	460b      	mov	r3, r1
 80011fa:	4610      	mov	r0, r2
 80011fc:	4619      	mov	r1, r3
 80011fe:	a332      	add	r3, pc, #200	@ (adr r3, 80012c8 <calculate_accl_angles+0x1c0>)
 8001200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001204:	f7ff fb5a 	bl	80008bc <__aeabi_ddiv>
 8001208:	4602      	mov	r2, r0
 800120a:	460b      	mov	r3, r1
 800120c:	4614      	mov	r4, r2
 800120e:	461d      	mov	r5, r3
 8001210:	6878      	ldr	r0, [r7, #4]
 8001212:	f7ff f9d1 	bl	80005b8 <__aeabi_f2d>
 8001216:	4602      	mov	r2, r0
 8001218:	460b      	mov	r3, r1
 800121a:	4620      	mov	r0, r4
 800121c:	4629      	mov	r1, r5
 800121e:	f7ff fa23 	bl	8000668 <__aeabi_dmul>
 8001222:	4602      	mov	r2, r0
 8001224:	460b      	mov	r3, r1
 8001226:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38

    rotation_accl.roll = roll_acc;
 800122a:	492a      	ldr	r1, [pc, #168]	@ (80012d4 <calculate_accl_angles+0x1cc>)
 800122c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001230:	e9c1 2300 	strd	r2, r3, [r1]
    rotation_accl.pitch = pitch_acc;
 8001234:	4927      	ldr	r1, [pc, #156]	@ (80012d4 <calculate_accl_angles+0x1cc>)
 8001236:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800123a:	e9c1 2302 	strd	r2, r3, [r1, #8]
    rotation_accl.yaw += yaw_acc;
 800123e:	4b25      	ldr	r3, [pc, #148]	@ (80012d4 <calculate_accl_angles+0x1cc>)
 8001240:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8001244:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001248:	f7ff f858 	bl	80002fc <__adddf3>
 800124c:	4602      	mov	r2, r0
 800124e:	460b      	mov	r3, r1
 8001250:	4920      	ldr	r1, [pc, #128]	@ (80012d4 <calculate_accl_angles+0x1cc>)
 8001252:	e9c1 2304 	strd	r2, r3, [r1, #16]

    if (rotation_accl.yaw > 180.0){
 8001256:	4b1f      	ldr	r3, [pc, #124]	@ (80012d4 <calculate_accl_angles+0x1cc>)
 8001258:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800125c:	f04f 0200 	mov.w	r2, #0
 8001260:	4b1b      	ldr	r3, [pc, #108]	@ (80012d0 <calculate_accl_angles+0x1c8>)
 8001262:	f7ff fc91 	bl	8000b88 <__aeabi_dcmpgt>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d00d      	beq.n	8001288 <calculate_accl_angles+0x180>
    	rotation_accl.yaw -= 360.0;
 800126c:	4b19      	ldr	r3, [pc, #100]	@ (80012d4 <calculate_accl_angles+0x1cc>)
 800126e:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8001272:	f04f 0200 	mov.w	r2, #0
 8001276:	4b18      	ldr	r3, [pc, #96]	@ (80012d8 <calculate_accl_angles+0x1d0>)
 8001278:	f7ff f83e 	bl	80002f8 <__aeabi_dsub>
 800127c:	4602      	mov	r2, r0
 800127e:	460b      	mov	r3, r1
 8001280:	4914      	ldr	r1, [pc, #80]	@ (80012d4 <calculate_accl_angles+0x1cc>)
 8001282:	e9c1 2304 	strd	r2, r3, [r1, #16]
    }
    else if (rotation_accl.yaw < -180.0){
    	rotation_accl.yaw += 360.0;
    }
}
 8001286:	e018      	b.n	80012ba <calculate_accl_angles+0x1b2>
    else if (rotation_accl.yaw < -180.0){
 8001288:	4b12      	ldr	r3, [pc, #72]	@ (80012d4 <calculate_accl_angles+0x1cc>)
 800128a:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800128e:	f04f 0200 	mov.w	r2, #0
 8001292:	4b12      	ldr	r3, [pc, #72]	@ (80012dc <calculate_accl_angles+0x1d4>)
 8001294:	f7ff fc5a 	bl	8000b4c <__aeabi_dcmplt>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d100      	bne.n	80012a0 <calculate_accl_angles+0x198>
}
 800129e:	e00c      	b.n	80012ba <calculate_accl_angles+0x1b2>
    	rotation_accl.yaw += 360.0;
 80012a0:	4b0c      	ldr	r3, [pc, #48]	@ (80012d4 <calculate_accl_angles+0x1cc>)
 80012a2:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80012a6:	f04f 0200 	mov.w	r2, #0
 80012aa:	4b0b      	ldr	r3, [pc, #44]	@ (80012d8 <calculate_accl_angles+0x1d0>)
 80012ac:	f7ff f826 	bl	80002fc <__adddf3>
 80012b0:	4602      	mov	r2, r0
 80012b2:	460b      	mov	r3, r1
 80012b4:	4907      	ldr	r1, [pc, #28]	@ (80012d4 <calculate_accl_angles+0x1cc>)
 80012b6:	e9c1 2304 	strd	r2, r3, [r1, #16]
}
 80012ba:	bf00      	nop
 80012bc:	3750      	adds	r7, #80	@ 0x50
 80012be:	46bd      	mov	sp, r7
 80012c0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80012c4:	f3af 8000 	nop.w
 80012c8:	54442d18 	.word	0x54442d18
 80012cc:	400921fb 	.word	0x400921fb
 80012d0:	40668000 	.word	0x40668000
 80012d4:	20000dd0 	.word	0x20000dd0
 80012d8:	40768000 	.word	0x40768000
 80012dc:	c0668000 	.word	0xc0668000

080012e0 <calculate_kalm_angles>:

void calculate_kalm_angles(double Ax, double Ay, double Az, double Gx, double Gy, double Gz, float DT) {
 80012e0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80012e4:	b096      	sub	sp, #88	@ 0x58
 80012e6:	af00      	add	r7, sp, #0
 80012e8:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 80012ec:	ed87 1b0a 	vstr	d1, [r7, #40]	@ 0x28
 80012f0:	ed87 2b08 	vstr	d2, [r7, #32]
 80012f4:	ed87 3b06 	vstr	d3, [r7, #24]
 80012f8:	ed87 4b04 	vstr	d4, [r7, #16]
 80012fc:	ed87 5b02 	vstr	d5, [r7, #8]
 8001300:	ed87 6a01 	vstr	s12, [r7, #4]

	double angleX = atan(Ay / sqrt(Ax * Ax + Az * Az)) * RAD_TO_DEG;
 8001304:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001308:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800130c:	f7ff f9ac 	bl	8000668 <__aeabi_dmul>
 8001310:	4602      	mov	r2, r0
 8001312:	460b      	mov	r3, r1
 8001314:	4690      	mov	r8, r2
 8001316:	4699      	mov	r9, r3
 8001318:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800131c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001320:	f7ff f9a2 	bl	8000668 <__aeabi_dmul>
 8001324:	4602      	mov	r2, r0
 8001326:	460b      	mov	r3, r1
 8001328:	4640      	mov	r0, r8
 800132a:	4649      	mov	r1, r9
 800132c:	f7fe ffe6 	bl	80002fc <__adddf3>
 8001330:	4602      	mov	r2, r0
 8001332:	460b      	mov	r3, r1
 8001334:	ec43 2b17 	vmov	d7, r2, r3
 8001338:	eeb0 0a47 	vmov.f32	s0, s14
 800133c:	eef0 0a67 	vmov.f32	s1, s15
 8001340:	f019 ffa4 	bl	801b28c <sqrt>
 8001344:	ec53 2b10 	vmov	r2, r3, d0
 8001348:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800134c:	f7ff fab6 	bl	80008bc <__aeabi_ddiv>
 8001350:	4602      	mov	r2, r0
 8001352:	460b      	mov	r3, r1
 8001354:	ec43 2b17 	vmov	d7, r2, r3
 8001358:	eeb0 0a47 	vmov.f32	s0, s14
 800135c:	eef0 0a67 	vmov.f32	s1, s15
 8001360:	f019 ffc2 	bl	801b2e8 <atan>
 8001364:	ec51 0b10 	vmov	r0, r1, d0
 8001368:	f04f 0200 	mov.w	r2, #0
 800136c:	4b70      	ldr	r3, [pc, #448]	@ (8001530 <calculate_kalm_angles+0x250>)
 800136e:	f7ff f97b 	bl	8000668 <__aeabi_dmul>
 8001372:	4602      	mov	r2, r0
 8001374:	460b      	mov	r3, r1
 8001376:	4610      	mov	r0, r2
 8001378:	4619      	mov	r1, r3
 800137a:	a36b      	add	r3, pc, #428	@ (adr r3, 8001528 <calculate_kalm_angles+0x248>)
 800137c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001380:	f7ff fa9c 	bl	80008bc <__aeabi_ddiv>
 8001384:	4602      	mov	r2, r0
 8001386:	460b      	mov	r3, r1
 8001388:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
	double angleY = atan2(-Ax, sqrt(Ay * Ay + Az * Az)) * RAD_TO_DEG;
 800138c:	6b3c      	ldr	r4, [r7, #48]	@ 0x30
 800138e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001390:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8001394:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001398:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800139c:	f7ff f964 	bl	8000668 <__aeabi_dmul>
 80013a0:	4602      	mov	r2, r0
 80013a2:	460b      	mov	r3, r1
 80013a4:	4690      	mov	r8, r2
 80013a6:	4699      	mov	r9, r3
 80013a8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80013ac:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80013b0:	f7ff f95a 	bl	8000668 <__aeabi_dmul>
 80013b4:	4602      	mov	r2, r0
 80013b6:	460b      	mov	r3, r1
 80013b8:	4640      	mov	r0, r8
 80013ba:	4649      	mov	r1, r9
 80013bc:	f7fe ff9e 	bl	80002fc <__adddf3>
 80013c0:	4602      	mov	r2, r0
 80013c2:	460b      	mov	r3, r1
 80013c4:	ec43 2b17 	vmov	d7, r2, r3
 80013c8:	eeb0 0a47 	vmov.f32	s0, s14
 80013cc:	eef0 0a67 	vmov.f32	s1, s15
 80013d0:	f019 ff5c 	bl	801b28c <sqrt>
 80013d4:	eeb0 7a40 	vmov.f32	s14, s0
 80013d8:	eef0 7a60 	vmov.f32	s15, s1
 80013dc:	eeb0 1a47 	vmov.f32	s2, s14
 80013e0:	eef0 1a67 	vmov.f32	s3, s15
 80013e4:	ec45 4b10 	vmov	d0, r4, r5
 80013e8:	f019 ff4e 	bl	801b288 <atan2>
 80013ec:	ec51 0b10 	vmov	r0, r1, d0
 80013f0:	f04f 0200 	mov.w	r2, #0
 80013f4:	4b4e      	ldr	r3, [pc, #312]	@ (8001530 <calculate_kalm_angles+0x250>)
 80013f6:	f7ff f937 	bl	8000668 <__aeabi_dmul>
 80013fa:	4602      	mov	r2, r0
 80013fc:	460b      	mov	r3, r1
 80013fe:	4610      	mov	r0, r2
 8001400:	4619      	mov	r1, r3
 8001402:	a349      	add	r3, pc, #292	@ (adr r3, 8001528 <calculate_kalm_angles+0x248>)
 8001404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001408:	f7ff fa58 	bl	80008bc <__aeabi_ddiv>
 800140c:	4602      	mov	r2, r0
 800140e:	460b      	mov	r3, r1
 8001410:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

	double ratedX = Gx;
 8001414:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001418:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
	double ratedY = Gy;
 800141c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001420:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38

	rotation_kalm.roll = Kalman_Angle(&kalmanX, angleX, ratedX, DT);
 8001424:	ed97 2a01 	vldr	s4, [r7, #4]
 8001428:	ed97 1b10 	vldr	d1, [r7, #64]	@ 0x40
 800142c:	ed97 0b14 	vldr	d0, [r7, #80]	@ 0x50
 8001430:	4840      	ldr	r0, [pc, #256]	@ (8001534 <calculate_kalm_angles+0x254>)
 8001432:	f000 f8dd 	bl	80015f0 <Kalman_Angle>
 8001436:	eeb0 7a40 	vmov.f32	s14, s0
 800143a:	eef0 7a60 	vmov.f32	s15, s1
 800143e:	4b3e      	ldr	r3, [pc, #248]	@ (8001538 <calculate_kalm_angles+0x258>)
 8001440:	ed83 7b00 	vstr	d7, [r3]
	rotation_kalm.pitch = Kalman_Angle(&kalmanY, angleY, ratedY, DT);
 8001444:	ed97 2a01 	vldr	s4, [r7, #4]
 8001448:	ed97 1b0e 	vldr	d1, [r7, #56]	@ 0x38
 800144c:	ed97 0b12 	vldr	d0, [r7, #72]	@ 0x48
 8001450:	483a      	ldr	r0, [pc, #232]	@ (800153c <calculate_kalm_angles+0x25c>)
 8001452:	f000 f8cd 	bl	80015f0 <Kalman_Angle>
 8001456:	eeb0 7a40 	vmov.f32	s14, s0
 800145a:	eef0 7a60 	vmov.f32	s15, s1
 800145e:	4b36      	ldr	r3, [pc, #216]	@ (8001538 <calculate_kalm_angles+0x258>)
 8001460:	ed83 7b02 	vstr	d7, [r3, #8]
	rotation_kalm.yaw += (Gz * RAD_TO_DEG) * DT;
 8001464:	4b34      	ldr	r3, [pc, #208]	@ (8001538 <calculate_kalm_angles+0x258>)
 8001466:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 800146a:	f04f 0200 	mov.w	r2, #0
 800146e:	4b30      	ldr	r3, [pc, #192]	@ (8001530 <calculate_kalm_angles+0x250>)
 8001470:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001474:	f7ff f8f8 	bl	8000668 <__aeabi_dmul>
 8001478:	4602      	mov	r2, r0
 800147a:	460b      	mov	r3, r1
 800147c:	4610      	mov	r0, r2
 800147e:	4619      	mov	r1, r3
 8001480:	a329      	add	r3, pc, #164	@ (adr r3, 8001528 <calculate_kalm_angles+0x248>)
 8001482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001486:	f7ff fa19 	bl	80008bc <__aeabi_ddiv>
 800148a:	4602      	mov	r2, r0
 800148c:	460b      	mov	r3, r1
 800148e:	4690      	mov	r8, r2
 8001490:	4699      	mov	r9, r3
 8001492:	6878      	ldr	r0, [r7, #4]
 8001494:	f7ff f890 	bl	80005b8 <__aeabi_f2d>
 8001498:	4602      	mov	r2, r0
 800149a:	460b      	mov	r3, r1
 800149c:	4640      	mov	r0, r8
 800149e:	4649      	mov	r1, r9
 80014a0:	f7ff f8e2 	bl	8000668 <__aeabi_dmul>
 80014a4:	4602      	mov	r2, r0
 80014a6:	460b      	mov	r3, r1
 80014a8:	4620      	mov	r0, r4
 80014aa:	4629      	mov	r1, r5
 80014ac:	f7fe ff26 	bl	80002fc <__adddf3>
 80014b0:	4602      	mov	r2, r0
 80014b2:	460b      	mov	r3, r1
 80014b4:	4920      	ldr	r1, [pc, #128]	@ (8001538 <calculate_kalm_angles+0x258>)
 80014b6:	e9c1 2304 	strd	r2, r3, [r1, #16]

    if (rotation_kalm.yaw > 180.0){
 80014ba:	4b1f      	ldr	r3, [pc, #124]	@ (8001538 <calculate_kalm_angles+0x258>)
 80014bc:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80014c0:	f04f 0200 	mov.w	r2, #0
 80014c4:	4b1a      	ldr	r3, [pc, #104]	@ (8001530 <calculate_kalm_angles+0x250>)
 80014c6:	f7ff fb5f 	bl	8000b88 <__aeabi_dcmpgt>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d00d      	beq.n	80014ec <calculate_kalm_angles+0x20c>
    	rotation_kalm.yaw -= 360.0;
 80014d0:	4b19      	ldr	r3, [pc, #100]	@ (8001538 <calculate_kalm_angles+0x258>)
 80014d2:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80014d6:	f04f 0200 	mov.w	r2, #0
 80014da:	4b19      	ldr	r3, [pc, #100]	@ (8001540 <calculate_kalm_angles+0x260>)
 80014dc:	f7fe ff0c 	bl	80002f8 <__aeabi_dsub>
 80014e0:	4602      	mov	r2, r0
 80014e2:	460b      	mov	r3, r1
 80014e4:	4914      	ldr	r1, [pc, #80]	@ (8001538 <calculate_kalm_angles+0x258>)
 80014e6:	e9c1 2304 	strd	r2, r3, [r1, #16]
    }
    else if (rotation_kalm.yaw < -180.0){
    	rotation_kalm.yaw += 360.0;
    }
}
 80014ea:	e018      	b.n	800151e <calculate_kalm_angles+0x23e>
    else if (rotation_kalm.yaw < -180.0){
 80014ec:	4b12      	ldr	r3, [pc, #72]	@ (8001538 <calculate_kalm_angles+0x258>)
 80014ee:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80014f2:	f04f 0200 	mov.w	r2, #0
 80014f6:	4b13      	ldr	r3, [pc, #76]	@ (8001544 <calculate_kalm_angles+0x264>)
 80014f8:	f7ff fb28 	bl	8000b4c <__aeabi_dcmplt>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d100      	bne.n	8001504 <calculate_kalm_angles+0x224>
}
 8001502:	e00c      	b.n	800151e <calculate_kalm_angles+0x23e>
    	rotation_kalm.yaw += 360.0;
 8001504:	4b0c      	ldr	r3, [pc, #48]	@ (8001538 <calculate_kalm_angles+0x258>)
 8001506:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800150a:	f04f 0200 	mov.w	r2, #0
 800150e:	4b0c      	ldr	r3, [pc, #48]	@ (8001540 <calculate_kalm_angles+0x260>)
 8001510:	f7fe fef4 	bl	80002fc <__adddf3>
 8001514:	4602      	mov	r2, r0
 8001516:	460b      	mov	r3, r1
 8001518:	4907      	ldr	r1, [pc, #28]	@ (8001538 <calculate_kalm_angles+0x258>)
 800151a:	e9c1 2304 	strd	r2, r3, [r1, #16]
}
 800151e:	bf00      	nop
 8001520:	3758      	adds	r7, #88	@ 0x58
 8001522:	46bd      	mov	sp, r7
 8001524:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001528:	54442d18 	.word	0x54442d18
 800152c:	400921fb 	.word	0x400921fb
 8001530:	40668000 	.word	0x40668000
 8001534:	20000e18 	.word	0x20000e18
 8001538:	20000de8 	.word	0x20000de8
 800153c:	20000e68 	.word	0x20000e68
 8001540:	40768000 	.word	0x40768000
 8001544:	c0668000 	.word	0xc0668000

08001548 <Kalman_Init>:

void Kalman_Init(KalmanFilter_t* kf) {
 8001548:	b480      	push	{r7}
 800154a:	b083      	sub	sp, #12
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
    kf->Q_angle = 0.001f;
 8001550:	6879      	ldr	r1, [r7, #4]
 8001552:	a321      	add	r3, pc, #132	@ (adr r3, 80015d8 <Kalman_Init+0x90>)
 8001554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001558:	e9c1 2300 	strd	r2, r3, [r1]
    kf->Q_bias  = 0.003f;
 800155c:	6879      	ldr	r1, [r7, #4]
 800155e:	a320      	add	r3, pc, #128	@ (adr r3, 80015e0 <Kalman_Init+0x98>)
 8001560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001564:	e9c1 2302 	strd	r2, r3, [r1, #8]
    kf->R_measure = 0.03f;
 8001568:	6879      	ldr	r1, [r7, #4]
 800156a:	a31f      	add	r3, pc, #124	@ (adr r3, 80015e8 <Kalman_Init+0xa0>)
 800156c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001570:	e9c1 2304 	strd	r2, r3, [r1, #16]

    kf->angle = 0.0f;
 8001574:	6879      	ldr	r1, [r7, #4]
 8001576:	f04f 0200 	mov.w	r2, #0
 800157a:	f04f 0300 	mov.w	r3, #0
 800157e:	e9c1 2306 	strd	r2, r3, [r1, #24]
    kf->bias = 0.0f;
 8001582:	6879      	ldr	r1, [r7, #4]
 8001584:	f04f 0200 	mov.w	r2, #0
 8001588:	f04f 0300 	mov.w	r3, #0
 800158c:	e9c1 2308 	strd	r2, r3, [r1, #32]

    kf->P[0][0] = 0.0f;
 8001590:	6879      	ldr	r1, [r7, #4]
 8001592:	f04f 0200 	mov.w	r2, #0
 8001596:	f04f 0300 	mov.w	r3, #0
 800159a:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    kf->P[0][1] = 0.0f;
 800159e:	6879      	ldr	r1, [r7, #4]
 80015a0:	f04f 0200 	mov.w	r2, #0
 80015a4:	f04f 0300 	mov.w	r3, #0
 80015a8:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    kf->P[1][0] = 0.0f;
 80015ac:	6879      	ldr	r1, [r7, #4]
 80015ae:	f04f 0200 	mov.w	r2, #0
 80015b2:	f04f 0300 	mov.w	r3, #0
 80015b6:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
    kf->P[1][1] = 0.0f;
 80015ba:	6879      	ldr	r1, [r7, #4]
 80015bc:	f04f 0200 	mov.w	r2, #0
 80015c0:	f04f 0300 	mov.w	r3, #0
 80015c4:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
}
 80015c8:	bf00      	nop
 80015ca:	370c      	adds	r7, #12
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr
 80015d4:	f3af 8000 	nop.w
 80015d8:	e0000000 	.word	0xe0000000
 80015dc:	3f50624d 	.word	0x3f50624d
 80015e0:	c0000000 	.word	0xc0000000
 80015e4:	3f689374 	.word	0x3f689374
 80015e8:	e0000000 	.word	0xe0000000
 80015ec:	3f9eb851 	.word	0x3f9eb851

080015f0 <Kalman_Angle>:

double Kalman_Angle(KalmanFilter_t* kf, double new_angle, double new_rate, float DT){
 80015f0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80015f4:	b092      	sub	sp, #72	@ 0x48
 80015f6:	af00      	add	r7, sp, #0
 80015f8:	6178      	str	r0, [r7, #20]
 80015fa:	ed87 0b02 	vstr	d0, [r7, #8]
 80015fe:	ed87 1b00 	vstr	d1, [r7]
 8001602:	ed87 2a04 	vstr	s4, [r7, #16]

    kf->rate = new_rate - kf->bias;
 8001606:	697b      	ldr	r3, [r7, #20]
 8001608:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800160c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001610:	f7fe fe72 	bl	80002f8 <__aeabi_dsub>
 8001614:	4602      	mov	r2, r0
 8001616:	460b      	mov	r3, r1
 8001618:	6979      	ldr	r1, [r7, #20]
 800161a:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    kf->angle += DT * kf->rate;
 800161e:	697b      	ldr	r3, [r7, #20]
 8001620:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8001624:	6938      	ldr	r0, [r7, #16]
 8001626:	f7fe ffc7 	bl	80005b8 <__aeabi_f2d>
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8001630:	f7ff f81a 	bl	8000668 <__aeabi_dmul>
 8001634:	4602      	mov	r2, r0
 8001636:	460b      	mov	r3, r1
 8001638:	4620      	mov	r0, r4
 800163a:	4629      	mov	r1, r5
 800163c:	f7fe fe5e 	bl	80002fc <__adddf3>
 8001640:	4602      	mov	r2, r0
 8001642:	460b      	mov	r3, r1
 8001644:	6979      	ldr	r1, [r7, #20]
 8001646:	e9c1 2306 	strd	r2, r3, [r1, #24]

    kf->P[0][0] += DT * (DT * kf->P[1][1] - kf->P[0][1] - kf->P[1][0] + kf->Q_angle);
 800164a:	697b      	ldr	r3, [r7, #20]
 800164c:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8001650:	6938      	ldr	r0, [r7, #16]
 8001652:	f7fe ffb1 	bl	80005b8 <__aeabi_f2d>
 8001656:	4680      	mov	r8, r0
 8001658:	4689      	mov	r9, r1
 800165a:	6938      	ldr	r0, [r7, #16]
 800165c:	f7fe ffac 	bl	80005b8 <__aeabi_f2d>
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 8001666:	f7fe ffff 	bl	8000668 <__aeabi_dmul>
 800166a:	4602      	mov	r2, r0
 800166c:	460b      	mov	r3, r1
 800166e:	4610      	mov	r0, r2
 8001670:	4619      	mov	r1, r3
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001678:	f7fe fe3e 	bl	80002f8 <__aeabi_dsub>
 800167c:	4602      	mov	r2, r0
 800167e:	460b      	mov	r3, r1
 8001680:	4610      	mov	r0, r2
 8001682:	4619      	mov	r1, r3
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 800168a:	f7fe fe35 	bl	80002f8 <__aeabi_dsub>
 800168e:	4602      	mov	r2, r0
 8001690:	460b      	mov	r3, r1
 8001692:	4610      	mov	r0, r2
 8001694:	4619      	mov	r1, r3
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800169c:	f7fe fe2e 	bl	80002fc <__adddf3>
 80016a0:	4602      	mov	r2, r0
 80016a2:	460b      	mov	r3, r1
 80016a4:	4640      	mov	r0, r8
 80016a6:	4649      	mov	r1, r9
 80016a8:	f7fe ffde 	bl	8000668 <__aeabi_dmul>
 80016ac:	4602      	mov	r2, r0
 80016ae:	460b      	mov	r3, r1
 80016b0:	4620      	mov	r0, r4
 80016b2:	4629      	mov	r1, r5
 80016b4:	f7fe fe22 	bl	80002fc <__adddf3>
 80016b8:	4602      	mov	r2, r0
 80016ba:	460b      	mov	r3, r1
 80016bc:	6979      	ldr	r1, [r7, #20]
 80016be:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    kf->P[0][1] -= DT * kf->P[1][1];
 80016c2:	697b      	ldr	r3, [r7, #20]
 80016c4:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 80016c8:	6938      	ldr	r0, [r7, #16]
 80016ca:	f7fe ff75 	bl	80005b8 <__aeabi_f2d>
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 80016d4:	f7fe ffc8 	bl	8000668 <__aeabi_dmul>
 80016d8:	4602      	mov	r2, r0
 80016da:	460b      	mov	r3, r1
 80016dc:	4620      	mov	r0, r4
 80016de:	4629      	mov	r1, r5
 80016e0:	f7fe fe0a 	bl	80002f8 <__aeabi_dsub>
 80016e4:	4602      	mov	r2, r0
 80016e6:	460b      	mov	r3, r1
 80016e8:	6979      	ldr	r1, [r7, #20]
 80016ea:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    kf->P[1][0] -= DT * kf->P[1][1];
 80016ee:	697b      	ldr	r3, [r7, #20]
 80016f0:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 80016f4:	6938      	ldr	r0, [r7, #16]
 80016f6:	f7fe ff5f 	bl	80005b8 <__aeabi_f2d>
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 8001700:	f7fe ffb2 	bl	8000668 <__aeabi_dmul>
 8001704:	4602      	mov	r2, r0
 8001706:	460b      	mov	r3, r1
 8001708:	4620      	mov	r0, r4
 800170a:	4629      	mov	r1, r5
 800170c:	f7fe fdf4 	bl	80002f8 <__aeabi_dsub>
 8001710:	4602      	mov	r2, r0
 8001712:	460b      	mov	r3, r1
 8001714:	6979      	ldr	r1, [r7, #20]
 8001716:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
    kf->P[1][1] += kf->Q_bias * DT;
 800171a:	697b      	ldr	r3, [r7, #20]
 800171c:	e9d3 4512 	ldrd	r4, r5, [r3, #72]	@ 0x48
 8001720:	697b      	ldr	r3, [r7, #20]
 8001722:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
 8001726:	6938      	ldr	r0, [r7, #16]
 8001728:	f7fe ff46 	bl	80005b8 <__aeabi_f2d>
 800172c:	4602      	mov	r2, r0
 800172e:	460b      	mov	r3, r1
 8001730:	4640      	mov	r0, r8
 8001732:	4649      	mov	r1, r9
 8001734:	f7fe ff98 	bl	8000668 <__aeabi_dmul>
 8001738:	4602      	mov	r2, r0
 800173a:	460b      	mov	r3, r1
 800173c:	4620      	mov	r0, r4
 800173e:	4629      	mov	r1, r5
 8001740:	f7fe fddc 	bl	80002fc <__adddf3>
 8001744:	4602      	mov	r2, r0
 8001746:	460b      	mov	r3, r1
 8001748:	6979      	ldr	r1, [r7, #20]
 800174a:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48

    double S = kf->P[0][0] + kf->R_measure;
 800174e:	697b      	ldr	r3, [r7, #20]
 8001750:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 8001754:	697b      	ldr	r3, [r7, #20]
 8001756:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800175a:	f7fe fdcf 	bl	80002fc <__adddf3>
 800175e:	4602      	mov	r2, r0
 8001760:	460b      	mov	r3, r1
 8001762:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    double K[2];
    K[0] = kf->P[0][0] / S;
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 800176c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001770:	f7ff f8a4 	bl	80008bc <__aeabi_ddiv>
 8001774:	4602      	mov	r2, r0
 8001776:	460b      	mov	r3, r1
 8001778:	e9c7 2306 	strd	r2, r3, [r7, #24]
    K[1] = kf->P[1][0] / S;
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8001782:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001786:	f7ff f899 	bl	80008bc <__aeabi_ddiv>
 800178a:	4602      	mov	r2, r0
 800178c:	460b      	mov	r3, r1
 800178e:	e9c7 2308 	strd	r2, r3, [r7, #32]

    double y = new_angle - kf->angle;
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001798:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800179c:	f7fe fdac 	bl	80002f8 <__aeabi_dsub>
 80017a0:	4602      	mov	r2, r0
 80017a2:	460b      	mov	r3, r1
 80017a4:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    kf->angle += K[0] * y;
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80017ae:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80017b2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80017b6:	f7fe ff57 	bl	8000668 <__aeabi_dmul>
 80017ba:	4602      	mov	r2, r0
 80017bc:	460b      	mov	r3, r1
 80017be:	4620      	mov	r0, r4
 80017c0:	4629      	mov	r1, r5
 80017c2:	f7fe fd9b 	bl	80002fc <__adddf3>
 80017c6:	4602      	mov	r2, r0
 80017c8:	460b      	mov	r3, r1
 80017ca:	6979      	ldr	r1, [r7, #20]
 80017cc:	e9c1 2306 	strd	r2, r3, [r1, #24]
    kf->bias += K[1] * y;
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 80017d6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80017da:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80017de:	f7fe ff43 	bl	8000668 <__aeabi_dmul>
 80017e2:	4602      	mov	r2, r0
 80017e4:	460b      	mov	r3, r1
 80017e6:	4620      	mov	r0, r4
 80017e8:	4629      	mov	r1, r5
 80017ea:	f7fe fd87 	bl	80002fc <__adddf3>
 80017ee:	4602      	mov	r2, r0
 80017f0:	460b      	mov	r3, r1
 80017f2:	6979      	ldr	r1, [r7, #20]
 80017f4:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = kf->P[0][0];
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80017fe:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    double P01_temp = kf->P[0][1];
 8001802:	697b      	ldr	r3, [r7, #20]
 8001804:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001808:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

    kf->P[0][0] -= K[0] * P00_temp;
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8001812:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001816:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800181a:	f7fe ff25 	bl	8000668 <__aeabi_dmul>
 800181e:	4602      	mov	r2, r0
 8001820:	460b      	mov	r3, r1
 8001822:	4620      	mov	r0, r4
 8001824:	4629      	mov	r1, r5
 8001826:	f7fe fd67 	bl	80002f8 <__aeabi_dsub>
 800182a:	4602      	mov	r2, r0
 800182c:	460b      	mov	r3, r1
 800182e:	6979      	ldr	r1, [r7, #20]
 8001830:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    kf->P[0][1] -= K[0] * P01_temp;
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 800183a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800183e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001842:	f7fe ff11 	bl	8000668 <__aeabi_dmul>
 8001846:	4602      	mov	r2, r0
 8001848:	460b      	mov	r3, r1
 800184a:	4620      	mov	r0, r4
 800184c:	4629      	mov	r1, r5
 800184e:	f7fe fd53 	bl	80002f8 <__aeabi_dsub>
 8001852:	4602      	mov	r2, r0
 8001854:	460b      	mov	r3, r1
 8001856:	6979      	ldr	r1, [r7, #20]
 8001858:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    kf->P[1][0] -= K[1] * P00_temp;
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 8001862:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001866:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800186a:	f7fe fefd 	bl	8000668 <__aeabi_dmul>
 800186e:	4602      	mov	r2, r0
 8001870:	460b      	mov	r3, r1
 8001872:	4620      	mov	r0, r4
 8001874:	4629      	mov	r1, r5
 8001876:	f7fe fd3f 	bl	80002f8 <__aeabi_dsub>
 800187a:	4602      	mov	r2, r0
 800187c:	460b      	mov	r3, r1
 800187e:	6979      	ldr	r1, [r7, #20]
 8001880:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
    kf->P[1][1] -= K[1] * P01_temp;
 8001884:	697b      	ldr	r3, [r7, #20]
 8001886:	e9d3 4512 	ldrd	r4, r5, [r3, #72]	@ 0x48
 800188a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800188e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001892:	f7fe fee9 	bl	8000668 <__aeabi_dmul>
 8001896:	4602      	mov	r2, r0
 8001898:	460b      	mov	r3, r1
 800189a:	4620      	mov	r0, r4
 800189c:	4629      	mov	r1, r5
 800189e:	f7fe fd2b 	bl	80002f8 <__aeabi_dsub>
 80018a2:	4602      	mov	r2, r0
 80018a4:	460b      	mov	r3, r1
 80018a6:	6979      	ldr	r1, [r7, #20]
 80018a8:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48

    return kf->angle;
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80018b2:	ec43 2b17 	vmov	d7, r2, r3
}
 80018b6:	eeb0 0a47 	vmov.f32	s0, s14
 80018ba:	eef0 0a67 	vmov.f32	s1, s15
 80018be:	3748      	adds	r7, #72	@ 0x48
 80018c0:	46bd      	mov	sp, r7
 80018c2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

080018c8 <timer_callback>:

void timer_callback(rcl_timer_t * timer, int64_t last_call_time)
{
 80018c8:	b5b0      	push	{r4, r5, r7, lr}
 80018ca:	ed2d 8b04 	vpush	{d8-d9}
 80018ce:	b094      	sub	sp, #80	@ 0x50
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	60f8      	str	r0, [r7, #12]
 80018d4:	e9c7 2300 	strd	r2, r3, [r7]

	if (timer != NULL) {
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	f000 8206 	beq.w	8001cec <timer_callback+0x424>
		uint32_t i2cError = HAL_I2C_GetError(&hi2c1);
 80018e0:	48b5      	ldr	r0, [pc, #724]	@ (8001bb8 <timer_callback+0x2f0>)
 80018e2:	f002 ffb3 	bl	800484c <HAL_I2C_GetError>
 80018e6:	64f8      	str	r0, [r7, #76]	@ 0x4c
		if (i2cError == HAL_I2C_ERROR_NONE){
 80018e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	f040 81d9 	bne.w	8001ca2 <timer_callback+0x3da>
			if (is_calib || on_calib){
 80018f0:	4bb2      	ldr	r3, [pc, #712]	@ (8001bbc <timer_callback+0x2f4>)
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d104      	bne.n	8001902 <timer_callback+0x3a>
 80018f8:	4bb1      	ldr	r3, [pc, #708]	@ (8001bc0 <timer_callback+0x2f8>)
 80018fa:	781b      	ldrb	r3, [r3, #0]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	f000 81ec 	beq.w	8001cda <timer_callback+0x412>
				MPU6050_Read_All(&hi2c1, &MPU6050);
 8001902:	49b0      	ldr	r1, [pc, #704]	@ (8001bc4 <timer_callback+0x2fc>)
 8001904:	48ac      	ldr	r0, [pc, #688]	@ (8001bb8 <timer_callback+0x2f0>)
 8001906:	f006 fd4f 	bl	80083a8 <MPU6050_Read_All>

				double Ax = (GRAVITY * MPU6050.Ax) - accl_offset.x;
 800190a:	4bae      	ldr	r3, [pc, #696]	@ (8001bc4 <timer_callback+0x2fc>)
 800190c:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001910:	a3a5      	add	r3, pc, #660	@ (adr r3, 8001ba8 <timer_callback+0x2e0>)
 8001912:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001916:	f7fe fea7 	bl	8000668 <__aeabi_dmul>
 800191a:	4602      	mov	r2, r0
 800191c:	460b      	mov	r3, r1
 800191e:	4610      	mov	r0, r2
 8001920:	4619      	mov	r1, r3
 8001922:	4ba9      	ldr	r3, [pc, #676]	@ (8001bc8 <timer_callback+0x300>)
 8001924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001928:	f7fe fce6 	bl	80002f8 <__aeabi_dsub>
 800192c:	4602      	mov	r2, r0
 800192e:	460b      	mov	r3, r1
 8001930:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
				double Ay = (GRAVITY * MPU6050.Ay) - accl_offset.y;
 8001934:	4ba3      	ldr	r3, [pc, #652]	@ (8001bc4 <timer_callback+0x2fc>)
 8001936:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800193a:	a39b      	add	r3, pc, #620	@ (adr r3, 8001ba8 <timer_callback+0x2e0>)
 800193c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001940:	f7fe fe92 	bl	8000668 <__aeabi_dmul>
 8001944:	4602      	mov	r2, r0
 8001946:	460b      	mov	r3, r1
 8001948:	4610      	mov	r0, r2
 800194a:	4619      	mov	r1, r3
 800194c:	4b9e      	ldr	r3, [pc, #632]	@ (8001bc8 <timer_callback+0x300>)
 800194e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001952:	f7fe fcd1 	bl	80002f8 <__aeabi_dsub>
 8001956:	4602      	mov	r2, r0
 8001958:	460b      	mov	r3, r1
 800195a:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
				double Az = (GRAVITY * MPU6050.Az) - accl_offset.z;
 800195e:	4b99      	ldr	r3, [pc, #612]	@ (8001bc4 <timer_callback+0x2fc>)
 8001960:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8001964:	a390      	add	r3, pc, #576	@ (adr r3, 8001ba8 <timer_callback+0x2e0>)
 8001966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800196a:	f7fe fe7d 	bl	8000668 <__aeabi_dmul>
 800196e:	4602      	mov	r2, r0
 8001970:	460b      	mov	r3, r1
 8001972:	4610      	mov	r0, r2
 8001974:	4619      	mov	r1, r3
 8001976:	4b94      	ldr	r3, [pc, #592]	@ (8001bc8 <timer_callback+0x300>)
 8001978:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800197c:	f7fe fcbc 	bl	80002f8 <__aeabi_dsub>
 8001980:	4602      	mov	r2, r0
 8001982:	460b      	mov	r3, r1
 8001984:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

				double Gx = (DEG_TO_RAD * MPU6050.Gx) - gyro_offset.x;
 8001988:	4b8e      	ldr	r3, [pc, #568]	@ (8001bc4 <timer_callback+0x2fc>)
 800198a:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 800198e:	a388      	add	r3, pc, #544	@ (adr r3, 8001bb0 <timer_callback+0x2e8>)
 8001990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001994:	f7fe fe68 	bl	8000668 <__aeabi_dmul>
 8001998:	4602      	mov	r2, r0
 800199a:	460b      	mov	r3, r1
 800199c:	4610      	mov	r0, r2
 800199e:	4619      	mov	r1, r3
 80019a0:	4b8a      	ldr	r3, [pc, #552]	@ (8001bcc <timer_callback+0x304>)
 80019a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019a6:	f7fe fca7 	bl	80002f8 <__aeabi_dsub>
 80019aa:	4602      	mov	r2, r0
 80019ac:	460b      	mov	r3, r1
 80019ae:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
				double Gy = (DEG_TO_RAD * MPU6050.Gy) - gyro_offset.y;
 80019b2:	4b84      	ldr	r3, [pc, #528]	@ (8001bc4 <timer_callback+0x2fc>)
 80019b4:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 80019b8:	a37d      	add	r3, pc, #500	@ (adr r3, 8001bb0 <timer_callback+0x2e8>)
 80019ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019be:	f7fe fe53 	bl	8000668 <__aeabi_dmul>
 80019c2:	4602      	mov	r2, r0
 80019c4:	460b      	mov	r3, r1
 80019c6:	4610      	mov	r0, r2
 80019c8:	4619      	mov	r1, r3
 80019ca:	4b80      	ldr	r3, [pc, #512]	@ (8001bcc <timer_callback+0x304>)
 80019cc:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80019d0:	f7fe fc92 	bl	80002f8 <__aeabi_dsub>
 80019d4:	4602      	mov	r2, r0
 80019d6:	460b      	mov	r3, r1
 80019d8:	e9c7 2308 	strd	r2, r3, [r7, #32]
				double Gz = (DEG_TO_RAD * MPU6050.Gz) - gyro_offset.z;
 80019dc:	4b79      	ldr	r3, [pc, #484]	@ (8001bc4 <timer_callback+0x2fc>)
 80019de:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 80019e2:	a373      	add	r3, pc, #460	@ (adr r3, 8001bb0 <timer_callback+0x2e8>)
 80019e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019e8:	f7fe fe3e 	bl	8000668 <__aeabi_dmul>
 80019ec:	4602      	mov	r2, r0
 80019ee:	460b      	mov	r3, r1
 80019f0:	4610      	mov	r0, r2
 80019f2:	4619      	mov	r1, r3
 80019f4:	4b75      	ldr	r3, [pc, #468]	@ (8001bcc <timer_callback+0x304>)
 80019f6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80019fa:	f7fe fc7d 	bl	80002f8 <__aeabi_dsub>
 80019fe:	4602      	mov	r2, r0
 8001a00:	460b      	mov	r3, r1
 8001a02:	e9c7 2306 	strd	r2, r3, [r7, #24]

				mpu6050_msg.header.stamp.sec = rmw_uros_epoch_millis() / 1000;
 8001a06:	f00d fd3b 	bl	800f480 <rmw_uros_epoch_millis>
 8001a0a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001a0e:	f04f 0300 	mov.w	r3, #0
 8001a12:	f7ff f8d9 	bl	8000bc8 <__aeabi_ldivmod>
 8001a16:	4602      	mov	r2, r0
 8001a18:	460b      	mov	r3, r1
 8001a1a:	4b6d      	ldr	r3, [pc, #436]	@ (8001bd0 <timer_callback+0x308>)
 8001a1c:	601a      	str	r2, [r3, #0]
				mpu6050_msg.header.stamp.nanosec = rmw_uros_epoch_nanos();
 8001a1e:	f00d fd3d 	bl	800f49c <rmw_uros_epoch_nanos>
 8001a22:	4602      	mov	r2, r0
 8001a24:	460b      	mov	r3, r1
 8001a26:	4b6a      	ldr	r3, [pc, #424]	@ (8001bd0 <timer_callback+0x308>)
 8001a28:	605a      	str	r2, [r3, #4]

				mpu6050_msg.linear_acceleration.x = Ax;
 8001a2a:	4969      	ldr	r1, [pc, #420]	@ (8001bd0 <timer_callback+0x308>)
 8001a2c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001a30:	e9c1 2338 	strd	r2, r3, [r1, #224]	@ 0xe0
				mpu6050_msg.linear_acceleration.y = Ay;
 8001a34:	4966      	ldr	r1, [pc, #408]	@ (8001bd0 <timer_callback+0x308>)
 8001a36:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001a3a:	e9c1 233a 	strd	r2, r3, [r1, #232]	@ 0xe8
				mpu6050_msg.linear_acceleration.z = Az;
 8001a3e:	4964      	ldr	r1, [pc, #400]	@ (8001bd0 <timer_callback+0x308>)
 8001a40:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001a44:	e9c1 233c 	strd	r2, r3, [r1, #240]	@ 0xf0

				mpu6050_msg.angular_velocity.x = Gx;
 8001a48:	4961      	ldr	r1, [pc, #388]	@ (8001bd0 <timer_callback+0x308>)
 8001a4a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001a4e:	e9c1 2320 	strd	r2, r3, [r1, #128]	@ 0x80
				mpu6050_msg.angular_velocity.y = Gy;
 8001a52:	495f      	ldr	r1, [pc, #380]	@ (8001bd0 <timer_callback+0x308>)
 8001a54:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001a58:	e9c1 2322 	strd	r2, r3, [r1, #136]	@ 0x88
				mpu6050_msg.angular_velocity.z = Gz;
 8001a5c:	495c      	ldr	r1, [pc, #368]	@ (8001bd0 <timer_callback+0x308>)
 8001a5e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a62:	e9c1 2324 	strd	r2, r3, [r1, #144]	@ 0x90

				rcl_ret_t ret = rcl_publish(&mpu6050_publisher, &mpu6050_msg, NULL);
 8001a66:	2200      	movs	r2, #0
 8001a68:	4959      	ldr	r1, [pc, #356]	@ (8001bd0 <timer_callback+0x308>)
 8001a6a:	485a      	ldr	r0, [pc, #360]	@ (8001bd4 <timer_callback+0x30c>)
 8001a6c:	f00b fd6c 	bl	800d548 <rcl_publish>
 8001a70:	6178      	str	r0, [r7, #20]
				if (ret != RCL_RET_OK) printf("Error publishing (line %d)\n", __LINE__);
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d004      	beq.n	8001a82 <timer_callback+0x1ba>
 8001a78:	f240 1121 	movw	r1, #289	@ 0x121
 8001a7c:	4856      	ldr	r0, [pc, #344]	@ (8001bd8 <timer_callback+0x310>)
 8001a7e:	f018 fb79 	bl	801a174 <iprintf>

				rotation_real.roll = MPU6050.KalmanAngleX;
 8001a82:	4b50      	ldr	r3, [pc, #320]	@ (8001bc4 <timer_callback+0x2fc>)
 8001a84:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 8001a88:	4954      	ldr	r1, [pc, #336]	@ (8001bdc <timer_callback+0x314>)
 8001a8a:	e9c1 2300 	strd	r2, r3, [r1]
				rotation_real.pitch = MPU6050.KalmanAngleY;
 8001a8e:	4b4d      	ldr	r3, [pc, #308]	@ (8001bc4 <timer_callback+0x2fc>)
 8001a90:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 8001a94:	4951      	ldr	r1, [pc, #324]	@ (8001bdc <timer_callback+0x314>)
 8001a96:	e9c1 2302 	strd	r2, r3, [r1, #8]

				calculate_gyro_angles(Ax/GRAVITY, Ay/GRAVITY, Az/GRAVITY, Gx, Gy, Gz, 0.01);
 8001a9a:	a343      	add	r3, pc, #268	@ (adr r3, 8001ba8 <timer_callback+0x2e0>)
 8001a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aa0:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8001aa4:	f7fe ff0a 	bl	80008bc <__aeabi_ddiv>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	460b      	mov	r3, r1
 8001aac:	ec43 2b18 	vmov	d8, r2, r3
 8001ab0:	a33d      	add	r3, pc, #244	@ (adr r3, 8001ba8 <timer_callback+0x2e0>)
 8001ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ab6:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8001aba:	f7fe feff 	bl	80008bc <__aeabi_ddiv>
 8001abe:	4602      	mov	r2, r0
 8001ac0:	460b      	mov	r3, r1
 8001ac2:	ec43 2b19 	vmov	d9, r2, r3
 8001ac6:	a338      	add	r3, pc, #224	@ (adr r3, 8001ba8 <timer_callback+0x2e0>)
 8001ac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001acc:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001ad0:	f7fe fef4 	bl	80008bc <__aeabi_ddiv>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	460b      	mov	r3, r1
 8001ad8:	ec43 2b17 	vmov	d7, r2, r3
 8001adc:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 8001be0 <timer_callback+0x318>
 8001ae0:	ed97 5b06 	vldr	d5, [r7, #24]
 8001ae4:	ed97 4b08 	vldr	d4, [r7, #32]
 8001ae8:	ed97 3b0a 	vldr	d3, [r7, #40]	@ 0x28
 8001aec:	eeb0 2a47 	vmov.f32	s4, s14
 8001af0:	eef0 2a67 	vmov.f32	s5, s15
 8001af4:	eeb0 1a49 	vmov.f32	s2, s18
 8001af8:	eef0 1a69 	vmov.f32	s3, s19
 8001afc:	eeb0 0a48 	vmov.f32	s0, s16
 8001b00:	eef0 0a68 	vmov.f32	s1, s17
 8001b04:	f7ff fa28 	bl	8000f58 <calculate_gyro_angles>
				calculate_accl_angles(Ax/GRAVITY, Ay/GRAVITY, Az/GRAVITY, Gx, Gy, Gz, 0.01);
 8001b08:	a327      	add	r3, pc, #156	@ (adr r3, 8001ba8 <timer_callback+0x2e0>)
 8001b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b0e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8001b12:	f7fe fed3 	bl	80008bc <__aeabi_ddiv>
 8001b16:	4602      	mov	r2, r0
 8001b18:	460b      	mov	r3, r1
 8001b1a:	ec43 2b18 	vmov	d8, r2, r3
 8001b1e:	a322      	add	r3, pc, #136	@ (adr r3, 8001ba8 <timer_callback+0x2e0>)
 8001b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b24:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8001b28:	f7fe fec8 	bl	80008bc <__aeabi_ddiv>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	460b      	mov	r3, r1
 8001b30:	ec43 2b19 	vmov	d9, r2, r3
 8001b34:	a31c      	add	r3, pc, #112	@ (adr r3, 8001ba8 <timer_callback+0x2e0>)
 8001b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b3a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001b3e:	f7fe febd 	bl	80008bc <__aeabi_ddiv>
 8001b42:	4602      	mov	r2, r0
 8001b44:	460b      	mov	r3, r1
 8001b46:	ec43 2b17 	vmov	d7, r2, r3
 8001b4a:	ed9f 6a25 	vldr	s12, [pc, #148]	@ 8001be0 <timer_callback+0x318>
 8001b4e:	ed97 5b06 	vldr	d5, [r7, #24]
 8001b52:	ed97 4b08 	vldr	d4, [r7, #32]
 8001b56:	ed97 3b0a 	vldr	d3, [r7, #40]	@ 0x28
 8001b5a:	eeb0 2a47 	vmov.f32	s4, s14
 8001b5e:	eef0 2a67 	vmov.f32	s5, s15
 8001b62:	eeb0 1a49 	vmov.f32	s2, s18
 8001b66:	eef0 1a69 	vmov.f32	s3, s19
 8001b6a:	eeb0 0a48 	vmov.f32	s0, s16
 8001b6e:	eef0 0a68 	vmov.f32	s1, s17
 8001b72:	f7ff fac9 	bl	8001108 <calculate_accl_angles>
				calculate_kalm_angles(Ax/GRAVITY, Ay/GRAVITY, Az/GRAVITY, Gx, Gy, Gz, 0.01);
 8001b76:	a30c      	add	r3, pc, #48	@ (adr r3, 8001ba8 <timer_callback+0x2e0>)
 8001b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b7c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8001b80:	f7fe fe9c 	bl	80008bc <__aeabi_ddiv>
 8001b84:	4602      	mov	r2, r0
 8001b86:	460b      	mov	r3, r1
 8001b88:	ec43 2b18 	vmov	d8, r2, r3
 8001b8c:	a306      	add	r3, pc, #24	@ (adr r3, 8001ba8 <timer_callback+0x2e0>)
 8001b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b92:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8001b96:	f7fe fe91 	bl	80008bc <__aeabi_ddiv>
 8001b9a:	4602      	mov	r2, r0
 8001b9c:	460b      	mov	r3, r1
 8001b9e:	ec43 2b19 	vmov	d9, r2, r3
 8001ba2:	e01f      	b.n	8001be4 <timer_callback+0x31c>
 8001ba4:	f3af 8000 	nop.w
 8001ba8:	3a92a305 	.word	0x3a92a305
 8001bac:	40239d01 	.word	0x40239d01
 8001bb0:	a2529d39 	.word	0xa2529d39
 8001bb4:	3f91df46 	.word	0x3f91df46
 8001bb8:	20004a18 	.word	0x20004a18
 8001bbc:	20000eb8 	.word	0x20000eb8
 8001bc0:	20000eb9 	.word	0x20000eb9
 8001bc4:	20000d28 	.word	0x20000d28
 8001bc8:	20000d88 	.word	0x20000d88
 8001bcc:	20000da0 	.word	0x20000da0
 8001bd0:	20000a48 	.word	0x20000a48
 8001bd4:	20000a44 	.word	0x20000a44
 8001bd8:	0801b994 	.word	0x0801b994
 8001bdc:	20000e00 	.word	0x20000e00
 8001be0:	3c23d70a 	.word	0x3c23d70a
 8001be4:	a350      	add	r3, pc, #320	@ (adr r3, 8001d28 <timer_callback+0x460>)
 8001be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bea:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001bee:	f7fe fe65 	bl	80008bc <__aeabi_ddiv>
 8001bf2:	4602      	mov	r2, r0
 8001bf4:	460b      	mov	r3, r1
 8001bf6:	ec43 2b17 	vmov	d7, r2, r3
 8001bfa:	ed9f 6a41 	vldr	s12, [pc, #260]	@ 8001d00 <timer_callback+0x438>
 8001bfe:	ed97 5b06 	vldr	d5, [r7, #24]
 8001c02:	ed97 4b08 	vldr	d4, [r7, #32]
 8001c06:	ed97 3b0a 	vldr	d3, [r7, #40]	@ 0x28
 8001c0a:	eeb0 2a47 	vmov.f32	s4, s14
 8001c0e:	eef0 2a67 	vmov.f32	s5, s15
 8001c12:	eeb0 1a49 	vmov.f32	s2, s18
 8001c16:	eef0 1a69 	vmov.f32	s3, s19
 8001c1a:	eeb0 0a48 	vmov.f32	s0, s16
 8001c1e:	eef0 0a68 	vmov.f32	s1, s17
 8001c22:	f7ff fb5d 	bl	80012e0 <calculate_kalm_angles>

				cmd_vel_msg.linear.x = rotation_kalm.roll * DEG_TO_RAD;
 8001c26:	4b37      	ldr	r3, [pc, #220]	@ (8001d04 <timer_callback+0x43c>)
 8001c28:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001c2c:	a332      	add	r3, pc, #200	@ (adr r3, 8001cf8 <timer_callback+0x430>)
 8001c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c32:	f7fe fd19 	bl	8000668 <__aeabi_dmul>
 8001c36:	4602      	mov	r2, r0
 8001c38:	460b      	mov	r3, r1
 8001c3a:	4610      	mov	r0, r2
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	f04f 0200 	mov.w	r2, #0
 8001c42:	4b31      	ldr	r3, [pc, #196]	@ (8001d08 <timer_callback+0x440>)
 8001c44:	f7fe fe3a 	bl	80008bc <__aeabi_ddiv>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	460b      	mov	r3, r1
 8001c4c:	492f      	ldr	r1, [pc, #188]	@ (8001d0c <timer_callback+0x444>)
 8001c4e:	e9c1 2300 	strd	r2, r3, [r1]
				cmd_vel_msg.angular.z = -(rotation_kalm.pitch * DEG_TO_RAD);
 8001c52:	4b2c      	ldr	r3, [pc, #176]	@ (8001d04 <timer_callback+0x43c>)
 8001c54:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001c58:	a327      	add	r3, pc, #156	@ (adr r3, 8001cf8 <timer_callback+0x430>)
 8001c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c5e:	f7fe fd03 	bl	8000668 <__aeabi_dmul>
 8001c62:	4602      	mov	r2, r0
 8001c64:	460b      	mov	r3, r1
 8001c66:	4610      	mov	r0, r2
 8001c68:	4619      	mov	r1, r3
 8001c6a:	f04f 0200 	mov.w	r2, #0
 8001c6e:	4b26      	ldr	r3, [pc, #152]	@ (8001d08 <timer_callback+0x440>)
 8001c70:	f7fe fe24 	bl	80008bc <__aeabi_ddiv>
 8001c74:	4602      	mov	r2, r0
 8001c76:	460b      	mov	r3, r1
 8001c78:	4614      	mov	r4, r2
 8001c7a:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8001c7e:	4b23      	ldr	r3, [pc, #140]	@ (8001d0c <timer_callback+0x444>)
 8001c80:	e9c3 450a 	strd	r4, r5, [r3, #40]	@ 0x28

				rcl_ret_t rett = rcl_publish(&cmd_vel_publisher, &cmd_vel_msg, NULL);
 8001c84:	2200      	movs	r2, #0
 8001c86:	4921      	ldr	r1, [pc, #132]	@ (8001d0c <timer_callback+0x444>)
 8001c88:	4821      	ldr	r0, [pc, #132]	@ (8001d10 <timer_callback+0x448>)
 8001c8a:	f00b fc5d 	bl	800d548 <rcl_publish>
 8001c8e:	6138      	str	r0, [r7, #16]
				if (rett != RCL_RET_OK) printf("Error publishing (line %d)\n", __LINE__);
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d021      	beq.n	8001cda <timer_callback+0x412>
 8001c96:	f44f 7197 	mov.w	r1, #302	@ 0x12e
 8001c9a:	481e      	ldr	r0, [pc, #120]	@ (8001d14 <timer_callback+0x44c>)
 8001c9c:	f018 fa6a 	bl	801a174 <iprintf>
 8001ca0:	e01b      	b.n	8001cda <timer_callback+0x412>
			}
		}
		else
		{
			static uint32_t timestamp = 0;
			if (timestamp <= HAL_GetTick()){
 8001ca2:	f001 fbdf 	bl	8003464 <HAL_GetTick>
 8001ca6:	4602      	mov	r2, r0
 8001ca8:	4b1b      	ldr	r3, [pc, #108]	@ (8001d18 <timer_callback+0x450>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	429a      	cmp	r2, r3
 8001cae:	d314      	bcc.n	8001cda <timer_callback+0x412>
				timestamp = HAL_GetTick() + 1000;
 8001cb0:	f001 fbd8 	bl	8003464 <HAL_GetTick>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8001cba:	4a17      	ldr	r2, [pc, #92]	@ (8001d18 <timer_callback+0x450>)
 8001cbc:	6013      	str	r3, [r2, #0]
				HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001cbe:	2120      	movs	r1, #32
 8001cc0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001cc4:	f002 fa8c 	bl	80041e0 <HAL_GPIO_TogglePin>
				HAL_I2C_DeInit(&hi2c1);
 8001cc8:	4814      	ldr	r0, [pc, #80]	@ (8001d1c <timer_callback+0x454>)
 8001cca:	f002 fb61 	bl	8004390 <HAL_I2C_DeInit>
				HAL_I2C_Init(&hi2c1);
 8001cce:	4813      	ldr	r0, [pc, #76]	@ (8001d1c <timer_callback+0x454>)
 8001cd0:	f002 fac3 	bl	800425a <HAL_I2C_Init>
				MPU6050_Init(&hi2c1);
 8001cd4:	4811      	ldr	r0, [pc, #68]	@ (8001d1c <timer_callback+0x454>)
 8001cd6:	f006 fb0f 	bl	80082f8 <MPU6050_Init>
			}
		}

	    HAL_IWDG_Refresh(&hiwdg);
 8001cda:	4811      	ldr	r0, [pc, #68]	@ (8001d20 <timer_callback+0x458>)
 8001cdc:	f003 f96a 	bl	8004fb4 <HAL_IWDG_Refresh>
	    cc++;
 8001ce0:	4b10      	ldr	r3, [pc, #64]	@ (8001d24 <timer_callback+0x45c>)
 8001ce2:	881b      	ldrh	r3, [r3, #0]
 8001ce4:	3301      	adds	r3, #1
 8001ce6:	b29a      	uxth	r2, r3
 8001ce8:	4b0e      	ldr	r3, [pc, #56]	@ (8001d24 <timer_callback+0x45c>)
 8001cea:	801a      	strh	r2, [r3, #0]
	}
}
 8001cec:	bf00      	nop
 8001cee:	3750      	adds	r7, #80	@ 0x50
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	ecbd 8b04 	vpop	{d8-d9}
 8001cf6:	bdb0      	pop	{r4, r5, r7, pc}
 8001cf8:	54442d18 	.word	0x54442d18
 8001cfc:	400921fb 	.word	0x400921fb
 8001d00:	3c23d70a 	.word	0x3c23d70a
 8001d04:	20000de8 	.word	0x20000de8
 8001d08:	40668000 	.word	0x40668000
 8001d0c:	20000b90 	.word	0x20000b90
 8001d10:	20000b88 	.word	0x20000b88
 8001d14:	0801b994 	.word	0x0801b994
 8001d18:	20003dfc 	.word	0x20003dfc
 8001d1c:	20004a18 	.word	0x20004a18
 8001d20:	20004a6c 	.word	0x20004a6c
 8001d24:	20000d80 	.word	0x20000d80
 8001d28:	3a92a305 	.word	0x3a92a305
 8001d2c:	40239d01 	.word	0x40239d01

08001d30 <imu_calib_service_callback>:

void imu_calib_service_callback(const void * request_msg, void * response_msg){
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b086      	sub	sp, #24
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
 8001d38:	6039      	str	r1, [r7, #0]
  // Cast messages to expected types
  imu_interfaces__srv__ImuCalibration_Request * req_in =
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	617b      	str	r3, [r7, #20]
    (imu_interfaces__srv__ImuCalibration_Request *) request_msg;
  imu_interfaces__srv__ImuCalibration_Response * res_in =
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	613b      	str	r3, [r7, #16]
    (imu_interfaces__srv__ImuCalibration_Response *) response_msg;

  size_t accl_size = sizeof(req_in->imu_calib.linear_acceleration_covariance);
 8001d42:	2348      	movs	r3, #72	@ 0x48
 8001d44:	60fb      	str	r3, [r7, #12]
  size_t gyro_size = sizeof(req_in->imu_calib.angular_velocity_covariance);
 8001d46:	2348      	movs	r3, #72	@ 0x48
 8001d48:	60bb      	str	r3, [r7, #8]
  memcpy(mpu6050_msg.linear_acceleration_covariance, req_in->imu_calib.linear_acceleration_covariance, accl_size);
 8001d4a:	697b      	ldr	r3, [r7, #20]
 8001d4c:	33f8      	adds	r3, #248	@ 0xf8
 8001d4e:	68fa      	ldr	r2, [r7, #12]
 8001d50:	4619      	mov	r1, r3
 8001d52:	481e      	ldr	r0, [pc, #120]	@ (8001dcc <imu_calib_service_callback+0x9c>)
 8001d54:	f018 fc57 	bl	801a606 <memcpy>
  memcpy(mpu6050_msg.angular_velocity_covariance, req_in->imu_calib.angular_velocity_covariance, gyro_size);
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	3398      	adds	r3, #152	@ 0x98
 8001d5c:	68ba      	ldr	r2, [r7, #8]
 8001d5e:	4619      	mov	r1, r3
 8001d60:	481b      	ldr	r0, [pc, #108]	@ (8001dd0 <imu_calib_service_callback+0xa0>)
 8001d62:	f018 fc50 	bl	801a606 <memcpy>

  accl_offset.x = req_in->imu_calib.linear_acceleration.x;
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	e9d3 2338 	ldrd	r2, r3, [r3, #224]	@ 0xe0
 8001d6c:	4919      	ldr	r1, [pc, #100]	@ (8001dd4 <imu_calib_service_callback+0xa4>)
 8001d6e:	e9c1 2300 	strd	r2, r3, [r1]
  accl_offset.y = req_in->imu_calib.linear_acceleration.y;
 8001d72:	697b      	ldr	r3, [r7, #20]
 8001d74:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	@ 0xe8
 8001d78:	4916      	ldr	r1, [pc, #88]	@ (8001dd4 <imu_calib_service_callback+0xa4>)
 8001d7a:	e9c1 2302 	strd	r2, r3, [r1, #8]
  accl_offset.z = req_in->imu_calib.linear_acceleration.z;
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	e9d3 233c 	ldrd	r2, r3, [r3, #240]	@ 0xf0
 8001d84:	4913      	ldr	r1, [pc, #76]	@ (8001dd4 <imu_calib_service_callback+0xa4>)
 8001d86:	e9c1 2304 	strd	r2, r3, [r1, #16]

  gyro_offset.x = req_in->imu_calib.angular_velocity.x;
 8001d8a:	697b      	ldr	r3, [r7, #20]
 8001d8c:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	@ 0x80
 8001d90:	4911      	ldr	r1, [pc, #68]	@ (8001dd8 <imu_calib_service_callback+0xa8>)
 8001d92:	e9c1 2300 	strd	r2, r3, [r1]
  gyro_offset.y = req_in->imu_calib.angular_velocity.y;
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	@ 0x88
 8001d9c:	490e      	ldr	r1, [pc, #56]	@ (8001dd8 <imu_calib_service_callback+0xa8>)
 8001d9e:	e9c1 2302 	strd	r2, r3, [r1, #8]
  gyro_offset.z = req_in->imu_calib.angular_velocity.z;
 8001da2:	697b      	ldr	r3, [r7, #20]
 8001da4:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 8001da8:	490b      	ldr	r1, [pc, #44]	@ (8001dd8 <imu_calib_service_callback+0xa8>)
 8001daa:	e9c1 2304 	strd	r2, r3, [r1, #16]

  is_calib = true;
 8001dae:	4b0b      	ldr	r3, [pc, #44]	@ (8001ddc <imu_calib_service_callback+0xac>)
 8001db0:	2201      	movs	r2, #1
 8001db2:	701a      	strb	r2, [r3, #0]
  res_in->success = true;
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	2201      	movs	r2, #1
 8001db8:	701a      	strb	r2, [r3, #0]

  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001dba:	2120      	movs	r1, #32
 8001dbc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001dc0:	f002 fa0e 	bl	80041e0 <HAL_GPIO_TogglePin>

}
 8001dc4:	bf00      	nop
 8001dc6:	3718      	adds	r7, #24
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	20000b40 	.word	0x20000b40
 8001dd0:	20000ae0 	.word	0x20000ae0
 8001dd4:	20000d88 	.word	0x20000d88
 8001dd8:	20000da0 	.word	0x20000da0
 8001ddc:	20000eb8 	.word	0x20000eb8

08001de0 <imu_status_service_callback>:

void imu_status_service_callback(const void * request_msg, void * response_msg){
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b086      	sub	sp, #24
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
 8001de8:	6039      	str	r1, [r7, #0]
  // Cast messages to expected types
  std_srvs__srv__SetBool_Request * req_in =
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	617b      	str	r3, [r7, #20]
    (std_srvs__srv__SetBool_Request *) request_msg;
  std_srvs__srv__SetBool_Response * res_in =
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	613b      	str	r3, [r7, #16]
    (std_srvs__srv__SetBool_Response *) response_msg;

  if (req_in->data){
 8001df2:	697b      	ldr	r3, [r7, #20]
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d020      	beq.n	8001e3c <imu_status_service_callback+0x5c>
	  uint32_t i2cError = HAL_I2C_GetError(&hi2c1);
 8001dfa:	4815      	ldr	r0, [pc, #84]	@ (8001e50 <imu_status_service_callback+0x70>)
 8001dfc:	f002 fd26 	bl	800484c <HAL_I2C_GetError>
 8001e00:	60f8      	str	r0, [r7, #12]
	  if (i2cError == HAL_I2C_ERROR_NONE) {
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d10c      	bne.n	8001e22 <imu_status_service_callback+0x42>
	      res_in->success = true;
 8001e08:	693b      	ldr	r3, [r7, #16]
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	701a      	strb	r2, [r3, #0]
	      res_in->message.data = "MPU6050 is connected.";
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	4a10      	ldr	r2, [pc, #64]	@ (8001e54 <imu_status_service_callback+0x74>)
 8001e12:	605a      	str	r2, [r3, #4]
		  cs++;
 8001e14:	4b10      	ldr	r3, [pc, #64]	@ (8001e58 <imu_status_service_callback+0x78>)
 8001e16:	881b      	ldrh	r3, [r3, #0]
 8001e18:	3301      	adds	r3, #1
 8001e1a:	b29a      	uxth	r2, r3
 8001e1c:	4b0e      	ldr	r3, [pc, #56]	@ (8001e58 <imu_status_service_callback+0x78>)
 8001e1e:	801a      	strh	r2, [r3, #0]
  else{
      res_in->success = false;
      res_in->message.data = "Request false.";
  }

}
 8001e20:	e012      	b.n	8001e48 <imu_status_service_callback+0x68>
	      res_in->success = false;
 8001e22:	693b      	ldr	r3, [r7, #16]
 8001e24:	2200      	movs	r2, #0
 8001e26:	701a      	strb	r2, [r3, #0]
	      res_in->message.data = "MPU6050 is not connect, Error with I2C interfaces.";
 8001e28:	693b      	ldr	r3, [r7, #16]
 8001e2a:	4a0c      	ldr	r2, [pc, #48]	@ (8001e5c <imu_status_service_callback+0x7c>)
 8001e2c:	605a      	str	r2, [r3, #4]
		  ct++;
 8001e2e:	4b0c      	ldr	r3, [pc, #48]	@ (8001e60 <imu_status_service_callback+0x80>)
 8001e30:	881b      	ldrh	r3, [r3, #0]
 8001e32:	3301      	adds	r3, #1
 8001e34:	b29a      	uxth	r2, r3
 8001e36:	4b0a      	ldr	r3, [pc, #40]	@ (8001e60 <imu_status_service_callback+0x80>)
 8001e38:	801a      	strh	r2, [r3, #0]
}
 8001e3a:	e005      	b.n	8001e48 <imu_status_service_callback+0x68>
      res_in->success = false;
 8001e3c:	693b      	ldr	r3, [r7, #16]
 8001e3e:	2200      	movs	r2, #0
 8001e40:	701a      	strb	r2, [r3, #0]
      res_in->message.data = "Request false.";
 8001e42:	693b      	ldr	r3, [r7, #16]
 8001e44:	4a07      	ldr	r2, [pc, #28]	@ (8001e64 <imu_status_service_callback+0x84>)
 8001e46:	605a      	str	r2, [r3, #4]
}
 8001e48:	bf00      	nop
 8001e4a:	3718      	adds	r7, #24
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	20004a18 	.word	0x20004a18
 8001e54:	0801b9b0 	.word	0x0801b9b0
 8001e58:	20000d82 	.word	0x20000d82
 8001e5c:	0801b9c8 	.word	0x0801b9c8
 8001e60:	20000d84 	.word	0x20000d84
 8001e64:	0801b9fc 	.word	0x0801b9fc

08001e68 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
  while (MPU6050_Init(&hi2c1) == 1);
 8001e6c:	bf00      	nop
 8001e6e:	480b      	ldr	r0, [pc, #44]	@ (8001e9c <MX_FREERTOS_Init+0x34>)
 8001e70:	f006 fa42 	bl	80082f8 <MPU6050_Init>
 8001e74:	4603      	mov	r3, r0
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d0f9      	beq.n	8001e6e <MX_FREERTOS_Init+0x6>
  Kalman_Init(&kalmanX);
 8001e7a:	4809      	ldr	r0, [pc, #36]	@ (8001ea0 <MX_FREERTOS_Init+0x38>)
 8001e7c:	f7ff fb64 	bl	8001548 <Kalman_Init>
  Kalman_Init(&kalmanY);
 8001e80:	4808      	ldr	r0, [pc, #32]	@ (8001ea4 <MX_FREERTOS_Init+0x3c>)
 8001e82:	f7ff fb61 	bl	8001548 <Kalman_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001e86:	4a08      	ldr	r2, [pc, #32]	@ (8001ea8 <MX_FREERTOS_Init+0x40>)
 8001e88:	2100      	movs	r1, #0
 8001e8a:	4808      	ldr	r0, [pc, #32]	@ (8001eac <MX_FREERTOS_Init+0x44>)
 8001e8c:	f006 fe5c 	bl	8008b48 <osThreadNew>
 8001e90:	4603      	mov	r3, r0
 8001e92:	4a07      	ldr	r2, [pc, #28]	@ (8001eb0 <MX_FREERTOS_Init+0x48>)
 8001e94:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001e96:	bf00      	nop
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	20004a18 	.word	0x20004a18
 8001ea0:	20000e18 	.word	0x20000e18
 8001ea4:	20000e68 	.word	0x20000e68
 8001ea8:	0801bac8 	.word	0x0801bac8
 8001eac:	08001eb5 	.word	0x08001eb5
 8001eb0:	20000ebc 	.word	0x20000ebc

08001eb4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001eb4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001eb8:	b0f0      	sub	sp, #448	@ 0x1c0
 8001eba:	af02      	add	r7, sp, #8
 8001ebc:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8001ec0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001ec4:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartDefaultTask */
	// micro-ROS configuration

	rmw_uros_set_custom_transport(
 8001ec6:	4b8e      	ldr	r3, [pc, #568]	@ (8002100 <StartDefaultTask+0x24c>)
 8001ec8:	9301      	str	r3, [sp, #4]
 8001eca:	4b8e      	ldr	r3, [pc, #568]	@ (8002104 <StartDefaultTask+0x250>)
 8001ecc:	9300      	str	r3, [sp, #0]
 8001ece:	4b8e      	ldr	r3, [pc, #568]	@ (8002108 <StartDefaultTask+0x254>)
 8001ed0:	4a8e      	ldr	r2, [pc, #568]	@ (800210c <StartDefaultTask+0x258>)
 8001ed2:	498f      	ldr	r1, [pc, #572]	@ (8002110 <StartDefaultTask+0x25c>)
 8001ed4:	2001      	movs	r0, #1
 8001ed6:	f00c fbf7 	bl	800e6c8 <rmw_uros_set_custom_transport>
		cubemx_transport_open,
		cubemx_transport_close,
		cubemx_transport_write,
		cubemx_transport_read);

	rcl_allocator_t freeRTOS_allocator = rcutils_get_zero_initialized_allocator();
 8001eda:	f507 73c2 	add.w	r3, r7, #388	@ 0x184
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f00c fb0e 	bl	800e500 <rcutils_get_zero_initialized_allocator>
	freeRTOS_allocator.allocate = microros_allocate;
 8001ee4:	4b8b      	ldr	r3, [pc, #556]	@ (8002114 <StartDefaultTask+0x260>)
 8001ee6:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
	freeRTOS_allocator.deallocate = microros_deallocate;
 8001eea:	4b8b      	ldr	r3, [pc, #556]	@ (8002118 <StartDefaultTask+0x264>)
 8001eec:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
	freeRTOS_allocator.reallocate = microros_reallocate;
 8001ef0:	4b8a      	ldr	r3, [pc, #552]	@ (800211c <StartDefaultTask+0x268>)
 8001ef2:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
	freeRTOS_allocator.zero_allocate =  microros_zero_allocate;
 8001ef6:	4b8a      	ldr	r3, [pc, #552]	@ (8002120 <StartDefaultTask+0x26c>)
 8001ef8:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190

	if (!rcutils_set_default_allocator(&freeRTOS_allocator)) {
 8001efc:	f507 73c2 	add.w	r3, r7, #388	@ 0x184
 8001f00:	4618      	mov	r0, r3
 8001f02:	f00c fb0b 	bl	800e51c <rcutils_set_default_allocator>
 8001f06:	4603      	mov	r3, r0
 8001f08:	f083 0301 	eor.w	r3, r3, #1
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d004      	beq.n	8001f1c <StartDefaultTask+0x68>
	  printf("Error on default allocators (line %d)\n", __LINE__);
 8001f12:	f44f 71e2 	mov.w	r1, #452	@ 0x1c4
 8001f16:	4883      	ldr	r0, [pc, #524]	@ (8002124 <StartDefaultTask+0x270>)
 8001f18:	f018 f92c 	bl	801a174 <iprintf>
	}

	GPIO_PinState B1 = HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 8001f1c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001f20:	4881      	ldr	r0, [pc, #516]	@ (8002128 <StartDefaultTask+0x274>)
 8001f22:	f002 f92d 	bl	8004180 <HAL_GPIO_ReadPin>
 8001f26:	4603      	mov	r3, r0
 8001f28:	f887 31b3 	strb.w	r3, [r7, #435]	@ 0x1b3
	rclc_support_t support;
	rclc_executor_t executor;
	rcl_allocator_t allocator;
	rcl_init_options_t init_options;

	const unsigned int timer_period = RCL_MS_TO_NS(10);
 8001f2c:	4b7f      	ldr	r3, [pc, #508]	@ (800212c <StartDefaultTask+0x278>)
 8001f2e:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
	const int timeout_ms = 5000;
 8001f32:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001f36:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
	int executor_num = 2;
 8001f3a:	2302      	movs	r3, #2
 8001f3c:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4

	// Get message type support
	const rosidl_message_type_support_t * imu_type_support =
	  ROSIDL_GET_MSG_TYPE_SUPPORT(sensor_msgs, msg, Imu);
 8001f40:	f00d ff40 	bl	800fdc4 <rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__Imu>
 8001f44:	f8c7 01a4 	str.w	r0, [r7, #420]	@ 0x1a4

	const rosidl_message_type_support_t * cmd_type_support =
	  ROSIDL_GET_MSG_TYPE_SUPPORT(geometry_msgs, msg, Twist);
 8001f48:	f009 fb5e 	bl	800b608 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 8001f4c:	f8c7 01a0 	str.w	r0, [r7, #416]	@ 0x1a0

	const rosidl_service_type_support_t * imu_calib_type_support =
	  ROSIDL_GET_SRV_TYPE_SUPPORT(imu_interfaces, srv, ImuCalibration);
 8001f50:	f009 fc96 	bl	800b880 <rosidl_typesupport_c__get_service_type_support_handle__imu_interfaces__srv__ImuCalibration>
 8001f54:	f8c7 019c 	str.w	r0, [r7, #412]	@ 0x19c

	const rosidl_service_type_support_t * imu_status_type_support =
	  ROSIDL_GET_SRV_TYPE_SUPPORT(std_srvs, srv, SetBool);
 8001f58:	f00e f95a 	bl	8010210 <rosidl_typesupport_c__get_service_type_support_handle__std_srvs__srv__SetBool>
 8001f5c:	f8c7 0198 	str.w	r0, [r7, #408]	@ 0x198

	allocator = rcl_get_default_allocator();
 8001f60:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8001f64:	f5a3 7486 	sub.w	r4, r3, #268	@ 0x10c
 8001f68:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f00c faf3 	bl	800e558 <rcutils_get_default_allocator>
 8001f72:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8001f76:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001f7a:	461d      	mov	r5, r3
 8001f7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f80:	682b      	ldr	r3, [r5, #0]
 8001f82:	6023      	str	r3, [r4, #0]

	executor = rclc_executor_get_zero_initialized_executor();
 8001f84:	463b      	mov	r3, r7
 8001f86:	4618      	mov	r0, r3
 8001f88:	f00b fe6c 	bl	800dc64 <rclc_executor_get_zero_initialized_executor>
 8001f8c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8001f90:	f5a3 72dc 	sub.w	r2, r3, #440	@ 0x1b8
 8001f94:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8001f98:	4611      	mov	r1, r2
 8001f9a:	2288      	movs	r2, #136	@ 0x88
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f018 fb32 	bl	801a606 <memcpy>

	init_options = rcl_get_zero_initialized_init_options();
 8001fa2:	f00b f901 	bl	800d1a8 <rcl_get_zero_initialized_init_options>
 8001fa6:	4602      	mov	r2, r0
 8001fa8:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8001fac:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001fb0:	601a      	str	r2, [r3, #0]

	RCSOFTCHECK(rcl_init_options_init(&init_options, allocator));
 8001fb2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8001fb6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001fba:	f107 04a8 	add.w	r4, r7, #168	@ 0xa8
 8001fbe:	466d      	mov	r5, sp
 8001fc0:	f103 020c 	add.w	r2, r3, #12
 8001fc4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001fc8:	e885 0003 	stmia.w	r5, {r0, r1}
 8001fcc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001fce:	4620      	mov	r0, r4
 8001fd0:	f00b f8ec 	bl	800d1ac <rcl_init_options_init>
	RCSOFTCHECK(rcl_init_options_set_domain_id(&init_options, 69));
 8001fd4:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8001fd8:	2145      	movs	r1, #69	@ 0x45
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f00b f9e2 	bl	800d3a4 <rcl_init_options_set_domain_id>

	//create support init_options
	rclc_support_init_with_options(&support, 0, NULL, &init_options, &allocator);
 8001fe0:	f107 02a8 	add.w	r2, r7, #168	@ 0xa8
 8001fe4:	f507 70a6 	add.w	r0, r7, #332	@ 0x14c
 8001fe8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001fec:	9300      	str	r3, [sp, #0]
 8001fee:	4613      	mov	r3, r2
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	2100      	movs	r1, #0
 8001ff4:	f00c f940 	bl	800e278 <rclc_support_init_with_options>

	//create timer
	rclc_timer_init_default(&mpu6050_timer, &support, timer_period, timer_callback);
 8001ff8:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	4698      	mov	r8, r3
 8002000:	4691      	mov	r9, r2
 8002002:	f507 71a6 	add.w	r1, r7, #332	@ 0x14c
 8002006:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 800200a:	4b49      	ldr	r3, [pc, #292]	@ (8002130 <StartDefaultTask+0x27c>)
 800200c:	9300      	str	r3, [sp, #0]
 800200e:	4642      	mov	r2, r8
 8002010:	464b      	mov	r3, r9
 8002012:	f00c fa3d 	bl	800e490 <rclc_timer_init_default>

	// create node
	rclc_node_init_default(&node, "G474RE_MPU6050_node", "", &support);
 8002016:	f507 73a6 	add.w	r3, r7, #332	@ 0x14c
 800201a:	4a46      	ldr	r2, [pc, #280]	@ (8002134 <StartDefaultTask+0x280>)
 800201c:	4946      	ldr	r1, [pc, #280]	@ (8002138 <StartDefaultTask+0x284>)
 800201e:	4847      	ldr	r0, [pc, #284]	@ (800213c <StartDefaultTask+0x288>)
 8002020:	f00c f95e 	bl	800e2e0 <rclc_node_init_default>

	// create publisher
	rclc_publisher_init_best_effort(&mpu6050_publisher, &node, imu_type_support, "mpu6050_publisher");
 8002024:	4b46      	ldr	r3, [pc, #280]	@ (8002140 <StartDefaultTask+0x28c>)
 8002026:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 800202a:	4944      	ldr	r1, [pc, #272]	@ (800213c <StartDefaultTask+0x288>)
 800202c:	4845      	ldr	r0, [pc, #276]	@ (8002144 <StartDefaultTask+0x290>)
 800202e:	f00c f9c7 	bl	800e3c0 <rclc_publisher_init_best_effort>
	rclc_publisher_init_default(&cmd_vel_publisher, &node, cmd_type_support, "cmd_vel");
 8002032:	4b45      	ldr	r3, [pc, #276]	@ (8002148 <StartDefaultTask+0x294>)
 8002034:	f8d7 21a0 	ldr.w	r2, [r7, #416]	@ 0x1a0
 8002038:	4940      	ldr	r1, [pc, #256]	@ (800213c <StartDefaultTask+0x288>)
 800203a:	4844      	ldr	r0, [pc, #272]	@ (800214c <StartDefaultTask+0x298>)
 800203c:	f00c f98c 	bl	800e358 <rclc_publisher_init_default>

	//create subscriber


	//create service server
	if (B1 == GPIO_PIN_RESET) {
 8002040:	f897 31b3 	ldrb.w	r3, [r7, #435]	@ 0x1b3
 8002044:	2b00      	cmp	r3, #0
 8002046:	d10c      	bne.n	8002062 <StartDefaultTask+0x1ae>
		rclc_service_init_default(&imu_calibration_server, &node, imu_calib_type_support, "imu_calibration");
 8002048:	4b41      	ldr	r3, [pc, #260]	@ (8002150 <StartDefaultTask+0x29c>)
 800204a:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 800204e:	493b      	ldr	r1, [pc, #236]	@ (800213c <StartDefaultTask+0x288>)
 8002050:	4840      	ldr	r0, [pc, #256]	@ (8002154 <StartDefaultTask+0x2a0>)
 8002052:	f00c f9e9 	bl	800e428 <rclc_service_init_default>
		executor_num++;
 8002056:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 800205a:	3301      	adds	r3, #1
 800205c:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
 8002060:	e002      	b.n	8002068 <StartDefaultTask+0x1b4>
	}
	else{
		on_calib = true;
 8002062:	4b3d      	ldr	r3, [pc, #244]	@ (8002158 <StartDefaultTask+0x2a4>)
 8002064:	2201      	movs	r2, #1
 8002066:	701a      	strb	r2, [r3, #0]
	}

	rclc_service_init_default(&imu_status_server, &node, imu_status_type_support, "imu/status");
 8002068:	4b3c      	ldr	r3, [pc, #240]	@ (800215c <StartDefaultTask+0x2a8>)
 800206a:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 800206e:	4933      	ldr	r1, [pc, #204]	@ (800213c <StartDefaultTask+0x288>)
 8002070:	483b      	ldr	r0, [pc, #236]	@ (8002160 <StartDefaultTask+0x2ac>)
 8002072:	f00c f9d9 	bl	800e428 <rclc_service_init_default>
	//create service client


	//create executor
	rclc_executor_init(&executor, &support.context, executor_num, &allocator);
 8002076:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 800207a:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800207e:	f507 71a6 	add.w	r1, r7, #332	@ 0x14c
 8002082:	f107 00c0 	add.w	r0, r7, #192	@ 0xc0
 8002086:	f00b fdf7 	bl	800dc78 <rclc_executor_init>

	rclc_executor_add_timer(&executor, &mpu6050_timer);
 800208a:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 800208e:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8002092:	4611      	mov	r1, r2
 8002094:	4618      	mov	r0, r3
 8002096:	f00b fe5f 	bl	800dd58 <rclc_executor_add_timer>
	if (B1 == GPIO_PIN_RESET) rclc_executor_add_service(&executor, &imu_calibration_server, &imu_calibration_request, &imu_calibration_response, imu_calib_service_callback);
 800209a:	f897 31b3 	ldrb.w	r3, [r7, #435]	@ 0x1b3
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d108      	bne.n	80020b4 <StartDefaultTask+0x200>
 80020a2:	f107 00c0 	add.w	r0, r7, #192	@ 0xc0
 80020a6:	4b2f      	ldr	r3, [pc, #188]	@ (8002164 <StartDefaultTask+0x2b0>)
 80020a8:	9300      	str	r3, [sp, #0]
 80020aa:	4b2f      	ldr	r3, [pc, #188]	@ (8002168 <StartDefaultTask+0x2b4>)
 80020ac:	4a2f      	ldr	r2, [pc, #188]	@ (800216c <StartDefaultTask+0x2b8>)
 80020ae:	4929      	ldr	r1, [pc, #164]	@ (8002154 <StartDefaultTask+0x2a0>)
 80020b0:	f00b fe7c 	bl	800ddac <rclc_executor_add_service>
	rclc_executor_add_service(&executor, &imu_status_server, &imu_status_request, &imu_status_response, imu_status_service_callback);
 80020b4:	f107 00c0 	add.w	r0, r7, #192	@ 0xc0
 80020b8:	4b2d      	ldr	r3, [pc, #180]	@ (8002170 <StartDefaultTask+0x2bc>)
 80020ba:	9300      	str	r3, [sp, #0]
 80020bc:	4b2d      	ldr	r3, [pc, #180]	@ (8002174 <StartDefaultTask+0x2c0>)
 80020be:	4a2e      	ldr	r2, [pc, #184]	@ (8002178 <StartDefaultTask+0x2c4>)
 80020c0:	4927      	ldr	r1, [pc, #156]	@ (8002160 <StartDefaultTask+0x2ac>)
 80020c2:	f00b fe73 	bl	800ddac <rclc_executor_add_service>

	rclc_executor_spin(&executor);
 80020c6:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 80020ca:	4618      	mov	r0, r3
 80020cc:	f00c f894 	bl	800e1f8 <rclc_executor_spin>

	rmw_uros_sync_session(timeout_ms);
 80020d0:	f8d7 01a8 	ldr.w	r0, [r7, #424]	@ 0x1a8
 80020d4:	f00d f9f0 	bl	800f4b8 <rmw_uros_sync_session>

	//create message
	mpu6050_msg.header.frame_id = micro_ros_string_utilities_init("imu_frame");
 80020d8:	4c28      	ldr	r4, [pc, #160]	@ (800217c <StartDefaultTask+0x2c8>)
 80020da:	463b      	mov	r3, r7
 80020dc:	4928      	ldr	r1, [pc, #160]	@ (8002180 <StartDefaultTask+0x2cc>)
 80020de:	4618      	mov	r0, r3
 80020e0:	f009 fcbe 	bl	800ba60 <micro_ros_string_utilities_init>
 80020e4:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80020e8:	f5a3 72dc 	sub.w	r2, r3, #440	@ 0x1b8
 80020ec:	f104 0308 	add.w	r3, r4, #8
 80020f0:	ca07      	ldmia	r2, {r0, r1, r2}
 80020f2:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	for(;;)
	{
		osDelay(10);
 80020f6:	200a      	movs	r0, #10
 80020f8:	f006 fdb8 	bl	8008c6c <osDelay>
 80020fc:	e7fb      	b.n	80020f6 <StartDefaultTask+0x242>
 80020fe:	bf00      	nop
 8002100:	08003315 	.word	0x08003315
 8002104:	080032b1 	.word	0x080032b1
 8002108:	08003291 	.word	0x08003291
 800210c:	08003265 	.word	0x08003265
 8002110:	20004ad8 	.word	0x20004ad8
 8002114:	08002a15 	.word	0x08002a15
 8002118:	08002a59 	.word	0x08002a59
 800211c:	08002a91 	.word	0x08002a91
 8002120:	08002afd 	.word	0x08002afd
 8002124:	0801ba0c 	.word	0x0801ba0c
 8002128:	48000800 	.word	0x48000800
 800212c:	00989680 	.word	0x00989680
 8002130:	080018c9 	.word	0x080018c9
 8002134:	0801ba34 	.word	0x0801ba34
 8002138:	0801ba38 	.word	0x0801ba38
 800213c:	20000a3c 	.word	0x20000a3c
 8002140:	0801ba4c 	.word	0x0801ba4c
 8002144:	20000a44 	.word	0x20000a44
 8002148:	0801ba60 	.word	0x0801ba60
 800214c:	20000b88 	.word	0x20000b88
 8002150:	0801ba68 	.word	0x0801ba68
 8002154:	20000bc0 	.word	0x20000bc0
 8002158:	20000eb9 	.word	0x20000eb9
 800215c:	0801ba78 	.word	0x0801ba78
 8002160:	20000d0c 	.word	0x20000d0c
 8002164:	08001d31 	.word	0x08001d31
 8002168:	20000d08 	.word	0x20000d08
 800216c:	20000bc8 	.word	0x20000bc8
 8002170:	08001de1 	.word	0x08001de1
 8002174:	20000d14 	.word	0x20000d14
 8002178:	20000d10 	.word	0x20000d10
 800217c:	20000a48 	.word	0x20000a48
 8002180:	0801ba84 	.word	0x0801ba84

08002184 <pvPortMallocMicroROS>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMallocMicroROS( size_t xWantedSize )
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b08a      	sub	sp, #40	@ 0x28
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800218c:	2300      	movs	r3, #0
 800218e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8002190:	f007 fdae 	bl	8009cf0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8002194:	4b5a      	ldr	r3, [pc, #360]	@ (8002300 <pvPortMallocMicroROS+0x17c>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d101      	bne.n	80021a0 <pvPortMallocMicroROS+0x1c>
		{
			prvHeapInit();
 800219c:	f000 f986 	bl	80024ac <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80021a0:	4b58      	ldr	r3, [pc, #352]	@ (8002304 <pvPortMallocMicroROS+0x180>)
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	4013      	ands	r3, r2
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	f040 8090 	bne.w	80022ce <pvPortMallocMicroROS+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d01e      	beq.n	80021f2 <pvPortMallocMicroROS+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80021b4:	2208      	movs	r2, #8
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	4413      	add	r3, r2
 80021ba:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	f003 0307 	and.w	r3, r3, #7
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d015      	beq.n	80021f2 <pvPortMallocMicroROS+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	f023 0307 	bic.w	r3, r3, #7
 80021cc:	3308      	adds	r3, #8
 80021ce:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	f003 0307 	and.w	r3, r3, #7
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d00b      	beq.n	80021f2 <pvPortMallocMicroROS+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80021da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80021de:	f383 8811 	msr	BASEPRI, r3
 80021e2:	f3bf 8f6f 	isb	sy
 80021e6:	f3bf 8f4f 	dsb	sy
 80021ea:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80021ec:	bf00      	nop
 80021ee:	bf00      	nop
 80021f0:	e7fd      	b.n	80021ee <pvPortMallocMicroROS+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d06a      	beq.n	80022ce <pvPortMallocMicroROS+0x14a>
 80021f8:	4b43      	ldr	r3, [pc, #268]	@ (8002308 <pvPortMallocMicroROS+0x184>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	687a      	ldr	r2, [r7, #4]
 80021fe:	429a      	cmp	r2, r3
 8002200:	d865      	bhi.n	80022ce <pvPortMallocMicroROS+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8002202:	4b42      	ldr	r3, [pc, #264]	@ (800230c <pvPortMallocMicroROS+0x188>)
 8002204:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8002206:	4b41      	ldr	r3, [pc, #260]	@ (800230c <pvPortMallocMicroROS+0x188>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800220c:	e004      	b.n	8002218 <pvPortMallocMicroROS+0x94>
				{
					pxPreviousBlock = pxBlock;
 800220e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002210:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8002212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	687a      	ldr	r2, [r7, #4]
 800221e:	429a      	cmp	r2, r3
 8002220:	d903      	bls.n	800222a <pvPortMallocMicroROS+0xa6>
 8002222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d1f1      	bne.n	800220e <pvPortMallocMicroROS+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800222a:	4b35      	ldr	r3, [pc, #212]	@ (8002300 <pvPortMallocMicroROS+0x17c>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002230:	429a      	cmp	r2, r3
 8002232:	d04c      	beq.n	80022ce <pvPortMallocMicroROS+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002234:	6a3b      	ldr	r3, [r7, #32]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	2208      	movs	r2, #8
 800223a:	4413      	add	r3, r2
 800223c:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800223e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002240:	681a      	ldr	r2, [r3, #0]
 8002242:	6a3b      	ldr	r3, [r7, #32]
 8002244:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002248:	685a      	ldr	r2, [r3, #4]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	1ad2      	subs	r2, r2, r3
 800224e:	2308      	movs	r3, #8
 8002250:	005b      	lsls	r3, r3, #1
 8002252:	429a      	cmp	r2, r3
 8002254:	d920      	bls.n	8002298 <pvPortMallocMicroROS+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002256:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	4413      	add	r3, r2
 800225c:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800225e:	69bb      	ldr	r3, [r7, #24]
 8002260:	f003 0307 	and.w	r3, r3, #7
 8002264:	2b00      	cmp	r3, #0
 8002266:	d00b      	beq.n	8002280 <pvPortMallocMicroROS+0xfc>
	__asm volatile
 8002268:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800226c:	f383 8811 	msr	BASEPRI, r3
 8002270:	f3bf 8f6f 	isb	sy
 8002274:	f3bf 8f4f 	dsb	sy
 8002278:	613b      	str	r3, [r7, #16]
}
 800227a:	bf00      	nop
 800227c:	bf00      	nop
 800227e:	e7fd      	b.n	800227c <pvPortMallocMicroROS+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002282:	685a      	ldr	r2, [r3, #4]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	1ad2      	subs	r2, r2, r3
 8002288:	69bb      	ldr	r3, [r7, #24]
 800228a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800228c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800228e:	687a      	ldr	r2, [r7, #4]
 8002290:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002292:	69b8      	ldr	r0, [r7, #24]
 8002294:	f000 f96c 	bl	8002570 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002298:	4b1b      	ldr	r3, [pc, #108]	@ (8002308 <pvPortMallocMicroROS+0x184>)
 800229a:	681a      	ldr	r2, [r3, #0]
 800229c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	1ad3      	subs	r3, r2, r3
 80022a2:	4a19      	ldr	r2, [pc, #100]	@ (8002308 <pvPortMallocMicroROS+0x184>)
 80022a4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80022a6:	4b18      	ldr	r3, [pc, #96]	@ (8002308 <pvPortMallocMicroROS+0x184>)
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	4b19      	ldr	r3, [pc, #100]	@ (8002310 <pvPortMallocMicroROS+0x18c>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	429a      	cmp	r2, r3
 80022b0:	d203      	bcs.n	80022ba <pvPortMallocMicroROS+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80022b2:	4b15      	ldr	r3, [pc, #84]	@ (8002308 <pvPortMallocMicroROS+0x184>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a16      	ldr	r2, [pc, #88]	@ (8002310 <pvPortMallocMicroROS+0x18c>)
 80022b8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80022ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022bc:	685a      	ldr	r2, [r3, #4]
 80022be:	4b11      	ldr	r3, [pc, #68]	@ (8002304 <pvPortMallocMicroROS+0x180>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	431a      	orrs	r2, r3
 80022c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022c6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80022c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022ca:	2200      	movs	r2, #0
 80022cc:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80022ce:	f007 fd1d 	bl	8009d0c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80022d2:	69fb      	ldr	r3, [r7, #28]
 80022d4:	f003 0307 	and.w	r3, r3, #7
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d00b      	beq.n	80022f4 <pvPortMallocMicroROS+0x170>
	__asm volatile
 80022dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022e0:	f383 8811 	msr	BASEPRI, r3
 80022e4:	f3bf 8f6f 	isb	sy
 80022e8:	f3bf 8f4f 	dsb	sy
 80022ec:	60fb      	str	r3, [r7, #12]
}
 80022ee:	bf00      	nop
 80022f0:	bf00      	nop
 80022f2:	e7fd      	b.n	80022f0 <pvPortMallocMicroROS+0x16c>
	return pvReturn;
 80022f4:	69fb      	ldr	r3, [r7, #28]
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3728      	adds	r7, #40	@ 0x28
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	20004a08 	.word	0x20004a08
 8002304:	20004a14 	.word	0x20004a14
 8002308:	20004a0c 	.word	0x20004a0c
 800230c:	20004a00 	.word	0x20004a00
 8002310:	20004a10 	.word	0x20004a10

08002314 <vPortFreeMicroROS>:
/*-----------------------------------------------------------*/

void vPortFreeMicroROS( void *pv )
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b086      	sub	sp, #24
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d04a      	beq.n	80023bc <vPortFreeMicroROS+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8002326:	2308      	movs	r3, #8
 8002328:	425b      	negs	r3, r3
 800232a:	697a      	ldr	r2, [r7, #20]
 800232c:	4413      	add	r3, r2
 800232e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8002330:	697b      	ldr	r3, [r7, #20]
 8002332:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002334:	693b      	ldr	r3, [r7, #16]
 8002336:	685a      	ldr	r2, [r3, #4]
 8002338:	4b22      	ldr	r3, [pc, #136]	@ (80023c4 <vPortFreeMicroROS+0xb0>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4013      	ands	r3, r2
 800233e:	2b00      	cmp	r3, #0
 8002340:	d10b      	bne.n	800235a <vPortFreeMicroROS+0x46>
	__asm volatile
 8002342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002346:	f383 8811 	msr	BASEPRI, r3
 800234a:	f3bf 8f6f 	isb	sy
 800234e:	f3bf 8f4f 	dsb	sy
 8002352:	60fb      	str	r3, [r7, #12]
}
 8002354:	bf00      	nop
 8002356:	bf00      	nop
 8002358:	e7fd      	b.n	8002356 <vPortFreeMicroROS+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d00b      	beq.n	800237a <vPortFreeMicroROS+0x66>
	__asm volatile
 8002362:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002366:	f383 8811 	msr	BASEPRI, r3
 800236a:	f3bf 8f6f 	isb	sy
 800236e:	f3bf 8f4f 	dsb	sy
 8002372:	60bb      	str	r3, [r7, #8]
}
 8002374:	bf00      	nop
 8002376:	bf00      	nop
 8002378:	e7fd      	b.n	8002376 <vPortFreeMicroROS+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800237a:	693b      	ldr	r3, [r7, #16]
 800237c:	685a      	ldr	r2, [r3, #4]
 800237e:	4b11      	ldr	r3, [pc, #68]	@ (80023c4 <vPortFreeMicroROS+0xb0>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4013      	ands	r3, r2
 8002384:	2b00      	cmp	r3, #0
 8002386:	d019      	beq.n	80023bc <vPortFreeMicroROS+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8002388:	693b      	ldr	r3, [r7, #16]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d115      	bne.n	80023bc <vPortFreeMicroROS+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	685a      	ldr	r2, [r3, #4]
 8002394:	4b0b      	ldr	r3, [pc, #44]	@ (80023c4 <vPortFreeMicroROS+0xb0>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	43db      	mvns	r3, r3
 800239a:	401a      	ands	r2, r3
 800239c:	693b      	ldr	r3, [r7, #16]
 800239e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80023a0:	f007 fca6 	bl	8009cf0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80023a4:	693b      	ldr	r3, [r7, #16]
 80023a6:	685a      	ldr	r2, [r3, #4]
 80023a8:	4b07      	ldr	r3, [pc, #28]	@ (80023c8 <vPortFreeMicroROS+0xb4>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4413      	add	r3, r2
 80023ae:	4a06      	ldr	r2, [pc, #24]	@ (80023c8 <vPortFreeMicroROS+0xb4>)
 80023b0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80023b2:	6938      	ldr	r0, [r7, #16]
 80023b4:	f000 f8dc 	bl	8002570 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80023b8:	f007 fca8 	bl	8009d0c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80023bc:	bf00      	nop
 80023be:	3718      	adds	r7, #24
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	20004a14 	.word	0x20004a14
 80023c8:	20004a0c 	.word	0x20004a0c

080023cc <getBlockSize>:
/*-----------------------------------------------------------*/

/*-----------------------------------------------------------*/
size_t getBlockSize( void *pv )
{
 80023cc:	b480      	push	{r7}
 80023ce:	b087      	sub	sp, #28
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]

	uint8_t *puc = ( uint8_t * ) pv;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	617b      	str	r3, [r7, #20]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 80023d8:	2308      	movs	r3, #8
 80023da:	425b      	negs	r3, r3
 80023dc:	697a      	ldr	r2, [r7, #20]
 80023de:	4413      	add	r3, r2
 80023e0:	617b      	str	r3, [r7, #20]
	pxLink = ( void * ) puc;
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	613b      	str	r3, [r7, #16]

	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	685a      	ldr	r2, [r3, #4]
 80023ea:	4b06      	ldr	r3, [pc, #24]	@ (8002404 <getBlockSize+0x38>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	43db      	mvns	r3, r3
 80023f0:	4013      	ands	r3, r2
 80023f2:	60fb      	str	r3, [r7, #12]

	return count;
 80023f4:	68fb      	ldr	r3, [r7, #12]
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	371c      	adds	r7, #28
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr
 8002402:	bf00      	nop
 8002404:	20004a14 	.word	0x20004a14

08002408 <pvPortReallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortReallocMicroROS( void *pv, size_t xWantedSize )
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b084      	sub	sp, #16
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
 8002410:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 8002412:	f007 fc6d 	bl	8009cf0 <vTaskSuspendAll>

	void * newmem = pvPortMallocMicroROS(xWantedSize);
 8002416:	6838      	ldr	r0, [r7, #0]
 8002418:	f7ff feb4 	bl	8002184 <pvPortMallocMicroROS>
 800241c:	60b8      	str	r0, [r7, #8]
	if (newmem != NULL && pv != NULL)
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d017      	beq.n	8002454 <pvPortReallocMicroROS+0x4c>
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d014      	beq.n	8002454 <pvPortReallocMicroROS+0x4c>
	{
		size_t count = getBlockSize(pv) - xHeapStructSize;
 800242a:	6878      	ldr	r0, [r7, #4]
 800242c:	f7ff ffce 	bl	80023cc <getBlockSize>
 8002430:	4603      	mov	r3, r0
 8002432:	2208      	movs	r2, #8
 8002434:	1a9b      	subs	r3, r3, r2
 8002436:	60fb      	str	r3, [r7, #12]
		if (xWantedSize < count)
 8002438:	683a      	ldr	r2, [r7, #0]
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	429a      	cmp	r2, r3
 800243e:	d201      	bcs.n	8002444 <pvPortReallocMicroROS+0x3c>
		{
			count = xWantedSize;
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	60fb      	str	r3, [r7, #12]
		}
		memcpy(newmem, pv, count);
 8002444:	68fa      	ldr	r2, [r7, #12]
 8002446:	6879      	ldr	r1, [r7, #4]
 8002448:	68b8      	ldr	r0, [r7, #8]
 800244a:	f018 f8dc 	bl	801a606 <memcpy>

		vPortFreeMicroROS(pv);
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	f7ff ff60 	bl	8002314 <vPortFreeMicroROS>
	}

	( void ) xTaskResumeAll();
 8002454:	f007 fc5a 	bl	8009d0c <xTaskResumeAll>

	return newmem;
 8002458:	68bb      	ldr	r3, [r7, #8]
}
 800245a:	4618      	mov	r0, r3
 800245c:	3710      	adds	r7, #16
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}

08002462 <pvPortCallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortCallocMicroROS( size_t num, size_t xWantedSize )
{
 8002462:	b580      	push	{r7, lr}
 8002464:	b086      	sub	sp, #24
 8002466:	af00      	add	r7, sp, #0
 8002468:	6078      	str	r0, [r7, #4]
 800246a:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 800246c:	f007 fc40 	bl	8009cf0 <vTaskSuspendAll>
	size_t count = xWantedSize*num;
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	687a      	ldr	r2, [r7, #4]
 8002474:	fb02 f303 	mul.w	r3, r2, r3
 8002478:	617b      	str	r3, [r7, #20]

	void * mem = pvPortMallocMicroROS(count);
 800247a:	6978      	ldr	r0, [r7, #20]
 800247c:	f7ff fe82 	bl	8002184 <pvPortMallocMicroROS>
 8002480:	60f8      	str	r0, [r7, #12]
  	char *in_dest = (char*)mem;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	613b      	str	r3, [r7, #16]

  	while(count--)
 8002486:	e004      	b.n	8002492 <pvPortCallocMicroROS+0x30>
    	*in_dest++ = 0;
 8002488:	693b      	ldr	r3, [r7, #16]
 800248a:	1c5a      	adds	r2, r3, #1
 800248c:	613a      	str	r2, [r7, #16]
 800248e:	2200      	movs	r2, #0
 8002490:	701a      	strb	r2, [r3, #0]
  	while(count--)
 8002492:	697b      	ldr	r3, [r7, #20]
 8002494:	1e5a      	subs	r2, r3, #1
 8002496:	617a      	str	r2, [r7, #20]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d1f5      	bne.n	8002488 <pvPortCallocMicroROS+0x26>

	( void ) xTaskResumeAll();
 800249c:	f007 fc36 	bl	8009d0c <xTaskResumeAll>
  	return mem;
 80024a0:	68fb      	ldr	r3, [r7, #12]
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	3718      	adds	r7, #24
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
	...

080024ac <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80024ac:	b480      	push	{r7}
 80024ae:	b085      	sub	sp, #20
 80024b0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80024b2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80024b6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80024b8:	4b27      	ldr	r3, [pc, #156]	@ (8002558 <prvHeapInit+0xac>)
 80024ba:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	f003 0307 	and.w	r3, r3, #7
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d00c      	beq.n	80024e0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	3307      	adds	r3, #7
 80024ca:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	f023 0307 	bic.w	r3, r3, #7
 80024d2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80024d4:	68ba      	ldr	r2, [r7, #8]
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	1ad3      	subs	r3, r2, r3
 80024da:	4a1f      	ldr	r2, [pc, #124]	@ (8002558 <prvHeapInit+0xac>)
 80024dc:	4413      	add	r3, r2
 80024de:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80024e4:	4a1d      	ldr	r2, [pc, #116]	@ (800255c <prvHeapInit+0xb0>)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80024ea:	4b1c      	ldr	r3, [pc, #112]	@ (800255c <prvHeapInit+0xb0>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	68ba      	ldr	r2, [r7, #8]
 80024f4:	4413      	add	r3, r2
 80024f6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80024f8:	2208      	movs	r2, #8
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	1a9b      	subs	r3, r3, r2
 80024fe:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	f023 0307 	bic.w	r3, r3, #7
 8002506:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	4a15      	ldr	r2, [pc, #84]	@ (8002560 <prvHeapInit+0xb4>)
 800250c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800250e:	4b14      	ldr	r3, [pc, #80]	@ (8002560 <prvHeapInit+0xb4>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	2200      	movs	r2, #0
 8002514:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8002516:	4b12      	ldr	r3, [pc, #72]	@ (8002560 <prvHeapInit+0xb4>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	2200      	movs	r2, #0
 800251c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	68fa      	ldr	r2, [r7, #12]
 8002526:	1ad2      	subs	r2, r2, r3
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800252c:	4b0c      	ldr	r3, [pc, #48]	@ (8002560 <prvHeapInit+0xb4>)
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	4a0a      	ldr	r2, [pc, #40]	@ (8002564 <prvHeapInit+0xb8>)
 800253a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	4a09      	ldr	r2, [pc, #36]	@ (8002568 <prvHeapInit+0xbc>)
 8002542:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002544:	4b09      	ldr	r3, [pc, #36]	@ (800256c <prvHeapInit+0xc0>)
 8002546:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800254a:	601a      	str	r2, [r3, #0]
}
 800254c:	bf00      	nop
 800254e:	3714      	adds	r7, #20
 8002550:	46bd      	mov	sp, r7
 8002552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002556:	4770      	bx	lr
 8002558:	20003e00 	.word	0x20003e00
 800255c:	20004a00 	.word	0x20004a00
 8002560:	20004a08 	.word	0x20004a08
 8002564:	20004a10 	.word	0x20004a10
 8002568:	20004a0c 	.word	0x20004a0c
 800256c:	20004a14 	.word	0x20004a14

08002570 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002570:	b480      	push	{r7}
 8002572:	b085      	sub	sp, #20
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002578:	4b28      	ldr	r3, [pc, #160]	@ (800261c <prvInsertBlockIntoFreeList+0xac>)
 800257a:	60fb      	str	r3, [r7, #12]
 800257c:	e002      	b.n	8002584 <prvInsertBlockIntoFreeList+0x14>
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	60fb      	str	r3, [r7, #12]
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	687a      	ldr	r2, [r7, #4]
 800258a:	429a      	cmp	r2, r3
 800258c:	d8f7      	bhi.n	800257e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	68ba      	ldr	r2, [r7, #8]
 8002598:	4413      	add	r3, r2
 800259a:	687a      	ldr	r2, [r7, #4]
 800259c:	429a      	cmp	r2, r3
 800259e:	d108      	bne.n	80025b2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	685a      	ldr	r2, [r3, #4]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	441a      	add	r2, r3
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	68ba      	ldr	r2, [r7, #8]
 80025bc:	441a      	add	r2, r3
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	429a      	cmp	r2, r3
 80025c4:	d118      	bne.n	80025f8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	4b15      	ldr	r3, [pc, #84]	@ (8002620 <prvInsertBlockIntoFreeList+0xb0>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	429a      	cmp	r2, r3
 80025d0:	d00d      	beq.n	80025ee <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	685a      	ldr	r2, [r3, #4]
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	441a      	add	r2, r3
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	681a      	ldr	r2, [r3, #0]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	601a      	str	r2, [r3, #0]
 80025ec:	e008      	b.n	8002600 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80025ee:	4b0c      	ldr	r3, [pc, #48]	@ (8002620 <prvInsertBlockIntoFreeList+0xb0>)
 80025f0:	681a      	ldr	r2, [r3, #0]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	601a      	str	r2, [r3, #0]
 80025f6:	e003      	b.n	8002600 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8002600:	68fa      	ldr	r2, [r7, #12]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	429a      	cmp	r2, r3
 8002606:	d002      	beq.n	800260e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	687a      	ldr	r2, [r7, #4]
 800260c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800260e:	bf00      	nop
 8002610:	3714      	adds	r7, #20
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr
 800261a:	bf00      	nop
 800261c:	20004a00 	.word	0x20004a00
 8002620:	20004a08 	.word	0x20004a08

08002624 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b082      	sub	sp, #8
 8002628:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800262a:	4b16      	ldr	r3, [pc, #88]	@ (8002684 <MX_DMA_Init+0x60>)
 800262c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800262e:	4a15      	ldr	r2, [pc, #84]	@ (8002684 <MX_DMA_Init+0x60>)
 8002630:	f043 0304 	orr.w	r3, r3, #4
 8002634:	6493      	str	r3, [r2, #72]	@ 0x48
 8002636:	4b13      	ldr	r3, [pc, #76]	@ (8002684 <MX_DMA_Init+0x60>)
 8002638:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800263a:	f003 0304 	and.w	r3, r3, #4
 800263e:	607b      	str	r3, [r7, #4]
 8002640:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002642:	4b10      	ldr	r3, [pc, #64]	@ (8002684 <MX_DMA_Init+0x60>)
 8002644:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002646:	4a0f      	ldr	r2, [pc, #60]	@ (8002684 <MX_DMA_Init+0x60>)
 8002648:	f043 0301 	orr.w	r3, r3, #1
 800264c:	6493      	str	r3, [r2, #72]	@ 0x48
 800264e:	4b0d      	ldr	r3, [pc, #52]	@ (8002684 <MX_DMA_Init+0x60>)
 8002650:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002652:	f003 0301 	and.w	r3, r3, #1
 8002656:	603b      	str	r3, [r7, #0]
 8002658:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 800265a:	2200      	movs	r2, #0
 800265c:	2105      	movs	r1, #5
 800265e:	200b      	movs	r0, #11
 8002660:	f000 ffc4 	bl	80035ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002664:	200b      	movs	r0, #11
 8002666:	f000 ffdb 	bl	8003620 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 800266a:	2200      	movs	r2, #0
 800266c:	2105      	movs	r1, #5
 800266e:	200c      	movs	r0, #12
 8002670:	f000 ffbc 	bl	80035ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002674:	200c      	movs	r0, #12
 8002676:	f000 ffd3 	bl	8003620 <HAL_NVIC_EnableIRQ>

}
 800267a:	bf00      	nop
 800267c:	3708      	adds	r7, #8
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	40021000 	.word	0x40021000

08002688 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b08a      	sub	sp, #40	@ 0x28
 800268c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800268e:	f107 0314 	add.w	r3, r7, #20
 8002692:	2200      	movs	r2, #0
 8002694:	601a      	str	r2, [r3, #0]
 8002696:	605a      	str	r2, [r3, #4]
 8002698:	609a      	str	r2, [r3, #8]
 800269a:	60da      	str	r2, [r3, #12]
 800269c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800269e:	4b2f      	ldr	r3, [pc, #188]	@ (800275c <MX_GPIO_Init+0xd4>)
 80026a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026a2:	4a2e      	ldr	r2, [pc, #184]	@ (800275c <MX_GPIO_Init+0xd4>)
 80026a4:	f043 0304 	orr.w	r3, r3, #4
 80026a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026aa:	4b2c      	ldr	r3, [pc, #176]	@ (800275c <MX_GPIO_Init+0xd4>)
 80026ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026ae:	f003 0304 	and.w	r3, r3, #4
 80026b2:	613b      	str	r3, [r7, #16]
 80026b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80026b6:	4b29      	ldr	r3, [pc, #164]	@ (800275c <MX_GPIO_Init+0xd4>)
 80026b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026ba:	4a28      	ldr	r2, [pc, #160]	@ (800275c <MX_GPIO_Init+0xd4>)
 80026bc:	f043 0320 	orr.w	r3, r3, #32
 80026c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026c2:	4b26      	ldr	r3, [pc, #152]	@ (800275c <MX_GPIO_Init+0xd4>)
 80026c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026c6:	f003 0320 	and.w	r3, r3, #32
 80026ca:	60fb      	str	r3, [r7, #12]
 80026cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80026ce:	4b23      	ldr	r3, [pc, #140]	@ (800275c <MX_GPIO_Init+0xd4>)
 80026d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026d2:	4a22      	ldr	r2, [pc, #136]	@ (800275c <MX_GPIO_Init+0xd4>)
 80026d4:	f043 0301 	orr.w	r3, r3, #1
 80026d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026da:	4b20      	ldr	r3, [pc, #128]	@ (800275c <MX_GPIO_Init+0xd4>)
 80026dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026de:	f003 0301 	and.w	r3, r3, #1
 80026e2:	60bb      	str	r3, [r7, #8]
 80026e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80026e6:	4b1d      	ldr	r3, [pc, #116]	@ (800275c <MX_GPIO_Init+0xd4>)
 80026e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026ea:	4a1c      	ldr	r2, [pc, #112]	@ (800275c <MX_GPIO_Init+0xd4>)
 80026ec:	f043 0302 	orr.w	r3, r3, #2
 80026f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026f2:	4b1a      	ldr	r3, [pc, #104]	@ (800275c <MX_GPIO_Init+0xd4>)
 80026f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026f6:	f003 0302 	and.w	r3, r3, #2
 80026fa:	607b      	str	r3, [r7, #4]
 80026fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80026fe:	2200      	movs	r2, #0
 8002700:	2120      	movs	r1, #32
 8002702:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002706:	f001 fd53 	bl	80041b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800270a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800270e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002710:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002714:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002716:	2300      	movs	r3, #0
 8002718:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800271a:	f107 0314 	add.w	r3, r7, #20
 800271e:	4619      	mov	r1, r3
 8002720:	480f      	ldr	r0, [pc, #60]	@ (8002760 <MX_GPIO_Init+0xd8>)
 8002722:	f001 fac9 	bl	8003cb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002726:	2320      	movs	r3, #32
 8002728:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800272a:	2301      	movs	r3, #1
 800272c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800272e:	2300      	movs	r3, #0
 8002730:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002732:	2300      	movs	r3, #0
 8002734:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002736:	f107 0314 	add.w	r3, r7, #20
 800273a:	4619      	mov	r1, r3
 800273c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002740:	f001 faba 	bl	8003cb8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8002744:	2200      	movs	r2, #0
 8002746:	2105      	movs	r1, #5
 8002748:	2028      	movs	r0, #40	@ 0x28
 800274a:	f000 ff4f 	bl	80035ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800274e:	2028      	movs	r0, #40	@ 0x28
 8002750:	f000 ff66 	bl	8003620 <HAL_NVIC_EnableIRQ>

}
 8002754:	bf00      	nop
 8002756:	3728      	adds	r7, #40	@ 0x28
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}
 800275c:	40021000 	.word	0x40021000
 8002760:	48000800 	.word	0x48000800

08002764 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002768:	4b1b      	ldr	r3, [pc, #108]	@ (80027d8 <MX_I2C1_Init+0x74>)
 800276a:	4a1c      	ldr	r2, [pc, #112]	@ (80027dc <MX_I2C1_Init+0x78>)
 800276c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40621236;
 800276e:	4b1a      	ldr	r3, [pc, #104]	@ (80027d8 <MX_I2C1_Init+0x74>)
 8002770:	4a1b      	ldr	r2, [pc, #108]	@ (80027e0 <MX_I2C1_Init+0x7c>)
 8002772:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002774:	4b18      	ldr	r3, [pc, #96]	@ (80027d8 <MX_I2C1_Init+0x74>)
 8002776:	2200      	movs	r2, #0
 8002778:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800277a:	4b17      	ldr	r3, [pc, #92]	@ (80027d8 <MX_I2C1_Init+0x74>)
 800277c:	2201      	movs	r2, #1
 800277e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002780:	4b15      	ldr	r3, [pc, #84]	@ (80027d8 <MX_I2C1_Init+0x74>)
 8002782:	2200      	movs	r2, #0
 8002784:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002786:	4b14      	ldr	r3, [pc, #80]	@ (80027d8 <MX_I2C1_Init+0x74>)
 8002788:	2200      	movs	r2, #0
 800278a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800278c:	4b12      	ldr	r3, [pc, #72]	@ (80027d8 <MX_I2C1_Init+0x74>)
 800278e:	2200      	movs	r2, #0
 8002790:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002792:	4b11      	ldr	r3, [pc, #68]	@ (80027d8 <MX_I2C1_Init+0x74>)
 8002794:	2200      	movs	r2, #0
 8002796:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002798:	4b0f      	ldr	r3, [pc, #60]	@ (80027d8 <MX_I2C1_Init+0x74>)
 800279a:	2200      	movs	r2, #0
 800279c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800279e:	480e      	ldr	r0, [pc, #56]	@ (80027d8 <MX_I2C1_Init+0x74>)
 80027a0:	f001 fd5b 	bl	800425a <HAL_I2C_Init>
 80027a4:	4603      	mov	r3, r0
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d001      	beq.n	80027ae <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80027aa:	f000 f92d 	bl	8002a08 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80027ae:	2100      	movs	r1, #0
 80027b0:	4809      	ldr	r0, [pc, #36]	@ (80027d8 <MX_I2C1_Init+0x74>)
 80027b2:	f002 fb19 	bl	8004de8 <HAL_I2CEx_ConfigAnalogFilter>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d001      	beq.n	80027c0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80027bc:	f000 f924 	bl	8002a08 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80027c0:	2100      	movs	r1, #0
 80027c2:	4805      	ldr	r0, [pc, #20]	@ (80027d8 <MX_I2C1_Init+0x74>)
 80027c4:	f002 fb5b 	bl	8004e7e <HAL_I2CEx_ConfigDigitalFilter>
 80027c8:	4603      	mov	r3, r0
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d001      	beq.n	80027d2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80027ce:	f000 f91b 	bl	8002a08 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80027d2:	bf00      	nop
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	bf00      	nop
 80027d8:	20004a18 	.word	0x20004a18
 80027dc:	40005400 	.word	0x40005400
 80027e0:	40621236 	.word	0x40621236

080027e4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b09e      	sub	sp, #120	@ 0x78
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027ec:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80027f0:	2200      	movs	r2, #0
 80027f2:	601a      	str	r2, [r3, #0]
 80027f4:	605a      	str	r2, [r3, #4]
 80027f6:	609a      	str	r2, [r3, #8]
 80027f8:	60da      	str	r2, [r3, #12]
 80027fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80027fc:	f107 0310 	add.w	r3, r7, #16
 8002800:	2254      	movs	r2, #84	@ 0x54
 8002802:	2100      	movs	r1, #0
 8002804:	4618      	mov	r0, r3
 8002806:	f017 fe35 	bl	801a474 <memset>
  if(i2cHandle->Instance==I2C1)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a1f      	ldr	r2, [pc, #124]	@ (800288c <HAL_I2C_MspInit+0xa8>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d136      	bne.n	8002882 <HAL_I2C_MspInit+0x9e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002814:	2340      	movs	r3, #64	@ 0x40
 8002816:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002818:	2300      	movs	r3, #0
 800281a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800281c:	f107 0310 	add.w	r3, r7, #16
 8002820:	4618      	mov	r0, r3
 8002822:	f003 f9eb 	bl	8005bfc <HAL_RCCEx_PeriphCLKConfig>
 8002826:	4603      	mov	r3, r0
 8002828:	2b00      	cmp	r3, #0
 800282a:	d001      	beq.n	8002830 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800282c:	f000 f8ec 	bl	8002a08 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002830:	4b17      	ldr	r3, [pc, #92]	@ (8002890 <HAL_I2C_MspInit+0xac>)
 8002832:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002834:	4a16      	ldr	r2, [pc, #88]	@ (8002890 <HAL_I2C_MspInit+0xac>)
 8002836:	f043 0302 	orr.w	r3, r3, #2
 800283a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800283c:	4b14      	ldr	r3, [pc, #80]	@ (8002890 <HAL_I2C_MspInit+0xac>)
 800283e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002840:	f003 0302 	and.w	r3, r3, #2
 8002844:	60fb      	str	r3, [r7, #12]
 8002846:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002848:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800284c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800284e:	2312      	movs	r3, #18
 8002850:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002852:	2300      	movs	r3, #0
 8002854:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002856:	2300      	movs	r3, #0
 8002858:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800285a:	2304      	movs	r3, #4
 800285c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800285e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002862:	4619      	mov	r1, r3
 8002864:	480b      	ldr	r0, [pc, #44]	@ (8002894 <HAL_I2C_MspInit+0xb0>)
 8002866:	f001 fa27 	bl	8003cb8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800286a:	4b09      	ldr	r3, [pc, #36]	@ (8002890 <HAL_I2C_MspInit+0xac>)
 800286c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800286e:	4a08      	ldr	r2, [pc, #32]	@ (8002890 <HAL_I2C_MspInit+0xac>)
 8002870:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002874:	6593      	str	r3, [r2, #88]	@ 0x58
 8002876:	4b06      	ldr	r3, [pc, #24]	@ (8002890 <HAL_I2C_MspInit+0xac>)
 8002878:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800287a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800287e:	60bb      	str	r3, [r7, #8]
 8002880:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002882:	bf00      	nop
 8002884:	3778      	adds	r7, #120	@ 0x78
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}
 800288a:	bf00      	nop
 800288c:	40005400 	.word	0x40005400
 8002890:	40021000 	.word	0x40021000
 8002894:	48000400 	.word	0x48000400

08002898 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a0b      	ldr	r2, [pc, #44]	@ (80028d4 <HAL_I2C_MspDeInit+0x3c>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d10f      	bne.n	80028ca <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80028aa:	4b0b      	ldr	r3, [pc, #44]	@ (80028d8 <HAL_I2C_MspDeInit+0x40>)
 80028ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028ae:	4a0a      	ldr	r2, [pc, #40]	@ (80028d8 <HAL_I2C_MspDeInit+0x40>)
 80028b0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80028b4:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 80028b6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80028ba:	4808      	ldr	r0, [pc, #32]	@ (80028dc <HAL_I2C_MspDeInit+0x44>)
 80028bc:	f001 fb7e 	bl	8003fbc <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 80028c0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80028c4:	4805      	ldr	r0, [pc, #20]	@ (80028dc <HAL_I2C_MspDeInit+0x44>)
 80028c6:	f001 fb79 	bl	8003fbc <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 80028ca:	bf00      	nop
 80028cc:	3708      	adds	r7, #8
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	40005400 	.word	0x40005400
 80028d8:	40021000 	.word	0x40021000
 80028dc:	48000400 	.word	0x48000400

080028e0 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80028e4:	4b0b      	ldr	r3, [pc, #44]	@ (8002914 <MX_IWDG_Init+0x34>)
 80028e6:	4a0c      	ldr	r2, [pc, #48]	@ (8002918 <MX_IWDG_Init+0x38>)
 80028e8:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 80028ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002914 <MX_IWDG_Init+0x34>)
 80028ec:	2200      	movs	r2, #0
 80028ee:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 80028f0:	4b08      	ldr	r3, [pc, #32]	@ (8002914 <MX_IWDG_Init+0x34>)
 80028f2:	f640 72ff 	movw	r2, #4095	@ 0xfff
 80028f6:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 2499;
 80028f8:	4b06      	ldr	r3, [pc, #24]	@ (8002914 <MX_IWDG_Init+0x34>)
 80028fa:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 80028fe:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8002900:	4804      	ldr	r0, [pc, #16]	@ (8002914 <MX_IWDG_Init+0x34>)
 8002902:	f002 fb08 	bl	8004f16 <HAL_IWDG_Init>
 8002906:	4603      	mov	r3, r0
 8002908:	2b00      	cmp	r3, #0
 800290a:	d001      	beq.n	8002910 <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 800290c:	f000 f87c 	bl	8002a08 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8002910:	bf00      	nop
 8002912:	bd80      	pop	{r7, pc}
 8002914:	20004a6c 	.word	0x20004a6c
 8002918:	40003000 	.word	0x40003000

0800291c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002920:	f000 fd75 	bl	800340e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002924:	f000 f812 	bl	800294c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002928:	f7ff feae 	bl	8002688 <MX_GPIO_Init>
  MX_DMA_Init();
 800292c:	f7ff fe7a 	bl	8002624 <MX_DMA_Init>
  MX_I2C1_Init();
 8002930:	f7ff ff18 	bl	8002764 <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 8002934:	f000 fb8e 	bl	8003054 <MX_LPUART1_UART_Init>
  MX_IWDG_Init();
 8002938:	f7ff ffd2 	bl	80028e0 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800293c:	f006 f8ba 	bl	8008ab4 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8002940:	f7ff fa92 	bl	8001e68 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002944:	f006 f8da 	bl	8008afc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002948:	bf00      	nop
 800294a:	e7fd      	b.n	8002948 <main+0x2c>

0800294c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b094      	sub	sp, #80	@ 0x50
 8002950:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002952:	f107 0318 	add.w	r3, r7, #24
 8002956:	2238      	movs	r2, #56	@ 0x38
 8002958:	2100      	movs	r1, #0
 800295a:	4618      	mov	r0, r3
 800295c:	f017 fd8a 	bl	801a474 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002960:	1d3b      	adds	r3, r7, #4
 8002962:	2200      	movs	r2, #0
 8002964:	601a      	str	r2, [r3, #0]
 8002966:	605a      	str	r2, [r3, #4]
 8002968:	609a      	str	r2, [r3, #8]
 800296a:	60da      	str	r2, [r3, #12]
 800296c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800296e:	2000      	movs	r0, #0
 8002970:	f002 fb30 	bl	8004fd4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8002974:	2309      	movs	r3, #9
 8002976:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002978:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800297c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800297e:	2301      	movs	r3, #1
 8002980:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002982:	2302      	movs	r3, #2
 8002984:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002986:	2303      	movs	r3, #3
 8002988:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 800298a:	2306      	movs	r3, #6
 800298c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800298e:	2355      	movs	r3, #85	@ 0x55
 8002990:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002992:	2302      	movs	r3, #2
 8002994:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002996:	2302      	movs	r3, #2
 8002998:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800299a:	2302      	movs	r3, #2
 800299c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800299e:	f107 0318 	add.w	r3, r7, #24
 80029a2:	4618      	mov	r0, r3
 80029a4:	f002 fbca 	bl	800513c <HAL_RCC_OscConfig>
 80029a8:	4603      	mov	r3, r0
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d001      	beq.n	80029b2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80029ae:	f000 f82b 	bl	8002a08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80029b2:	230f      	movs	r3, #15
 80029b4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80029b6:	2303      	movs	r3, #3
 80029b8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80029ba:	2300      	movs	r3, #0
 80029bc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80029be:	2300      	movs	r3, #0
 80029c0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80029c2:	2300      	movs	r3, #0
 80029c4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80029c6:	1d3b      	adds	r3, r7, #4
 80029c8:	2104      	movs	r1, #4
 80029ca:	4618      	mov	r0, r3
 80029cc:	f002 fec8 	bl	8005760 <HAL_RCC_ClockConfig>
 80029d0:	4603      	mov	r3, r0
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d001      	beq.n	80029da <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80029d6:	f000 f817 	bl	8002a08 <Error_Handler>
  }
}
 80029da:	bf00      	nop
 80029dc:	3750      	adds	r7, #80	@ 0x50
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}
	...

080029e4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b082      	sub	sp, #8
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a04      	ldr	r2, [pc, #16]	@ (8002a04 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d101      	bne.n	80029fa <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80029f6:	f000 fd23 	bl	8003440 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80029fa:	bf00      	nop
 80029fc:	3708      	adds	r7, #8
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	bf00      	nop
 8002a04:	40012c00 	.word	0x40012c00

08002a08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a0c:	b672      	cpsid	i
}
 8002a0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a10:	bf00      	nop
 8002a12:	e7fd      	b.n	8002a10 <Error_Handler+0x8>

08002a14 <microros_allocate>:
void vPortFreeMicroROS( void *pv );
void *pvPortReallocMicroROS( void *pv, size_t xWantedSize );
size_t getBlockSize( void *pv );
void *pvPortCallocMicroROS( size_t num, size_t xWantedSize );

void * microros_allocate(size_t size, void * state){
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b082      	sub	sp, #8
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
 8002a1c:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Alloc %d (prev: %d B)\n",size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8002a1e:	4b0c      	ldr	r3, [pc, #48]	@ (8002a50 <microros_allocate+0x3c>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	461a      	mov	r2, r3
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	4413      	add	r3, r2
 8002a28:	461a      	mov	r2, r3
 8002a2a:	4b09      	ldr	r3, [pc, #36]	@ (8002a50 <microros_allocate+0x3c>)
 8002a2c:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8002a2e:	4b09      	ldr	r3, [pc, #36]	@ (8002a54 <microros_allocate+0x40>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	461a      	mov	r2, r3
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	4413      	add	r3, r2
 8002a38:	461a      	mov	r2, r3
 8002a3a:	4b06      	ldr	r3, [pc, #24]	@ (8002a54 <microros_allocate+0x40>)
 8002a3c:	601a      	str	r2, [r3, #0]
  return pvPortMallocMicroROS(size);
 8002a3e:	6878      	ldr	r0, [r7, #4]
 8002a40:	f7ff fba0 	bl	8002184 <pvPortMallocMicroROS>
 8002a44:	4603      	mov	r3, r0
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	3708      	adds	r7, #8
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	20004a7c 	.word	0x20004a7c
 8002a54:	20004a80 	.word	0x20004a80

08002a58 <microros_deallocate>:

void microros_deallocate(void * pointer, void * state){
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
 8002a60:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Free %d (prev: %d B)\n",getBlockSize(pointer), xPortGetFreeHeapSize());
  if (NULL != pointer){
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d00c      	beq.n	8002a82 <microros_deallocate+0x2a>
    usedMemory -= getBlockSize(pointer);
 8002a68:	6878      	ldr	r0, [r7, #4]
 8002a6a:	f7ff fcaf 	bl	80023cc <getBlockSize>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	4a06      	ldr	r2, [pc, #24]	@ (8002a8c <microros_deallocate+0x34>)
 8002a72:	6812      	ldr	r2, [r2, #0]
 8002a74:	1ad3      	subs	r3, r2, r3
 8002a76:	461a      	mov	r2, r3
 8002a78:	4b04      	ldr	r3, [pc, #16]	@ (8002a8c <microros_deallocate+0x34>)
 8002a7a:	601a      	str	r2, [r3, #0]
    vPortFreeMicroROS(pointer);
 8002a7c:	6878      	ldr	r0, [r7, #4]
 8002a7e:	f7ff fc49 	bl	8002314 <vPortFreeMicroROS>
  }
}
 8002a82:	bf00      	nop
 8002a84:	3708      	adds	r7, #8
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	20004a80 	.word	0x20004a80

08002a90 <microros_reallocate>:

void * microros_reallocate(void * pointer, size_t size, void * state){
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b084      	sub	sp, #16
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	60f8      	str	r0, [r7, #12]
 8002a98:	60b9      	str	r1, [r7, #8]
 8002a9a:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Realloc %d -> %d (prev: %d B)\n",getBlockSize(pointer),size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8002a9c:	4b15      	ldr	r3, [pc, #84]	@ (8002af4 <microros_reallocate+0x64>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	461a      	mov	r2, r3
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	4413      	add	r3, r2
 8002aa6:	461a      	mov	r2, r3
 8002aa8:	4b12      	ldr	r3, [pc, #72]	@ (8002af4 <microros_reallocate+0x64>)
 8002aaa:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8002aac:	4b12      	ldr	r3, [pc, #72]	@ (8002af8 <microros_reallocate+0x68>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	461a      	mov	r2, r3
 8002ab2:	68bb      	ldr	r3, [r7, #8]
 8002ab4:	4413      	add	r3, r2
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	4b0f      	ldr	r3, [pc, #60]	@ (8002af8 <microros_reallocate+0x68>)
 8002aba:	601a      	str	r2, [r3, #0]
  if (NULL == pointer){
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d104      	bne.n	8002acc <microros_reallocate+0x3c>
    return pvPortMallocMicroROS(size);
 8002ac2:	68b8      	ldr	r0, [r7, #8]
 8002ac4:	f7ff fb5e 	bl	8002184 <pvPortMallocMicroROS>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	e00e      	b.n	8002aea <microros_reallocate+0x5a>
  } else {
    usedMemory -= getBlockSize(pointer);
 8002acc:	68f8      	ldr	r0, [r7, #12]
 8002ace:	f7ff fc7d 	bl	80023cc <getBlockSize>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	4a08      	ldr	r2, [pc, #32]	@ (8002af8 <microros_reallocate+0x68>)
 8002ad6:	6812      	ldr	r2, [r2, #0]
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	461a      	mov	r2, r3
 8002adc:	4b06      	ldr	r3, [pc, #24]	@ (8002af8 <microros_reallocate+0x68>)
 8002ade:	601a      	str	r2, [r3, #0]
    return pvPortReallocMicroROS(pointer,size);
 8002ae0:	68b9      	ldr	r1, [r7, #8]
 8002ae2:	68f8      	ldr	r0, [r7, #12]
 8002ae4:	f7ff fc90 	bl	8002408 <pvPortReallocMicroROS>
 8002ae8:	4603      	mov	r3, r0
  }
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3710      	adds	r7, #16
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}
 8002af2:	bf00      	nop
 8002af4:	20004a7c 	.word	0x20004a7c
 8002af8:	20004a80 	.word	0x20004a80

08002afc <microros_zero_allocate>:

void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state){
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b084      	sub	sp, #16
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	60f8      	str	r0, [r7, #12]
 8002b04:	60b9      	str	r1, [r7, #8]
 8002b06:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Calloc %d x %d = %d -> (prev: %d B)\n",number_of_elements,size_of_element, number_of_elements*size_of_element, xPortGetFreeHeapSize());
  absoluteUsedMemory += number_of_elements*size_of_element;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	68ba      	ldr	r2, [r7, #8]
 8002b0c:	fb02 f303 	mul.w	r3, r2, r3
 8002b10:	4a0c      	ldr	r2, [pc, #48]	@ (8002b44 <microros_zero_allocate+0x48>)
 8002b12:	6812      	ldr	r2, [r2, #0]
 8002b14:	4413      	add	r3, r2
 8002b16:	461a      	mov	r2, r3
 8002b18:	4b0a      	ldr	r3, [pc, #40]	@ (8002b44 <microros_zero_allocate+0x48>)
 8002b1a:	601a      	str	r2, [r3, #0]
  usedMemory += number_of_elements*size_of_element;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	68ba      	ldr	r2, [r7, #8]
 8002b20:	fb02 f303 	mul.w	r3, r2, r3
 8002b24:	4a08      	ldr	r2, [pc, #32]	@ (8002b48 <microros_zero_allocate+0x4c>)
 8002b26:	6812      	ldr	r2, [r2, #0]
 8002b28:	4413      	add	r3, r2
 8002b2a:	461a      	mov	r2, r3
 8002b2c:	4b06      	ldr	r3, [pc, #24]	@ (8002b48 <microros_zero_allocate+0x4c>)
 8002b2e:	601a      	str	r2, [r3, #0]
  return pvPortCallocMicroROS(number_of_elements,size_of_element);
 8002b30:	68b9      	ldr	r1, [r7, #8]
 8002b32:	68f8      	ldr	r0, [r7, #12]
 8002b34:	f7ff fc95 	bl	8002462 <pvPortCallocMicroROS>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	3710      	adds	r7, #16
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bd80      	pop	{r7, pc}
 8002b42:	bf00      	nop
 8002b44:	20004a7c 	.word	0x20004a7c
 8002b48:	20004a80 	.word	0x20004a80
 8002b4c:	00000000 	.word	0x00000000

08002b50 <UTILS_NanosecondsToTimespec>:
#define NANOSECONDS_PER_SECOND     ( 1000000000LL )                                /**< Nanoseconds per second. */
#define NANOSECONDS_PER_TICK       ( NANOSECONDS_PER_SECOND / configTICK_RATE_HZ ) /**< Nanoseconds per FreeRTOS tick. */

void UTILS_NanosecondsToTimespec( int64_t llSource,
                                  struct timespec * const pxDestination )
{
 8002b50:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002b54:	b086      	sub	sp, #24
 8002b56:	af00      	add	r7, sp, #0
 8002b58:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8002b5c:	607a      	str	r2, [r7, #4]
    long lCarrySec = 0;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	617b      	str	r3, [r7, #20]

    /* Convert to timespec. */
    pxDestination->tv_sec = ( time_t ) ( llSource / NANOSECONDS_PER_SECOND );
 8002b62:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002b66:	a320      	add	r3, pc, #128	@ (adr r3, 8002be8 <UTILS_NanosecondsToTimespec+0x98>)
 8002b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b6c:	f7fe f82c 	bl	8000bc8 <__aeabi_ldivmod>
 8002b70:	4602      	mov	r2, r0
 8002b72:	460b      	mov	r3, r1
 8002b74:	6879      	ldr	r1, [r7, #4]
 8002b76:	e9c1 2300 	strd	r2, r3, [r1]
    pxDestination->tv_nsec = ( long ) ( llSource % NANOSECONDS_PER_SECOND );
 8002b7a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002b7e:	a31a      	add	r3, pc, #104	@ (adr r3, 8002be8 <UTILS_NanosecondsToTimespec+0x98>)
 8002b80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b84:	f7fe f820 	bl	8000bc8 <__aeabi_ldivmod>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	609a      	str	r2, [r3, #8]

    /* Subtract from tv_sec if tv_nsec < 0. */
    if( pxDestination->tv_nsec < 0L )
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	da20      	bge.n	8002bd6 <UTILS_NanosecondsToTimespec+0x86>
    {
        /* Compute the number of seconds to carry. */
        lCarrySec = ( pxDestination->tv_nsec / ( long ) NANOSECONDS_PER_SECOND ) + 1L;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	4a11      	ldr	r2, [pc, #68]	@ (8002be0 <UTILS_NanosecondsToTimespec+0x90>)
 8002b9a:	fb82 1203 	smull	r1, r2, r2, r3
 8002b9e:	1712      	asrs	r2, r2, #28
 8002ba0:	17db      	asrs	r3, r3, #31
 8002ba2:	1ad3      	subs	r3, r2, r3
 8002ba4:	3301      	adds	r3, #1
 8002ba6:	617b      	str	r3, [r7, #20]

        pxDestination->tv_sec -= ( time_t ) ( lCarrySec );
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bae:	6979      	ldr	r1, [r7, #20]
 8002bb0:	17c8      	asrs	r0, r1, #31
 8002bb2:	460c      	mov	r4, r1
 8002bb4:	4605      	mov	r5, r0
 8002bb6:	ebb2 0804 	subs.w	r8, r2, r4
 8002bba:	eb63 0905 	sbc.w	r9, r3, r5
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	e9c3 8900 	strd	r8, r9, [r3]
        pxDestination->tv_nsec += lCarrySec * ( long ) NANOSECONDS_PER_SECOND;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	689a      	ldr	r2, [r3, #8]
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	4906      	ldr	r1, [pc, #24]	@ (8002be4 <UTILS_NanosecondsToTimespec+0x94>)
 8002bcc:	fb01 f303 	mul.w	r3, r1, r3
 8002bd0:	441a      	add	r2, r3
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	609a      	str	r2, [r3, #8]
    }
}
 8002bd6:	bf00      	nop
 8002bd8:	3718      	adds	r7, #24
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002be0:	44b82fa1 	.word	0x44b82fa1
 8002be4:	3b9aca00 	.word	0x3b9aca00
 8002be8:	3b9aca00 	.word	0x3b9aca00
 8002bec:	00000000 	.word	0x00000000

08002bf0 <clock_gettime>:

int clock_gettime( int clock_id,
                   struct timespec * tp )
{
 8002bf0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002bf4:	b08e      	sub	sp, #56	@ 0x38
 8002bf6:	af00      	add	r7, sp, #0
 8002bf8:	6278      	str	r0, [r7, #36]	@ 0x24
 8002bfa:	6239      	str	r1, [r7, #32]
    TimeOut_t xCurrentTime = { 0 };
 8002bfc:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8002c00:	2300      	movs	r3, #0
 8002c02:	6013      	str	r3, [r2, #0]
 8002c04:	6053      	str	r3, [r2, #4]

    /* Intermediate variable used to convert TimeOut_t to struct timespec.
     * Also used to detect overflow issues. It must be unsigned because the
     * behavior of signed integer overflow is undefined. */
    uint64_t ullTickCount = 0ULL;
 8002c06:	f04f 0200 	mov.w	r2, #0
 8002c0a:	f04f 0300 	mov.w	r3, #0
 8002c0e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    /* Silence warnings about unused parameters. */
    ( void ) clock_id;

    /* Get the current tick count and overflow count. vTaskSetTimeOutState()
     * is used to get these values because they are both static in tasks.c. */
    vTaskSetTimeOutState( &xCurrentTime );
 8002c12:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002c16:	4618      	mov	r0, r3
 8002c18:	f007 faf4 	bl	800a204 <vTaskSetTimeOutState>

    /* Adjust the tick count for the number of times a TickType_t has overflowed.
     * portMAX_DELAY should be the maximum value of a TickType_t. */
    ullTickCount = ( uint64_t ) ( xCurrentTime.xOverflowCount ) << ( sizeof( TickType_t ) * 8 );
 8002c1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c1e:	17da      	asrs	r2, r3, #31
 8002c20:	61bb      	str	r3, [r7, #24]
 8002c22:	61fa      	str	r2, [r7, #28]
 8002c24:	f04f 0200 	mov.w	r2, #0
 8002c28:	f04f 0300 	mov.w	r3, #0
 8002c2c:	69b9      	ldr	r1, [r7, #24]
 8002c2e:	000b      	movs	r3, r1
 8002c30:	2200      	movs	r2, #0
 8002c32:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    /* Add the current tick count. */
    ullTickCount += xCurrentTime.xTimeOnEntering;
 8002c36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c38:	2200      	movs	r2, #0
 8002c3a:	461c      	mov	r4, r3
 8002c3c:	4615      	mov	r5, r2
 8002c3e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002c42:	1911      	adds	r1, r2, r4
 8002c44:	60b9      	str	r1, [r7, #8]
 8002c46:	416b      	adcs	r3, r5
 8002c48:	60fb      	str	r3, [r7, #12]
 8002c4a:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8002c4e:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30

    /* Convert ullTickCount to timespec. */
    UTILS_NanosecondsToTimespec( ( int64_t ) ullTickCount * NANOSECONDS_PER_TICK, tp );
 8002c52:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8002c56:	4602      	mov	r2, r0
 8002c58:	460b      	mov	r3, r1
 8002c5a:	f04f 0400 	mov.w	r4, #0
 8002c5e:	f04f 0500 	mov.w	r5, #0
 8002c62:	015d      	lsls	r5, r3, #5
 8002c64:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8002c68:	0154      	lsls	r4, r2, #5
 8002c6a:	4622      	mov	r2, r4
 8002c6c:	462b      	mov	r3, r5
 8002c6e:	ebb2 0800 	subs.w	r8, r2, r0
 8002c72:	eb63 0901 	sbc.w	r9, r3, r1
 8002c76:	f04f 0200 	mov.w	r2, #0
 8002c7a:	f04f 0300 	mov.w	r3, #0
 8002c7e:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8002c82:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8002c86:	ea4f 2248 	mov.w	r2, r8, lsl #9
 8002c8a:	4690      	mov	r8, r2
 8002c8c:	4699      	mov	r9, r3
 8002c8e:	eb18 0a00 	adds.w	sl, r8, r0
 8002c92:	eb49 0b01 	adc.w	fp, r9, r1
 8002c96:	f04f 0200 	mov.w	r2, #0
 8002c9a:	f04f 0300 	mov.w	r3, #0
 8002c9e:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002ca2:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002ca6:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002caa:	ebb2 040a 	subs.w	r4, r2, sl
 8002cae:	603c      	str	r4, [r7, #0]
 8002cb0:	eb63 030b 	sbc.w	r3, r3, fp
 8002cb4:	607b      	str	r3, [r7, #4]
 8002cb6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002cba:	4623      	mov	r3, r4
 8002cbc:	181b      	adds	r3, r3, r0
 8002cbe:	613b      	str	r3, [r7, #16]
 8002cc0:	462b      	mov	r3, r5
 8002cc2:	eb41 0303 	adc.w	r3, r1, r3
 8002cc6:	617b      	str	r3, [r7, #20]
 8002cc8:	6a3a      	ldr	r2, [r7, #32]
 8002cca:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002cce:	f7ff ff3f 	bl	8002b50 <UTILS_NanosecondsToTimespec>

    return 0;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	3738      	adds	r7, #56	@ 0x38
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08002ce0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b082      	sub	sp, #8
 8002ce4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ce6:	4b12      	ldr	r3, [pc, #72]	@ (8002d30 <HAL_MspInit+0x50>)
 8002ce8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cea:	4a11      	ldr	r2, [pc, #68]	@ (8002d30 <HAL_MspInit+0x50>)
 8002cec:	f043 0301 	orr.w	r3, r3, #1
 8002cf0:	6613      	str	r3, [r2, #96]	@ 0x60
 8002cf2:	4b0f      	ldr	r3, [pc, #60]	@ (8002d30 <HAL_MspInit+0x50>)
 8002cf4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cf6:	f003 0301 	and.w	r3, r3, #1
 8002cfa:	607b      	str	r3, [r7, #4]
 8002cfc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002cfe:	4b0c      	ldr	r3, [pc, #48]	@ (8002d30 <HAL_MspInit+0x50>)
 8002d00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d02:	4a0b      	ldr	r2, [pc, #44]	@ (8002d30 <HAL_MspInit+0x50>)
 8002d04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d08:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d0a:	4b09      	ldr	r3, [pc, #36]	@ (8002d30 <HAL_MspInit+0x50>)
 8002d0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d12:	603b      	str	r3, [r7, #0]
 8002d14:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002d16:	2200      	movs	r2, #0
 8002d18:	210f      	movs	r1, #15
 8002d1a:	f06f 0001 	mvn.w	r0, #1
 8002d1e:	f000 fc65 	bl	80035ec <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002d22:	f002 f9fb 	bl	800511c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d26:	bf00      	nop
 8002d28:	3708      	adds	r7, #8
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	bf00      	nop
 8002d30:	40021000 	.word	0x40021000

08002d34 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b08c      	sub	sp, #48	@ 0x30
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8002d40:	2300      	movs	r3, #0
 8002d42:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002d44:	4b2c      	ldr	r3, [pc, #176]	@ (8002df8 <HAL_InitTick+0xc4>)
 8002d46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d48:	4a2b      	ldr	r2, [pc, #172]	@ (8002df8 <HAL_InitTick+0xc4>)
 8002d4a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002d4e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002d50:	4b29      	ldr	r3, [pc, #164]	@ (8002df8 <HAL_InitTick+0xc4>)
 8002d52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d58:	60bb      	str	r3, [r7, #8]
 8002d5a:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002d5c:	f107 020c 	add.w	r2, r7, #12
 8002d60:	f107 0310 	add.w	r3, r7, #16
 8002d64:	4611      	mov	r1, r2
 8002d66:	4618      	mov	r0, r3
 8002d68:	f002 fed0 	bl	8005b0c <HAL_RCC_GetClockConfig>
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002d6c:	f002 feb8 	bl	8005ae0 <HAL_RCC_GetPCLK2Freq>
 8002d70:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002d72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d74:	4a21      	ldr	r2, [pc, #132]	@ (8002dfc <HAL_InitTick+0xc8>)
 8002d76:	fba2 2303 	umull	r2, r3, r2, r3
 8002d7a:	0c9b      	lsrs	r3, r3, #18
 8002d7c:	3b01      	subs	r3, #1
 8002d7e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002d80:	4b1f      	ldr	r3, [pc, #124]	@ (8002e00 <HAL_InitTick+0xcc>)
 8002d82:	4a20      	ldr	r2, [pc, #128]	@ (8002e04 <HAL_InitTick+0xd0>)
 8002d84:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002d86:	4b1e      	ldr	r3, [pc, #120]	@ (8002e00 <HAL_InitTick+0xcc>)
 8002d88:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002d8c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002d8e:	4a1c      	ldr	r2, [pc, #112]	@ (8002e00 <HAL_InitTick+0xcc>)
 8002d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d92:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002d94:	4b1a      	ldr	r3, [pc, #104]	@ (8002e00 <HAL_InitTick+0xcc>)
 8002d96:	2200      	movs	r2, #0
 8002d98:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d9a:	4b19      	ldr	r3, [pc, #100]	@ (8002e00 <HAL_InitTick+0xcc>)
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 8002da0:	4817      	ldr	r0, [pc, #92]	@ (8002e00 <HAL_InitTick+0xcc>)
 8002da2:	f003 f979 	bl	8006098 <HAL_TIM_Base_Init>
 8002da6:	4603      	mov	r3, r0
 8002da8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8002dac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d11b      	bne.n	8002dec <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002db4:	4812      	ldr	r0, [pc, #72]	@ (8002e00 <HAL_InitTick+0xcc>)
 8002db6:	f003 f9d1 	bl	800615c <HAL_TIM_Base_Start_IT>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8002dc0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d111      	bne.n	8002dec <HAL_InitTick+0xb8>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002dc8:	2019      	movs	r0, #25
 8002dca:	f000 fc29 	bl	8003620 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2b0f      	cmp	r3, #15
 8002dd2:	d808      	bhi.n	8002de6 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	6879      	ldr	r1, [r7, #4]
 8002dd8:	2019      	movs	r0, #25
 8002dda:	f000 fc07 	bl	80035ec <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002dde:	4a0a      	ldr	r2, [pc, #40]	@ (8002e08 <HAL_InitTick+0xd4>)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6013      	str	r3, [r2, #0]
 8002de4:	e002      	b.n	8002dec <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8002de6:	2301      	movs	r3, #1
 8002de8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002dec:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	3730      	adds	r7, #48	@ 0x30
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd80      	pop	{r7, pc}
 8002df8:	40021000 	.word	0x40021000
 8002dfc:	431bde83 	.word	0x431bde83
 8002e00:	20004a84 	.word	0x20004a84
 8002e04:	40012c00 	.word	0x40012c00
 8002e08:	20000008 	.word	0x20000008

08002e0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002e10:	bf00      	nop
 8002e12:	e7fd      	b.n	8002e10 <NMI_Handler+0x4>

08002e14 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e14:	b480      	push	{r7}
 8002e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e18:	bf00      	nop
 8002e1a:	e7fd      	b.n	8002e18 <HardFault_Handler+0x4>

08002e1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e20:	bf00      	nop
 8002e22:	e7fd      	b.n	8002e20 <MemManage_Handler+0x4>

08002e24 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e24:	b480      	push	{r7}
 8002e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e28:	bf00      	nop
 8002e2a:	e7fd      	b.n	8002e28 <BusFault_Handler+0x4>

08002e2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e30:	bf00      	nop
 8002e32:	e7fd      	b.n	8002e30 <UsageFault_Handler+0x4>

08002e34 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e34:	b480      	push	{r7}
 8002e36:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e38:	bf00      	nop
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e40:	4770      	bx	lr
	...

08002e44 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8002e48:	4802      	ldr	r0, [pc, #8]	@ (8002e54 <DMA1_Channel1_IRQHandler+0x10>)
 8002e4a:	f000 fdda 	bl	8003a02 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002e4e:	bf00      	nop
 8002e50:	bd80      	pop	{r7, pc}
 8002e52:	bf00      	nop
 8002e54:	20004b6c 	.word	0x20004b6c

08002e58 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8002e5c:	4802      	ldr	r0, [pc, #8]	@ (8002e68 <DMA1_Channel2_IRQHandler+0x10>)
 8002e5e:	f000 fdd0 	bl	8003a02 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002e62:	bf00      	nop
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	20004bcc 	.word	0x20004bcc

08002e6c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002e70:	4802      	ldr	r0, [pc, #8]	@ (8002e7c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8002e72:	f003 f9eb 	bl	800624c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8002e76:	bf00      	nop
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	20004a84 	.word	0x20004a84

08002e80 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002e84:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002e88:	f001 f9c4 	bl	8004214 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002e8c:	bf00      	nop
 8002e8e:	bd80      	pop	{r7, pc}

08002e90 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8002e94:	4802      	ldr	r0, [pc, #8]	@ (8002ea0 <LPUART1_IRQHandler+0x10>)
 8002e96:	f003 fdfd 	bl	8006a94 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8002e9a:	bf00      	nop
 8002e9c:	bd80      	pop	{r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	20004ad8 	.word	0x20004ad8

08002ea4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	af00      	add	r7, sp, #0
  return 1;
 8002ea8:	2301      	movs	r3, #1
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	46bd      	mov	sp, r7
 8002eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb2:	4770      	bx	lr

08002eb4 <_kill>:

int _kill(int pid, int sig)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b082      	sub	sp, #8
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
 8002ebc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002ebe:	f017 fb6d 	bl	801a59c <__errno>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	2216      	movs	r2, #22
 8002ec6:	601a      	str	r2, [r3, #0]
  return -1;
 8002ec8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	3708      	adds	r7, #8
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}

08002ed4 <_exit>:

void _exit (int status)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b082      	sub	sp, #8
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002edc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002ee0:	6878      	ldr	r0, [r7, #4]
 8002ee2:	f7ff ffe7 	bl	8002eb4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002ee6:	bf00      	nop
 8002ee8:	e7fd      	b.n	8002ee6 <_exit+0x12>

08002eea <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002eea:	b580      	push	{r7, lr}
 8002eec:	b086      	sub	sp, #24
 8002eee:	af00      	add	r7, sp, #0
 8002ef0:	60f8      	str	r0, [r7, #12]
 8002ef2:	60b9      	str	r1, [r7, #8]
 8002ef4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	617b      	str	r3, [r7, #20]
 8002efa:	e00a      	b.n	8002f12 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002efc:	f3af 8000 	nop.w
 8002f00:	4601      	mov	r1, r0
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	1c5a      	adds	r2, r3, #1
 8002f06:	60ba      	str	r2, [r7, #8]
 8002f08:	b2ca      	uxtb	r2, r1
 8002f0a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	3301      	adds	r3, #1
 8002f10:	617b      	str	r3, [r7, #20]
 8002f12:	697a      	ldr	r2, [r7, #20]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	429a      	cmp	r2, r3
 8002f18:	dbf0      	blt.n	8002efc <_read+0x12>
  }

  return len;
 8002f1a:	687b      	ldr	r3, [r7, #4]
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	3718      	adds	r7, #24
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd80      	pop	{r7, pc}

08002f24 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b086      	sub	sp, #24
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	60f8      	str	r0, [r7, #12]
 8002f2c:	60b9      	str	r1, [r7, #8]
 8002f2e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f30:	2300      	movs	r3, #0
 8002f32:	617b      	str	r3, [r7, #20]
 8002f34:	e009      	b.n	8002f4a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002f36:	68bb      	ldr	r3, [r7, #8]
 8002f38:	1c5a      	adds	r2, r3, #1
 8002f3a:	60ba      	str	r2, [r7, #8]
 8002f3c:	781b      	ldrb	r3, [r3, #0]
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	3301      	adds	r3, #1
 8002f48:	617b      	str	r3, [r7, #20]
 8002f4a:	697a      	ldr	r2, [r7, #20]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	429a      	cmp	r2, r3
 8002f50:	dbf1      	blt.n	8002f36 <_write+0x12>
  }
  return len;
 8002f52:	687b      	ldr	r3, [r7, #4]
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	3718      	adds	r7, #24
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}

08002f5c <_close>:

int _close(int file)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b083      	sub	sp, #12
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002f64:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002f68:	4618      	mov	r0, r3
 8002f6a:	370c      	adds	r7, #12
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f72:	4770      	bx	lr

08002f74 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b083      	sub	sp, #12
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
 8002f7c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002f84:	605a      	str	r2, [r3, #4]
  return 0;
 8002f86:	2300      	movs	r3, #0
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	370c      	adds	r7, #12
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f92:	4770      	bx	lr

08002f94 <_isatty>:

int _isatty(int file)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b083      	sub	sp, #12
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002f9c:	2301      	movs	r3, #1
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	370c      	adds	r7, #12
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr

08002faa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002faa:	b480      	push	{r7}
 8002fac:	b085      	sub	sp, #20
 8002fae:	af00      	add	r7, sp, #0
 8002fb0:	60f8      	str	r0, [r7, #12]
 8002fb2:	60b9      	str	r1, [r7, #8]
 8002fb4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002fb6:	2300      	movs	r3, #0
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	3714      	adds	r7, #20
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc2:	4770      	bx	lr

08002fc4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b086      	sub	sp, #24
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002fcc:	4a14      	ldr	r2, [pc, #80]	@ (8003020 <_sbrk+0x5c>)
 8002fce:	4b15      	ldr	r3, [pc, #84]	@ (8003024 <_sbrk+0x60>)
 8002fd0:	1ad3      	subs	r3, r2, r3
 8002fd2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002fd4:	697b      	ldr	r3, [r7, #20]
 8002fd6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002fd8:	4b13      	ldr	r3, [pc, #76]	@ (8003028 <_sbrk+0x64>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d102      	bne.n	8002fe6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002fe0:	4b11      	ldr	r3, [pc, #68]	@ (8003028 <_sbrk+0x64>)
 8002fe2:	4a12      	ldr	r2, [pc, #72]	@ (800302c <_sbrk+0x68>)
 8002fe4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002fe6:	4b10      	ldr	r3, [pc, #64]	@ (8003028 <_sbrk+0x64>)
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	4413      	add	r3, r2
 8002fee:	693a      	ldr	r2, [r7, #16]
 8002ff0:	429a      	cmp	r2, r3
 8002ff2:	d207      	bcs.n	8003004 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ff4:	f017 fad2 	bl	801a59c <__errno>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	220c      	movs	r2, #12
 8002ffc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002ffe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003002:	e009      	b.n	8003018 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003004:	4b08      	ldr	r3, [pc, #32]	@ (8003028 <_sbrk+0x64>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800300a:	4b07      	ldr	r3, [pc, #28]	@ (8003028 <_sbrk+0x64>)
 800300c:	681a      	ldr	r2, [r3, #0]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	4413      	add	r3, r2
 8003012:	4a05      	ldr	r2, [pc, #20]	@ (8003028 <_sbrk+0x64>)
 8003014:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003016:	68fb      	ldr	r3, [r7, #12]
}
 8003018:	4618      	mov	r0, r3
 800301a:	3718      	adds	r7, #24
 800301c:	46bd      	mov	sp, r7
 800301e:	bd80      	pop	{r7, pc}
 8003020:	20020000 	.word	0x20020000
 8003024:	00000400 	.word	0x00000400
 8003028:	20004ad4 	.word	0x20004ad4
 800302c:	2000bc60 	.word	0x2000bc60

08003030 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003030:	b480      	push	{r7}
 8003032:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003034:	4b06      	ldr	r3, [pc, #24]	@ (8003050 <SystemInit+0x20>)
 8003036:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800303a:	4a05      	ldr	r2, [pc, #20]	@ (8003050 <SystemInit+0x20>)
 800303c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003040:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003044:	bf00      	nop
 8003046:	46bd      	mov	sp, r7
 8003048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304c:	4770      	bx	lr
 800304e:	bf00      	nop
 8003050:	e000ed00 	.word	0xe000ed00

08003054 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_lpuart1_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8003058:	4b20      	ldr	r3, [pc, #128]	@ (80030dc <MX_LPUART1_UART_Init+0x88>)
 800305a:	4a21      	ldr	r2, [pc, #132]	@ (80030e0 <MX_LPUART1_UART_Init+0x8c>)
 800305c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 2000000;
 800305e:	4b1f      	ldr	r3, [pc, #124]	@ (80030dc <MX_LPUART1_UART_Init+0x88>)
 8003060:	4a20      	ldr	r2, [pc, #128]	@ (80030e4 <MX_LPUART1_UART_Init+0x90>)
 8003062:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003064:	4b1d      	ldr	r3, [pc, #116]	@ (80030dc <MX_LPUART1_UART_Init+0x88>)
 8003066:	2200      	movs	r2, #0
 8003068:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800306a:	4b1c      	ldr	r3, [pc, #112]	@ (80030dc <MX_LPUART1_UART_Init+0x88>)
 800306c:	2200      	movs	r2, #0
 800306e:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8003070:	4b1a      	ldr	r3, [pc, #104]	@ (80030dc <MX_LPUART1_UART_Init+0x88>)
 8003072:	2200      	movs	r2, #0
 8003074:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8003076:	4b19      	ldr	r3, [pc, #100]	@ (80030dc <MX_LPUART1_UART_Init+0x88>)
 8003078:	220c      	movs	r2, #12
 800307a:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800307c:	4b17      	ldr	r3, [pc, #92]	@ (80030dc <MX_LPUART1_UART_Init+0x88>)
 800307e:	2200      	movs	r2, #0
 8003080:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003082:	4b16      	ldr	r3, [pc, #88]	@ (80030dc <MX_LPUART1_UART_Init+0x88>)
 8003084:	2200      	movs	r2, #0
 8003086:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003088:	4b14      	ldr	r3, [pc, #80]	@ (80030dc <MX_LPUART1_UART_Init+0x88>)
 800308a:	2200      	movs	r2, #0
 800308c:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800308e:	4b13      	ldr	r3, [pc, #76]	@ (80030dc <MX_LPUART1_UART_Init+0x88>)
 8003090:	2200      	movs	r2, #0
 8003092:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8003094:	4811      	ldr	r0, [pc, #68]	@ (80030dc <MX_LPUART1_UART_Init+0x88>)
 8003096:	f003 fb4b 	bl	8006730 <HAL_UART_Init>
 800309a:	4603      	mov	r3, r0
 800309c:	2b00      	cmp	r3, #0
 800309e:	d001      	beq.n	80030a4 <MX_LPUART1_UART_Init+0x50>
  {
    Error_Handler();
 80030a0:	f7ff fcb2 	bl	8002a08 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80030a4:	2100      	movs	r1, #0
 80030a6:	480d      	ldr	r0, [pc, #52]	@ (80030dc <MX_LPUART1_UART_Init+0x88>)
 80030a8:	f005 f85b 	bl	8008162 <HAL_UARTEx_SetTxFifoThreshold>
 80030ac:	4603      	mov	r3, r0
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d001      	beq.n	80030b6 <MX_LPUART1_UART_Init+0x62>
  {
    Error_Handler();
 80030b2:	f7ff fca9 	bl	8002a08 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80030b6:	2100      	movs	r1, #0
 80030b8:	4808      	ldr	r0, [pc, #32]	@ (80030dc <MX_LPUART1_UART_Init+0x88>)
 80030ba:	f005 f890 	bl	80081de <HAL_UARTEx_SetRxFifoThreshold>
 80030be:	4603      	mov	r3, r0
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d001      	beq.n	80030c8 <MX_LPUART1_UART_Init+0x74>
  {
    Error_Handler();
 80030c4:	f7ff fca0 	bl	8002a08 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80030c8:	4804      	ldr	r0, [pc, #16]	@ (80030dc <MX_LPUART1_UART_Init+0x88>)
 80030ca:	f005 f811 	bl	80080f0 <HAL_UARTEx_DisableFifoMode>
 80030ce:	4603      	mov	r3, r0
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d001      	beq.n	80030d8 <MX_LPUART1_UART_Init+0x84>
  {
    Error_Handler();
 80030d4:	f7ff fc98 	bl	8002a08 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80030d8:	bf00      	nop
 80030da:	bd80      	pop	{r7, pc}
 80030dc:	20004ad8 	.word	0x20004ad8
 80030e0:	40008000 	.word	0x40008000
 80030e4:	001e8480 	.word	0x001e8480

080030e8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b09e      	sub	sp, #120	@ 0x78
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030f0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80030f4:	2200      	movs	r2, #0
 80030f6:	601a      	str	r2, [r3, #0]
 80030f8:	605a      	str	r2, [r3, #4]
 80030fa:	609a      	str	r2, [r3, #8]
 80030fc:	60da      	str	r2, [r3, #12]
 80030fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003100:	f107 0310 	add.w	r3, r7, #16
 8003104:	2254      	movs	r2, #84	@ 0x54
 8003106:	2100      	movs	r1, #0
 8003108:	4618      	mov	r0, r3
 800310a:	f017 f9b3 	bl	801a474 <memset>
  if(uartHandle->Instance==LPUART1)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a4e      	ldr	r2, [pc, #312]	@ (800324c <HAL_UART_MspInit+0x164>)
 8003114:	4293      	cmp	r3, r2
 8003116:	f040 8094 	bne.w	8003242 <HAL_UART_MspInit+0x15a>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800311a:	2320      	movs	r3, #32
 800311c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800311e:	2300      	movs	r3, #0
 8003120:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003122:	f107 0310 	add.w	r3, r7, #16
 8003126:	4618      	mov	r0, r3
 8003128:	f002 fd68 	bl	8005bfc <HAL_RCCEx_PeriphCLKConfig>
 800312c:	4603      	mov	r3, r0
 800312e:	2b00      	cmp	r3, #0
 8003130:	d001      	beq.n	8003136 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003132:	f7ff fc69 	bl	8002a08 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8003136:	4b46      	ldr	r3, [pc, #280]	@ (8003250 <HAL_UART_MspInit+0x168>)
 8003138:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800313a:	4a45      	ldr	r2, [pc, #276]	@ (8003250 <HAL_UART_MspInit+0x168>)
 800313c:	f043 0301 	orr.w	r3, r3, #1
 8003140:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8003142:	4b43      	ldr	r3, [pc, #268]	@ (8003250 <HAL_UART_MspInit+0x168>)
 8003144:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003146:	f003 0301 	and.w	r3, r3, #1
 800314a:	60fb      	str	r3, [r7, #12]
 800314c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800314e:	4b40      	ldr	r3, [pc, #256]	@ (8003250 <HAL_UART_MspInit+0x168>)
 8003150:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003152:	4a3f      	ldr	r2, [pc, #252]	@ (8003250 <HAL_UART_MspInit+0x168>)
 8003154:	f043 0301 	orr.w	r3, r3, #1
 8003158:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800315a:	4b3d      	ldr	r3, [pc, #244]	@ (8003250 <HAL_UART_MspInit+0x168>)
 800315c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800315e:	f003 0301 	and.w	r3, r3, #1
 8003162:	60bb      	str	r3, [r7, #8]
 8003164:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8003166:	230c      	movs	r3, #12
 8003168:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800316a:	2302      	movs	r3, #2
 800316c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800316e:	2300      	movs	r3, #0
 8003170:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003172:	2300      	movs	r3, #0
 8003174:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8003176:	230c      	movs	r3, #12
 8003178:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800317a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800317e:	4619      	mov	r1, r3
 8003180:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003184:	f000 fd98 	bl	8003cb8 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel1;
 8003188:	4b32      	ldr	r3, [pc, #200]	@ (8003254 <HAL_UART_MspInit+0x16c>)
 800318a:	4a33      	ldr	r2, [pc, #204]	@ (8003258 <HAL_UART_MspInit+0x170>)
 800318c:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 800318e:	4b31      	ldr	r3, [pc, #196]	@ (8003254 <HAL_UART_MspInit+0x16c>)
 8003190:	2222      	movs	r2, #34	@ 0x22
 8003192:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003194:	4b2f      	ldr	r3, [pc, #188]	@ (8003254 <HAL_UART_MspInit+0x16c>)
 8003196:	2200      	movs	r2, #0
 8003198:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800319a:	4b2e      	ldr	r3, [pc, #184]	@ (8003254 <HAL_UART_MspInit+0x16c>)
 800319c:	2200      	movs	r2, #0
 800319e:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80031a0:	4b2c      	ldr	r3, [pc, #176]	@ (8003254 <HAL_UART_MspInit+0x16c>)
 80031a2:	2280      	movs	r2, #128	@ 0x80
 80031a4:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80031a6:	4b2b      	ldr	r3, [pc, #172]	@ (8003254 <HAL_UART_MspInit+0x16c>)
 80031a8:	2200      	movs	r2, #0
 80031aa:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80031ac:	4b29      	ldr	r3, [pc, #164]	@ (8003254 <HAL_UART_MspInit+0x16c>)
 80031ae:	2200      	movs	r2, #0
 80031b0:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 80031b2:	4b28      	ldr	r3, [pc, #160]	@ (8003254 <HAL_UART_MspInit+0x16c>)
 80031b4:	2220      	movs	r2, #32
 80031b6:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80031b8:	4b26      	ldr	r3, [pc, #152]	@ (8003254 <HAL_UART_MspInit+0x16c>)
 80031ba:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 80031be:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 80031c0:	4824      	ldr	r0, [pc, #144]	@ (8003254 <HAL_UART_MspInit+0x16c>)
 80031c2:	f000 fa3b 	bl	800363c <HAL_DMA_Init>
 80031c6:	4603      	mov	r3, r0
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d001      	beq.n	80031d0 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 80031cc:	f7ff fc1c 	bl	8002a08 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	4a20      	ldr	r2, [pc, #128]	@ (8003254 <HAL_UART_MspInit+0x16c>)
 80031d4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80031d8:	4a1e      	ldr	r2, [pc, #120]	@ (8003254 <HAL_UART_MspInit+0x16c>)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel2;
 80031de:	4b1f      	ldr	r3, [pc, #124]	@ (800325c <HAL_UART_MspInit+0x174>)
 80031e0:	4a1f      	ldr	r2, [pc, #124]	@ (8003260 <HAL_UART_MspInit+0x178>)
 80031e2:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 80031e4:	4b1d      	ldr	r3, [pc, #116]	@ (800325c <HAL_UART_MspInit+0x174>)
 80031e6:	2223      	movs	r2, #35	@ 0x23
 80031e8:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80031ea:	4b1c      	ldr	r3, [pc, #112]	@ (800325c <HAL_UART_MspInit+0x174>)
 80031ec:	2210      	movs	r2, #16
 80031ee:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80031f0:	4b1a      	ldr	r3, [pc, #104]	@ (800325c <HAL_UART_MspInit+0x174>)
 80031f2:	2200      	movs	r2, #0
 80031f4:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80031f6:	4b19      	ldr	r3, [pc, #100]	@ (800325c <HAL_UART_MspInit+0x174>)
 80031f8:	2280      	movs	r2, #128	@ 0x80
 80031fa:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80031fc:	4b17      	ldr	r3, [pc, #92]	@ (800325c <HAL_UART_MspInit+0x174>)
 80031fe:	2200      	movs	r2, #0
 8003200:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003202:	4b16      	ldr	r3, [pc, #88]	@ (800325c <HAL_UART_MspInit+0x174>)
 8003204:	2200      	movs	r2, #0
 8003206:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 8003208:	4b14      	ldr	r3, [pc, #80]	@ (800325c <HAL_UART_MspInit+0x174>)
 800320a:	2200      	movs	r2, #0
 800320c:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800320e:	4b13      	ldr	r3, [pc, #76]	@ (800325c <HAL_UART_MspInit+0x174>)
 8003210:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 8003214:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8003216:	4811      	ldr	r0, [pc, #68]	@ (800325c <HAL_UART_MspInit+0x174>)
 8003218:	f000 fa10 	bl	800363c <HAL_DMA_Init>
 800321c:	4603      	mov	r3, r0
 800321e:	2b00      	cmp	r3, #0
 8003220:	d001      	beq.n	8003226 <HAL_UART_MspInit+0x13e>
    {
      Error_Handler();
 8003222:	f7ff fbf1 	bl	8002a08 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	4a0c      	ldr	r2, [pc, #48]	@ (800325c <HAL_UART_MspInit+0x174>)
 800322a:	67da      	str	r2, [r3, #124]	@ 0x7c
 800322c:	4a0b      	ldr	r2, [pc, #44]	@ (800325c <HAL_UART_MspInit+0x174>)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 5, 0);
 8003232:	2200      	movs	r2, #0
 8003234:	2105      	movs	r1, #5
 8003236:	205b      	movs	r0, #91	@ 0x5b
 8003238:	f000 f9d8 	bl	80035ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 800323c:	205b      	movs	r0, #91	@ 0x5b
 800323e:	f000 f9ef 	bl	8003620 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8003242:	bf00      	nop
 8003244:	3778      	adds	r7, #120	@ 0x78
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}
 800324a:	bf00      	nop
 800324c:	40008000 	.word	0x40008000
 8003250:	40021000 	.word	0x40021000
 8003254:	20004b6c 	.word	0x20004b6c
 8003258:	40020008 	.word	0x40020008
 800325c:	20004bcc 	.word	0x20004bcc
 8003260:	4002001c 	.word	0x4002001c

08003264 <cubemx_transport_open>:
#define UART_DMA_BUFFER_SIZE 2048

static uint8_t dma_buffer[UART_DMA_BUFFER_SIZE];
static size_t dma_head = 0, dma_tail = 0;

bool cubemx_transport_open(struct uxrCustomTransport * transport){
 8003264:	b580      	push	{r7, lr}
 8003266:	b084      	sub	sp, #16
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8003272:	60fb      	str	r3, [r7, #12]
    HAL_UART_Receive_DMA(uart, dma_buffer, UART_DMA_BUFFER_SIZE);
 8003274:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003278:	4904      	ldr	r1, [pc, #16]	@ (800328c <cubemx_transport_open+0x28>)
 800327a:	68f8      	ldr	r0, [r7, #12]
 800327c:	f003 fb28 	bl	80068d0 <HAL_UART_Receive_DMA>
    return true;
 8003280:	2301      	movs	r3, #1
}
 8003282:	4618      	mov	r0, r3
 8003284:	3710      	adds	r7, #16
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}
 800328a:	bf00      	nop
 800328c:	20004c2c 	.word	0x20004c2c

08003290 <cubemx_transport_close>:

bool cubemx_transport_close(struct uxrCustomTransport * transport){
 8003290:	b580      	push	{r7, lr}
 8003292:	b084      	sub	sp, #16
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 800329e:	60fb      	str	r3, [r7, #12]
    HAL_UART_DMAStop(uart);
 80032a0:	68f8      	ldr	r0, [r7, #12]
 80032a2:	f003 fb61 	bl	8006968 <HAL_UART_DMAStop>
    return true;
 80032a6:	2301      	movs	r3, #1
}
 80032a8:	4618      	mov	r0, r3
 80032aa:	3710      	adds	r7, #16
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}

080032b0 <cubemx_transport_write>:

size_t cubemx_transport_write(struct uxrCustomTransport* transport, uint8_t * buf, size_t len, uint8_t * err){
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b086      	sub	sp, #24
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	60f8      	str	r0, [r7, #12]
 80032b8:	60b9      	str	r1, [r7, #8]
 80032ba:	607a      	str	r2, [r7, #4]
 80032bc:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 80032c4:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef ret;
    if (uart->gState == HAL_UART_STATE_READY){
 80032c6:	697b      	ldr	r3, [r7, #20]
 80032c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032cc:	2b20      	cmp	r3, #32
 80032ce:	d11b      	bne.n	8003308 <cubemx_transport_write+0x58>
        ret = HAL_UART_Transmit_DMA(uart, buf, len);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	b29b      	uxth	r3, r3
 80032d4:	461a      	mov	r2, r3
 80032d6:	68b9      	ldr	r1, [r7, #8]
 80032d8:	6978      	ldr	r0, [r7, #20]
 80032da:	f003 fa79 	bl	80067d0 <HAL_UART_Transmit_DMA>
 80032de:	4603      	mov	r3, r0
 80032e0:	74fb      	strb	r3, [r7, #19]
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 80032e2:	e002      	b.n	80032ea <cubemx_transport_write+0x3a>
            osDelay(1);
 80032e4:	2001      	movs	r0, #1
 80032e6:	f005 fcc1 	bl	8008c6c <osDelay>
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 80032ea:	7cfb      	ldrb	r3, [r7, #19]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d104      	bne.n	80032fa <cubemx_transport_write+0x4a>
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032f6:	2b20      	cmp	r3, #32
 80032f8:	d1f4      	bne.n	80032e4 <cubemx_transport_write+0x34>
        }

        return (ret == HAL_OK) ? len : 0;
 80032fa:	7cfb      	ldrb	r3, [r7, #19]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d101      	bne.n	8003304 <cubemx_transport_write+0x54>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	e002      	b.n	800330a <cubemx_transport_write+0x5a>
 8003304:	2300      	movs	r3, #0
 8003306:	e000      	b.n	800330a <cubemx_transport_write+0x5a>
    }else{
        return 0;
 8003308:	2300      	movs	r3, #0
    }
}
 800330a:	4618      	mov	r0, r3
 800330c:	3718      	adds	r7, #24
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
	...

08003314 <cubemx_transport_read>:

size_t cubemx_transport_read(struct uxrCustomTransport* transport, uint8_t* buf, size_t len, int timeout, uint8_t* err){
 8003314:	b580      	push	{r7, lr}
 8003316:	b088      	sub	sp, #32
 8003318:	af00      	add	r7, sp, #0
 800331a:	60f8      	str	r0, [r7, #12]
 800331c:	60b9      	str	r1, [r7, #8]
 800331e:	607a      	str	r2, [r7, #4]
 8003320:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8003328:	617b      	str	r3, [r7, #20]

    int ms_used = 0;
 800332a:	2300      	movs	r3, #0
 800332c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800332e:	b672      	cpsid	i
}
 8003330:	bf00      	nop
    do
    {
        __disable_irq();
        dma_tail = UART_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 8003332:	697b      	ldr	r3, [r7, #20]
 8003334:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8003340:	4a1b      	ldr	r2, [pc, #108]	@ (80033b0 <cubemx_transport_read+0x9c>)
 8003342:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003344:	b662      	cpsie	i
}
 8003346:	bf00      	nop
        __enable_irq();
        ms_used++;
 8003348:	69fb      	ldr	r3, [r7, #28]
 800334a:	3301      	adds	r3, #1
 800334c:	61fb      	str	r3, [r7, #28]
        osDelay(portTICK_RATE_MS);
 800334e:	2001      	movs	r0, #1
 8003350:	f005 fc8c 	bl	8008c6c <osDelay>
    } while (dma_head == dma_tail && ms_used < timeout);
 8003354:	4b17      	ldr	r3, [pc, #92]	@ (80033b4 <cubemx_transport_read+0xa0>)
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	4b15      	ldr	r3, [pc, #84]	@ (80033b0 <cubemx_transport_read+0x9c>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	429a      	cmp	r2, r3
 800335e:	d103      	bne.n	8003368 <cubemx_transport_read+0x54>
 8003360:	69fa      	ldr	r2, [r7, #28]
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	429a      	cmp	r2, r3
 8003366:	dbe2      	blt.n	800332e <cubemx_transport_read+0x1a>
    
    size_t wrote = 0;
 8003368:	2300      	movs	r3, #0
 800336a:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 800336c:	e011      	b.n	8003392 <cubemx_transport_read+0x7e>
        buf[wrote] = dma_buffer[dma_head];
 800336e:	4b11      	ldr	r3, [pc, #68]	@ (80033b4 <cubemx_transport_read+0xa0>)
 8003370:	681a      	ldr	r2, [r3, #0]
 8003372:	68b9      	ldr	r1, [r7, #8]
 8003374:	69bb      	ldr	r3, [r7, #24]
 8003376:	440b      	add	r3, r1
 8003378:	490f      	ldr	r1, [pc, #60]	@ (80033b8 <cubemx_transport_read+0xa4>)
 800337a:	5c8a      	ldrb	r2, [r1, r2]
 800337c:	701a      	strb	r2, [r3, #0]
        dma_head = (dma_head + 1) % UART_DMA_BUFFER_SIZE;
 800337e:	4b0d      	ldr	r3, [pc, #52]	@ (80033b4 <cubemx_transport_read+0xa0>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	3301      	adds	r3, #1
 8003384:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003388:	4a0a      	ldr	r2, [pc, #40]	@ (80033b4 <cubemx_transport_read+0xa0>)
 800338a:	6013      	str	r3, [r2, #0]
        wrote++;
 800338c:	69bb      	ldr	r3, [r7, #24]
 800338e:	3301      	adds	r3, #1
 8003390:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8003392:	4b08      	ldr	r3, [pc, #32]	@ (80033b4 <cubemx_transport_read+0xa0>)
 8003394:	681a      	ldr	r2, [r3, #0]
 8003396:	4b06      	ldr	r3, [pc, #24]	@ (80033b0 <cubemx_transport_read+0x9c>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	429a      	cmp	r2, r3
 800339c:	d003      	beq.n	80033a6 <cubemx_transport_read+0x92>
 800339e:	69ba      	ldr	r2, [r7, #24]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	429a      	cmp	r2, r3
 80033a4:	d3e3      	bcc.n	800336e <cubemx_transport_read+0x5a>
    }
    
    return wrote;
 80033a6:	69bb      	ldr	r3, [r7, #24]
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	3720      	adds	r7, #32
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}
 80033b0:	20005430 	.word	0x20005430
 80033b4:	2000542c 	.word	0x2000542c
 80033b8:	20004c2c 	.word	0x20004c2c

080033bc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80033bc:	480d      	ldr	r0, [pc, #52]	@ (80033f4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80033be:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80033c0:	f7ff fe36 	bl	8003030 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80033c4:	480c      	ldr	r0, [pc, #48]	@ (80033f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80033c6:	490d      	ldr	r1, [pc, #52]	@ (80033fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80033c8:	4a0d      	ldr	r2, [pc, #52]	@ (8003400 <LoopForever+0xe>)
  movs r3, #0
 80033ca:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80033cc:	e002      	b.n	80033d4 <LoopCopyDataInit>

080033ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80033ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80033d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80033d2:	3304      	adds	r3, #4

080033d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80033d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80033d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80033d8:	d3f9      	bcc.n	80033ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80033da:	4a0a      	ldr	r2, [pc, #40]	@ (8003404 <LoopForever+0x12>)
  ldr r4, =_ebss
 80033dc:	4c0a      	ldr	r4, [pc, #40]	@ (8003408 <LoopForever+0x16>)
  movs r3, #0
 80033de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80033e0:	e001      	b.n	80033e6 <LoopFillZerobss>

080033e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80033e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80033e4:	3204      	adds	r2, #4

080033e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80033e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80033e8:	d3fb      	bcc.n	80033e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80033ea:	f017 f8dd 	bl	801a5a8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80033ee:	f7ff fa95 	bl	800291c <main>

080033f2 <LoopForever>:

LoopForever:
    b LoopForever
 80033f2:	e7fe      	b.n	80033f2 <LoopForever>
  ldr   r0, =_estack
 80033f4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80033f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80033fc:	20000a20 	.word	0x20000a20
  ldr r2, =_sidata
 8003400:	0801d428 	.word	0x0801d428
  ldr r2, =_sbss
 8003404:	20000a20 	.word	0x20000a20
  ldr r4, =_ebss
 8003408:	2000bc5c 	.word	0x2000bc5c

0800340c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800340c:	e7fe      	b.n	800340c <ADC1_2_IRQHandler>

0800340e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800340e:	b580      	push	{r7, lr}
 8003410:	b082      	sub	sp, #8
 8003412:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003414:	2300      	movs	r3, #0
 8003416:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003418:	2003      	movs	r0, #3
 800341a:	f000 f8dc 	bl	80035d6 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800341e:	200f      	movs	r0, #15
 8003420:	f7ff fc88 	bl	8002d34 <HAL_InitTick>
 8003424:	4603      	mov	r3, r0
 8003426:	2b00      	cmp	r3, #0
 8003428:	d002      	beq.n	8003430 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	71fb      	strb	r3, [r7, #7]
 800342e:	e001      	b.n	8003434 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003430:	f7ff fc56 	bl	8002ce0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003434:	79fb      	ldrb	r3, [r7, #7]

}
 8003436:	4618      	mov	r0, r3
 8003438:	3708      	adds	r7, #8
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}
	...

08003440 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003440:	b480      	push	{r7}
 8003442:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003444:	4b05      	ldr	r3, [pc, #20]	@ (800345c <HAL_IncTick+0x1c>)
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	4b05      	ldr	r3, [pc, #20]	@ (8003460 <HAL_IncTick+0x20>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4413      	add	r3, r2
 800344e:	4a03      	ldr	r2, [pc, #12]	@ (800345c <HAL_IncTick+0x1c>)
 8003450:	6013      	str	r3, [r2, #0]
}
 8003452:	bf00      	nop
 8003454:	46bd      	mov	sp, r7
 8003456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345a:	4770      	bx	lr
 800345c:	20005434 	.word	0x20005434
 8003460:	2000000c 	.word	0x2000000c

08003464 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003464:	b480      	push	{r7}
 8003466:	af00      	add	r7, sp, #0
  return uwTick;
 8003468:	4b03      	ldr	r3, [pc, #12]	@ (8003478 <HAL_GetTick+0x14>)
 800346a:	681b      	ldr	r3, [r3, #0]
}
 800346c:	4618      	mov	r0, r3
 800346e:	46bd      	mov	sp, r7
 8003470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003474:	4770      	bx	lr
 8003476:	bf00      	nop
 8003478:	20005434 	.word	0x20005434

0800347c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800347c:	b480      	push	{r7}
 800347e:	b085      	sub	sp, #20
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	f003 0307 	and.w	r3, r3, #7
 800348a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800348c:	4b0c      	ldr	r3, [pc, #48]	@ (80034c0 <__NVIC_SetPriorityGrouping+0x44>)
 800348e:	68db      	ldr	r3, [r3, #12]
 8003490:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003492:	68ba      	ldr	r2, [r7, #8]
 8003494:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003498:	4013      	ands	r3, r2
 800349a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80034a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80034a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034ae:	4a04      	ldr	r2, [pc, #16]	@ (80034c0 <__NVIC_SetPriorityGrouping+0x44>)
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	60d3      	str	r3, [r2, #12]
}
 80034b4:	bf00      	nop
 80034b6:	3714      	adds	r7, #20
 80034b8:	46bd      	mov	sp, r7
 80034ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034be:	4770      	bx	lr
 80034c0:	e000ed00 	.word	0xe000ed00

080034c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80034c4:	b480      	push	{r7}
 80034c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034c8:	4b04      	ldr	r3, [pc, #16]	@ (80034dc <__NVIC_GetPriorityGrouping+0x18>)
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	0a1b      	lsrs	r3, r3, #8
 80034ce:	f003 0307 	and.w	r3, r3, #7
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	46bd      	mov	sp, r7
 80034d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034da:	4770      	bx	lr
 80034dc:	e000ed00 	.word	0xe000ed00

080034e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034e0:	b480      	push	{r7}
 80034e2:	b083      	sub	sp, #12
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	4603      	mov	r3, r0
 80034e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	db0b      	blt.n	800350a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034f2:	79fb      	ldrb	r3, [r7, #7]
 80034f4:	f003 021f 	and.w	r2, r3, #31
 80034f8:	4907      	ldr	r1, [pc, #28]	@ (8003518 <__NVIC_EnableIRQ+0x38>)
 80034fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034fe:	095b      	lsrs	r3, r3, #5
 8003500:	2001      	movs	r0, #1
 8003502:	fa00 f202 	lsl.w	r2, r0, r2
 8003506:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800350a:	bf00      	nop
 800350c:	370c      	adds	r7, #12
 800350e:	46bd      	mov	sp, r7
 8003510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003514:	4770      	bx	lr
 8003516:	bf00      	nop
 8003518:	e000e100 	.word	0xe000e100

0800351c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800351c:	b480      	push	{r7}
 800351e:	b083      	sub	sp, #12
 8003520:	af00      	add	r7, sp, #0
 8003522:	4603      	mov	r3, r0
 8003524:	6039      	str	r1, [r7, #0]
 8003526:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003528:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800352c:	2b00      	cmp	r3, #0
 800352e:	db0a      	blt.n	8003546 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	b2da      	uxtb	r2, r3
 8003534:	490c      	ldr	r1, [pc, #48]	@ (8003568 <__NVIC_SetPriority+0x4c>)
 8003536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800353a:	0112      	lsls	r2, r2, #4
 800353c:	b2d2      	uxtb	r2, r2
 800353e:	440b      	add	r3, r1
 8003540:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003544:	e00a      	b.n	800355c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	b2da      	uxtb	r2, r3
 800354a:	4908      	ldr	r1, [pc, #32]	@ (800356c <__NVIC_SetPriority+0x50>)
 800354c:	79fb      	ldrb	r3, [r7, #7]
 800354e:	f003 030f 	and.w	r3, r3, #15
 8003552:	3b04      	subs	r3, #4
 8003554:	0112      	lsls	r2, r2, #4
 8003556:	b2d2      	uxtb	r2, r2
 8003558:	440b      	add	r3, r1
 800355a:	761a      	strb	r2, [r3, #24]
}
 800355c:	bf00      	nop
 800355e:	370c      	adds	r7, #12
 8003560:	46bd      	mov	sp, r7
 8003562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003566:	4770      	bx	lr
 8003568:	e000e100 	.word	0xe000e100
 800356c:	e000ed00 	.word	0xe000ed00

08003570 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003570:	b480      	push	{r7}
 8003572:	b089      	sub	sp, #36	@ 0x24
 8003574:	af00      	add	r7, sp, #0
 8003576:	60f8      	str	r0, [r7, #12]
 8003578:	60b9      	str	r1, [r7, #8]
 800357a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	f003 0307 	and.w	r3, r3, #7
 8003582:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	f1c3 0307 	rsb	r3, r3, #7
 800358a:	2b04      	cmp	r3, #4
 800358c:	bf28      	it	cs
 800358e:	2304      	movcs	r3, #4
 8003590:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003592:	69fb      	ldr	r3, [r7, #28]
 8003594:	3304      	adds	r3, #4
 8003596:	2b06      	cmp	r3, #6
 8003598:	d902      	bls.n	80035a0 <NVIC_EncodePriority+0x30>
 800359a:	69fb      	ldr	r3, [r7, #28]
 800359c:	3b03      	subs	r3, #3
 800359e:	e000      	b.n	80035a2 <NVIC_EncodePriority+0x32>
 80035a0:	2300      	movs	r3, #0
 80035a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035a4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80035a8:	69bb      	ldr	r3, [r7, #24]
 80035aa:	fa02 f303 	lsl.w	r3, r2, r3
 80035ae:	43da      	mvns	r2, r3
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	401a      	ands	r2, r3
 80035b4:	697b      	ldr	r3, [r7, #20]
 80035b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035b8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	fa01 f303 	lsl.w	r3, r1, r3
 80035c2:	43d9      	mvns	r1, r3
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035c8:	4313      	orrs	r3, r2
         );
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	3724      	adds	r7, #36	@ 0x24
 80035ce:	46bd      	mov	sp, r7
 80035d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d4:	4770      	bx	lr

080035d6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035d6:	b580      	push	{r7, lr}
 80035d8:	b082      	sub	sp, #8
 80035da:	af00      	add	r7, sp, #0
 80035dc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f7ff ff4c 	bl	800347c <__NVIC_SetPriorityGrouping>
}
 80035e4:	bf00      	nop
 80035e6:	3708      	adds	r7, #8
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}

080035ec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b086      	sub	sp, #24
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	4603      	mov	r3, r0
 80035f4:	60b9      	str	r1, [r7, #8]
 80035f6:	607a      	str	r2, [r7, #4]
 80035f8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80035fa:	f7ff ff63 	bl	80034c4 <__NVIC_GetPriorityGrouping>
 80035fe:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003600:	687a      	ldr	r2, [r7, #4]
 8003602:	68b9      	ldr	r1, [r7, #8]
 8003604:	6978      	ldr	r0, [r7, #20]
 8003606:	f7ff ffb3 	bl	8003570 <NVIC_EncodePriority>
 800360a:	4602      	mov	r2, r0
 800360c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003610:	4611      	mov	r1, r2
 8003612:	4618      	mov	r0, r3
 8003614:	f7ff ff82 	bl	800351c <__NVIC_SetPriority>
}
 8003618:	bf00      	nop
 800361a:	3718      	adds	r7, #24
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}

08003620 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b082      	sub	sp, #8
 8003624:	af00      	add	r7, sp, #0
 8003626:	4603      	mov	r3, r0
 8003628:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800362a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800362e:	4618      	mov	r0, r3
 8003630:	f7ff ff56 	bl	80034e0 <__NVIC_EnableIRQ>
}
 8003634:	bf00      	nop
 8003636:	3708      	adds	r7, #8
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}

0800363c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b084      	sub	sp, #16
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d101      	bne.n	800364e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e08d      	b.n	800376a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	461a      	mov	r2, r3
 8003654:	4b47      	ldr	r3, [pc, #284]	@ (8003774 <HAL_DMA_Init+0x138>)
 8003656:	429a      	cmp	r2, r3
 8003658:	d80f      	bhi.n	800367a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	461a      	mov	r2, r3
 8003660:	4b45      	ldr	r3, [pc, #276]	@ (8003778 <HAL_DMA_Init+0x13c>)
 8003662:	4413      	add	r3, r2
 8003664:	4a45      	ldr	r2, [pc, #276]	@ (800377c <HAL_DMA_Init+0x140>)
 8003666:	fba2 2303 	umull	r2, r3, r2, r3
 800366a:	091b      	lsrs	r3, r3, #4
 800366c:	009a      	lsls	r2, r3, #2
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	4a42      	ldr	r2, [pc, #264]	@ (8003780 <HAL_DMA_Init+0x144>)
 8003676:	641a      	str	r2, [r3, #64]	@ 0x40
 8003678:	e00e      	b.n	8003698 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	461a      	mov	r2, r3
 8003680:	4b40      	ldr	r3, [pc, #256]	@ (8003784 <HAL_DMA_Init+0x148>)
 8003682:	4413      	add	r3, r2
 8003684:	4a3d      	ldr	r2, [pc, #244]	@ (800377c <HAL_DMA_Init+0x140>)
 8003686:	fba2 2303 	umull	r2, r3, r2, r3
 800368a:	091b      	lsrs	r3, r3, #4
 800368c:	009a      	lsls	r2, r3, #2
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	4a3c      	ldr	r2, [pc, #240]	@ (8003788 <HAL_DMA_Init+0x14c>)
 8003696:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2202      	movs	r2, #2
 800369c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80036ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036b2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80036bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	691b      	ldr	r3, [r3, #16]
 80036c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	699b      	ldr	r3, [r3, #24]
 80036ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6a1b      	ldr	r3, [r3, #32]
 80036da:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80036dc:	68fa      	ldr	r2, [r7, #12]
 80036de:	4313      	orrs	r3, r2
 80036e0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	68fa      	ldr	r2, [r7, #12]
 80036e8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80036ea:	6878      	ldr	r0, [r7, #4]
 80036ec:	f000 fa82 	bl	8003bf4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	689b      	ldr	r3, [r3, #8]
 80036f4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80036f8:	d102      	bne.n	8003700 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2200      	movs	r2, #0
 80036fe:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	685a      	ldr	r2, [r3, #4]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003708:	b2d2      	uxtb	r2, r2
 800370a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003710:	687a      	ldr	r2, [r7, #4]
 8003712:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003714:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d010      	beq.n	8003740 <HAL_DMA_Init+0x104>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	2b04      	cmp	r3, #4
 8003724:	d80c      	bhi.n	8003740 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003726:	6878      	ldr	r0, [r7, #4]
 8003728:	f000 faa2 	bl	8003c70 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003730:	2200      	movs	r2, #0
 8003732:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003738:	687a      	ldr	r2, [r7, #4]
 800373a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800373c:	605a      	str	r2, [r3, #4]
 800373e:	e008      	b.n	8003752 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2200      	movs	r2, #0
 8003744:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2200      	movs	r2, #0
 800374a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2200      	movs	r2, #0
 8003750:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2200      	movs	r2, #0
 8003756:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2201      	movs	r2, #1
 800375c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2200      	movs	r2, #0
 8003764:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003768:	2300      	movs	r3, #0
}
 800376a:	4618      	mov	r0, r3
 800376c:	3710      	adds	r7, #16
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
 8003772:	bf00      	nop
 8003774:	40020407 	.word	0x40020407
 8003778:	bffdfff8 	.word	0xbffdfff8
 800377c:	cccccccd 	.word	0xcccccccd
 8003780:	40020000 	.word	0x40020000
 8003784:	bffdfbf8 	.word	0xbffdfbf8
 8003788:	40020400 	.word	0x40020400

0800378c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b086      	sub	sp, #24
 8003790:	af00      	add	r7, sp, #0
 8003792:	60f8      	str	r0, [r7, #12]
 8003794:	60b9      	str	r1, [r7, #8]
 8003796:	607a      	str	r2, [r7, #4]
 8003798:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800379a:	2300      	movs	r3, #0
 800379c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80037a4:	2b01      	cmp	r3, #1
 80037a6:	d101      	bne.n	80037ac <HAL_DMA_Start_IT+0x20>
 80037a8:	2302      	movs	r3, #2
 80037aa:	e066      	b.n	800387a <HAL_DMA_Start_IT+0xee>
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	2201      	movs	r2, #1
 80037b0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80037ba:	b2db      	uxtb	r3, r3
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d155      	bne.n	800386c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	2202      	movs	r2, #2
 80037c4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	2200      	movs	r2, #0
 80037cc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	681a      	ldr	r2, [r3, #0]
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f022 0201 	bic.w	r2, r2, #1
 80037dc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	687a      	ldr	r2, [r7, #4]
 80037e2:	68b9      	ldr	r1, [r7, #8]
 80037e4:	68f8      	ldr	r0, [r7, #12]
 80037e6:	f000 f9c7 	bl	8003b78 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d008      	beq.n	8003804 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f042 020e 	orr.w	r2, r2, #14
 8003800:	601a      	str	r2, [r3, #0]
 8003802:	e00f      	b.n	8003824 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f022 0204 	bic.w	r2, r2, #4
 8003812:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681a      	ldr	r2, [r3, #0]
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f042 020a 	orr.w	r2, r2, #10
 8003822:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800382e:	2b00      	cmp	r3, #0
 8003830:	d007      	beq.n	8003842 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800383c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003840:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003846:	2b00      	cmp	r3, #0
 8003848:	d007      	beq.n	800385a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800384e:	681a      	ldr	r2, [r3, #0]
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003854:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003858:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f042 0201 	orr.w	r2, r2, #1
 8003868:	601a      	str	r2, [r3, #0]
 800386a:	e005      	b.n	8003878 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2200      	movs	r2, #0
 8003870:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003874:	2302      	movs	r3, #2
 8003876:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003878:	7dfb      	ldrb	r3, [r7, #23]
}
 800387a:	4618      	mov	r0, r3
 800387c:	3718      	adds	r7, #24
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}

08003882 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003882:	b480      	push	{r7}
 8003884:	b085      	sub	sp, #20
 8003886:	af00      	add	r7, sp, #0
 8003888:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800388a:	2300      	movs	r3, #0
 800388c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003894:	b2db      	uxtb	r3, r3
 8003896:	2b02      	cmp	r3, #2
 8003898:	d005      	beq.n	80038a6 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2204      	movs	r2, #4
 800389e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80038a0:	2301      	movs	r3, #1
 80038a2:	73fb      	strb	r3, [r7, #15]
 80038a4:	e037      	b.n	8003916 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f022 020e 	bic.w	r2, r2, #14
 80038b4:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038c0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80038c4:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	681a      	ldr	r2, [r3, #0]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f022 0201 	bic.w	r2, r2, #1
 80038d4:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038da:	f003 021f 	and.w	r2, r3, #31
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038e2:	2101      	movs	r1, #1
 80038e4:	fa01 f202 	lsl.w	r2, r1, r2
 80038e8:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038ee:	687a      	ldr	r2, [r7, #4]
 80038f0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80038f2:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d00c      	beq.n	8003916 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003906:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800390a:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003910:	687a      	ldr	r2, [r7, #4]
 8003912:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003914:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2201      	movs	r2, #1
 800391a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2200      	movs	r2, #0
 8003922:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8003926:	7bfb      	ldrb	r3, [r7, #15]
}
 8003928:	4618      	mov	r0, r3
 800392a:	3714      	adds	r7, #20
 800392c:	46bd      	mov	sp, r7
 800392e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003932:	4770      	bx	lr

08003934 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b084      	sub	sp, #16
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800393c:	2300      	movs	r3, #0
 800393e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003946:	b2db      	uxtb	r3, r3
 8003948:	2b02      	cmp	r3, #2
 800394a:	d00d      	beq.n	8003968 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2204      	movs	r2, #4
 8003950:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2201      	movs	r2, #1
 8003956:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2200      	movs	r2, #0
 800395e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	73fb      	strb	r3, [r7, #15]
 8003966:	e047      	b.n	80039f8 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f022 020e 	bic.w	r2, r2, #14
 8003976:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	681a      	ldr	r2, [r3, #0]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f022 0201 	bic.w	r2, r2, #1
 8003986:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800398c:	681a      	ldr	r2, [r3, #0]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003992:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003996:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800399c:	f003 021f 	and.w	r2, r3, #31
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039a4:	2101      	movs	r1, #1
 80039a6:	fa01 f202 	lsl.w	r2, r1, r2
 80039aa:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039b0:	687a      	ldr	r2, [r7, #4]
 80039b2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80039b4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d00c      	beq.n	80039d8 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039c2:	681a      	ldr	r2, [r3, #0]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80039cc:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039d2:	687a      	ldr	r2, [r7, #4]
 80039d4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80039d6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2201      	movs	r2, #1
 80039dc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2200      	movs	r2, #0
 80039e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d003      	beq.n	80039f8 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039f4:	6878      	ldr	r0, [r7, #4]
 80039f6:	4798      	blx	r3
    }
  }
  return status;
 80039f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3710      	adds	r7, #16
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}

08003a02 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003a02:	b580      	push	{r7, lr}
 8003a04:	b084      	sub	sp, #16
 8003a06:	af00      	add	r7, sp, #0
 8003a08:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a1e:	f003 031f 	and.w	r3, r3, #31
 8003a22:	2204      	movs	r2, #4
 8003a24:	409a      	lsls	r2, r3
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	4013      	ands	r3, r2
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d026      	beq.n	8003a7c <HAL_DMA_IRQHandler+0x7a>
 8003a2e:	68bb      	ldr	r3, [r7, #8]
 8003a30:	f003 0304 	and.w	r3, r3, #4
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d021      	beq.n	8003a7c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f003 0320 	and.w	r3, r3, #32
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d107      	bne.n	8003a56 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	681a      	ldr	r2, [r3, #0]
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f022 0204 	bic.w	r2, r2, #4
 8003a54:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a5a:	f003 021f 	and.w	r2, r3, #31
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a62:	2104      	movs	r1, #4
 8003a64:	fa01 f202 	lsl.w	r2, r1, r2
 8003a68:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d071      	beq.n	8003b56 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a76:	6878      	ldr	r0, [r7, #4]
 8003a78:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003a7a:	e06c      	b.n	8003b56 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a80:	f003 031f 	and.w	r3, r3, #31
 8003a84:	2202      	movs	r2, #2
 8003a86:	409a      	lsls	r2, r3
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	4013      	ands	r3, r2
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d02e      	beq.n	8003aee <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8003a90:	68bb      	ldr	r3, [r7, #8]
 8003a92:	f003 0302 	and.w	r3, r3, #2
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d029      	beq.n	8003aee <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f003 0320 	and.w	r3, r3, #32
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d10b      	bne.n	8003ac0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f022 020a 	bic.w	r2, r2, #10
 8003ab6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2201      	movs	r2, #1
 8003abc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ac4:	f003 021f 	and.w	r2, r3, #31
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003acc:	2102      	movs	r1, #2
 8003ace:	fa01 f202 	lsl.w	r2, r1, r2
 8003ad2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d038      	beq.n	8003b56 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ae8:	6878      	ldr	r0, [r7, #4]
 8003aea:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003aec:	e033      	b.n	8003b56 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003af2:	f003 031f 	and.w	r3, r3, #31
 8003af6:	2208      	movs	r2, #8
 8003af8:	409a      	lsls	r2, r3
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	4013      	ands	r3, r2
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d02a      	beq.n	8003b58 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8003b02:	68bb      	ldr	r3, [r7, #8]
 8003b04:	f003 0308 	and.w	r3, r3, #8
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d025      	beq.n	8003b58 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	681a      	ldr	r2, [r3, #0]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f022 020e 	bic.w	r2, r2, #14
 8003b1a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b20:	f003 021f 	and.w	r2, r3, #31
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b28:	2101      	movs	r1, #1
 8003b2a:	fa01 f202 	lsl.w	r2, r1, r2
 8003b2e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2201      	movs	r2, #1
 8003b34:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2201      	movs	r2, #1
 8003b3a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2200      	movs	r2, #0
 8003b42:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d004      	beq.n	8003b58 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b52:	6878      	ldr	r0, [r7, #4]
 8003b54:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003b56:	bf00      	nop
 8003b58:	bf00      	nop
}
 8003b5a:	3710      	adds	r7, #16
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd80      	pop	{r7, pc}

08003b60 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003b60:	b480      	push	{r7}
 8003b62:	b083      	sub	sp, #12
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	370c      	adds	r7, #12
 8003b70:	46bd      	mov	sp, r7
 8003b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b76:	4770      	bx	lr

08003b78 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b085      	sub	sp, #20
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	60f8      	str	r0, [r7, #12]
 8003b80:	60b9      	str	r1, [r7, #8]
 8003b82:	607a      	str	r2, [r7, #4]
 8003b84:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b8a:	68fa      	ldr	r2, [r7, #12]
 8003b8c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003b8e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d004      	beq.n	8003ba2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b9c:	68fa      	ldr	r2, [r7, #12]
 8003b9e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003ba0:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ba6:	f003 021f 	and.w	r2, r3, #31
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bae:	2101      	movs	r1, #1
 8003bb0:	fa01 f202 	lsl.w	r2, r1, r2
 8003bb4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	683a      	ldr	r2, [r7, #0]
 8003bbc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	689b      	ldr	r3, [r3, #8]
 8003bc2:	2b10      	cmp	r3, #16
 8003bc4:	d108      	bne.n	8003bd8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	687a      	ldr	r2, [r7, #4]
 8003bcc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	68ba      	ldr	r2, [r7, #8]
 8003bd4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003bd6:	e007      	b.n	8003be8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	68ba      	ldr	r2, [r7, #8]
 8003bde:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	687a      	ldr	r2, [r7, #4]
 8003be6:	60da      	str	r2, [r3, #12]
}
 8003be8:	bf00      	nop
 8003bea:	3714      	adds	r7, #20
 8003bec:	46bd      	mov	sp, r7
 8003bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf2:	4770      	bx	lr

08003bf4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b087      	sub	sp, #28
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	461a      	mov	r2, r3
 8003c02:	4b16      	ldr	r3, [pc, #88]	@ (8003c5c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8003c04:	429a      	cmp	r2, r3
 8003c06:	d802      	bhi.n	8003c0e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8003c08:	4b15      	ldr	r3, [pc, #84]	@ (8003c60 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003c0a:	617b      	str	r3, [r7, #20]
 8003c0c:	e001      	b.n	8003c12 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8003c0e:	4b15      	ldr	r3, [pc, #84]	@ (8003c64 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003c10:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	b2db      	uxtb	r3, r3
 8003c1c:	3b08      	subs	r3, #8
 8003c1e:	4a12      	ldr	r2, [pc, #72]	@ (8003c68 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003c20:	fba2 2303 	umull	r2, r3, r2, r3
 8003c24:	091b      	lsrs	r3, r3, #4
 8003c26:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c2c:	089b      	lsrs	r3, r3, #2
 8003c2e:	009a      	lsls	r2, r3, #2
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	4413      	add	r3, r2
 8003c34:	461a      	mov	r2, r3
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	4a0b      	ldr	r2, [pc, #44]	@ (8003c6c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003c3e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	f003 031f 	and.w	r3, r3, #31
 8003c46:	2201      	movs	r2, #1
 8003c48:	409a      	lsls	r2, r3
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003c4e:	bf00      	nop
 8003c50:	371c      	adds	r7, #28
 8003c52:	46bd      	mov	sp, r7
 8003c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c58:	4770      	bx	lr
 8003c5a:	bf00      	nop
 8003c5c:	40020407 	.word	0x40020407
 8003c60:	40020800 	.word	0x40020800
 8003c64:	40020820 	.word	0x40020820
 8003c68:	cccccccd 	.word	0xcccccccd
 8003c6c:	40020880 	.word	0x40020880

08003c70 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b085      	sub	sp, #20
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003c80:	68fa      	ldr	r2, [r7, #12]
 8003c82:	4b0b      	ldr	r3, [pc, #44]	@ (8003cb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003c84:	4413      	add	r3, r2
 8003c86:	009b      	lsls	r3, r3, #2
 8003c88:	461a      	mov	r2, r3
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	4a08      	ldr	r2, [pc, #32]	@ (8003cb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003c92:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	3b01      	subs	r3, #1
 8003c98:	f003 031f 	and.w	r3, r3, #31
 8003c9c:	2201      	movs	r2, #1
 8003c9e:	409a      	lsls	r2, r3
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003ca4:	bf00      	nop
 8003ca6:	3714      	adds	r7, #20
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cae:	4770      	bx	lr
 8003cb0:	1000823f 	.word	0x1000823f
 8003cb4:	40020940 	.word	0x40020940

08003cb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b087      	sub	sp, #28
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
 8003cc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003cc6:	e15a      	b.n	8003f7e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	2101      	movs	r1, #1
 8003cce:	697b      	ldr	r3, [r7, #20]
 8003cd0:	fa01 f303 	lsl.w	r3, r1, r3
 8003cd4:	4013      	ands	r3, r2
 8003cd6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	f000 814c 	beq.w	8003f78 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	f003 0303 	and.w	r3, r3, #3
 8003ce8:	2b01      	cmp	r3, #1
 8003cea:	d005      	beq.n	8003cf8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003cf4:	2b02      	cmp	r3, #2
 8003cf6:	d130      	bne.n	8003d5a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003cfe:	697b      	ldr	r3, [r7, #20]
 8003d00:	005b      	lsls	r3, r3, #1
 8003d02:	2203      	movs	r2, #3
 8003d04:	fa02 f303 	lsl.w	r3, r2, r3
 8003d08:	43db      	mvns	r3, r3
 8003d0a:	693a      	ldr	r2, [r7, #16]
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	68da      	ldr	r2, [r3, #12]
 8003d14:	697b      	ldr	r3, [r7, #20]
 8003d16:	005b      	lsls	r3, r3, #1
 8003d18:	fa02 f303 	lsl.w	r3, r2, r3
 8003d1c:	693a      	ldr	r2, [r7, #16]
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	693a      	ldr	r2, [r7, #16]
 8003d26:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003d2e:	2201      	movs	r2, #1
 8003d30:	697b      	ldr	r3, [r7, #20]
 8003d32:	fa02 f303 	lsl.w	r3, r2, r3
 8003d36:	43db      	mvns	r3, r3
 8003d38:	693a      	ldr	r2, [r7, #16]
 8003d3a:	4013      	ands	r3, r2
 8003d3c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	091b      	lsrs	r3, r3, #4
 8003d44:	f003 0201 	and.w	r2, r3, #1
 8003d48:	697b      	ldr	r3, [r7, #20]
 8003d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d4e:	693a      	ldr	r2, [r7, #16]
 8003d50:	4313      	orrs	r3, r2
 8003d52:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	693a      	ldr	r2, [r7, #16]
 8003d58:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	f003 0303 	and.w	r3, r3, #3
 8003d62:	2b03      	cmp	r3, #3
 8003d64:	d017      	beq.n	8003d96 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	68db      	ldr	r3, [r3, #12]
 8003d6a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	005b      	lsls	r3, r3, #1
 8003d70:	2203      	movs	r2, #3
 8003d72:	fa02 f303 	lsl.w	r3, r2, r3
 8003d76:	43db      	mvns	r3, r3
 8003d78:	693a      	ldr	r2, [r7, #16]
 8003d7a:	4013      	ands	r3, r2
 8003d7c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	689a      	ldr	r2, [r3, #8]
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	005b      	lsls	r3, r3, #1
 8003d86:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8a:	693a      	ldr	r2, [r7, #16]
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	693a      	ldr	r2, [r7, #16]
 8003d94:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	f003 0303 	and.w	r3, r3, #3
 8003d9e:	2b02      	cmp	r3, #2
 8003da0:	d123      	bne.n	8003dea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	08da      	lsrs	r2, r3, #3
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	3208      	adds	r2, #8
 8003daa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003dae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003db0:	697b      	ldr	r3, [r7, #20]
 8003db2:	f003 0307 	and.w	r3, r3, #7
 8003db6:	009b      	lsls	r3, r3, #2
 8003db8:	220f      	movs	r2, #15
 8003dba:	fa02 f303 	lsl.w	r3, r2, r3
 8003dbe:	43db      	mvns	r3, r3
 8003dc0:	693a      	ldr	r2, [r7, #16]
 8003dc2:	4013      	ands	r3, r2
 8003dc4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	691a      	ldr	r2, [r3, #16]
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	f003 0307 	and.w	r3, r3, #7
 8003dd0:	009b      	lsls	r3, r3, #2
 8003dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd6:	693a      	ldr	r2, [r7, #16]
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	08da      	lsrs	r2, r3, #3
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	3208      	adds	r2, #8
 8003de4:	6939      	ldr	r1, [r7, #16]
 8003de6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003df0:	697b      	ldr	r3, [r7, #20]
 8003df2:	005b      	lsls	r3, r3, #1
 8003df4:	2203      	movs	r2, #3
 8003df6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dfa:	43db      	mvns	r3, r3
 8003dfc:	693a      	ldr	r2, [r7, #16]
 8003dfe:	4013      	ands	r3, r2
 8003e00:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	f003 0203 	and.w	r2, r3, #3
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	005b      	lsls	r3, r3, #1
 8003e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e12:	693a      	ldr	r2, [r7, #16]
 8003e14:	4313      	orrs	r3, r2
 8003e16:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	693a      	ldr	r2, [r7, #16]
 8003e1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	f000 80a6 	beq.w	8003f78 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e2c:	4b5b      	ldr	r3, [pc, #364]	@ (8003f9c <HAL_GPIO_Init+0x2e4>)
 8003e2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e30:	4a5a      	ldr	r2, [pc, #360]	@ (8003f9c <HAL_GPIO_Init+0x2e4>)
 8003e32:	f043 0301 	orr.w	r3, r3, #1
 8003e36:	6613      	str	r3, [r2, #96]	@ 0x60
 8003e38:	4b58      	ldr	r3, [pc, #352]	@ (8003f9c <HAL_GPIO_Init+0x2e4>)
 8003e3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e3c:	f003 0301 	and.w	r3, r3, #1
 8003e40:	60bb      	str	r3, [r7, #8]
 8003e42:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003e44:	4a56      	ldr	r2, [pc, #344]	@ (8003fa0 <HAL_GPIO_Init+0x2e8>)
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	089b      	lsrs	r3, r3, #2
 8003e4a:	3302      	adds	r3, #2
 8003e4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e50:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	f003 0303 	and.w	r3, r3, #3
 8003e58:	009b      	lsls	r3, r3, #2
 8003e5a:	220f      	movs	r2, #15
 8003e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e60:	43db      	mvns	r3, r3
 8003e62:	693a      	ldr	r2, [r7, #16]
 8003e64:	4013      	ands	r3, r2
 8003e66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003e6e:	d01f      	beq.n	8003eb0 <HAL_GPIO_Init+0x1f8>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	4a4c      	ldr	r2, [pc, #304]	@ (8003fa4 <HAL_GPIO_Init+0x2ec>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d019      	beq.n	8003eac <HAL_GPIO_Init+0x1f4>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	4a4b      	ldr	r2, [pc, #300]	@ (8003fa8 <HAL_GPIO_Init+0x2f0>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d013      	beq.n	8003ea8 <HAL_GPIO_Init+0x1f0>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	4a4a      	ldr	r2, [pc, #296]	@ (8003fac <HAL_GPIO_Init+0x2f4>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d00d      	beq.n	8003ea4 <HAL_GPIO_Init+0x1ec>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	4a49      	ldr	r2, [pc, #292]	@ (8003fb0 <HAL_GPIO_Init+0x2f8>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d007      	beq.n	8003ea0 <HAL_GPIO_Init+0x1e8>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	4a48      	ldr	r2, [pc, #288]	@ (8003fb4 <HAL_GPIO_Init+0x2fc>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d101      	bne.n	8003e9c <HAL_GPIO_Init+0x1e4>
 8003e98:	2305      	movs	r3, #5
 8003e9a:	e00a      	b.n	8003eb2 <HAL_GPIO_Init+0x1fa>
 8003e9c:	2306      	movs	r3, #6
 8003e9e:	e008      	b.n	8003eb2 <HAL_GPIO_Init+0x1fa>
 8003ea0:	2304      	movs	r3, #4
 8003ea2:	e006      	b.n	8003eb2 <HAL_GPIO_Init+0x1fa>
 8003ea4:	2303      	movs	r3, #3
 8003ea6:	e004      	b.n	8003eb2 <HAL_GPIO_Init+0x1fa>
 8003ea8:	2302      	movs	r3, #2
 8003eaa:	e002      	b.n	8003eb2 <HAL_GPIO_Init+0x1fa>
 8003eac:	2301      	movs	r3, #1
 8003eae:	e000      	b.n	8003eb2 <HAL_GPIO_Init+0x1fa>
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	697a      	ldr	r2, [r7, #20]
 8003eb4:	f002 0203 	and.w	r2, r2, #3
 8003eb8:	0092      	lsls	r2, r2, #2
 8003eba:	4093      	lsls	r3, r2
 8003ebc:	693a      	ldr	r2, [r7, #16]
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003ec2:	4937      	ldr	r1, [pc, #220]	@ (8003fa0 <HAL_GPIO_Init+0x2e8>)
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	089b      	lsrs	r3, r3, #2
 8003ec8:	3302      	adds	r3, #2
 8003eca:	693a      	ldr	r2, [r7, #16]
 8003ecc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003ed0:	4b39      	ldr	r3, [pc, #228]	@ (8003fb8 <HAL_GPIO_Init+0x300>)
 8003ed2:	689b      	ldr	r3, [r3, #8]
 8003ed4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	43db      	mvns	r3, r3
 8003eda:	693a      	ldr	r2, [r7, #16]
 8003edc:	4013      	ands	r3, r2
 8003ede:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d003      	beq.n	8003ef4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003eec:	693a      	ldr	r2, [r7, #16]
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003ef4:	4a30      	ldr	r2, [pc, #192]	@ (8003fb8 <HAL_GPIO_Init+0x300>)
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003efa:	4b2f      	ldr	r3, [pc, #188]	@ (8003fb8 <HAL_GPIO_Init+0x300>)
 8003efc:	68db      	ldr	r3, [r3, #12]
 8003efe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	43db      	mvns	r3, r3
 8003f04:	693a      	ldr	r2, [r7, #16]
 8003f06:	4013      	ands	r3, r2
 8003f08:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d003      	beq.n	8003f1e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003f16:	693a      	ldr	r2, [r7, #16]
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003f1e:	4a26      	ldr	r2, [pc, #152]	@ (8003fb8 <HAL_GPIO_Init+0x300>)
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003f24:	4b24      	ldr	r3, [pc, #144]	@ (8003fb8 <HAL_GPIO_Init+0x300>)
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	43db      	mvns	r3, r3
 8003f2e:	693a      	ldr	r2, [r7, #16]
 8003f30:	4013      	ands	r3, r2
 8003f32:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d003      	beq.n	8003f48 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003f40:	693a      	ldr	r2, [r7, #16]
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	4313      	orrs	r3, r2
 8003f46:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003f48:	4a1b      	ldr	r2, [pc, #108]	@ (8003fb8 <HAL_GPIO_Init+0x300>)
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003f4e:	4b1a      	ldr	r3, [pc, #104]	@ (8003fb8 <HAL_GPIO_Init+0x300>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	43db      	mvns	r3, r3
 8003f58:	693a      	ldr	r2, [r7, #16]
 8003f5a:	4013      	ands	r3, r2
 8003f5c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d003      	beq.n	8003f72 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003f6a:	693a      	ldr	r2, [r7, #16]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003f72:	4a11      	ldr	r2, [pc, #68]	@ (8003fb8 <HAL_GPIO_Init+0x300>)
 8003f74:	693b      	ldr	r3, [r7, #16]
 8003f76:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003f78:	697b      	ldr	r3, [r7, #20]
 8003f7a:	3301      	adds	r3, #1
 8003f7c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	fa22 f303 	lsr.w	r3, r2, r3
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	f47f ae9d 	bne.w	8003cc8 <HAL_GPIO_Init+0x10>
  }
}
 8003f8e:	bf00      	nop
 8003f90:	bf00      	nop
 8003f92:	371c      	adds	r7, #28
 8003f94:	46bd      	mov	sp, r7
 8003f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9a:	4770      	bx	lr
 8003f9c:	40021000 	.word	0x40021000
 8003fa0:	40010000 	.word	0x40010000
 8003fa4:	48000400 	.word	0x48000400
 8003fa8:	48000800 	.word	0x48000800
 8003fac:	48000c00 	.word	0x48000c00
 8003fb0:	48001000 	.word	0x48001000
 8003fb4:	48001400 	.word	0x48001400
 8003fb8:	40010400 	.word	0x40010400

08003fbc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b087      	sub	sp, #28
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
 8003fc4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 8003fca:	e0bd      	b.n	8004148 <HAL_GPIO_DeInit+0x18c>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 8003fcc:	2201      	movs	r2, #1
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd4:	683a      	ldr	r2, [r7, #0]
 8003fd6:	4013      	ands	r3, r2
 8003fd8:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8003fda:	693b      	ldr	r3, [r7, #16]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	f000 80b0 	beq.w	8004142 <HAL_GPIO_DeInit+0x186>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 8003fe2:	4a60      	ldr	r2, [pc, #384]	@ (8004164 <HAL_GPIO_DeInit+0x1a8>)
 8003fe4:	697b      	ldr	r3, [r7, #20]
 8003fe6:	089b      	lsrs	r3, r3, #2
 8003fe8:	3302      	adds	r3, #2
 8003fea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fee:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	f003 0303 	and.w	r3, r3, #3
 8003ff6:	009b      	lsls	r3, r3, #2
 8003ff8:	220f      	movs	r2, #15
 8003ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8003ffe:	68fa      	ldr	r2, [r7, #12]
 8004000:	4013      	ands	r3, r2
 8004002:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800400a:	d01f      	beq.n	800404c <HAL_GPIO_DeInit+0x90>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	4a56      	ldr	r2, [pc, #344]	@ (8004168 <HAL_GPIO_DeInit+0x1ac>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d019      	beq.n	8004048 <HAL_GPIO_DeInit+0x8c>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	4a55      	ldr	r2, [pc, #340]	@ (800416c <HAL_GPIO_DeInit+0x1b0>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d013      	beq.n	8004044 <HAL_GPIO_DeInit+0x88>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	4a54      	ldr	r2, [pc, #336]	@ (8004170 <HAL_GPIO_DeInit+0x1b4>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d00d      	beq.n	8004040 <HAL_GPIO_DeInit+0x84>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	4a53      	ldr	r2, [pc, #332]	@ (8004174 <HAL_GPIO_DeInit+0x1b8>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d007      	beq.n	800403c <HAL_GPIO_DeInit+0x80>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	4a52      	ldr	r2, [pc, #328]	@ (8004178 <HAL_GPIO_DeInit+0x1bc>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d101      	bne.n	8004038 <HAL_GPIO_DeInit+0x7c>
 8004034:	2305      	movs	r3, #5
 8004036:	e00a      	b.n	800404e <HAL_GPIO_DeInit+0x92>
 8004038:	2306      	movs	r3, #6
 800403a:	e008      	b.n	800404e <HAL_GPIO_DeInit+0x92>
 800403c:	2304      	movs	r3, #4
 800403e:	e006      	b.n	800404e <HAL_GPIO_DeInit+0x92>
 8004040:	2303      	movs	r3, #3
 8004042:	e004      	b.n	800404e <HAL_GPIO_DeInit+0x92>
 8004044:	2302      	movs	r3, #2
 8004046:	e002      	b.n	800404e <HAL_GPIO_DeInit+0x92>
 8004048:	2301      	movs	r3, #1
 800404a:	e000      	b.n	800404e <HAL_GPIO_DeInit+0x92>
 800404c:	2300      	movs	r3, #0
 800404e:	697a      	ldr	r2, [r7, #20]
 8004050:	f002 0203 	and.w	r2, r2, #3
 8004054:	0092      	lsls	r2, r2, #2
 8004056:	4093      	lsls	r3, r2
 8004058:	68fa      	ldr	r2, [r7, #12]
 800405a:	429a      	cmp	r2, r3
 800405c:	d132      	bne.n	80040c4 <HAL_GPIO_DeInit+0x108>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800405e:	4b47      	ldr	r3, [pc, #284]	@ (800417c <HAL_GPIO_DeInit+0x1c0>)
 8004060:	681a      	ldr	r2, [r3, #0]
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	43db      	mvns	r3, r3
 8004066:	4945      	ldr	r1, [pc, #276]	@ (800417c <HAL_GPIO_DeInit+0x1c0>)
 8004068:	4013      	ands	r3, r2
 800406a:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800406c:	4b43      	ldr	r3, [pc, #268]	@ (800417c <HAL_GPIO_DeInit+0x1c0>)
 800406e:	685a      	ldr	r2, [r3, #4]
 8004070:	693b      	ldr	r3, [r7, #16]
 8004072:	43db      	mvns	r3, r3
 8004074:	4941      	ldr	r1, [pc, #260]	@ (800417c <HAL_GPIO_DeInit+0x1c0>)
 8004076:	4013      	ands	r3, r2
 8004078:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800407a:	4b40      	ldr	r3, [pc, #256]	@ (800417c <HAL_GPIO_DeInit+0x1c0>)
 800407c:	68da      	ldr	r2, [r3, #12]
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	43db      	mvns	r3, r3
 8004082:	493e      	ldr	r1, [pc, #248]	@ (800417c <HAL_GPIO_DeInit+0x1c0>)
 8004084:	4013      	ands	r3, r2
 8004086:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8004088:	4b3c      	ldr	r3, [pc, #240]	@ (800417c <HAL_GPIO_DeInit+0x1c0>)
 800408a:	689a      	ldr	r2, [r3, #8]
 800408c:	693b      	ldr	r3, [r7, #16]
 800408e:	43db      	mvns	r3, r3
 8004090:	493a      	ldr	r1, [pc, #232]	@ (800417c <HAL_GPIO_DeInit+0x1c0>)
 8004092:	4013      	ands	r3, r2
 8004094:	608b      	str	r3, [r1, #8]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 8004096:	697b      	ldr	r3, [r7, #20]
 8004098:	f003 0303 	and.w	r3, r3, #3
 800409c:	009b      	lsls	r3, r3, #2
 800409e:	220f      	movs	r2, #15
 80040a0:	fa02 f303 	lsl.w	r3, r2, r3
 80040a4:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80040a6:	4a2f      	ldr	r2, [pc, #188]	@ (8004164 <HAL_GPIO_DeInit+0x1a8>)
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	089b      	lsrs	r3, r3, #2
 80040ac:	3302      	adds	r3, #2
 80040ae:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	43da      	mvns	r2, r3
 80040b6:	482b      	ldr	r0, [pc, #172]	@ (8004164 <HAL_GPIO_DeInit+0x1a8>)
 80040b8:	697b      	ldr	r3, [r7, #20]
 80040ba:	089b      	lsrs	r3, r3, #2
 80040bc:	400a      	ands	r2, r1
 80040be:	3302      	adds	r3, #2
 80040c0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681a      	ldr	r2, [r3, #0]
 80040c8:	697b      	ldr	r3, [r7, #20]
 80040ca:	005b      	lsls	r3, r3, #1
 80040cc:	2103      	movs	r1, #3
 80040ce:	fa01 f303 	lsl.w	r3, r1, r3
 80040d2:	431a      	orrs	r2, r3
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	08da      	lsrs	r2, r3, #3
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	3208      	adds	r2, #8
 80040e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	f003 0307 	and.w	r3, r3, #7
 80040ea:	009b      	lsls	r3, r3, #2
 80040ec:	220f      	movs	r2, #15
 80040ee:	fa02 f303 	lsl.w	r3, r2, r3
 80040f2:	43db      	mvns	r3, r3
 80040f4:	697a      	ldr	r2, [r7, #20]
 80040f6:	08d2      	lsrs	r2, r2, #3
 80040f8:	4019      	ands	r1, r3
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	3208      	adds	r2, #8
 80040fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	68da      	ldr	r2, [r3, #12]
 8004106:	697b      	ldr	r3, [r7, #20]
 8004108:	005b      	lsls	r3, r3, #1
 800410a:	2103      	movs	r1, #3
 800410c:	fa01 f303 	lsl.w	r3, r1, r3
 8004110:	43db      	mvns	r3, r3
 8004112:	401a      	ands	r2, r3
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	685a      	ldr	r2, [r3, #4]
 800411c:	2101      	movs	r1, #1
 800411e:	697b      	ldr	r3, [r7, #20]
 8004120:	fa01 f303 	lsl.w	r3, r1, r3
 8004124:	43db      	mvns	r3, r3
 8004126:	401a      	ands	r2, r3
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	689a      	ldr	r2, [r3, #8]
 8004130:	697b      	ldr	r3, [r7, #20]
 8004132:	005b      	lsls	r3, r3, #1
 8004134:	2103      	movs	r1, #3
 8004136:	fa01 f303 	lsl.w	r3, r1, r3
 800413a:	43db      	mvns	r3, r3
 800413c:	401a      	ands	r2, r3
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	609a      	str	r2, [r3, #8]
    }

    position++;
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	3301      	adds	r3, #1
 8004146:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 8004148:	683a      	ldr	r2, [r7, #0]
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	fa22 f303 	lsr.w	r3, r2, r3
 8004150:	2b00      	cmp	r3, #0
 8004152:	f47f af3b 	bne.w	8003fcc <HAL_GPIO_DeInit+0x10>
  }
}
 8004156:	bf00      	nop
 8004158:	bf00      	nop
 800415a:	371c      	adds	r7, #28
 800415c:	46bd      	mov	sp, r7
 800415e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004162:	4770      	bx	lr
 8004164:	40010000 	.word	0x40010000
 8004168:	48000400 	.word	0x48000400
 800416c:	48000800 	.word	0x48000800
 8004170:	48000c00 	.word	0x48000c00
 8004174:	48001000 	.word	0x48001000
 8004178:	48001400 	.word	0x48001400
 800417c:	40010400 	.word	0x40010400

08004180 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004180:	b480      	push	{r7}
 8004182:	b085      	sub	sp, #20
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
 8004188:	460b      	mov	r3, r1
 800418a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	691a      	ldr	r2, [r3, #16]
 8004190:	887b      	ldrh	r3, [r7, #2]
 8004192:	4013      	ands	r3, r2
 8004194:	2b00      	cmp	r3, #0
 8004196:	d002      	beq.n	800419e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004198:	2301      	movs	r3, #1
 800419a:	73fb      	strb	r3, [r7, #15]
 800419c:	e001      	b.n	80041a2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800419e:	2300      	movs	r3, #0
 80041a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80041a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80041a4:	4618      	mov	r0, r3
 80041a6:	3714      	adds	r7, #20
 80041a8:	46bd      	mov	sp, r7
 80041aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ae:	4770      	bx	lr

080041b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80041b0:	b480      	push	{r7}
 80041b2:	b083      	sub	sp, #12
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
 80041b8:	460b      	mov	r3, r1
 80041ba:	807b      	strh	r3, [r7, #2]
 80041bc:	4613      	mov	r3, r2
 80041be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80041c0:	787b      	ldrb	r3, [r7, #1]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d003      	beq.n	80041ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80041c6:	887a      	ldrh	r2, [r7, #2]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80041cc:	e002      	b.n	80041d4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80041ce:	887a      	ldrh	r2, [r7, #2]
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80041d4:	bf00      	nop
 80041d6:	370c      	adds	r7, #12
 80041d8:	46bd      	mov	sp, r7
 80041da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041de:	4770      	bx	lr

080041e0 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80041e0:	b480      	push	{r7}
 80041e2:	b085      	sub	sp, #20
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
 80041e8:	460b      	mov	r3, r1
 80041ea:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	695b      	ldr	r3, [r3, #20]
 80041f0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80041f2:	887a      	ldrh	r2, [r7, #2]
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	4013      	ands	r3, r2
 80041f8:	041a      	lsls	r2, r3, #16
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	43d9      	mvns	r1, r3
 80041fe:	887b      	ldrh	r3, [r7, #2]
 8004200:	400b      	ands	r3, r1
 8004202:	431a      	orrs	r2, r3
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	619a      	str	r2, [r3, #24]
}
 8004208:	bf00      	nop
 800420a:	3714      	adds	r7, #20
 800420c:	46bd      	mov	sp, r7
 800420e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004212:	4770      	bx	lr

08004214 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b082      	sub	sp, #8
 8004218:	af00      	add	r7, sp, #0
 800421a:	4603      	mov	r3, r0
 800421c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800421e:	4b08      	ldr	r3, [pc, #32]	@ (8004240 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004220:	695a      	ldr	r2, [r3, #20]
 8004222:	88fb      	ldrh	r3, [r7, #6]
 8004224:	4013      	ands	r3, r2
 8004226:	2b00      	cmp	r3, #0
 8004228:	d006      	beq.n	8004238 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800422a:	4a05      	ldr	r2, [pc, #20]	@ (8004240 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800422c:	88fb      	ldrh	r3, [r7, #6]
 800422e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004230:	88fb      	ldrh	r3, [r7, #6]
 8004232:	4618      	mov	r0, r3
 8004234:	f000 f806 	bl	8004244 <HAL_GPIO_EXTI_Callback>
  }
}
 8004238:	bf00      	nop
 800423a:	3708      	adds	r7, #8
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}
 8004240:	40010400 	.word	0x40010400

08004244 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004244:	b480      	push	{r7}
 8004246:	b083      	sub	sp, #12
 8004248:	af00      	add	r7, sp, #0
 800424a:	4603      	mov	r3, r0
 800424c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800424e:	bf00      	nop
 8004250:	370c      	adds	r7, #12
 8004252:	46bd      	mov	sp, r7
 8004254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004258:	4770      	bx	lr

0800425a <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800425a:	b580      	push	{r7, lr}
 800425c:	b082      	sub	sp, #8
 800425e:	af00      	add	r7, sp, #0
 8004260:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d101      	bne.n	800426c <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004268:	2301      	movs	r3, #1
 800426a:	e08d      	b.n	8004388 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004272:	b2db      	uxtb	r3, r3
 8004274:	2b00      	cmp	r3, #0
 8004276:	d106      	bne.n	8004286 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2200      	movs	r2, #0
 800427c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004280:	6878      	ldr	r0, [r7, #4]
 8004282:	f7fe faaf 	bl	80027e4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2224      	movs	r2, #36	@ 0x24
 800428a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	681a      	ldr	r2, [r3, #0]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f022 0201 	bic.w	r2, r2, #1
 800429c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	685a      	ldr	r2, [r3, #4]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80042aa:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	689a      	ldr	r2, [r3, #8]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80042ba:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	68db      	ldr	r3, [r3, #12]
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	d107      	bne.n	80042d4 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	689a      	ldr	r2, [r3, #8]
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80042d0:	609a      	str	r2, [r3, #8]
 80042d2:	e006      	b.n	80042e2 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	689a      	ldr	r2, [r3, #8]
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80042e0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	68db      	ldr	r3, [r3, #12]
 80042e6:	2b02      	cmp	r3, #2
 80042e8:	d108      	bne.n	80042fc <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	685a      	ldr	r2, [r3, #4]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80042f8:	605a      	str	r2, [r3, #4]
 80042fa:	e007      	b.n	800430c <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	685a      	ldr	r2, [r3, #4]
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800430a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	687a      	ldr	r2, [r7, #4]
 8004314:	6812      	ldr	r2, [r2, #0]
 8004316:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800431a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800431e:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	68da      	ldr	r2, [r3, #12]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800432e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	691a      	ldr	r2, [r3, #16]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	695b      	ldr	r3, [r3, #20]
 8004338:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	699b      	ldr	r3, [r3, #24]
 8004340:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	430a      	orrs	r2, r1
 8004348:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	69d9      	ldr	r1, [r3, #28]
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6a1a      	ldr	r2, [r3, #32]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	430a      	orrs	r2, r1
 8004358:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	681a      	ldr	r2, [r3, #0]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f042 0201 	orr.w	r2, r2, #1
 8004368:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2200      	movs	r2, #0
 800436e:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2220      	movs	r2, #32
 8004374:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2200      	movs	r2, #0
 800437c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2200      	movs	r2, #0
 8004382:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004386:	2300      	movs	r3, #0
}
 8004388:	4618      	mov	r0, r3
 800438a:	3708      	adds	r7, #8
 800438c:	46bd      	mov	sp, r7
 800438e:	bd80      	pop	{r7, pc}

08004390 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b082      	sub	sp, #8
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d101      	bne.n	80043a2 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800439e:	2301      	movs	r3, #1
 80043a0:	e021      	b.n	80043e6 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2224      	movs	r2, #36	@ 0x24
 80043a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f022 0201 	bic.w	r2, r2, #1
 80043b8:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80043ba:	6878      	ldr	r0, [r7, #4]
 80043bc:	f7fe fa6c 	bl	8002898 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2200      	movs	r2, #0
 80043c4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2200      	movs	r2, #0
 80043ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2200      	movs	r2, #0
 80043d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2200      	movs	r2, #0
 80043d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2200      	movs	r2, #0
 80043e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80043e4:	2300      	movs	r3, #0
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	3708      	adds	r7, #8
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bd80      	pop	{r7, pc}
	...

080043f0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b088      	sub	sp, #32
 80043f4:	af02      	add	r7, sp, #8
 80043f6:	60f8      	str	r0, [r7, #12]
 80043f8:	4608      	mov	r0, r1
 80043fa:	4611      	mov	r1, r2
 80043fc:	461a      	mov	r2, r3
 80043fe:	4603      	mov	r3, r0
 8004400:	817b      	strh	r3, [r7, #10]
 8004402:	460b      	mov	r3, r1
 8004404:	813b      	strh	r3, [r7, #8]
 8004406:	4613      	mov	r3, r2
 8004408:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004410:	b2db      	uxtb	r3, r3
 8004412:	2b20      	cmp	r3, #32
 8004414:	f040 80f9 	bne.w	800460a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004418:	6a3b      	ldr	r3, [r7, #32]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d002      	beq.n	8004424 <HAL_I2C_Mem_Write+0x34>
 800441e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004420:	2b00      	cmp	r3, #0
 8004422:	d105      	bne.n	8004430 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800442a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	e0ed      	b.n	800460c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004436:	2b01      	cmp	r3, #1
 8004438:	d101      	bne.n	800443e <HAL_I2C_Mem_Write+0x4e>
 800443a:	2302      	movs	r3, #2
 800443c:	e0e6      	b.n	800460c <HAL_I2C_Mem_Write+0x21c>
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2201      	movs	r2, #1
 8004442:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004446:	f7ff f80d 	bl	8003464 <HAL_GetTick>
 800444a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800444c:	697b      	ldr	r3, [r7, #20]
 800444e:	9300      	str	r3, [sp, #0]
 8004450:	2319      	movs	r3, #25
 8004452:	2201      	movs	r2, #1
 8004454:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004458:	68f8      	ldr	r0, [r7, #12]
 800445a:	f000 facf 	bl	80049fc <I2C_WaitOnFlagUntilTimeout>
 800445e:	4603      	mov	r3, r0
 8004460:	2b00      	cmp	r3, #0
 8004462:	d001      	beq.n	8004468 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004464:	2301      	movs	r3, #1
 8004466:	e0d1      	b.n	800460c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	2221      	movs	r2, #33	@ 0x21
 800446c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2240      	movs	r2, #64	@ 0x40
 8004474:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2200      	movs	r2, #0
 800447c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	6a3a      	ldr	r2, [r7, #32]
 8004482:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004488:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	2200      	movs	r2, #0
 800448e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004490:	88f8      	ldrh	r0, [r7, #6]
 8004492:	893a      	ldrh	r2, [r7, #8]
 8004494:	8979      	ldrh	r1, [r7, #10]
 8004496:	697b      	ldr	r3, [r7, #20]
 8004498:	9301      	str	r3, [sp, #4]
 800449a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800449c:	9300      	str	r3, [sp, #0]
 800449e:	4603      	mov	r3, r0
 80044a0:	68f8      	ldr	r0, [r7, #12]
 80044a2:	f000 f9df 	bl	8004864 <I2C_RequestMemoryWrite>
 80044a6:	4603      	mov	r3, r0
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d005      	beq.n	80044b8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2200      	movs	r2, #0
 80044b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80044b4:	2301      	movs	r3, #1
 80044b6:	e0a9      	b.n	800460c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044bc:	b29b      	uxth	r3, r3
 80044be:	2bff      	cmp	r3, #255	@ 0xff
 80044c0:	d90e      	bls.n	80044e0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	22ff      	movs	r2, #255	@ 0xff
 80044c6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044cc:	b2da      	uxtb	r2, r3
 80044ce:	8979      	ldrh	r1, [r7, #10]
 80044d0:	2300      	movs	r3, #0
 80044d2:	9300      	str	r3, [sp, #0]
 80044d4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80044d8:	68f8      	ldr	r0, [r7, #12]
 80044da:	f000 fc53 	bl	8004d84 <I2C_TransferConfig>
 80044de:	e00f      	b.n	8004500 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044e4:	b29a      	uxth	r2, r3
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044ee:	b2da      	uxtb	r2, r3
 80044f0:	8979      	ldrh	r1, [r7, #10]
 80044f2:	2300      	movs	r3, #0
 80044f4:	9300      	str	r3, [sp, #0]
 80044f6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80044fa:	68f8      	ldr	r0, [r7, #12]
 80044fc:	f000 fc42 	bl	8004d84 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004500:	697a      	ldr	r2, [r7, #20]
 8004502:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004504:	68f8      	ldr	r0, [r7, #12]
 8004506:	f000 fad2 	bl	8004aae <I2C_WaitOnTXISFlagUntilTimeout>
 800450a:	4603      	mov	r3, r0
 800450c:	2b00      	cmp	r3, #0
 800450e:	d001      	beq.n	8004514 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004510:	2301      	movs	r3, #1
 8004512:	e07b      	b.n	800460c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004518:	781a      	ldrb	r2, [r3, #0]
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004524:	1c5a      	adds	r2, r3, #1
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800452e:	b29b      	uxth	r3, r3
 8004530:	3b01      	subs	r3, #1
 8004532:	b29a      	uxth	r2, r3
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800453c:	3b01      	subs	r3, #1
 800453e:	b29a      	uxth	r2, r3
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004548:	b29b      	uxth	r3, r3
 800454a:	2b00      	cmp	r3, #0
 800454c:	d034      	beq.n	80045b8 <HAL_I2C_Mem_Write+0x1c8>
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004552:	2b00      	cmp	r3, #0
 8004554:	d130      	bne.n	80045b8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004556:	697b      	ldr	r3, [r7, #20]
 8004558:	9300      	str	r3, [sp, #0]
 800455a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800455c:	2200      	movs	r2, #0
 800455e:	2180      	movs	r1, #128	@ 0x80
 8004560:	68f8      	ldr	r0, [r7, #12]
 8004562:	f000 fa4b 	bl	80049fc <I2C_WaitOnFlagUntilTimeout>
 8004566:	4603      	mov	r3, r0
 8004568:	2b00      	cmp	r3, #0
 800456a:	d001      	beq.n	8004570 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	e04d      	b.n	800460c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004574:	b29b      	uxth	r3, r3
 8004576:	2bff      	cmp	r3, #255	@ 0xff
 8004578:	d90e      	bls.n	8004598 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	22ff      	movs	r2, #255	@ 0xff
 800457e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004584:	b2da      	uxtb	r2, r3
 8004586:	8979      	ldrh	r1, [r7, #10]
 8004588:	2300      	movs	r3, #0
 800458a:	9300      	str	r3, [sp, #0]
 800458c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004590:	68f8      	ldr	r0, [r7, #12]
 8004592:	f000 fbf7 	bl	8004d84 <I2C_TransferConfig>
 8004596:	e00f      	b.n	80045b8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800459c:	b29a      	uxth	r2, r3
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045a6:	b2da      	uxtb	r2, r3
 80045a8:	8979      	ldrh	r1, [r7, #10]
 80045aa:	2300      	movs	r3, #0
 80045ac:	9300      	str	r3, [sp, #0]
 80045ae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80045b2:	68f8      	ldr	r0, [r7, #12]
 80045b4:	f000 fbe6 	bl	8004d84 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045bc:	b29b      	uxth	r3, r3
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d19e      	bne.n	8004500 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045c2:	697a      	ldr	r2, [r7, #20]
 80045c4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80045c6:	68f8      	ldr	r0, [r7, #12]
 80045c8:	f000 fab8 	bl	8004b3c <I2C_WaitOnSTOPFlagUntilTimeout>
 80045cc:	4603      	mov	r3, r0
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d001      	beq.n	80045d6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	e01a      	b.n	800460c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	2220      	movs	r2, #32
 80045dc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	6859      	ldr	r1, [r3, #4]
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681a      	ldr	r2, [r3, #0]
 80045e8:	4b0a      	ldr	r3, [pc, #40]	@ (8004614 <HAL_I2C_Mem_Write+0x224>)
 80045ea:	400b      	ands	r3, r1
 80045ec:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	2220      	movs	r2, #32
 80045f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	2200      	movs	r2, #0
 80045fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2200      	movs	r2, #0
 8004602:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004606:	2300      	movs	r3, #0
 8004608:	e000      	b.n	800460c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800460a:	2302      	movs	r3, #2
  }
}
 800460c:	4618      	mov	r0, r3
 800460e:	3718      	adds	r7, #24
 8004610:	46bd      	mov	sp, r7
 8004612:	bd80      	pop	{r7, pc}
 8004614:	fe00e800 	.word	0xfe00e800

08004618 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b088      	sub	sp, #32
 800461c:	af02      	add	r7, sp, #8
 800461e:	60f8      	str	r0, [r7, #12]
 8004620:	4608      	mov	r0, r1
 8004622:	4611      	mov	r1, r2
 8004624:	461a      	mov	r2, r3
 8004626:	4603      	mov	r3, r0
 8004628:	817b      	strh	r3, [r7, #10]
 800462a:	460b      	mov	r3, r1
 800462c:	813b      	strh	r3, [r7, #8]
 800462e:	4613      	mov	r3, r2
 8004630:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004638:	b2db      	uxtb	r3, r3
 800463a:	2b20      	cmp	r3, #32
 800463c:	f040 80fd 	bne.w	800483a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004640:	6a3b      	ldr	r3, [r7, #32]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d002      	beq.n	800464c <HAL_I2C_Mem_Read+0x34>
 8004646:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004648:	2b00      	cmp	r3, #0
 800464a:	d105      	bne.n	8004658 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004652:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004654:	2301      	movs	r3, #1
 8004656:	e0f1      	b.n	800483c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800465e:	2b01      	cmp	r3, #1
 8004660:	d101      	bne.n	8004666 <HAL_I2C_Mem_Read+0x4e>
 8004662:	2302      	movs	r3, #2
 8004664:	e0ea      	b.n	800483c <HAL_I2C_Mem_Read+0x224>
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	2201      	movs	r2, #1
 800466a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800466e:	f7fe fef9 	bl	8003464 <HAL_GetTick>
 8004672:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004674:	697b      	ldr	r3, [r7, #20]
 8004676:	9300      	str	r3, [sp, #0]
 8004678:	2319      	movs	r3, #25
 800467a:	2201      	movs	r2, #1
 800467c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004680:	68f8      	ldr	r0, [r7, #12]
 8004682:	f000 f9bb 	bl	80049fc <I2C_WaitOnFlagUntilTimeout>
 8004686:	4603      	mov	r3, r0
 8004688:	2b00      	cmp	r3, #0
 800468a:	d001      	beq.n	8004690 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800468c:	2301      	movs	r3, #1
 800468e:	e0d5      	b.n	800483c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2222      	movs	r2, #34	@ 0x22
 8004694:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	2240      	movs	r2, #64	@ 0x40
 800469c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	2200      	movs	r2, #0
 80046a4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	6a3a      	ldr	r2, [r7, #32]
 80046aa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80046b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2200      	movs	r2, #0
 80046b6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80046b8:	88f8      	ldrh	r0, [r7, #6]
 80046ba:	893a      	ldrh	r2, [r7, #8]
 80046bc:	8979      	ldrh	r1, [r7, #10]
 80046be:	697b      	ldr	r3, [r7, #20]
 80046c0:	9301      	str	r3, [sp, #4]
 80046c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046c4:	9300      	str	r3, [sp, #0]
 80046c6:	4603      	mov	r3, r0
 80046c8:	68f8      	ldr	r0, [r7, #12]
 80046ca:	f000 f91f 	bl	800490c <I2C_RequestMemoryRead>
 80046ce:	4603      	mov	r3, r0
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d005      	beq.n	80046e0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	2200      	movs	r2, #0
 80046d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80046dc:	2301      	movs	r3, #1
 80046de:	e0ad      	b.n	800483c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046e4:	b29b      	uxth	r3, r3
 80046e6:	2bff      	cmp	r3, #255	@ 0xff
 80046e8:	d90e      	bls.n	8004708 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	22ff      	movs	r2, #255	@ 0xff
 80046ee:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046f4:	b2da      	uxtb	r2, r3
 80046f6:	8979      	ldrh	r1, [r7, #10]
 80046f8:	4b52      	ldr	r3, [pc, #328]	@ (8004844 <HAL_I2C_Mem_Read+0x22c>)
 80046fa:	9300      	str	r3, [sp, #0]
 80046fc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004700:	68f8      	ldr	r0, [r7, #12]
 8004702:	f000 fb3f 	bl	8004d84 <I2C_TransferConfig>
 8004706:	e00f      	b.n	8004728 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800470c:	b29a      	uxth	r2, r3
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004716:	b2da      	uxtb	r2, r3
 8004718:	8979      	ldrh	r1, [r7, #10]
 800471a:	4b4a      	ldr	r3, [pc, #296]	@ (8004844 <HAL_I2C_Mem_Read+0x22c>)
 800471c:	9300      	str	r3, [sp, #0]
 800471e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004722:	68f8      	ldr	r0, [r7, #12]
 8004724:	f000 fb2e 	bl	8004d84 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	9300      	str	r3, [sp, #0]
 800472c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800472e:	2200      	movs	r2, #0
 8004730:	2104      	movs	r1, #4
 8004732:	68f8      	ldr	r0, [r7, #12]
 8004734:	f000 f962 	bl	80049fc <I2C_WaitOnFlagUntilTimeout>
 8004738:	4603      	mov	r3, r0
 800473a:	2b00      	cmp	r3, #0
 800473c:	d001      	beq.n	8004742 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	e07c      	b.n	800483c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800474c:	b2d2      	uxtb	r2, r2
 800474e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004754:	1c5a      	adds	r2, r3, #1
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800475e:	3b01      	subs	r3, #1
 8004760:	b29a      	uxth	r2, r3
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800476a:	b29b      	uxth	r3, r3
 800476c:	3b01      	subs	r3, #1
 800476e:	b29a      	uxth	r2, r3
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004778:	b29b      	uxth	r3, r3
 800477a:	2b00      	cmp	r3, #0
 800477c:	d034      	beq.n	80047e8 <HAL_I2C_Mem_Read+0x1d0>
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004782:	2b00      	cmp	r3, #0
 8004784:	d130      	bne.n	80047e8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	9300      	str	r3, [sp, #0]
 800478a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800478c:	2200      	movs	r2, #0
 800478e:	2180      	movs	r1, #128	@ 0x80
 8004790:	68f8      	ldr	r0, [r7, #12]
 8004792:	f000 f933 	bl	80049fc <I2C_WaitOnFlagUntilTimeout>
 8004796:	4603      	mov	r3, r0
 8004798:	2b00      	cmp	r3, #0
 800479a:	d001      	beq.n	80047a0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800479c:	2301      	movs	r3, #1
 800479e:	e04d      	b.n	800483c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047a4:	b29b      	uxth	r3, r3
 80047a6:	2bff      	cmp	r3, #255	@ 0xff
 80047a8:	d90e      	bls.n	80047c8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	22ff      	movs	r2, #255	@ 0xff
 80047ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047b4:	b2da      	uxtb	r2, r3
 80047b6:	8979      	ldrh	r1, [r7, #10]
 80047b8:	2300      	movs	r3, #0
 80047ba:	9300      	str	r3, [sp, #0]
 80047bc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80047c0:	68f8      	ldr	r0, [r7, #12]
 80047c2:	f000 fadf 	bl	8004d84 <I2C_TransferConfig>
 80047c6:	e00f      	b.n	80047e8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047cc:	b29a      	uxth	r2, r3
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047d6:	b2da      	uxtb	r2, r3
 80047d8:	8979      	ldrh	r1, [r7, #10]
 80047da:	2300      	movs	r3, #0
 80047dc:	9300      	str	r3, [sp, #0]
 80047de:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80047e2:	68f8      	ldr	r0, [r7, #12]
 80047e4:	f000 face 	bl	8004d84 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047ec:	b29b      	uxth	r3, r3
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d19a      	bne.n	8004728 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047f2:	697a      	ldr	r2, [r7, #20]
 80047f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80047f6:	68f8      	ldr	r0, [r7, #12]
 80047f8:	f000 f9a0 	bl	8004b3c <I2C_WaitOnSTOPFlagUntilTimeout>
 80047fc:	4603      	mov	r3, r0
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d001      	beq.n	8004806 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004802:	2301      	movs	r3, #1
 8004804:	e01a      	b.n	800483c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	2220      	movs	r2, #32
 800480c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	6859      	ldr	r1, [r3, #4]
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681a      	ldr	r2, [r3, #0]
 8004818:	4b0b      	ldr	r3, [pc, #44]	@ (8004848 <HAL_I2C_Mem_Read+0x230>)
 800481a:	400b      	ands	r3, r1
 800481c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	2220      	movs	r2, #32
 8004822:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	2200      	movs	r2, #0
 800482a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	2200      	movs	r2, #0
 8004832:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004836:	2300      	movs	r3, #0
 8004838:	e000      	b.n	800483c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800483a:	2302      	movs	r3, #2
  }
}
 800483c:	4618      	mov	r0, r3
 800483e:	3718      	adds	r7, #24
 8004840:	46bd      	mov	sp, r7
 8004842:	bd80      	pop	{r7, pc}
 8004844:	80002400 	.word	0x80002400
 8004848:	fe00e800 	.word	0xfe00e800

0800484c <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(const I2C_HandleTypeDef *hi2c)
{
 800484c:	b480      	push	{r7}
 800484e:	b083      	sub	sp, #12
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 8004858:	4618      	mov	r0, r3
 800485a:	370c      	adds	r7, #12
 800485c:	46bd      	mov	sp, r7
 800485e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004862:	4770      	bx	lr

08004864 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b086      	sub	sp, #24
 8004868:	af02      	add	r7, sp, #8
 800486a:	60f8      	str	r0, [r7, #12]
 800486c:	4608      	mov	r0, r1
 800486e:	4611      	mov	r1, r2
 8004870:	461a      	mov	r2, r3
 8004872:	4603      	mov	r3, r0
 8004874:	817b      	strh	r3, [r7, #10]
 8004876:	460b      	mov	r3, r1
 8004878:	813b      	strh	r3, [r7, #8]
 800487a:	4613      	mov	r3, r2
 800487c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800487e:	88fb      	ldrh	r3, [r7, #6]
 8004880:	b2da      	uxtb	r2, r3
 8004882:	8979      	ldrh	r1, [r7, #10]
 8004884:	4b20      	ldr	r3, [pc, #128]	@ (8004908 <I2C_RequestMemoryWrite+0xa4>)
 8004886:	9300      	str	r3, [sp, #0]
 8004888:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800488c:	68f8      	ldr	r0, [r7, #12]
 800488e:	f000 fa79 	bl	8004d84 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004892:	69fa      	ldr	r2, [r7, #28]
 8004894:	69b9      	ldr	r1, [r7, #24]
 8004896:	68f8      	ldr	r0, [r7, #12]
 8004898:	f000 f909 	bl	8004aae <I2C_WaitOnTXISFlagUntilTimeout>
 800489c:	4603      	mov	r3, r0
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d001      	beq.n	80048a6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	e02c      	b.n	8004900 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80048a6:	88fb      	ldrh	r3, [r7, #6]
 80048a8:	2b01      	cmp	r3, #1
 80048aa:	d105      	bne.n	80048b8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80048ac:	893b      	ldrh	r3, [r7, #8]
 80048ae:	b2da      	uxtb	r2, r3
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	629a      	str	r2, [r3, #40]	@ 0x28
 80048b6:	e015      	b.n	80048e4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80048b8:	893b      	ldrh	r3, [r7, #8]
 80048ba:	0a1b      	lsrs	r3, r3, #8
 80048bc:	b29b      	uxth	r3, r3
 80048be:	b2da      	uxtb	r2, r3
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80048c6:	69fa      	ldr	r2, [r7, #28]
 80048c8:	69b9      	ldr	r1, [r7, #24]
 80048ca:	68f8      	ldr	r0, [r7, #12]
 80048cc:	f000 f8ef 	bl	8004aae <I2C_WaitOnTXISFlagUntilTimeout>
 80048d0:	4603      	mov	r3, r0
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d001      	beq.n	80048da <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80048d6:	2301      	movs	r3, #1
 80048d8:	e012      	b.n	8004900 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80048da:	893b      	ldrh	r3, [r7, #8]
 80048dc:	b2da      	uxtb	r2, r3
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80048e4:	69fb      	ldr	r3, [r7, #28]
 80048e6:	9300      	str	r3, [sp, #0]
 80048e8:	69bb      	ldr	r3, [r7, #24]
 80048ea:	2200      	movs	r2, #0
 80048ec:	2180      	movs	r1, #128	@ 0x80
 80048ee:	68f8      	ldr	r0, [r7, #12]
 80048f0:	f000 f884 	bl	80049fc <I2C_WaitOnFlagUntilTimeout>
 80048f4:	4603      	mov	r3, r0
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d001      	beq.n	80048fe <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80048fa:	2301      	movs	r3, #1
 80048fc:	e000      	b.n	8004900 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80048fe:	2300      	movs	r3, #0
}
 8004900:	4618      	mov	r0, r3
 8004902:	3710      	adds	r7, #16
 8004904:	46bd      	mov	sp, r7
 8004906:	bd80      	pop	{r7, pc}
 8004908:	80002000 	.word	0x80002000

0800490c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b086      	sub	sp, #24
 8004910:	af02      	add	r7, sp, #8
 8004912:	60f8      	str	r0, [r7, #12]
 8004914:	4608      	mov	r0, r1
 8004916:	4611      	mov	r1, r2
 8004918:	461a      	mov	r2, r3
 800491a:	4603      	mov	r3, r0
 800491c:	817b      	strh	r3, [r7, #10]
 800491e:	460b      	mov	r3, r1
 8004920:	813b      	strh	r3, [r7, #8]
 8004922:	4613      	mov	r3, r2
 8004924:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004926:	88fb      	ldrh	r3, [r7, #6]
 8004928:	b2da      	uxtb	r2, r3
 800492a:	8979      	ldrh	r1, [r7, #10]
 800492c:	4b20      	ldr	r3, [pc, #128]	@ (80049b0 <I2C_RequestMemoryRead+0xa4>)
 800492e:	9300      	str	r3, [sp, #0]
 8004930:	2300      	movs	r3, #0
 8004932:	68f8      	ldr	r0, [r7, #12]
 8004934:	f000 fa26 	bl	8004d84 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004938:	69fa      	ldr	r2, [r7, #28]
 800493a:	69b9      	ldr	r1, [r7, #24]
 800493c:	68f8      	ldr	r0, [r7, #12]
 800493e:	f000 f8b6 	bl	8004aae <I2C_WaitOnTXISFlagUntilTimeout>
 8004942:	4603      	mov	r3, r0
 8004944:	2b00      	cmp	r3, #0
 8004946:	d001      	beq.n	800494c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004948:	2301      	movs	r3, #1
 800494a:	e02c      	b.n	80049a6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800494c:	88fb      	ldrh	r3, [r7, #6]
 800494e:	2b01      	cmp	r3, #1
 8004950:	d105      	bne.n	800495e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004952:	893b      	ldrh	r3, [r7, #8]
 8004954:	b2da      	uxtb	r2, r3
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	629a      	str	r2, [r3, #40]	@ 0x28
 800495c:	e015      	b.n	800498a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800495e:	893b      	ldrh	r3, [r7, #8]
 8004960:	0a1b      	lsrs	r3, r3, #8
 8004962:	b29b      	uxth	r3, r3
 8004964:	b2da      	uxtb	r2, r3
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800496c:	69fa      	ldr	r2, [r7, #28]
 800496e:	69b9      	ldr	r1, [r7, #24]
 8004970:	68f8      	ldr	r0, [r7, #12]
 8004972:	f000 f89c 	bl	8004aae <I2C_WaitOnTXISFlagUntilTimeout>
 8004976:	4603      	mov	r3, r0
 8004978:	2b00      	cmp	r3, #0
 800497a:	d001      	beq.n	8004980 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800497c:	2301      	movs	r3, #1
 800497e:	e012      	b.n	80049a6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004980:	893b      	ldrh	r3, [r7, #8]
 8004982:	b2da      	uxtb	r2, r3
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800498a:	69fb      	ldr	r3, [r7, #28]
 800498c:	9300      	str	r3, [sp, #0]
 800498e:	69bb      	ldr	r3, [r7, #24]
 8004990:	2200      	movs	r2, #0
 8004992:	2140      	movs	r1, #64	@ 0x40
 8004994:	68f8      	ldr	r0, [r7, #12]
 8004996:	f000 f831 	bl	80049fc <I2C_WaitOnFlagUntilTimeout>
 800499a:	4603      	mov	r3, r0
 800499c:	2b00      	cmp	r3, #0
 800499e:	d001      	beq.n	80049a4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80049a0:	2301      	movs	r3, #1
 80049a2:	e000      	b.n	80049a6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80049a4:	2300      	movs	r3, #0
}
 80049a6:	4618      	mov	r0, r3
 80049a8:	3710      	adds	r7, #16
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}
 80049ae:	bf00      	nop
 80049b0:	80002000 	.word	0x80002000

080049b4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b083      	sub	sp, #12
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	699b      	ldr	r3, [r3, #24]
 80049c2:	f003 0302 	and.w	r3, r3, #2
 80049c6:	2b02      	cmp	r3, #2
 80049c8:	d103      	bne.n	80049d2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	2200      	movs	r2, #0
 80049d0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	699b      	ldr	r3, [r3, #24]
 80049d8:	f003 0301 	and.w	r3, r3, #1
 80049dc:	2b01      	cmp	r3, #1
 80049de:	d007      	beq.n	80049f0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	699a      	ldr	r2, [r3, #24]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f042 0201 	orr.w	r2, r2, #1
 80049ee:	619a      	str	r2, [r3, #24]
  }
}
 80049f0:	bf00      	nop
 80049f2:	370c      	adds	r7, #12
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr

080049fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b084      	sub	sp, #16
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	60f8      	str	r0, [r7, #12]
 8004a04:	60b9      	str	r1, [r7, #8]
 8004a06:	603b      	str	r3, [r7, #0]
 8004a08:	4613      	mov	r3, r2
 8004a0a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a0c:	e03b      	b.n	8004a86 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a0e:	69ba      	ldr	r2, [r7, #24]
 8004a10:	6839      	ldr	r1, [r7, #0]
 8004a12:	68f8      	ldr	r0, [r7, #12]
 8004a14:	f000 f8d6 	bl	8004bc4 <I2C_IsErrorOccurred>
 8004a18:	4603      	mov	r3, r0
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d001      	beq.n	8004a22 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004a1e:	2301      	movs	r3, #1
 8004a20:	e041      	b.n	8004aa6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004a28:	d02d      	beq.n	8004a86 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a2a:	f7fe fd1b 	bl	8003464 <HAL_GetTick>
 8004a2e:	4602      	mov	r2, r0
 8004a30:	69bb      	ldr	r3, [r7, #24]
 8004a32:	1ad3      	subs	r3, r2, r3
 8004a34:	683a      	ldr	r2, [r7, #0]
 8004a36:	429a      	cmp	r2, r3
 8004a38:	d302      	bcc.n	8004a40 <I2C_WaitOnFlagUntilTimeout+0x44>
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d122      	bne.n	8004a86 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	699a      	ldr	r2, [r3, #24]
 8004a46:	68bb      	ldr	r3, [r7, #8]
 8004a48:	4013      	ands	r3, r2
 8004a4a:	68ba      	ldr	r2, [r7, #8]
 8004a4c:	429a      	cmp	r2, r3
 8004a4e:	bf0c      	ite	eq
 8004a50:	2301      	moveq	r3, #1
 8004a52:	2300      	movne	r3, #0
 8004a54:	b2db      	uxtb	r3, r3
 8004a56:	461a      	mov	r2, r3
 8004a58:	79fb      	ldrb	r3, [r7, #7]
 8004a5a:	429a      	cmp	r2, r3
 8004a5c:	d113      	bne.n	8004a86 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a62:	f043 0220 	orr.w	r2, r3, #32
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2220      	movs	r2, #32
 8004a6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	2200      	movs	r2, #0
 8004a76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004a82:	2301      	movs	r3, #1
 8004a84:	e00f      	b.n	8004aa6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	699a      	ldr	r2, [r3, #24]
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	4013      	ands	r3, r2
 8004a90:	68ba      	ldr	r2, [r7, #8]
 8004a92:	429a      	cmp	r2, r3
 8004a94:	bf0c      	ite	eq
 8004a96:	2301      	moveq	r3, #1
 8004a98:	2300      	movne	r3, #0
 8004a9a:	b2db      	uxtb	r3, r3
 8004a9c:	461a      	mov	r2, r3
 8004a9e:	79fb      	ldrb	r3, [r7, #7]
 8004aa0:	429a      	cmp	r2, r3
 8004aa2:	d0b4      	beq.n	8004a0e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004aa4:	2300      	movs	r3, #0
}
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	3710      	adds	r7, #16
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bd80      	pop	{r7, pc}

08004aae <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004aae:	b580      	push	{r7, lr}
 8004ab0:	b084      	sub	sp, #16
 8004ab2:	af00      	add	r7, sp, #0
 8004ab4:	60f8      	str	r0, [r7, #12]
 8004ab6:	60b9      	str	r1, [r7, #8]
 8004ab8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004aba:	e033      	b.n	8004b24 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004abc:	687a      	ldr	r2, [r7, #4]
 8004abe:	68b9      	ldr	r1, [r7, #8]
 8004ac0:	68f8      	ldr	r0, [r7, #12]
 8004ac2:	f000 f87f 	bl	8004bc4 <I2C_IsErrorOccurred>
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d001      	beq.n	8004ad0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004acc:	2301      	movs	r3, #1
 8004ace:	e031      	b.n	8004b34 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004ad6:	d025      	beq.n	8004b24 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ad8:	f7fe fcc4 	bl	8003464 <HAL_GetTick>
 8004adc:	4602      	mov	r2, r0
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	1ad3      	subs	r3, r2, r3
 8004ae2:	68ba      	ldr	r2, [r7, #8]
 8004ae4:	429a      	cmp	r2, r3
 8004ae6:	d302      	bcc.n	8004aee <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d11a      	bne.n	8004b24 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	699b      	ldr	r3, [r3, #24]
 8004af4:	f003 0302 	and.w	r3, r3, #2
 8004af8:	2b02      	cmp	r3, #2
 8004afa:	d013      	beq.n	8004b24 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b00:	f043 0220 	orr.w	r2, r3, #32
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2220      	movs	r2, #32
 8004b0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	2200      	movs	r2, #0
 8004b14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004b20:	2301      	movs	r3, #1
 8004b22:	e007      	b.n	8004b34 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	699b      	ldr	r3, [r3, #24]
 8004b2a:	f003 0302 	and.w	r3, r3, #2
 8004b2e:	2b02      	cmp	r3, #2
 8004b30:	d1c4      	bne.n	8004abc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004b32:	2300      	movs	r3, #0
}
 8004b34:	4618      	mov	r0, r3
 8004b36:	3710      	adds	r7, #16
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	bd80      	pop	{r7, pc}

08004b3c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b084      	sub	sp, #16
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	60f8      	str	r0, [r7, #12]
 8004b44:	60b9      	str	r1, [r7, #8]
 8004b46:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004b48:	e02f      	b.n	8004baa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b4a:	687a      	ldr	r2, [r7, #4]
 8004b4c:	68b9      	ldr	r1, [r7, #8]
 8004b4e:	68f8      	ldr	r0, [r7, #12]
 8004b50:	f000 f838 	bl	8004bc4 <I2C_IsErrorOccurred>
 8004b54:	4603      	mov	r3, r0
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d001      	beq.n	8004b5e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	e02d      	b.n	8004bba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b5e:	f7fe fc81 	bl	8003464 <HAL_GetTick>
 8004b62:	4602      	mov	r2, r0
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	1ad3      	subs	r3, r2, r3
 8004b68:	68ba      	ldr	r2, [r7, #8]
 8004b6a:	429a      	cmp	r2, r3
 8004b6c:	d302      	bcc.n	8004b74 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004b6e:	68bb      	ldr	r3, [r7, #8]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d11a      	bne.n	8004baa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	699b      	ldr	r3, [r3, #24]
 8004b7a:	f003 0320 	and.w	r3, r3, #32
 8004b7e:	2b20      	cmp	r3, #32
 8004b80:	d013      	beq.n	8004baa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b86:	f043 0220 	orr.w	r2, r3, #32
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2220      	movs	r2, #32
 8004b92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e007      	b.n	8004bba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	699b      	ldr	r3, [r3, #24]
 8004bb0:	f003 0320 	and.w	r3, r3, #32
 8004bb4:	2b20      	cmp	r3, #32
 8004bb6:	d1c8      	bne.n	8004b4a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004bb8:	2300      	movs	r3, #0
}
 8004bba:	4618      	mov	r0, r3
 8004bbc:	3710      	adds	r7, #16
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bd80      	pop	{r7, pc}
	...

08004bc4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b08a      	sub	sp, #40	@ 0x28
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	60f8      	str	r0, [r7, #12]
 8004bcc:	60b9      	str	r1, [r7, #8]
 8004bce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	699b      	ldr	r3, [r3, #24]
 8004bdc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004bde:	2300      	movs	r3, #0
 8004be0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004be6:	69bb      	ldr	r3, [r7, #24]
 8004be8:	f003 0310 	and.w	r3, r3, #16
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d068      	beq.n	8004cc2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	2210      	movs	r2, #16
 8004bf6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004bf8:	e049      	b.n	8004c8e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004c00:	d045      	beq.n	8004c8e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004c02:	f7fe fc2f 	bl	8003464 <HAL_GetTick>
 8004c06:	4602      	mov	r2, r0
 8004c08:	69fb      	ldr	r3, [r7, #28]
 8004c0a:	1ad3      	subs	r3, r2, r3
 8004c0c:	68ba      	ldr	r2, [r7, #8]
 8004c0e:	429a      	cmp	r2, r3
 8004c10:	d302      	bcc.n	8004c18 <I2C_IsErrorOccurred+0x54>
 8004c12:	68bb      	ldr	r3, [r7, #8]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d13a      	bne.n	8004c8e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	685b      	ldr	r3, [r3, #4]
 8004c1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c22:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004c2a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	699b      	ldr	r3, [r3, #24]
 8004c32:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004c36:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c3a:	d121      	bne.n	8004c80 <I2C_IsErrorOccurred+0xbc>
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004c42:	d01d      	beq.n	8004c80 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004c44:	7cfb      	ldrb	r3, [r7, #19]
 8004c46:	2b20      	cmp	r3, #32
 8004c48:	d01a      	beq.n	8004c80 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	685a      	ldr	r2, [r3, #4]
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004c58:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004c5a:	f7fe fc03 	bl	8003464 <HAL_GetTick>
 8004c5e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004c60:	e00e      	b.n	8004c80 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004c62:	f7fe fbff 	bl	8003464 <HAL_GetTick>
 8004c66:	4602      	mov	r2, r0
 8004c68:	69fb      	ldr	r3, [r7, #28]
 8004c6a:	1ad3      	subs	r3, r2, r3
 8004c6c:	2b19      	cmp	r3, #25
 8004c6e:	d907      	bls.n	8004c80 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004c70:	6a3b      	ldr	r3, [r7, #32]
 8004c72:	f043 0320 	orr.w	r3, r3, #32
 8004c76:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004c78:	2301      	movs	r3, #1
 8004c7a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004c7e:	e006      	b.n	8004c8e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	699b      	ldr	r3, [r3, #24]
 8004c86:	f003 0320 	and.w	r3, r3, #32
 8004c8a:	2b20      	cmp	r3, #32
 8004c8c:	d1e9      	bne.n	8004c62 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	699b      	ldr	r3, [r3, #24]
 8004c94:	f003 0320 	and.w	r3, r3, #32
 8004c98:	2b20      	cmp	r3, #32
 8004c9a:	d003      	beq.n	8004ca4 <I2C_IsErrorOccurred+0xe0>
 8004c9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d0aa      	beq.n	8004bfa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004ca4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d103      	bne.n	8004cb4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	2220      	movs	r2, #32
 8004cb2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004cb4:	6a3b      	ldr	r3, [r7, #32]
 8004cb6:	f043 0304 	orr.w	r3, r3, #4
 8004cba:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	699b      	ldr	r3, [r3, #24]
 8004cc8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004cca:	69bb      	ldr	r3, [r7, #24]
 8004ccc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d00b      	beq.n	8004cec <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004cd4:	6a3b      	ldr	r3, [r7, #32]
 8004cd6:	f043 0301 	orr.w	r3, r3, #1
 8004cda:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004ce4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004cec:	69bb      	ldr	r3, [r7, #24]
 8004cee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d00b      	beq.n	8004d0e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004cf6:	6a3b      	ldr	r3, [r7, #32]
 8004cf8:	f043 0308 	orr.w	r3, r3, #8
 8004cfc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004d06:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004d08:	2301      	movs	r3, #1
 8004d0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004d0e:	69bb      	ldr	r3, [r7, #24]
 8004d10:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d00b      	beq.n	8004d30 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004d18:	6a3b      	ldr	r3, [r7, #32]
 8004d1a:	f043 0302 	orr.w	r3, r3, #2
 8004d1e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004d28:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004d30:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d01c      	beq.n	8004d72 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004d38:	68f8      	ldr	r0, [r7, #12]
 8004d3a:	f7ff fe3b 	bl	80049b4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	6859      	ldr	r1, [r3, #4]
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681a      	ldr	r2, [r3, #0]
 8004d48:	4b0d      	ldr	r3, [pc, #52]	@ (8004d80 <I2C_IsErrorOccurred+0x1bc>)
 8004d4a:	400b      	ands	r3, r1
 8004d4c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004d52:	6a3b      	ldr	r3, [r7, #32]
 8004d54:	431a      	orrs	r2, r3
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	2220      	movs	r2, #32
 8004d5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2200      	movs	r2, #0
 8004d66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004d72:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004d76:	4618      	mov	r0, r3
 8004d78:	3728      	adds	r7, #40	@ 0x28
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	bd80      	pop	{r7, pc}
 8004d7e:	bf00      	nop
 8004d80:	fe00e800 	.word	0xfe00e800

08004d84 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004d84:	b480      	push	{r7}
 8004d86:	b087      	sub	sp, #28
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	60f8      	str	r0, [r7, #12]
 8004d8c:	607b      	str	r3, [r7, #4]
 8004d8e:	460b      	mov	r3, r1
 8004d90:	817b      	strh	r3, [r7, #10]
 8004d92:	4613      	mov	r3, r2
 8004d94:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004d96:	897b      	ldrh	r3, [r7, #10]
 8004d98:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004d9c:	7a7b      	ldrb	r3, [r7, #9]
 8004d9e:	041b      	lsls	r3, r3, #16
 8004da0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004da4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004daa:	6a3b      	ldr	r3, [r7, #32]
 8004dac:	4313      	orrs	r3, r2
 8004dae:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004db2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	685a      	ldr	r2, [r3, #4]
 8004dba:	6a3b      	ldr	r3, [r7, #32]
 8004dbc:	0d5b      	lsrs	r3, r3, #21
 8004dbe:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004dc2:	4b08      	ldr	r3, [pc, #32]	@ (8004de4 <I2C_TransferConfig+0x60>)
 8004dc4:	430b      	orrs	r3, r1
 8004dc6:	43db      	mvns	r3, r3
 8004dc8:	ea02 0103 	and.w	r1, r2, r3
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	697a      	ldr	r2, [r7, #20]
 8004dd2:	430a      	orrs	r2, r1
 8004dd4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004dd6:	bf00      	nop
 8004dd8:	371c      	adds	r7, #28
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de0:	4770      	bx	lr
 8004de2:	bf00      	nop
 8004de4:	03ff63ff 	.word	0x03ff63ff

08004de8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b083      	sub	sp, #12
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
 8004df0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	2b20      	cmp	r3, #32
 8004dfc:	d138      	bne.n	8004e70 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004e04:	2b01      	cmp	r3, #1
 8004e06:	d101      	bne.n	8004e0c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004e08:	2302      	movs	r3, #2
 8004e0a:	e032      	b.n	8004e72 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2201      	movs	r2, #1
 8004e10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2224      	movs	r2, #36	@ 0x24
 8004e18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	681a      	ldr	r2, [r3, #0]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f022 0201 	bic.w	r2, r2, #1
 8004e2a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	681a      	ldr	r2, [r3, #0]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004e3a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	6819      	ldr	r1, [r3, #0]
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	683a      	ldr	r2, [r7, #0]
 8004e48:	430a      	orrs	r2, r1
 8004e4a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f042 0201 	orr.w	r2, r2, #1
 8004e5a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2220      	movs	r2, #32
 8004e60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2200      	movs	r2, #0
 8004e68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	e000      	b.n	8004e72 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004e70:	2302      	movs	r3, #2
  }
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	370c      	adds	r7, #12
 8004e76:	46bd      	mov	sp, r7
 8004e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7c:	4770      	bx	lr

08004e7e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004e7e:	b480      	push	{r7}
 8004e80:	b085      	sub	sp, #20
 8004e82:	af00      	add	r7, sp, #0
 8004e84:	6078      	str	r0, [r7, #4]
 8004e86:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e8e:	b2db      	uxtb	r3, r3
 8004e90:	2b20      	cmp	r3, #32
 8004e92:	d139      	bne.n	8004f08 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004e9a:	2b01      	cmp	r3, #1
 8004e9c:	d101      	bne.n	8004ea2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004e9e:	2302      	movs	r3, #2
 8004ea0:	e033      	b.n	8004f0a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2201      	movs	r2, #1
 8004ea6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2224      	movs	r2, #36	@ 0x24
 8004eae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	681a      	ldr	r2, [r3, #0]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f022 0201 	bic.w	r2, r2, #1
 8004ec0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004ed0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	021b      	lsls	r3, r3, #8
 8004ed6:	68fa      	ldr	r2, [r7, #12]
 8004ed8:	4313      	orrs	r3, r2
 8004eda:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	68fa      	ldr	r2, [r7, #12]
 8004ee2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	681a      	ldr	r2, [r3, #0]
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f042 0201 	orr.w	r2, r2, #1
 8004ef2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2220      	movs	r2, #32
 8004ef8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2200      	movs	r2, #0
 8004f00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004f04:	2300      	movs	r3, #0
 8004f06:	e000      	b.n	8004f0a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004f08:	2302      	movs	r3, #2
  }
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	3714      	adds	r7, #20
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f14:	4770      	bx	lr

08004f16 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8004f16:	b580      	push	{r7, lr}
 8004f18:	b084      	sub	sp, #16
 8004f1a:	af00      	add	r7, sp, #0
 8004f1c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d101      	bne.n	8004f28 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8004f24:	2301      	movs	r3, #1
 8004f26:	e041      	b.n	8004fac <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8004f30:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f245 5255 	movw	r2, #21845	@ 0x5555
 8004f3a:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	687a      	ldr	r2, [r7, #4]
 8004f42:	6852      	ldr	r2, [r2, #4]
 8004f44:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	687a      	ldr	r2, [r7, #4]
 8004f4c:	6892      	ldr	r2, [r2, #8]
 8004f4e:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8004f50:	f7fe fa88 	bl	8003464 <HAL_GetTick>
 8004f54:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8004f56:	e00f      	b.n	8004f78 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8004f58:	f7fe fa84 	bl	8003464 <HAL_GetTick>
 8004f5c:	4602      	mov	r2, r0
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	1ad3      	subs	r3, r2, r3
 8004f62:	2b31      	cmp	r3, #49	@ 0x31
 8004f64:	d908      	bls.n	8004f78 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	68db      	ldr	r3, [r3, #12]
 8004f6c:	f003 0307 	and.w	r3, r3, #7
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d001      	beq.n	8004f78 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8004f74:	2303      	movs	r3, #3
 8004f76:	e019      	b.n	8004fac <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	68db      	ldr	r3, [r3, #12]
 8004f7e:	f003 0307 	and.w	r3, r3, #7
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d1e8      	bne.n	8004f58 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	691a      	ldr	r2, [r3, #16]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	68db      	ldr	r3, [r3, #12]
 8004f90:	429a      	cmp	r2, r3
 8004f92:	d005      	beq.n	8004fa0 <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	687a      	ldr	r2, [r7, #4]
 8004f9a:	68d2      	ldr	r2, [r2, #12]
 8004f9c:	611a      	str	r2, [r3, #16]
 8004f9e:	e004      	b.n	8004faa <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8004fa8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004faa:	2300      	movs	r3, #0
}
 8004fac:	4618      	mov	r0, r3
 8004fae:	3710      	adds	r7, #16
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	bd80      	pop	{r7, pc}

08004fb4 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8004fb4:	b480      	push	{r7}
 8004fb6:	b083      	sub	sp, #12
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8004fc4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004fc6:	2300      	movs	r3, #0
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	370c      	adds	r7, #12
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd2:	4770      	bx	lr

08004fd4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b085      	sub	sp, #20
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d141      	bne.n	8005066 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004fe2:	4b4b      	ldr	r3, [pc, #300]	@ (8005110 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004fea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fee:	d131      	bne.n	8005054 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004ff0:	4b47      	ldr	r3, [pc, #284]	@ (8005110 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ff2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004ff6:	4a46      	ldr	r2, [pc, #280]	@ (8005110 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ff8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ffc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005000:	4b43      	ldr	r3, [pc, #268]	@ (8005110 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005008:	4a41      	ldr	r2, [pc, #260]	@ (8005110 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800500a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800500e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005010:	4b40      	ldr	r3, [pc, #256]	@ (8005114 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	2232      	movs	r2, #50	@ 0x32
 8005016:	fb02 f303 	mul.w	r3, r2, r3
 800501a:	4a3f      	ldr	r2, [pc, #252]	@ (8005118 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800501c:	fba2 2303 	umull	r2, r3, r2, r3
 8005020:	0c9b      	lsrs	r3, r3, #18
 8005022:	3301      	adds	r3, #1
 8005024:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005026:	e002      	b.n	800502e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	3b01      	subs	r3, #1
 800502c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800502e:	4b38      	ldr	r3, [pc, #224]	@ (8005110 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005030:	695b      	ldr	r3, [r3, #20]
 8005032:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005036:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800503a:	d102      	bne.n	8005042 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d1f2      	bne.n	8005028 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005042:	4b33      	ldr	r3, [pc, #204]	@ (8005110 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005044:	695b      	ldr	r3, [r3, #20]
 8005046:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800504a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800504e:	d158      	bne.n	8005102 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005050:	2303      	movs	r3, #3
 8005052:	e057      	b.n	8005104 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005054:	4b2e      	ldr	r3, [pc, #184]	@ (8005110 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005056:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800505a:	4a2d      	ldr	r2, [pc, #180]	@ (8005110 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800505c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005060:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005064:	e04d      	b.n	8005102 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800506c:	d141      	bne.n	80050f2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800506e:	4b28      	ldr	r3, [pc, #160]	@ (8005110 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005076:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800507a:	d131      	bne.n	80050e0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800507c:	4b24      	ldr	r3, [pc, #144]	@ (8005110 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800507e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005082:	4a23      	ldr	r2, [pc, #140]	@ (8005110 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005084:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005088:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800508c:	4b20      	ldr	r3, [pc, #128]	@ (8005110 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005094:	4a1e      	ldr	r2, [pc, #120]	@ (8005110 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005096:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800509a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800509c:	4b1d      	ldr	r3, [pc, #116]	@ (8005114 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	2232      	movs	r2, #50	@ 0x32
 80050a2:	fb02 f303 	mul.w	r3, r2, r3
 80050a6:	4a1c      	ldr	r2, [pc, #112]	@ (8005118 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80050a8:	fba2 2303 	umull	r2, r3, r2, r3
 80050ac:	0c9b      	lsrs	r3, r3, #18
 80050ae:	3301      	adds	r3, #1
 80050b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80050b2:	e002      	b.n	80050ba <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	3b01      	subs	r3, #1
 80050b8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80050ba:	4b15      	ldr	r3, [pc, #84]	@ (8005110 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050bc:	695b      	ldr	r3, [r3, #20]
 80050be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050c6:	d102      	bne.n	80050ce <HAL_PWREx_ControlVoltageScaling+0xfa>
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d1f2      	bne.n	80050b4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80050ce:	4b10      	ldr	r3, [pc, #64]	@ (8005110 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050d0:	695b      	ldr	r3, [r3, #20]
 80050d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050da:	d112      	bne.n	8005102 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80050dc:	2303      	movs	r3, #3
 80050de:	e011      	b.n	8005104 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80050e0:	4b0b      	ldr	r3, [pc, #44]	@ (8005110 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80050e6:	4a0a      	ldr	r2, [pc, #40]	@ (8005110 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050ec:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80050f0:	e007      	b.n	8005102 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80050f2:	4b07      	ldr	r3, [pc, #28]	@ (8005110 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80050fa:	4a05      	ldr	r2, [pc, #20]	@ (8005110 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050fc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005100:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005102:	2300      	movs	r3, #0
}
 8005104:	4618      	mov	r0, r3
 8005106:	3714      	adds	r7, #20
 8005108:	46bd      	mov	sp, r7
 800510a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510e:	4770      	bx	lr
 8005110:	40007000 	.word	0x40007000
 8005114:	20000004 	.word	0x20000004
 8005118:	431bde83 	.word	0x431bde83

0800511c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800511c:	b480      	push	{r7}
 800511e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005120:	4b05      	ldr	r3, [pc, #20]	@ (8005138 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005122:	689b      	ldr	r3, [r3, #8]
 8005124:	4a04      	ldr	r2, [pc, #16]	@ (8005138 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005126:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800512a:	6093      	str	r3, [r2, #8]
}
 800512c:	bf00      	nop
 800512e:	46bd      	mov	sp, r7
 8005130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005134:	4770      	bx	lr
 8005136:	bf00      	nop
 8005138:	40007000 	.word	0x40007000

0800513c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b088      	sub	sp, #32
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d101      	bne.n	800514e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800514a:	2301      	movs	r3, #1
 800514c:	e2fe      	b.n	800574c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f003 0301 	and.w	r3, r3, #1
 8005156:	2b00      	cmp	r3, #0
 8005158:	d075      	beq.n	8005246 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800515a:	4b97      	ldr	r3, [pc, #604]	@ (80053b8 <HAL_RCC_OscConfig+0x27c>)
 800515c:	689b      	ldr	r3, [r3, #8]
 800515e:	f003 030c 	and.w	r3, r3, #12
 8005162:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005164:	4b94      	ldr	r3, [pc, #592]	@ (80053b8 <HAL_RCC_OscConfig+0x27c>)
 8005166:	68db      	ldr	r3, [r3, #12]
 8005168:	f003 0303 	and.w	r3, r3, #3
 800516c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800516e:	69bb      	ldr	r3, [r7, #24]
 8005170:	2b0c      	cmp	r3, #12
 8005172:	d102      	bne.n	800517a <HAL_RCC_OscConfig+0x3e>
 8005174:	697b      	ldr	r3, [r7, #20]
 8005176:	2b03      	cmp	r3, #3
 8005178:	d002      	beq.n	8005180 <HAL_RCC_OscConfig+0x44>
 800517a:	69bb      	ldr	r3, [r7, #24]
 800517c:	2b08      	cmp	r3, #8
 800517e:	d10b      	bne.n	8005198 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005180:	4b8d      	ldr	r3, [pc, #564]	@ (80053b8 <HAL_RCC_OscConfig+0x27c>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005188:	2b00      	cmp	r3, #0
 800518a:	d05b      	beq.n	8005244 <HAL_RCC_OscConfig+0x108>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	685b      	ldr	r3, [r3, #4]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d157      	bne.n	8005244 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005194:	2301      	movs	r3, #1
 8005196:	e2d9      	b.n	800574c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	685b      	ldr	r3, [r3, #4]
 800519c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051a0:	d106      	bne.n	80051b0 <HAL_RCC_OscConfig+0x74>
 80051a2:	4b85      	ldr	r3, [pc, #532]	@ (80053b8 <HAL_RCC_OscConfig+0x27c>)
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a84      	ldr	r2, [pc, #528]	@ (80053b8 <HAL_RCC_OscConfig+0x27c>)
 80051a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051ac:	6013      	str	r3, [r2, #0]
 80051ae:	e01d      	b.n	80051ec <HAL_RCC_OscConfig+0xb0>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	685b      	ldr	r3, [r3, #4]
 80051b4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80051b8:	d10c      	bne.n	80051d4 <HAL_RCC_OscConfig+0x98>
 80051ba:	4b7f      	ldr	r3, [pc, #508]	@ (80053b8 <HAL_RCC_OscConfig+0x27c>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a7e      	ldr	r2, [pc, #504]	@ (80053b8 <HAL_RCC_OscConfig+0x27c>)
 80051c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80051c4:	6013      	str	r3, [r2, #0]
 80051c6:	4b7c      	ldr	r3, [pc, #496]	@ (80053b8 <HAL_RCC_OscConfig+0x27c>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4a7b      	ldr	r2, [pc, #492]	@ (80053b8 <HAL_RCC_OscConfig+0x27c>)
 80051cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051d0:	6013      	str	r3, [r2, #0]
 80051d2:	e00b      	b.n	80051ec <HAL_RCC_OscConfig+0xb0>
 80051d4:	4b78      	ldr	r3, [pc, #480]	@ (80053b8 <HAL_RCC_OscConfig+0x27c>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a77      	ldr	r2, [pc, #476]	@ (80053b8 <HAL_RCC_OscConfig+0x27c>)
 80051da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80051de:	6013      	str	r3, [r2, #0]
 80051e0:	4b75      	ldr	r3, [pc, #468]	@ (80053b8 <HAL_RCC_OscConfig+0x27c>)
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4a74      	ldr	r2, [pc, #464]	@ (80053b8 <HAL_RCC_OscConfig+0x27c>)
 80051e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80051ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d013      	beq.n	800521c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051f4:	f7fe f936 	bl	8003464 <HAL_GetTick>
 80051f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80051fa:	e008      	b.n	800520e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80051fc:	f7fe f932 	bl	8003464 <HAL_GetTick>
 8005200:	4602      	mov	r2, r0
 8005202:	693b      	ldr	r3, [r7, #16]
 8005204:	1ad3      	subs	r3, r2, r3
 8005206:	2b64      	cmp	r3, #100	@ 0x64
 8005208:	d901      	bls.n	800520e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800520a:	2303      	movs	r3, #3
 800520c:	e29e      	b.n	800574c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800520e:	4b6a      	ldr	r3, [pc, #424]	@ (80053b8 <HAL_RCC_OscConfig+0x27c>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005216:	2b00      	cmp	r3, #0
 8005218:	d0f0      	beq.n	80051fc <HAL_RCC_OscConfig+0xc0>
 800521a:	e014      	b.n	8005246 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800521c:	f7fe f922 	bl	8003464 <HAL_GetTick>
 8005220:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005222:	e008      	b.n	8005236 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005224:	f7fe f91e 	bl	8003464 <HAL_GetTick>
 8005228:	4602      	mov	r2, r0
 800522a:	693b      	ldr	r3, [r7, #16]
 800522c:	1ad3      	subs	r3, r2, r3
 800522e:	2b64      	cmp	r3, #100	@ 0x64
 8005230:	d901      	bls.n	8005236 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005232:	2303      	movs	r3, #3
 8005234:	e28a      	b.n	800574c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005236:	4b60      	ldr	r3, [pc, #384]	@ (80053b8 <HAL_RCC_OscConfig+0x27c>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800523e:	2b00      	cmp	r3, #0
 8005240:	d1f0      	bne.n	8005224 <HAL_RCC_OscConfig+0xe8>
 8005242:	e000      	b.n	8005246 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005244:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f003 0302 	and.w	r3, r3, #2
 800524e:	2b00      	cmp	r3, #0
 8005250:	d075      	beq.n	800533e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005252:	4b59      	ldr	r3, [pc, #356]	@ (80053b8 <HAL_RCC_OscConfig+0x27c>)
 8005254:	689b      	ldr	r3, [r3, #8]
 8005256:	f003 030c 	and.w	r3, r3, #12
 800525a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800525c:	4b56      	ldr	r3, [pc, #344]	@ (80053b8 <HAL_RCC_OscConfig+0x27c>)
 800525e:	68db      	ldr	r3, [r3, #12]
 8005260:	f003 0303 	and.w	r3, r3, #3
 8005264:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005266:	69bb      	ldr	r3, [r7, #24]
 8005268:	2b0c      	cmp	r3, #12
 800526a:	d102      	bne.n	8005272 <HAL_RCC_OscConfig+0x136>
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	2b02      	cmp	r3, #2
 8005270:	d002      	beq.n	8005278 <HAL_RCC_OscConfig+0x13c>
 8005272:	69bb      	ldr	r3, [r7, #24]
 8005274:	2b04      	cmp	r3, #4
 8005276:	d11f      	bne.n	80052b8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005278:	4b4f      	ldr	r3, [pc, #316]	@ (80053b8 <HAL_RCC_OscConfig+0x27c>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005280:	2b00      	cmp	r3, #0
 8005282:	d005      	beq.n	8005290 <HAL_RCC_OscConfig+0x154>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	68db      	ldr	r3, [r3, #12]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d101      	bne.n	8005290 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800528c:	2301      	movs	r3, #1
 800528e:	e25d      	b.n	800574c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005290:	4b49      	ldr	r3, [pc, #292]	@ (80053b8 <HAL_RCC_OscConfig+0x27c>)
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	691b      	ldr	r3, [r3, #16]
 800529c:	061b      	lsls	r3, r3, #24
 800529e:	4946      	ldr	r1, [pc, #280]	@ (80053b8 <HAL_RCC_OscConfig+0x27c>)
 80052a0:	4313      	orrs	r3, r2
 80052a2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80052a4:	4b45      	ldr	r3, [pc, #276]	@ (80053bc <HAL_RCC_OscConfig+0x280>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4618      	mov	r0, r3
 80052aa:	f7fd fd43 	bl	8002d34 <HAL_InitTick>
 80052ae:	4603      	mov	r3, r0
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d043      	beq.n	800533c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80052b4:	2301      	movs	r3, #1
 80052b6:	e249      	b.n	800574c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	68db      	ldr	r3, [r3, #12]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d023      	beq.n	8005308 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80052c0:	4b3d      	ldr	r3, [pc, #244]	@ (80053b8 <HAL_RCC_OscConfig+0x27c>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a3c      	ldr	r2, [pc, #240]	@ (80053b8 <HAL_RCC_OscConfig+0x27c>)
 80052c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052cc:	f7fe f8ca 	bl	8003464 <HAL_GetTick>
 80052d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80052d2:	e008      	b.n	80052e6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80052d4:	f7fe f8c6 	bl	8003464 <HAL_GetTick>
 80052d8:	4602      	mov	r2, r0
 80052da:	693b      	ldr	r3, [r7, #16]
 80052dc:	1ad3      	subs	r3, r2, r3
 80052de:	2b02      	cmp	r3, #2
 80052e0:	d901      	bls.n	80052e6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80052e2:	2303      	movs	r3, #3
 80052e4:	e232      	b.n	800574c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80052e6:	4b34      	ldr	r3, [pc, #208]	@ (80053b8 <HAL_RCC_OscConfig+0x27c>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d0f0      	beq.n	80052d4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052f2:	4b31      	ldr	r3, [pc, #196]	@ (80053b8 <HAL_RCC_OscConfig+0x27c>)
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	691b      	ldr	r3, [r3, #16]
 80052fe:	061b      	lsls	r3, r3, #24
 8005300:	492d      	ldr	r1, [pc, #180]	@ (80053b8 <HAL_RCC_OscConfig+0x27c>)
 8005302:	4313      	orrs	r3, r2
 8005304:	604b      	str	r3, [r1, #4]
 8005306:	e01a      	b.n	800533e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005308:	4b2b      	ldr	r3, [pc, #172]	@ (80053b8 <HAL_RCC_OscConfig+0x27c>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a2a      	ldr	r2, [pc, #168]	@ (80053b8 <HAL_RCC_OscConfig+0x27c>)
 800530e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005312:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005314:	f7fe f8a6 	bl	8003464 <HAL_GetTick>
 8005318:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800531a:	e008      	b.n	800532e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800531c:	f7fe f8a2 	bl	8003464 <HAL_GetTick>
 8005320:	4602      	mov	r2, r0
 8005322:	693b      	ldr	r3, [r7, #16]
 8005324:	1ad3      	subs	r3, r2, r3
 8005326:	2b02      	cmp	r3, #2
 8005328:	d901      	bls.n	800532e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800532a:	2303      	movs	r3, #3
 800532c:	e20e      	b.n	800574c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800532e:	4b22      	ldr	r3, [pc, #136]	@ (80053b8 <HAL_RCC_OscConfig+0x27c>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005336:	2b00      	cmp	r3, #0
 8005338:	d1f0      	bne.n	800531c <HAL_RCC_OscConfig+0x1e0>
 800533a:	e000      	b.n	800533e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800533c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f003 0308 	and.w	r3, r3, #8
 8005346:	2b00      	cmp	r3, #0
 8005348:	d041      	beq.n	80053ce <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	695b      	ldr	r3, [r3, #20]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d01c      	beq.n	800538c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005352:	4b19      	ldr	r3, [pc, #100]	@ (80053b8 <HAL_RCC_OscConfig+0x27c>)
 8005354:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005358:	4a17      	ldr	r2, [pc, #92]	@ (80053b8 <HAL_RCC_OscConfig+0x27c>)
 800535a:	f043 0301 	orr.w	r3, r3, #1
 800535e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005362:	f7fe f87f 	bl	8003464 <HAL_GetTick>
 8005366:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005368:	e008      	b.n	800537c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800536a:	f7fe f87b 	bl	8003464 <HAL_GetTick>
 800536e:	4602      	mov	r2, r0
 8005370:	693b      	ldr	r3, [r7, #16]
 8005372:	1ad3      	subs	r3, r2, r3
 8005374:	2b02      	cmp	r3, #2
 8005376:	d901      	bls.n	800537c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005378:	2303      	movs	r3, #3
 800537a:	e1e7      	b.n	800574c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800537c:	4b0e      	ldr	r3, [pc, #56]	@ (80053b8 <HAL_RCC_OscConfig+0x27c>)
 800537e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005382:	f003 0302 	and.w	r3, r3, #2
 8005386:	2b00      	cmp	r3, #0
 8005388:	d0ef      	beq.n	800536a <HAL_RCC_OscConfig+0x22e>
 800538a:	e020      	b.n	80053ce <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800538c:	4b0a      	ldr	r3, [pc, #40]	@ (80053b8 <HAL_RCC_OscConfig+0x27c>)
 800538e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005392:	4a09      	ldr	r2, [pc, #36]	@ (80053b8 <HAL_RCC_OscConfig+0x27c>)
 8005394:	f023 0301 	bic.w	r3, r3, #1
 8005398:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800539c:	f7fe f862 	bl	8003464 <HAL_GetTick>
 80053a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80053a2:	e00d      	b.n	80053c0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80053a4:	f7fe f85e 	bl	8003464 <HAL_GetTick>
 80053a8:	4602      	mov	r2, r0
 80053aa:	693b      	ldr	r3, [r7, #16]
 80053ac:	1ad3      	subs	r3, r2, r3
 80053ae:	2b02      	cmp	r3, #2
 80053b0:	d906      	bls.n	80053c0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80053b2:	2303      	movs	r3, #3
 80053b4:	e1ca      	b.n	800574c <HAL_RCC_OscConfig+0x610>
 80053b6:	bf00      	nop
 80053b8:	40021000 	.word	0x40021000
 80053bc:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80053c0:	4b8c      	ldr	r3, [pc, #560]	@ (80055f4 <HAL_RCC_OscConfig+0x4b8>)
 80053c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053c6:	f003 0302 	and.w	r3, r3, #2
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d1ea      	bne.n	80053a4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f003 0304 	and.w	r3, r3, #4
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	f000 80a6 	beq.w	8005528 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80053dc:	2300      	movs	r3, #0
 80053de:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80053e0:	4b84      	ldr	r3, [pc, #528]	@ (80055f4 <HAL_RCC_OscConfig+0x4b8>)
 80053e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d101      	bne.n	80053f0 <HAL_RCC_OscConfig+0x2b4>
 80053ec:	2301      	movs	r3, #1
 80053ee:	e000      	b.n	80053f2 <HAL_RCC_OscConfig+0x2b6>
 80053f0:	2300      	movs	r3, #0
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d00d      	beq.n	8005412 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80053f6:	4b7f      	ldr	r3, [pc, #508]	@ (80055f4 <HAL_RCC_OscConfig+0x4b8>)
 80053f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053fa:	4a7e      	ldr	r2, [pc, #504]	@ (80055f4 <HAL_RCC_OscConfig+0x4b8>)
 80053fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005400:	6593      	str	r3, [r2, #88]	@ 0x58
 8005402:	4b7c      	ldr	r3, [pc, #496]	@ (80055f4 <HAL_RCC_OscConfig+0x4b8>)
 8005404:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005406:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800540a:	60fb      	str	r3, [r7, #12]
 800540c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800540e:	2301      	movs	r3, #1
 8005410:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005412:	4b79      	ldr	r3, [pc, #484]	@ (80055f8 <HAL_RCC_OscConfig+0x4bc>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800541a:	2b00      	cmp	r3, #0
 800541c:	d118      	bne.n	8005450 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800541e:	4b76      	ldr	r3, [pc, #472]	@ (80055f8 <HAL_RCC_OscConfig+0x4bc>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4a75      	ldr	r2, [pc, #468]	@ (80055f8 <HAL_RCC_OscConfig+0x4bc>)
 8005424:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005428:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800542a:	f7fe f81b 	bl	8003464 <HAL_GetTick>
 800542e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005430:	e008      	b.n	8005444 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005432:	f7fe f817 	bl	8003464 <HAL_GetTick>
 8005436:	4602      	mov	r2, r0
 8005438:	693b      	ldr	r3, [r7, #16]
 800543a:	1ad3      	subs	r3, r2, r3
 800543c:	2b02      	cmp	r3, #2
 800543e:	d901      	bls.n	8005444 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005440:	2303      	movs	r3, #3
 8005442:	e183      	b.n	800574c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005444:	4b6c      	ldr	r3, [pc, #432]	@ (80055f8 <HAL_RCC_OscConfig+0x4bc>)
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800544c:	2b00      	cmp	r3, #0
 800544e:	d0f0      	beq.n	8005432 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	689b      	ldr	r3, [r3, #8]
 8005454:	2b01      	cmp	r3, #1
 8005456:	d108      	bne.n	800546a <HAL_RCC_OscConfig+0x32e>
 8005458:	4b66      	ldr	r3, [pc, #408]	@ (80055f4 <HAL_RCC_OscConfig+0x4b8>)
 800545a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800545e:	4a65      	ldr	r2, [pc, #404]	@ (80055f4 <HAL_RCC_OscConfig+0x4b8>)
 8005460:	f043 0301 	orr.w	r3, r3, #1
 8005464:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005468:	e024      	b.n	80054b4 <HAL_RCC_OscConfig+0x378>
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	689b      	ldr	r3, [r3, #8]
 800546e:	2b05      	cmp	r3, #5
 8005470:	d110      	bne.n	8005494 <HAL_RCC_OscConfig+0x358>
 8005472:	4b60      	ldr	r3, [pc, #384]	@ (80055f4 <HAL_RCC_OscConfig+0x4b8>)
 8005474:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005478:	4a5e      	ldr	r2, [pc, #376]	@ (80055f4 <HAL_RCC_OscConfig+0x4b8>)
 800547a:	f043 0304 	orr.w	r3, r3, #4
 800547e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005482:	4b5c      	ldr	r3, [pc, #368]	@ (80055f4 <HAL_RCC_OscConfig+0x4b8>)
 8005484:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005488:	4a5a      	ldr	r2, [pc, #360]	@ (80055f4 <HAL_RCC_OscConfig+0x4b8>)
 800548a:	f043 0301 	orr.w	r3, r3, #1
 800548e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005492:	e00f      	b.n	80054b4 <HAL_RCC_OscConfig+0x378>
 8005494:	4b57      	ldr	r3, [pc, #348]	@ (80055f4 <HAL_RCC_OscConfig+0x4b8>)
 8005496:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800549a:	4a56      	ldr	r2, [pc, #344]	@ (80055f4 <HAL_RCC_OscConfig+0x4b8>)
 800549c:	f023 0301 	bic.w	r3, r3, #1
 80054a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80054a4:	4b53      	ldr	r3, [pc, #332]	@ (80055f4 <HAL_RCC_OscConfig+0x4b8>)
 80054a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054aa:	4a52      	ldr	r2, [pc, #328]	@ (80055f4 <HAL_RCC_OscConfig+0x4b8>)
 80054ac:	f023 0304 	bic.w	r3, r3, #4
 80054b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	689b      	ldr	r3, [r3, #8]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d016      	beq.n	80054ea <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054bc:	f7fd ffd2 	bl	8003464 <HAL_GetTick>
 80054c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80054c2:	e00a      	b.n	80054da <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054c4:	f7fd ffce 	bl	8003464 <HAL_GetTick>
 80054c8:	4602      	mov	r2, r0
 80054ca:	693b      	ldr	r3, [r7, #16]
 80054cc:	1ad3      	subs	r3, r2, r3
 80054ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d901      	bls.n	80054da <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80054d6:	2303      	movs	r3, #3
 80054d8:	e138      	b.n	800574c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80054da:	4b46      	ldr	r3, [pc, #280]	@ (80055f4 <HAL_RCC_OscConfig+0x4b8>)
 80054dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054e0:	f003 0302 	and.w	r3, r3, #2
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d0ed      	beq.n	80054c4 <HAL_RCC_OscConfig+0x388>
 80054e8:	e015      	b.n	8005516 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054ea:	f7fd ffbb 	bl	8003464 <HAL_GetTick>
 80054ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80054f0:	e00a      	b.n	8005508 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054f2:	f7fd ffb7 	bl	8003464 <HAL_GetTick>
 80054f6:	4602      	mov	r2, r0
 80054f8:	693b      	ldr	r3, [r7, #16]
 80054fa:	1ad3      	subs	r3, r2, r3
 80054fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005500:	4293      	cmp	r3, r2
 8005502:	d901      	bls.n	8005508 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005504:	2303      	movs	r3, #3
 8005506:	e121      	b.n	800574c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005508:	4b3a      	ldr	r3, [pc, #232]	@ (80055f4 <HAL_RCC_OscConfig+0x4b8>)
 800550a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800550e:	f003 0302 	and.w	r3, r3, #2
 8005512:	2b00      	cmp	r3, #0
 8005514:	d1ed      	bne.n	80054f2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005516:	7ffb      	ldrb	r3, [r7, #31]
 8005518:	2b01      	cmp	r3, #1
 800551a:	d105      	bne.n	8005528 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800551c:	4b35      	ldr	r3, [pc, #212]	@ (80055f4 <HAL_RCC_OscConfig+0x4b8>)
 800551e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005520:	4a34      	ldr	r2, [pc, #208]	@ (80055f4 <HAL_RCC_OscConfig+0x4b8>)
 8005522:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005526:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f003 0320 	and.w	r3, r3, #32
 8005530:	2b00      	cmp	r3, #0
 8005532:	d03c      	beq.n	80055ae <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	699b      	ldr	r3, [r3, #24]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d01c      	beq.n	8005576 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800553c:	4b2d      	ldr	r3, [pc, #180]	@ (80055f4 <HAL_RCC_OscConfig+0x4b8>)
 800553e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005542:	4a2c      	ldr	r2, [pc, #176]	@ (80055f4 <HAL_RCC_OscConfig+0x4b8>)
 8005544:	f043 0301 	orr.w	r3, r3, #1
 8005548:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800554c:	f7fd ff8a 	bl	8003464 <HAL_GetTick>
 8005550:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005552:	e008      	b.n	8005566 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005554:	f7fd ff86 	bl	8003464 <HAL_GetTick>
 8005558:	4602      	mov	r2, r0
 800555a:	693b      	ldr	r3, [r7, #16]
 800555c:	1ad3      	subs	r3, r2, r3
 800555e:	2b02      	cmp	r3, #2
 8005560:	d901      	bls.n	8005566 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8005562:	2303      	movs	r3, #3
 8005564:	e0f2      	b.n	800574c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005566:	4b23      	ldr	r3, [pc, #140]	@ (80055f4 <HAL_RCC_OscConfig+0x4b8>)
 8005568:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800556c:	f003 0302 	and.w	r3, r3, #2
 8005570:	2b00      	cmp	r3, #0
 8005572:	d0ef      	beq.n	8005554 <HAL_RCC_OscConfig+0x418>
 8005574:	e01b      	b.n	80055ae <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005576:	4b1f      	ldr	r3, [pc, #124]	@ (80055f4 <HAL_RCC_OscConfig+0x4b8>)
 8005578:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800557c:	4a1d      	ldr	r2, [pc, #116]	@ (80055f4 <HAL_RCC_OscConfig+0x4b8>)
 800557e:	f023 0301 	bic.w	r3, r3, #1
 8005582:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005586:	f7fd ff6d 	bl	8003464 <HAL_GetTick>
 800558a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800558c:	e008      	b.n	80055a0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800558e:	f7fd ff69 	bl	8003464 <HAL_GetTick>
 8005592:	4602      	mov	r2, r0
 8005594:	693b      	ldr	r3, [r7, #16]
 8005596:	1ad3      	subs	r3, r2, r3
 8005598:	2b02      	cmp	r3, #2
 800559a:	d901      	bls.n	80055a0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800559c:	2303      	movs	r3, #3
 800559e:	e0d5      	b.n	800574c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80055a0:	4b14      	ldr	r3, [pc, #80]	@ (80055f4 <HAL_RCC_OscConfig+0x4b8>)
 80055a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80055a6:	f003 0302 	and.w	r3, r3, #2
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d1ef      	bne.n	800558e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	69db      	ldr	r3, [r3, #28]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	f000 80c9 	beq.w	800574a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80055b8:	4b0e      	ldr	r3, [pc, #56]	@ (80055f4 <HAL_RCC_OscConfig+0x4b8>)
 80055ba:	689b      	ldr	r3, [r3, #8]
 80055bc:	f003 030c 	and.w	r3, r3, #12
 80055c0:	2b0c      	cmp	r3, #12
 80055c2:	f000 8083 	beq.w	80056cc <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	69db      	ldr	r3, [r3, #28]
 80055ca:	2b02      	cmp	r3, #2
 80055cc:	d15e      	bne.n	800568c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055ce:	4b09      	ldr	r3, [pc, #36]	@ (80055f4 <HAL_RCC_OscConfig+0x4b8>)
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4a08      	ldr	r2, [pc, #32]	@ (80055f4 <HAL_RCC_OscConfig+0x4b8>)
 80055d4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80055d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055da:	f7fd ff43 	bl	8003464 <HAL_GetTick>
 80055de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80055e0:	e00c      	b.n	80055fc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80055e2:	f7fd ff3f 	bl	8003464 <HAL_GetTick>
 80055e6:	4602      	mov	r2, r0
 80055e8:	693b      	ldr	r3, [r7, #16]
 80055ea:	1ad3      	subs	r3, r2, r3
 80055ec:	2b02      	cmp	r3, #2
 80055ee:	d905      	bls.n	80055fc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80055f0:	2303      	movs	r3, #3
 80055f2:	e0ab      	b.n	800574c <HAL_RCC_OscConfig+0x610>
 80055f4:	40021000 	.word	0x40021000
 80055f8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80055fc:	4b55      	ldr	r3, [pc, #340]	@ (8005754 <HAL_RCC_OscConfig+0x618>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005604:	2b00      	cmp	r3, #0
 8005606:	d1ec      	bne.n	80055e2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005608:	4b52      	ldr	r3, [pc, #328]	@ (8005754 <HAL_RCC_OscConfig+0x618>)
 800560a:	68da      	ldr	r2, [r3, #12]
 800560c:	4b52      	ldr	r3, [pc, #328]	@ (8005758 <HAL_RCC_OscConfig+0x61c>)
 800560e:	4013      	ands	r3, r2
 8005610:	687a      	ldr	r2, [r7, #4]
 8005612:	6a11      	ldr	r1, [r2, #32]
 8005614:	687a      	ldr	r2, [r7, #4]
 8005616:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005618:	3a01      	subs	r2, #1
 800561a:	0112      	lsls	r2, r2, #4
 800561c:	4311      	orrs	r1, r2
 800561e:	687a      	ldr	r2, [r7, #4]
 8005620:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8005622:	0212      	lsls	r2, r2, #8
 8005624:	4311      	orrs	r1, r2
 8005626:	687a      	ldr	r2, [r7, #4]
 8005628:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800562a:	0852      	lsrs	r2, r2, #1
 800562c:	3a01      	subs	r2, #1
 800562e:	0552      	lsls	r2, r2, #21
 8005630:	4311      	orrs	r1, r2
 8005632:	687a      	ldr	r2, [r7, #4]
 8005634:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005636:	0852      	lsrs	r2, r2, #1
 8005638:	3a01      	subs	r2, #1
 800563a:	0652      	lsls	r2, r2, #25
 800563c:	4311      	orrs	r1, r2
 800563e:	687a      	ldr	r2, [r7, #4]
 8005640:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005642:	06d2      	lsls	r2, r2, #27
 8005644:	430a      	orrs	r2, r1
 8005646:	4943      	ldr	r1, [pc, #268]	@ (8005754 <HAL_RCC_OscConfig+0x618>)
 8005648:	4313      	orrs	r3, r2
 800564a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800564c:	4b41      	ldr	r3, [pc, #260]	@ (8005754 <HAL_RCC_OscConfig+0x618>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4a40      	ldr	r2, [pc, #256]	@ (8005754 <HAL_RCC_OscConfig+0x618>)
 8005652:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005656:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005658:	4b3e      	ldr	r3, [pc, #248]	@ (8005754 <HAL_RCC_OscConfig+0x618>)
 800565a:	68db      	ldr	r3, [r3, #12]
 800565c:	4a3d      	ldr	r2, [pc, #244]	@ (8005754 <HAL_RCC_OscConfig+0x618>)
 800565e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005662:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005664:	f7fd fefe 	bl	8003464 <HAL_GetTick>
 8005668:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800566a:	e008      	b.n	800567e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800566c:	f7fd fefa 	bl	8003464 <HAL_GetTick>
 8005670:	4602      	mov	r2, r0
 8005672:	693b      	ldr	r3, [r7, #16]
 8005674:	1ad3      	subs	r3, r2, r3
 8005676:	2b02      	cmp	r3, #2
 8005678:	d901      	bls.n	800567e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800567a:	2303      	movs	r3, #3
 800567c:	e066      	b.n	800574c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800567e:	4b35      	ldr	r3, [pc, #212]	@ (8005754 <HAL_RCC_OscConfig+0x618>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005686:	2b00      	cmp	r3, #0
 8005688:	d0f0      	beq.n	800566c <HAL_RCC_OscConfig+0x530>
 800568a:	e05e      	b.n	800574a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800568c:	4b31      	ldr	r3, [pc, #196]	@ (8005754 <HAL_RCC_OscConfig+0x618>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a30      	ldr	r2, [pc, #192]	@ (8005754 <HAL_RCC_OscConfig+0x618>)
 8005692:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005696:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005698:	f7fd fee4 	bl	8003464 <HAL_GetTick>
 800569c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800569e:	e008      	b.n	80056b2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056a0:	f7fd fee0 	bl	8003464 <HAL_GetTick>
 80056a4:	4602      	mov	r2, r0
 80056a6:	693b      	ldr	r3, [r7, #16]
 80056a8:	1ad3      	subs	r3, r2, r3
 80056aa:	2b02      	cmp	r3, #2
 80056ac:	d901      	bls.n	80056b2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80056ae:	2303      	movs	r3, #3
 80056b0:	e04c      	b.n	800574c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80056b2:	4b28      	ldr	r3, [pc, #160]	@ (8005754 <HAL_RCC_OscConfig+0x618>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d1f0      	bne.n	80056a0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80056be:	4b25      	ldr	r3, [pc, #148]	@ (8005754 <HAL_RCC_OscConfig+0x618>)
 80056c0:	68da      	ldr	r2, [r3, #12]
 80056c2:	4924      	ldr	r1, [pc, #144]	@ (8005754 <HAL_RCC_OscConfig+0x618>)
 80056c4:	4b25      	ldr	r3, [pc, #148]	@ (800575c <HAL_RCC_OscConfig+0x620>)
 80056c6:	4013      	ands	r3, r2
 80056c8:	60cb      	str	r3, [r1, #12]
 80056ca:	e03e      	b.n	800574a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	69db      	ldr	r3, [r3, #28]
 80056d0:	2b01      	cmp	r3, #1
 80056d2:	d101      	bne.n	80056d8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80056d4:	2301      	movs	r3, #1
 80056d6:	e039      	b.n	800574c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80056d8:	4b1e      	ldr	r3, [pc, #120]	@ (8005754 <HAL_RCC_OscConfig+0x618>)
 80056da:	68db      	ldr	r3, [r3, #12]
 80056dc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	f003 0203 	and.w	r2, r3, #3
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6a1b      	ldr	r3, [r3, #32]
 80056e8:	429a      	cmp	r2, r3
 80056ea:	d12c      	bne.n	8005746 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056f6:	3b01      	subs	r3, #1
 80056f8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056fa:	429a      	cmp	r2, r3
 80056fc:	d123      	bne.n	8005746 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005708:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800570a:	429a      	cmp	r2, r3
 800570c:	d11b      	bne.n	8005746 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005718:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800571a:	429a      	cmp	r2, r3
 800571c:	d113      	bne.n	8005746 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800571e:	697b      	ldr	r3, [r7, #20]
 8005720:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005728:	085b      	lsrs	r3, r3, #1
 800572a:	3b01      	subs	r3, #1
 800572c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800572e:	429a      	cmp	r2, r3
 8005730:	d109      	bne.n	8005746 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005732:	697b      	ldr	r3, [r7, #20]
 8005734:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800573c:	085b      	lsrs	r3, r3, #1
 800573e:	3b01      	subs	r3, #1
 8005740:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005742:	429a      	cmp	r2, r3
 8005744:	d001      	beq.n	800574a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8005746:	2301      	movs	r3, #1
 8005748:	e000      	b.n	800574c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800574a:	2300      	movs	r3, #0
}
 800574c:	4618      	mov	r0, r3
 800574e:	3720      	adds	r7, #32
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}
 8005754:	40021000 	.word	0x40021000
 8005758:	019f800c 	.word	0x019f800c
 800575c:	feeefffc 	.word	0xfeeefffc

08005760 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b086      	sub	sp, #24
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
 8005768:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800576a:	2300      	movs	r3, #0
 800576c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d101      	bne.n	8005778 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005774:	2301      	movs	r3, #1
 8005776:	e11e      	b.n	80059b6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005778:	4b91      	ldr	r3, [pc, #580]	@ (80059c0 <HAL_RCC_ClockConfig+0x260>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f003 030f 	and.w	r3, r3, #15
 8005780:	683a      	ldr	r2, [r7, #0]
 8005782:	429a      	cmp	r2, r3
 8005784:	d910      	bls.n	80057a8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005786:	4b8e      	ldr	r3, [pc, #568]	@ (80059c0 <HAL_RCC_ClockConfig+0x260>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f023 020f 	bic.w	r2, r3, #15
 800578e:	498c      	ldr	r1, [pc, #560]	@ (80059c0 <HAL_RCC_ClockConfig+0x260>)
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	4313      	orrs	r3, r2
 8005794:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005796:	4b8a      	ldr	r3, [pc, #552]	@ (80059c0 <HAL_RCC_ClockConfig+0x260>)
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f003 030f 	and.w	r3, r3, #15
 800579e:	683a      	ldr	r2, [r7, #0]
 80057a0:	429a      	cmp	r2, r3
 80057a2:	d001      	beq.n	80057a8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80057a4:	2301      	movs	r3, #1
 80057a6:	e106      	b.n	80059b6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f003 0301 	and.w	r3, r3, #1
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d073      	beq.n	800589c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	2b03      	cmp	r3, #3
 80057ba:	d129      	bne.n	8005810 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80057bc:	4b81      	ldr	r3, [pc, #516]	@ (80059c4 <HAL_RCC_ClockConfig+0x264>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d101      	bne.n	80057cc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80057c8:	2301      	movs	r3, #1
 80057ca:	e0f4      	b.n	80059b6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80057cc:	f000 f9d0 	bl	8005b70 <RCC_GetSysClockFreqFromPLLSource>
 80057d0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80057d2:	693b      	ldr	r3, [r7, #16]
 80057d4:	4a7c      	ldr	r2, [pc, #496]	@ (80059c8 <HAL_RCC_ClockConfig+0x268>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d93f      	bls.n	800585a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80057da:	4b7a      	ldr	r3, [pc, #488]	@ (80059c4 <HAL_RCC_ClockConfig+0x264>)
 80057dc:	689b      	ldr	r3, [r3, #8]
 80057de:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d009      	beq.n	80057fa <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d033      	beq.n	800585a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d12f      	bne.n	800585a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80057fa:	4b72      	ldr	r3, [pc, #456]	@ (80059c4 <HAL_RCC_ClockConfig+0x264>)
 80057fc:	689b      	ldr	r3, [r3, #8]
 80057fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005802:	4a70      	ldr	r2, [pc, #448]	@ (80059c4 <HAL_RCC_ClockConfig+0x264>)
 8005804:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005808:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800580a:	2380      	movs	r3, #128	@ 0x80
 800580c:	617b      	str	r3, [r7, #20]
 800580e:	e024      	b.n	800585a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	2b02      	cmp	r3, #2
 8005816:	d107      	bne.n	8005828 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005818:	4b6a      	ldr	r3, [pc, #424]	@ (80059c4 <HAL_RCC_ClockConfig+0x264>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005820:	2b00      	cmp	r3, #0
 8005822:	d109      	bne.n	8005838 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005824:	2301      	movs	r3, #1
 8005826:	e0c6      	b.n	80059b6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005828:	4b66      	ldr	r3, [pc, #408]	@ (80059c4 <HAL_RCC_ClockConfig+0x264>)
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005830:	2b00      	cmp	r3, #0
 8005832:	d101      	bne.n	8005838 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005834:	2301      	movs	r3, #1
 8005836:	e0be      	b.n	80059b6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005838:	f000 f8ce 	bl	80059d8 <HAL_RCC_GetSysClockFreq>
 800583c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800583e:	693b      	ldr	r3, [r7, #16]
 8005840:	4a61      	ldr	r2, [pc, #388]	@ (80059c8 <HAL_RCC_ClockConfig+0x268>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d909      	bls.n	800585a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005846:	4b5f      	ldr	r3, [pc, #380]	@ (80059c4 <HAL_RCC_ClockConfig+0x264>)
 8005848:	689b      	ldr	r3, [r3, #8]
 800584a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800584e:	4a5d      	ldr	r2, [pc, #372]	@ (80059c4 <HAL_RCC_ClockConfig+0x264>)
 8005850:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005854:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005856:	2380      	movs	r3, #128	@ 0x80
 8005858:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800585a:	4b5a      	ldr	r3, [pc, #360]	@ (80059c4 <HAL_RCC_ClockConfig+0x264>)
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	f023 0203 	bic.w	r2, r3, #3
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	4957      	ldr	r1, [pc, #348]	@ (80059c4 <HAL_RCC_ClockConfig+0x264>)
 8005868:	4313      	orrs	r3, r2
 800586a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800586c:	f7fd fdfa 	bl	8003464 <HAL_GetTick>
 8005870:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005872:	e00a      	b.n	800588a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005874:	f7fd fdf6 	bl	8003464 <HAL_GetTick>
 8005878:	4602      	mov	r2, r0
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	1ad3      	subs	r3, r2, r3
 800587e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005882:	4293      	cmp	r3, r2
 8005884:	d901      	bls.n	800588a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005886:	2303      	movs	r3, #3
 8005888:	e095      	b.n	80059b6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800588a:	4b4e      	ldr	r3, [pc, #312]	@ (80059c4 <HAL_RCC_ClockConfig+0x264>)
 800588c:	689b      	ldr	r3, [r3, #8]
 800588e:	f003 020c 	and.w	r2, r3, #12
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	685b      	ldr	r3, [r3, #4]
 8005896:	009b      	lsls	r3, r3, #2
 8005898:	429a      	cmp	r2, r3
 800589a:	d1eb      	bne.n	8005874 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f003 0302 	and.w	r3, r3, #2
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d023      	beq.n	80058f0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f003 0304 	and.w	r3, r3, #4
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d005      	beq.n	80058c0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80058b4:	4b43      	ldr	r3, [pc, #268]	@ (80059c4 <HAL_RCC_ClockConfig+0x264>)
 80058b6:	689b      	ldr	r3, [r3, #8]
 80058b8:	4a42      	ldr	r2, [pc, #264]	@ (80059c4 <HAL_RCC_ClockConfig+0x264>)
 80058ba:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80058be:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f003 0308 	and.w	r3, r3, #8
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d007      	beq.n	80058dc <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80058cc:	4b3d      	ldr	r3, [pc, #244]	@ (80059c4 <HAL_RCC_ClockConfig+0x264>)
 80058ce:	689b      	ldr	r3, [r3, #8]
 80058d0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80058d4:	4a3b      	ldr	r2, [pc, #236]	@ (80059c4 <HAL_RCC_ClockConfig+0x264>)
 80058d6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80058da:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80058dc:	4b39      	ldr	r3, [pc, #228]	@ (80059c4 <HAL_RCC_ClockConfig+0x264>)
 80058de:	689b      	ldr	r3, [r3, #8]
 80058e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	689b      	ldr	r3, [r3, #8]
 80058e8:	4936      	ldr	r1, [pc, #216]	@ (80059c4 <HAL_RCC_ClockConfig+0x264>)
 80058ea:	4313      	orrs	r3, r2
 80058ec:	608b      	str	r3, [r1, #8]
 80058ee:	e008      	b.n	8005902 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	2b80      	cmp	r3, #128	@ 0x80
 80058f4:	d105      	bne.n	8005902 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80058f6:	4b33      	ldr	r3, [pc, #204]	@ (80059c4 <HAL_RCC_ClockConfig+0x264>)
 80058f8:	689b      	ldr	r3, [r3, #8]
 80058fa:	4a32      	ldr	r2, [pc, #200]	@ (80059c4 <HAL_RCC_ClockConfig+0x264>)
 80058fc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005900:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005902:	4b2f      	ldr	r3, [pc, #188]	@ (80059c0 <HAL_RCC_ClockConfig+0x260>)
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f003 030f 	and.w	r3, r3, #15
 800590a:	683a      	ldr	r2, [r7, #0]
 800590c:	429a      	cmp	r2, r3
 800590e:	d21d      	bcs.n	800594c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005910:	4b2b      	ldr	r3, [pc, #172]	@ (80059c0 <HAL_RCC_ClockConfig+0x260>)
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f023 020f 	bic.w	r2, r3, #15
 8005918:	4929      	ldr	r1, [pc, #164]	@ (80059c0 <HAL_RCC_ClockConfig+0x260>)
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	4313      	orrs	r3, r2
 800591e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005920:	f7fd fda0 	bl	8003464 <HAL_GetTick>
 8005924:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005926:	e00a      	b.n	800593e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005928:	f7fd fd9c 	bl	8003464 <HAL_GetTick>
 800592c:	4602      	mov	r2, r0
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	1ad3      	subs	r3, r2, r3
 8005932:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005936:	4293      	cmp	r3, r2
 8005938:	d901      	bls.n	800593e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800593a:	2303      	movs	r3, #3
 800593c:	e03b      	b.n	80059b6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800593e:	4b20      	ldr	r3, [pc, #128]	@ (80059c0 <HAL_RCC_ClockConfig+0x260>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f003 030f 	and.w	r3, r3, #15
 8005946:	683a      	ldr	r2, [r7, #0]
 8005948:	429a      	cmp	r2, r3
 800594a:	d1ed      	bne.n	8005928 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f003 0304 	and.w	r3, r3, #4
 8005954:	2b00      	cmp	r3, #0
 8005956:	d008      	beq.n	800596a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005958:	4b1a      	ldr	r3, [pc, #104]	@ (80059c4 <HAL_RCC_ClockConfig+0x264>)
 800595a:	689b      	ldr	r3, [r3, #8]
 800595c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	68db      	ldr	r3, [r3, #12]
 8005964:	4917      	ldr	r1, [pc, #92]	@ (80059c4 <HAL_RCC_ClockConfig+0x264>)
 8005966:	4313      	orrs	r3, r2
 8005968:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f003 0308 	and.w	r3, r3, #8
 8005972:	2b00      	cmp	r3, #0
 8005974:	d009      	beq.n	800598a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005976:	4b13      	ldr	r3, [pc, #76]	@ (80059c4 <HAL_RCC_ClockConfig+0x264>)
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	691b      	ldr	r3, [r3, #16]
 8005982:	00db      	lsls	r3, r3, #3
 8005984:	490f      	ldr	r1, [pc, #60]	@ (80059c4 <HAL_RCC_ClockConfig+0x264>)
 8005986:	4313      	orrs	r3, r2
 8005988:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800598a:	f000 f825 	bl	80059d8 <HAL_RCC_GetSysClockFreq>
 800598e:	4602      	mov	r2, r0
 8005990:	4b0c      	ldr	r3, [pc, #48]	@ (80059c4 <HAL_RCC_ClockConfig+0x264>)
 8005992:	689b      	ldr	r3, [r3, #8]
 8005994:	091b      	lsrs	r3, r3, #4
 8005996:	f003 030f 	and.w	r3, r3, #15
 800599a:	490c      	ldr	r1, [pc, #48]	@ (80059cc <HAL_RCC_ClockConfig+0x26c>)
 800599c:	5ccb      	ldrb	r3, [r1, r3]
 800599e:	f003 031f 	and.w	r3, r3, #31
 80059a2:	fa22 f303 	lsr.w	r3, r2, r3
 80059a6:	4a0a      	ldr	r2, [pc, #40]	@ (80059d0 <HAL_RCC_ClockConfig+0x270>)
 80059a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80059aa:	4b0a      	ldr	r3, [pc, #40]	@ (80059d4 <HAL_RCC_ClockConfig+0x274>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	4618      	mov	r0, r3
 80059b0:	f7fd f9c0 	bl	8002d34 <HAL_InitTick>
 80059b4:	4603      	mov	r3, r0
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	3718      	adds	r7, #24
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bd80      	pop	{r7, pc}
 80059be:	bf00      	nop
 80059c0:	40022000 	.word	0x40022000
 80059c4:	40021000 	.word	0x40021000
 80059c8:	04c4b400 	.word	0x04c4b400
 80059cc:	0801baec 	.word	0x0801baec
 80059d0:	20000004 	.word	0x20000004
 80059d4:	20000008 	.word	0x20000008

080059d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80059d8:	b480      	push	{r7}
 80059da:	b087      	sub	sp, #28
 80059dc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80059de:	4b2c      	ldr	r3, [pc, #176]	@ (8005a90 <HAL_RCC_GetSysClockFreq+0xb8>)
 80059e0:	689b      	ldr	r3, [r3, #8]
 80059e2:	f003 030c 	and.w	r3, r3, #12
 80059e6:	2b04      	cmp	r3, #4
 80059e8:	d102      	bne.n	80059f0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80059ea:	4b2a      	ldr	r3, [pc, #168]	@ (8005a94 <HAL_RCC_GetSysClockFreq+0xbc>)
 80059ec:	613b      	str	r3, [r7, #16]
 80059ee:	e047      	b.n	8005a80 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80059f0:	4b27      	ldr	r3, [pc, #156]	@ (8005a90 <HAL_RCC_GetSysClockFreq+0xb8>)
 80059f2:	689b      	ldr	r3, [r3, #8]
 80059f4:	f003 030c 	and.w	r3, r3, #12
 80059f8:	2b08      	cmp	r3, #8
 80059fa:	d102      	bne.n	8005a02 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80059fc:	4b26      	ldr	r3, [pc, #152]	@ (8005a98 <HAL_RCC_GetSysClockFreq+0xc0>)
 80059fe:	613b      	str	r3, [r7, #16]
 8005a00:	e03e      	b.n	8005a80 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005a02:	4b23      	ldr	r3, [pc, #140]	@ (8005a90 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005a04:	689b      	ldr	r3, [r3, #8]
 8005a06:	f003 030c 	and.w	r3, r3, #12
 8005a0a:	2b0c      	cmp	r3, #12
 8005a0c:	d136      	bne.n	8005a7c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005a0e:	4b20      	ldr	r3, [pc, #128]	@ (8005a90 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005a10:	68db      	ldr	r3, [r3, #12]
 8005a12:	f003 0303 	and.w	r3, r3, #3
 8005a16:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005a18:	4b1d      	ldr	r3, [pc, #116]	@ (8005a90 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005a1a:	68db      	ldr	r3, [r3, #12]
 8005a1c:	091b      	lsrs	r3, r3, #4
 8005a1e:	f003 030f 	and.w	r3, r3, #15
 8005a22:	3301      	adds	r3, #1
 8005a24:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	2b03      	cmp	r3, #3
 8005a2a:	d10c      	bne.n	8005a46 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005a2c:	4a1a      	ldr	r2, [pc, #104]	@ (8005a98 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a34:	4a16      	ldr	r2, [pc, #88]	@ (8005a90 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005a36:	68d2      	ldr	r2, [r2, #12]
 8005a38:	0a12      	lsrs	r2, r2, #8
 8005a3a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005a3e:	fb02 f303 	mul.w	r3, r2, r3
 8005a42:	617b      	str	r3, [r7, #20]
      break;
 8005a44:	e00c      	b.n	8005a60 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005a46:	4a13      	ldr	r2, [pc, #76]	@ (8005a94 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005a48:	68bb      	ldr	r3, [r7, #8]
 8005a4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a4e:	4a10      	ldr	r2, [pc, #64]	@ (8005a90 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005a50:	68d2      	ldr	r2, [r2, #12]
 8005a52:	0a12      	lsrs	r2, r2, #8
 8005a54:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005a58:	fb02 f303 	mul.w	r3, r2, r3
 8005a5c:	617b      	str	r3, [r7, #20]
      break;
 8005a5e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005a60:	4b0b      	ldr	r3, [pc, #44]	@ (8005a90 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005a62:	68db      	ldr	r3, [r3, #12]
 8005a64:	0e5b      	lsrs	r3, r3, #25
 8005a66:	f003 0303 	and.w	r3, r3, #3
 8005a6a:	3301      	adds	r3, #1
 8005a6c:	005b      	lsls	r3, r3, #1
 8005a6e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005a70:	697a      	ldr	r2, [r7, #20]
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a78:	613b      	str	r3, [r7, #16]
 8005a7a:	e001      	b.n	8005a80 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005a80:	693b      	ldr	r3, [r7, #16]
}
 8005a82:	4618      	mov	r0, r3
 8005a84:	371c      	adds	r7, #28
 8005a86:	46bd      	mov	sp, r7
 8005a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8c:	4770      	bx	lr
 8005a8e:	bf00      	nop
 8005a90:	40021000 	.word	0x40021000
 8005a94:	00f42400 	.word	0x00f42400
 8005a98:	016e3600 	.word	0x016e3600

08005a9c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005aa0:	4b03      	ldr	r3, [pc, #12]	@ (8005ab0 <HAL_RCC_GetHCLKFreq+0x14>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
}
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aac:	4770      	bx	lr
 8005aae:	bf00      	nop
 8005ab0:	20000004 	.word	0x20000004

08005ab4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005ab8:	f7ff fff0 	bl	8005a9c <HAL_RCC_GetHCLKFreq>
 8005abc:	4602      	mov	r2, r0
 8005abe:	4b06      	ldr	r3, [pc, #24]	@ (8005ad8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005ac0:	689b      	ldr	r3, [r3, #8]
 8005ac2:	0a1b      	lsrs	r3, r3, #8
 8005ac4:	f003 0307 	and.w	r3, r3, #7
 8005ac8:	4904      	ldr	r1, [pc, #16]	@ (8005adc <HAL_RCC_GetPCLK1Freq+0x28>)
 8005aca:	5ccb      	ldrb	r3, [r1, r3]
 8005acc:	f003 031f 	and.w	r3, r3, #31
 8005ad0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	bd80      	pop	{r7, pc}
 8005ad8:	40021000 	.word	0x40021000
 8005adc:	0801bafc 	.word	0x0801bafc

08005ae0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005ae4:	f7ff ffda 	bl	8005a9c <HAL_RCC_GetHCLKFreq>
 8005ae8:	4602      	mov	r2, r0
 8005aea:	4b06      	ldr	r3, [pc, #24]	@ (8005b04 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	0adb      	lsrs	r3, r3, #11
 8005af0:	f003 0307 	and.w	r3, r3, #7
 8005af4:	4904      	ldr	r1, [pc, #16]	@ (8005b08 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005af6:	5ccb      	ldrb	r3, [r1, r3]
 8005af8:	f003 031f 	and.w	r3, r3, #31
 8005afc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b00:	4618      	mov	r0, r3
 8005b02:	bd80      	pop	{r7, pc}
 8005b04:	40021000 	.word	0x40021000
 8005b08:	0801bafc 	.word	0x0801bafc

08005b0c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b083      	sub	sp, #12
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
 8005b14:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	220f      	movs	r2, #15
 8005b1a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005b1c:	4b12      	ldr	r3, [pc, #72]	@ (8005b68 <HAL_RCC_GetClockConfig+0x5c>)
 8005b1e:	689b      	ldr	r3, [r3, #8]
 8005b20:	f003 0203 	and.w	r2, r3, #3
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005b28:	4b0f      	ldr	r3, [pc, #60]	@ (8005b68 <HAL_RCC_GetClockConfig+0x5c>)
 8005b2a:	689b      	ldr	r3, [r3, #8]
 8005b2c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005b34:	4b0c      	ldr	r3, [pc, #48]	@ (8005b68 <HAL_RCC_GetClockConfig+0x5c>)
 8005b36:	689b      	ldr	r3, [r3, #8]
 8005b38:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005b40:	4b09      	ldr	r3, [pc, #36]	@ (8005b68 <HAL_RCC_GetClockConfig+0x5c>)
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	08db      	lsrs	r3, r3, #3
 8005b46:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8005b4e:	4b07      	ldr	r3, [pc, #28]	@ (8005b6c <HAL_RCC_GetClockConfig+0x60>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f003 020f 	and.w	r2, r3, #15
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	601a      	str	r2, [r3, #0]
}
 8005b5a:	bf00      	nop
 8005b5c:	370c      	adds	r7, #12
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b64:	4770      	bx	lr
 8005b66:	bf00      	nop
 8005b68:	40021000 	.word	0x40021000
 8005b6c:	40022000 	.word	0x40022000

08005b70 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005b70:	b480      	push	{r7}
 8005b72:	b087      	sub	sp, #28
 8005b74:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005b76:	4b1e      	ldr	r3, [pc, #120]	@ (8005bf0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005b78:	68db      	ldr	r3, [r3, #12]
 8005b7a:	f003 0303 	and.w	r3, r3, #3
 8005b7e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005b80:	4b1b      	ldr	r3, [pc, #108]	@ (8005bf0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005b82:	68db      	ldr	r3, [r3, #12]
 8005b84:	091b      	lsrs	r3, r3, #4
 8005b86:	f003 030f 	and.w	r3, r3, #15
 8005b8a:	3301      	adds	r3, #1
 8005b8c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005b8e:	693b      	ldr	r3, [r7, #16]
 8005b90:	2b03      	cmp	r3, #3
 8005b92:	d10c      	bne.n	8005bae <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005b94:	4a17      	ldr	r2, [pc, #92]	@ (8005bf4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b9c:	4a14      	ldr	r2, [pc, #80]	@ (8005bf0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005b9e:	68d2      	ldr	r2, [r2, #12]
 8005ba0:	0a12      	lsrs	r2, r2, #8
 8005ba2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005ba6:	fb02 f303 	mul.w	r3, r2, r3
 8005baa:	617b      	str	r3, [r7, #20]
    break;
 8005bac:	e00c      	b.n	8005bc8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005bae:	4a12      	ldr	r2, [pc, #72]	@ (8005bf8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bb6:	4a0e      	ldr	r2, [pc, #56]	@ (8005bf0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005bb8:	68d2      	ldr	r2, [r2, #12]
 8005bba:	0a12      	lsrs	r2, r2, #8
 8005bbc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005bc0:	fb02 f303 	mul.w	r3, r2, r3
 8005bc4:	617b      	str	r3, [r7, #20]
    break;
 8005bc6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005bc8:	4b09      	ldr	r3, [pc, #36]	@ (8005bf0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005bca:	68db      	ldr	r3, [r3, #12]
 8005bcc:	0e5b      	lsrs	r3, r3, #25
 8005bce:	f003 0303 	and.w	r3, r3, #3
 8005bd2:	3301      	adds	r3, #1
 8005bd4:	005b      	lsls	r3, r3, #1
 8005bd6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005bd8:	697a      	ldr	r2, [r7, #20]
 8005bda:	68bb      	ldr	r3, [r7, #8]
 8005bdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005be0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005be2:	687b      	ldr	r3, [r7, #4]
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	371c      	adds	r7, #28
 8005be8:	46bd      	mov	sp, r7
 8005bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bee:	4770      	bx	lr
 8005bf0:	40021000 	.word	0x40021000
 8005bf4:	016e3600 	.word	0x016e3600
 8005bf8:	00f42400 	.word	0x00f42400

08005bfc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b086      	sub	sp, #24
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005c04:	2300      	movs	r3, #0
 8005c06:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005c08:	2300      	movs	r3, #0
 8005c0a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	f000 8098 	beq.w	8005d4a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c1e:	4b43      	ldr	r3, [pc, #268]	@ (8005d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005c20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d10d      	bne.n	8005c46 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c2a:	4b40      	ldr	r3, [pc, #256]	@ (8005d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005c2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c2e:	4a3f      	ldr	r2, [pc, #252]	@ (8005d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005c30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c34:	6593      	str	r3, [r2, #88]	@ 0x58
 8005c36:	4b3d      	ldr	r3, [pc, #244]	@ (8005d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005c38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c3e:	60bb      	str	r3, [r7, #8]
 8005c40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c42:	2301      	movs	r3, #1
 8005c44:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005c46:	4b3a      	ldr	r3, [pc, #232]	@ (8005d30 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	4a39      	ldr	r2, [pc, #228]	@ (8005d30 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005c4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c50:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005c52:	f7fd fc07 	bl	8003464 <HAL_GetTick>
 8005c56:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005c58:	e009      	b.n	8005c6e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c5a:	f7fd fc03 	bl	8003464 <HAL_GetTick>
 8005c5e:	4602      	mov	r2, r0
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	1ad3      	subs	r3, r2, r3
 8005c64:	2b02      	cmp	r3, #2
 8005c66:	d902      	bls.n	8005c6e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005c68:	2303      	movs	r3, #3
 8005c6a:	74fb      	strb	r3, [r7, #19]
        break;
 8005c6c:	e005      	b.n	8005c7a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005c6e:	4b30      	ldr	r3, [pc, #192]	@ (8005d30 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d0ef      	beq.n	8005c5a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005c7a:	7cfb      	ldrb	r3, [r7, #19]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d159      	bne.n	8005d34 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005c80:	4b2a      	ldr	r3, [pc, #168]	@ (8005d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005c82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c86:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c8a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005c8c:	697b      	ldr	r3, [r7, #20]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d01e      	beq.n	8005cd0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c96:	697a      	ldr	r2, [r7, #20]
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d019      	beq.n	8005cd0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005c9c:	4b23      	ldr	r3, [pc, #140]	@ (8005d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005c9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ca2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ca6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005ca8:	4b20      	ldr	r3, [pc, #128]	@ (8005d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005caa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cae:	4a1f      	ldr	r2, [pc, #124]	@ (8005d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005cb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005cb4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005cb8:	4b1c      	ldr	r3, [pc, #112]	@ (8005d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005cba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cbe:	4a1b      	ldr	r2, [pc, #108]	@ (8005d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005cc0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005cc4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005cc8:	4a18      	ldr	r2, [pc, #96]	@ (8005d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005cca:	697b      	ldr	r3, [r7, #20]
 8005ccc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005cd0:	697b      	ldr	r3, [r7, #20]
 8005cd2:	f003 0301 	and.w	r3, r3, #1
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d016      	beq.n	8005d08 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cda:	f7fd fbc3 	bl	8003464 <HAL_GetTick>
 8005cde:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005ce0:	e00b      	b.n	8005cfa <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ce2:	f7fd fbbf 	bl	8003464 <HAL_GetTick>
 8005ce6:	4602      	mov	r2, r0
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	1ad3      	subs	r3, r2, r3
 8005cec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d902      	bls.n	8005cfa <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005cf4:	2303      	movs	r3, #3
 8005cf6:	74fb      	strb	r3, [r7, #19]
            break;
 8005cf8:	e006      	b.n	8005d08 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8005d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005cfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d00:	f003 0302 	and.w	r3, r3, #2
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d0ec      	beq.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005d08:	7cfb      	ldrb	r3, [r7, #19]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d10b      	bne.n	8005d26 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005d0e:	4b07      	ldr	r3, [pc, #28]	@ (8005d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005d10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d14:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d1c:	4903      	ldr	r1, [pc, #12]	@ (8005d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005d24:	e008      	b.n	8005d38 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005d26:	7cfb      	ldrb	r3, [r7, #19]
 8005d28:	74bb      	strb	r3, [r7, #18]
 8005d2a:	e005      	b.n	8005d38 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005d2c:	40021000 	.word	0x40021000
 8005d30:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d34:	7cfb      	ldrb	r3, [r7, #19]
 8005d36:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005d38:	7c7b      	ldrb	r3, [r7, #17]
 8005d3a:	2b01      	cmp	r3, #1
 8005d3c:	d105      	bne.n	8005d4a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d3e:	4ba7      	ldr	r3, [pc, #668]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d42:	4aa6      	ldr	r2, [pc, #664]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d44:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005d48:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f003 0301 	and.w	r3, r3, #1
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d00a      	beq.n	8005d6c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005d56:	4ba1      	ldr	r3, [pc, #644]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d5c:	f023 0203 	bic.w	r2, r3, #3
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	685b      	ldr	r3, [r3, #4]
 8005d64:	499d      	ldr	r1, [pc, #628]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d66:	4313      	orrs	r3, r2
 8005d68:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f003 0302 	and.w	r3, r3, #2
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d00a      	beq.n	8005d8e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005d78:	4b98      	ldr	r3, [pc, #608]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d7e:	f023 020c 	bic.w	r2, r3, #12
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	689b      	ldr	r3, [r3, #8]
 8005d86:	4995      	ldr	r1, [pc, #596]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d88:	4313      	orrs	r3, r2
 8005d8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f003 0304 	and.w	r3, r3, #4
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d00a      	beq.n	8005db0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005d9a:	4b90      	ldr	r3, [pc, #576]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005da0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	68db      	ldr	r3, [r3, #12]
 8005da8:	498c      	ldr	r1, [pc, #560]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005daa:	4313      	orrs	r3, r2
 8005dac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f003 0308 	and.w	r3, r3, #8
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d00a      	beq.n	8005dd2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005dbc:	4b87      	ldr	r3, [pc, #540]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dc2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	691b      	ldr	r3, [r3, #16]
 8005dca:	4984      	ldr	r1, [pc, #528]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f003 0310 	and.w	r3, r3, #16
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d00a      	beq.n	8005df4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005dde:	4b7f      	ldr	r3, [pc, #508]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005de0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005de4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	695b      	ldr	r3, [r3, #20]
 8005dec:	497b      	ldr	r1, [pc, #492]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005dee:	4313      	orrs	r3, r2
 8005df0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f003 0320 	and.w	r3, r3, #32
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d00a      	beq.n	8005e16 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005e00:	4b76      	ldr	r3, [pc, #472]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e06:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	699b      	ldr	r3, [r3, #24]
 8005e0e:	4973      	ldr	r1, [pc, #460]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e10:	4313      	orrs	r3, r2
 8005e12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d00a      	beq.n	8005e38 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005e22:	4b6e      	ldr	r3, [pc, #440]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e28:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	69db      	ldr	r3, [r3, #28]
 8005e30:	496a      	ldr	r1, [pc, #424]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e32:	4313      	orrs	r3, r2
 8005e34:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d00a      	beq.n	8005e5a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005e44:	4b65      	ldr	r3, [pc, #404]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e4a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6a1b      	ldr	r3, [r3, #32]
 8005e52:	4962      	ldr	r1, [pc, #392]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e54:	4313      	orrs	r3, r2
 8005e56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d00a      	beq.n	8005e7c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005e66:	4b5d      	ldr	r3, [pc, #372]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e6c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e74:	4959      	ldr	r1, [pc, #356]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e76:	4313      	orrs	r3, r2
 8005e78:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d00a      	beq.n	8005e9e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005e88:	4b54      	ldr	r3, [pc, #336]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e8a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005e8e:	f023 0203 	bic.w	r2, r3, #3
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e96:	4951      	ldr	r1, [pc, #324]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e98:	4313      	orrs	r3, r2
 8005e9a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d00a      	beq.n	8005ec0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005eaa:	4b4c      	ldr	r3, [pc, #304]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005eac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005eb0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eb8:	4948      	ldr	r1, [pc, #288]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005eba:	4313      	orrs	r3, r2
 8005ebc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d015      	beq.n	8005ef8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005ecc:	4b43      	ldr	r3, [pc, #268]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ece:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ed2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005eda:	4940      	ldr	r1, [pc, #256]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005edc:	4313      	orrs	r3, r2
 8005ede:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ee6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005eea:	d105      	bne.n	8005ef8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005eec:	4b3b      	ldr	r3, [pc, #236]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005eee:	68db      	ldr	r3, [r3, #12]
 8005ef0:	4a3a      	ldr	r2, [pc, #232]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ef2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005ef6:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d015      	beq.n	8005f30 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005f04:	4b35      	ldr	r3, [pc, #212]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f0a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f12:	4932      	ldr	r1, [pc, #200]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f14:	4313      	orrs	r3, r2
 8005f16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f1e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005f22:	d105      	bne.n	8005f30 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005f24:	4b2d      	ldr	r3, [pc, #180]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f26:	68db      	ldr	r3, [r3, #12]
 8005f28:	4a2c      	ldr	r2, [pc, #176]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005f2e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d015      	beq.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005f3c:	4b27      	ldr	r3, [pc, #156]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f42:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f4a:	4924      	ldr	r1, [pc, #144]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f4c:	4313      	orrs	r3, r2
 8005f4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f56:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005f5a:	d105      	bne.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005f5c:	4b1f      	ldr	r3, [pc, #124]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f5e:	68db      	ldr	r3, [r3, #12]
 8005f60:	4a1e      	ldr	r2, [pc, #120]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f62:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005f66:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d015      	beq.n	8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005f74:	4b19      	ldr	r3, [pc, #100]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f7a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f82:	4916      	ldr	r1, [pc, #88]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f84:	4313      	orrs	r3, r2
 8005f86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f8e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005f92:	d105      	bne.n	8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005f94:	4b11      	ldr	r3, [pc, #68]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f96:	68db      	ldr	r3, [r3, #12]
 8005f98:	4a10      	ldr	r2, [pc, #64]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005f9e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d019      	beq.n	8005fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005fac:	4b0b      	ldr	r3, [pc, #44]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005fae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fb2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fba:	4908      	ldr	r1, [pc, #32]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005fbc:	4313      	orrs	r3, r2
 8005fbe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fc6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005fca:	d109      	bne.n	8005fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005fcc:	4b03      	ldr	r3, [pc, #12]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005fce:	68db      	ldr	r3, [r3, #12]
 8005fd0:	4a02      	ldr	r2, [pc, #8]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005fd2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005fd6:	60d3      	str	r3, [r2, #12]
 8005fd8:	e002      	b.n	8005fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8005fda:	bf00      	nop
 8005fdc:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d015      	beq.n	8006018 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005fec:	4b29      	ldr	r3, [pc, #164]	@ (8006094 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005fee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ff2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ffa:	4926      	ldr	r1, [pc, #152]	@ (8006094 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005ffc:	4313      	orrs	r3, r2
 8005ffe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006006:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800600a:	d105      	bne.n	8006018 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800600c:	4b21      	ldr	r3, [pc, #132]	@ (8006094 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800600e:	68db      	ldr	r3, [r3, #12]
 8006010:	4a20      	ldr	r2, [pc, #128]	@ (8006094 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006012:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006016:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006020:	2b00      	cmp	r3, #0
 8006022:	d015      	beq.n	8006050 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8006024:	4b1b      	ldr	r3, [pc, #108]	@ (8006094 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006026:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800602a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006032:	4918      	ldr	r1, [pc, #96]	@ (8006094 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006034:	4313      	orrs	r3, r2
 8006036:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800603e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006042:	d105      	bne.n	8006050 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006044:	4b13      	ldr	r3, [pc, #76]	@ (8006094 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006046:	68db      	ldr	r3, [r3, #12]
 8006048:	4a12      	ldr	r2, [pc, #72]	@ (8006094 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800604a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800604e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006058:	2b00      	cmp	r3, #0
 800605a:	d015      	beq.n	8006088 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800605c:	4b0d      	ldr	r3, [pc, #52]	@ (8006094 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800605e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006062:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800606a:	490a      	ldr	r1, [pc, #40]	@ (8006094 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800606c:	4313      	orrs	r3, r2
 800606e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006076:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800607a:	d105      	bne.n	8006088 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800607c:	4b05      	ldr	r3, [pc, #20]	@ (8006094 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800607e:	68db      	ldr	r3, [r3, #12]
 8006080:	4a04      	ldr	r2, [pc, #16]	@ (8006094 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006082:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006086:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8006088:	7cbb      	ldrb	r3, [r7, #18]
}
 800608a:	4618      	mov	r0, r3
 800608c:	3718      	adds	r7, #24
 800608e:	46bd      	mov	sp, r7
 8006090:	bd80      	pop	{r7, pc}
 8006092:	bf00      	nop
 8006094:	40021000 	.word	0x40021000

08006098 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b082      	sub	sp, #8
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d101      	bne.n	80060aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80060a6:	2301      	movs	r3, #1
 80060a8:	e049      	b.n	800613e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060b0:	b2db      	uxtb	r3, r3
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d106      	bne.n	80060c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2200      	movs	r2, #0
 80060ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80060be:	6878      	ldr	r0, [r7, #4]
 80060c0:	f000 f841 	bl	8006146 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2202      	movs	r2, #2
 80060c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681a      	ldr	r2, [r3, #0]
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	3304      	adds	r3, #4
 80060d4:	4619      	mov	r1, r3
 80060d6:	4610      	mov	r0, r2
 80060d8:	f000 fa30 	bl	800653c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2201      	movs	r2, #1
 80060e0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2201      	movs	r2, #1
 80060e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2201      	movs	r2, #1
 80060f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2201      	movs	r2, #1
 80060f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	2201      	movs	r2, #1
 8006100:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2201      	movs	r2, #1
 8006108:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2201      	movs	r2, #1
 8006110:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2201      	movs	r2, #1
 8006118:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2201      	movs	r2, #1
 8006120:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2201      	movs	r2, #1
 8006128:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2201      	movs	r2, #1
 8006130:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2201      	movs	r2, #1
 8006138:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800613c:	2300      	movs	r3, #0
}
 800613e:	4618      	mov	r0, r3
 8006140:	3708      	adds	r7, #8
 8006142:	46bd      	mov	sp, r7
 8006144:	bd80      	pop	{r7, pc}

08006146 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006146:	b480      	push	{r7}
 8006148:	b083      	sub	sp, #12
 800614a:	af00      	add	r7, sp, #0
 800614c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800614e:	bf00      	nop
 8006150:	370c      	adds	r7, #12
 8006152:	46bd      	mov	sp, r7
 8006154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006158:	4770      	bx	lr
	...

0800615c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800615c:	b480      	push	{r7}
 800615e:	b085      	sub	sp, #20
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800616a:	b2db      	uxtb	r3, r3
 800616c:	2b01      	cmp	r3, #1
 800616e:	d001      	beq.n	8006174 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006170:	2301      	movs	r3, #1
 8006172:	e054      	b.n	800621e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2202      	movs	r2, #2
 8006178:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	68da      	ldr	r2, [r3, #12]
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f042 0201 	orr.w	r2, r2, #1
 800618a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4a26      	ldr	r2, [pc, #152]	@ (800622c <HAL_TIM_Base_Start_IT+0xd0>)
 8006192:	4293      	cmp	r3, r2
 8006194:	d022      	beq.n	80061dc <HAL_TIM_Base_Start_IT+0x80>
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800619e:	d01d      	beq.n	80061dc <HAL_TIM_Base_Start_IT+0x80>
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	4a22      	ldr	r2, [pc, #136]	@ (8006230 <HAL_TIM_Base_Start_IT+0xd4>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d018      	beq.n	80061dc <HAL_TIM_Base_Start_IT+0x80>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	4a21      	ldr	r2, [pc, #132]	@ (8006234 <HAL_TIM_Base_Start_IT+0xd8>)
 80061b0:	4293      	cmp	r3, r2
 80061b2:	d013      	beq.n	80061dc <HAL_TIM_Base_Start_IT+0x80>
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	4a1f      	ldr	r2, [pc, #124]	@ (8006238 <HAL_TIM_Base_Start_IT+0xdc>)
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d00e      	beq.n	80061dc <HAL_TIM_Base_Start_IT+0x80>
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	4a1e      	ldr	r2, [pc, #120]	@ (800623c <HAL_TIM_Base_Start_IT+0xe0>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d009      	beq.n	80061dc <HAL_TIM_Base_Start_IT+0x80>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	4a1c      	ldr	r2, [pc, #112]	@ (8006240 <HAL_TIM_Base_Start_IT+0xe4>)
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d004      	beq.n	80061dc <HAL_TIM_Base_Start_IT+0x80>
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	4a1b      	ldr	r2, [pc, #108]	@ (8006244 <HAL_TIM_Base_Start_IT+0xe8>)
 80061d8:	4293      	cmp	r3, r2
 80061da:	d115      	bne.n	8006208 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	689a      	ldr	r2, [r3, #8]
 80061e2:	4b19      	ldr	r3, [pc, #100]	@ (8006248 <HAL_TIM_Base_Start_IT+0xec>)
 80061e4:	4013      	ands	r3, r2
 80061e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	2b06      	cmp	r3, #6
 80061ec:	d015      	beq.n	800621a <HAL_TIM_Base_Start_IT+0xbe>
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80061f4:	d011      	beq.n	800621a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	681a      	ldr	r2, [r3, #0]
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f042 0201 	orr.w	r2, r2, #1
 8006204:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006206:	e008      	b.n	800621a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	681a      	ldr	r2, [r3, #0]
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f042 0201 	orr.w	r2, r2, #1
 8006216:	601a      	str	r2, [r3, #0]
 8006218:	e000      	b.n	800621c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800621a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800621c:	2300      	movs	r3, #0
}
 800621e:	4618      	mov	r0, r3
 8006220:	3714      	adds	r7, #20
 8006222:	46bd      	mov	sp, r7
 8006224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006228:	4770      	bx	lr
 800622a:	bf00      	nop
 800622c:	40012c00 	.word	0x40012c00
 8006230:	40000400 	.word	0x40000400
 8006234:	40000800 	.word	0x40000800
 8006238:	40000c00 	.word	0x40000c00
 800623c:	40013400 	.word	0x40013400
 8006240:	40014000 	.word	0x40014000
 8006244:	40015000 	.word	0x40015000
 8006248:	00010007 	.word	0x00010007

0800624c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b084      	sub	sp, #16
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	68db      	ldr	r3, [r3, #12]
 800625a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	691b      	ldr	r3, [r3, #16]
 8006262:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006264:	68bb      	ldr	r3, [r7, #8]
 8006266:	f003 0302 	and.w	r3, r3, #2
 800626a:	2b00      	cmp	r3, #0
 800626c:	d020      	beq.n	80062b0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	f003 0302 	and.w	r3, r3, #2
 8006274:	2b00      	cmp	r3, #0
 8006276:	d01b      	beq.n	80062b0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f06f 0202 	mvn.w	r2, #2
 8006280:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2201      	movs	r2, #1
 8006286:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	699b      	ldr	r3, [r3, #24]
 800628e:	f003 0303 	and.w	r3, r3, #3
 8006292:	2b00      	cmp	r3, #0
 8006294:	d003      	beq.n	800629e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006296:	6878      	ldr	r0, [r7, #4]
 8006298:	f000 f931 	bl	80064fe <HAL_TIM_IC_CaptureCallback>
 800629c:	e005      	b.n	80062aa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800629e:	6878      	ldr	r0, [r7, #4]
 80062a0:	f000 f923 	bl	80064ea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062a4:	6878      	ldr	r0, [r7, #4]
 80062a6:	f000 f934 	bl	8006512 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	2200      	movs	r2, #0
 80062ae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80062b0:	68bb      	ldr	r3, [r7, #8]
 80062b2:	f003 0304 	and.w	r3, r3, #4
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d020      	beq.n	80062fc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	f003 0304 	and.w	r3, r3, #4
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d01b      	beq.n	80062fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f06f 0204 	mvn.w	r2, #4
 80062cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2202      	movs	r2, #2
 80062d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	699b      	ldr	r3, [r3, #24]
 80062da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d003      	beq.n	80062ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062e2:	6878      	ldr	r0, [r7, #4]
 80062e4:	f000 f90b 	bl	80064fe <HAL_TIM_IC_CaptureCallback>
 80062e8:	e005      	b.n	80062f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062ea:	6878      	ldr	r0, [r7, #4]
 80062ec:	f000 f8fd 	bl	80064ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062f0:	6878      	ldr	r0, [r7, #4]
 80062f2:	f000 f90e 	bl	8006512 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2200      	movs	r2, #0
 80062fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80062fc:	68bb      	ldr	r3, [r7, #8]
 80062fe:	f003 0308 	and.w	r3, r3, #8
 8006302:	2b00      	cmp	r3, #0
 8006304:	d020      	beq.n	8006348 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	f003 0308 	and.w	r3, r3, #8
 800630c:	2b00      	cmp	r3, #0
 800630e:	d01b      	beq.n	8006348 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f06f 0208 	mvn.w	r2, #8
 8006318:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2204      	movs	r2, #4
 800631e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	69db      	ldr	r3, [r3, #28]
 8006326:	f003 0303 	and.w	r3, r3, #3
 800632a:	2b00      	cmp	r3, #0
 800632c:	d003      	beq.n	8006336 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800632e:	6878      	ldr	r0, [r7, #4]
 8006330:	f000 f8e5 	bl	80064fe <HAL_TIM_IC_CaptureCallback>
 8006334:	e005      	b.n	8006342 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006336:	6878      	ldr	r0, [r7, #4]
 8006338:	f000 f8d7 	bl	80064ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800633c:	6878      	ldr	r0, [r7, #4]
 800633e:	f000 f8e8 	bl	8006512 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2200      	movs	r2, #0
 8006346:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006348:	68bb      	ldr	r3, [r7, #8]
 800634a:	f003 0310 	and.w	r3, r3, #16
 800634e:	2b00      	cmp	r3, #0
 8006350:	d020      	beq.n	8006394 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	f003 0310 	and.w	r3, r3, #16
 8006358:	2b00      	cmp	r3, #0
 800635a:	d01b      	beq.n	8006394 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f06f 0210 	mvn.w	r2, #16
 8006364:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2208      	movs	r2, #8
 800636a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	69db      	ldr	r3, [r3, #28]
 8006372:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006376:	2b00      	cmp	r3, #0
 8006378:	d003      	beq.n	8006382 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800637a:	6878      	ldr	r0, [r7, #4]
 800637c:	f000 f8bf 	bl	80064fe <HAL_TIM_IC_CaptureCallback>
 8006380:	e005      	b.n	800638e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006382:	6878      	ldr	r0, [r7, #4]
 8006384:	f000 f8b1 	bl	80064ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006388:	6878      	ldr	r0, [r7, #4]
 800638a:	f000 f8c2 	bl	8006512 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2200      	movs	r2, #0
 8006392:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006394:	68bb      	ldr	r3, [r7, #8]
 8006396:	f003 0301 	and.w	r3, r3, #1
 800639a:	2b00      	cmp	r3, #0
 800639c:	d00c      	beq.n	80063b8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	f003 0301 	and.w	r3, r3, #1
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d007      	beq.n	80063b8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f06f 0201 	mvn.w	r2, #1
 80063b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80063b2:	6878      	ldr	r0, [r7, #4]
 80063b4:	f7fc fb16 	bl	80029e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80063b8:	68bb      	ldr	r3, [r7, #8]
 80063ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d104      	bne.n	80063cc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80063c2:	68bb      	ldr	r3, [r7, #8]
 80063c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d00c      	beq.n	80063e6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d007      	beq.n	80063e6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80063de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80063e0:	6878      	ldr	r0, [r7, #4]
 80063e2:	f000 f969 	bl	80066b8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80063e6:	68bb      	ldr	r3, [r7, #8]
 80063e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d00c      	beq.n	800640a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d007      	beq.n	800640a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006402:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006404:	6878      	ldr	r0, [r7, #4]
 8006406:	f000 f961 	bl	80066cc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006410:	2b00      	cmp	r3, #0
 8006412:	d00c      	beq.n	800642e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800641a:	2b00      	cmp	r3, #0
 800641c:	d007      	beq.n	800642e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006426:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006428:	6878      	ldr	r0, [r7, #4]
 800642a:	f000 f87c 	bl	8006526 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	f003 0320 	and.w	r3, r3, #32
 8006434:	2b00      	cmp	r3, #0
 8006436:	d00c      	beq.n	8006452 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	f003 0320 	and.w	r3, r3, #32
 800643e:	2b00      	cmp	r3, #0
 8006440:	d007      	beq.n	8006452 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f06f 0220 	mvn.w	r2, #32
 800644a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800644c:	6878      	ldr	r0, [r7, #4]
 800644e:	f000 f929 	bl	80066a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8006452:	68bb      	ldr	r3, [r7, #8]
 8006454:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006458:	2b00      	cmp	r3, #0
 800645a:	d00c      	beq.n	8006476 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006462:	2b00      	cmp	r3, #0
 8006464:	d007      	beq.n	8006476 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800646e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8006470:	6878      	ldr	r0, [r7, #4]
 8006472:	f000 f935 	bl	80066e0 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800647c:	2b00      	cmp	r3, #0
 800647e:	d00c      	beq.n	800649a <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006486:	2b00      	cmp	r3, #0
 8006488:	d007      	beq.n	800649a <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8006492:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8006494:	6878      	ldr	r0, [r7, #4]
 8006496:	f000 f92d 	bl	80066f4 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800649a:	68bb      	ldr	r3, [r7, #8]
 800649c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d00c      	beq.n	80064be <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d007      	beq.n	80064be <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80064b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80064b8:	6878      	ldr	r0, [r7, #4]
 80064ba:	f000 f925 	bl	8006708 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80064be:	68bb      	ldr	r3, [r7, #8]
 80064c0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d00c      	beq.n	80064e2 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d007      	beq.n	80064e2 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80064da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	f000 f91d 	bl	800671c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80064e2:	bf00      	nop
 80064e4:	3710      	adds	r7, #16
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd80      	pop	{r7, pc}

080064ea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80064ea:	b480      	push	{r7}
 80064ec:	b083      	sub	sp, #12
 80064ee:	af00      	add	r7, sp, #0
 80064f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80064f2:	bf00      	nop
 80064f4:	370c      	adds	r7, #12
 80064f6:	46bd      	mov	sp, r7
 80064f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fc:	4770      	bx	lr

080064fe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80064fe:	b480      	push	{r7}
 8006500:	b083      	sub	sp, #12
 8006502:	af00      	add	r7, sp, #0
 8006504:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006506:	bf00      	nop
 8006508:	370c      	adds	r7, #12
 800650a:	46bd      	mov	sp, r7
 800650c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006510:	4770      	bx	lr

08006512 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006512:	b480      	push	{r7}
 8006514:	b083      	sub	sp, #12
 8006516:	af00      	add	r7, sp, #0
 8006518:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800651a:	bf00      	nop
 800651c:	370c      	adds	r7, #12
 800651e:	46bd      	mov	sp, r7
 8006520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006524:	4770      	bx	lr

08006526 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006526:	b480      	push	{r7}
 8006528:	b083      	sub	sp, #12
 800652a:	af00      	add	r7, sp, #0
 800652c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800652e:	bf00      	nop
 8006530:	370c      	adds	r7, #12
 8006532:	46bd      	mov	sp, r7
 8006534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006538:	4770      	bx	lr
	...

0800653c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800653c:	b480      	push	{r7}
 800653e:	b085      	sub	sp, #20
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
 8006544:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	4a4c      	ldr	r2, [pc, #304]	@ (8006680 <TIM_Base_SetConfig+0x144>)
 8006550:	4293      	cmp	r3, r2
 8006552:	d017      	beq.n	8006584 <TIM_Base_SetConfig+0x48>
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800655a:	d013      	beq.n	8006584 <TIM_Base_SetConfig+0x48>
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	4a49      	ldr	r2, [pc, #292]	@ (8006684 <TIM_Base_SetConfig+0x148>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d00f      	beq.n	8006584 <TIM_Base_SetConfig+0x48>
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	4a48      	ldr	r2, [pc, #288]	@ (8006688 <TIM_Base_SetConfig+0x14c>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d00b      	beq.n	8006584 <TIM_Base_SetConfig+0x48>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	4a47      	ldr	r2, [pc, #284]	@ (800668c <TIM_Base_SetConfig+0x150>)
 8006570:	4293      	cmp	r3, r2
 8006572:	d007      	beq.n	8006584 <TIM_Base_SetConfig+0x48>
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	4a46      	ldr	r2, [pc, #280]	@ (8006690 <TIM_Base_SetConfig+0x154>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d003      	beq.n	8006584 <TIM_Base_SetConfig+0x48>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	4a45      	ldr	r2, [pc, #276]	@ (8006694 <TIM_Base_SetConfig+0x158>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d108      	bne.n	8006596 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800658a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	685b      	ldr	r3, [r3, #4]
 8006590:	68fa      	ldr	r2, [r7, #12]
 8006592:	4313      	orrs	r3, r2
 8006594:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	4a39      	ldr	r2, [pc, #228]	@ (8006680 <TIM_Base_SetConfig+0x144>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d023      	beq.n	80065e6 <TIM_Base_SetConfig+0xaa>
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065a4:	d01f      	beq.n	80065e6 <TIM_Base_SetConfig+0xaa>
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	4a36      	ldr	r2, [pc, #216]	@ (8006684 <TIM_Base_SetConfig+0x148>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d01b      	beq.n	80065e6 <TIM_Base_SetConfig+0xaa>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	4a35      	ldr	r2, [pc, #212]	@ (8006688 <TIM_Base_SetConfig+0x14c>)
 80065b2:	4293      	cmp	r3, r2
 80065b4:	d017      	beq.n	80065e6 <TIM_Base_SetConfig+0xaa>
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	4a34      	ldr	r2, [pc, #208]	@ (800668c <TIM_Base_SetConfig+0x150>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d013      	beq.n	80065e6 <TIM_Base_SetConfig+0xaa>
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	4a33      	ldr	r2, [pc, #204]	@ (8006690 <TIM_Base_SetConfig+0x154>)
 80065c2:	4293      	cmp	r3, r2
 80065c4:	d00f      	beq.n	80065e6 <TIM_Base_SetConfig+0xaa>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	4a33      	ldr	r2, [pc, #204]	@ (8006698 <TIM_Base_SetConfig+0x15c>)
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d00b      	beq.n	80065e6 <TIM_Base_SetConfig+0xaa>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	4a32      	ldr	r2, [pc, #200]	@ (800669c <TIM_Base_SetConfig+0x160>)
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d007      	beq.n	80065e6 <TIM_Base_SetConfig+0xaa>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	4a31      	ldr	r2, [pc, #196]	@ (80066a0 <TIM_Base_SetConfig+0x164>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d003      	beq.n	80065e6 <TIM_Base_SetConfig+0xaa>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	4a2c      	ldr	r2, [pc, #176]	@ (8006694 <TIM_Base_SetConfig+0x158>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d108      	bne.n	80065f8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80065ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	68db      	ldr	r3, [r3, #12]
 80065f2:	68fa      	ldr	r2, [r7, #12]
 80065f4:	4313      	orrs	r3, r2
 80065f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	695b      	ldr	r3, [r3, #20]
 8006602:	4313      	orrs	r3, r2
 8006604:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	68fa      	ldr	r2, [r7, #12]
 800660a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	689a      	ldr	r2, [r3, #8]
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	681a      	ldr	r2, [r3, #0]
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	4a18      	ldr	r2, [pc, #96]	@ (8006680 <TIM_Base_SetConfig+0x144>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d013      	beq.n	800664c <TIM_Base_SetConfig+0x110>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	4a1a      	ldr	r2, [pc, #104]	@ (8006690 <TIM_Base_SetConfig+0x154>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d00f      	beq.n	800664c <TIM_Base_SetConfig+0x110>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	4a1a      	ldr	r2, [pc, #104]	@ (8006698 <TIM_Base_SetConfig+0x15c>)
 8006630:	4293      	cmp	r3, r2
 8006632:	d00b      	beq.n	800664c <TIM_Base_SetConfig+0x110>
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	4a19      	ldr	r2, [pc, #100]	@ (800669c <TIM_Base_SetConfig+0x160>)
 8006638:	4293      	cmp	r3, r2
 800663a:	d007      	beq.n	800664c <TIM_Base_SetConfig+0x110>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	4a18      	ldr	r2, [pc, #96]	@ (80066a0 <TIM_Base_SetConfig+0x164>)
 8006640:	4293      	cmp	r3, r2
 8006642:	d003      	beq.n	800664c <TIM_Base_SetConfig+0x110>
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	4a13      	ldr	r2, [pc, #76]	@ (8006694 <TIM_Base_SetConfig+0x158>)
 8006648:	4293      	cmp	r3, r2
 800664a:	d103      	bne.n	8006654 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	691a      	ldr	r2, [r3, #16]
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2201      	movs	r2, #1
 8006658:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	691b      	ldr	r3, [r3, #16]
 800665e:	f003 0301 	and.w	r3, r3, #1
 8006662:	2b01      	cmp	r3, #1
 8006664:	d105      	bne.n	8006672 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	691b      	ldr	r3, [r3, #16]
 800666a:	f023 0201 	bic.w	r2, r3, #1
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	611a      	str	r2, [r3, #16]
  }
}
 8006672:	bf00      	nop
 8006674:	3714      	adds	r7, #20
 8006676:	46bd      	mov	sp, r7
 8006678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667c:	4770      	bx	lr
 800667e:	bf00      	nop
 8006680:	40012c00 	.word	0x40012c00
 8006684:	40000400 	.word	0x40000400
 8006688:	40000800 	.word	0x40000800
 800668c:	40000c00 	.word	0x40000c00
 8006690:	40013400 	.word	0x40013400
 8006694:	40015000 	.word	0x40015000
 8006698:	40014000 	.word	0x40014000
 800669c:	40014400 	.word	0x40014400
 80066a0:	40014800 	.word	0x40014800

080066a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80066a4:	b480      	push	{r7}
 80066a6:	b083      	sub	sp, #12
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80066ac:	bf00      	nop
 80066ae:	370c      	adds	r7, #12
 80066b0:	46bd      	mov	sp, r7
 80066b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b6:	4770      	bx	lr

080066b8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80066b8:	b480      	push	{r7}
 80066ba:	b083      	sub	sp, #12
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80066c0:	bf00      	nop
 80066c2:	370c      	adds	r7, #12
 80066c4:	46bd      	mov	sp, r7
 80066c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ca:	4770      	bx	lr

080066cc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80066cc:	b480      	push	{r7}
 80066ce:	b083      	sub	sp, #12
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80066d4:	bf00      	nop
 80066d6:	370c      	adds	r7, #12
 80066d8:	46bd      	mov	sp, r7
 80066da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066de:	4770      	bx	lr

080066e0 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80066e0:	b480      	push	{r7}
 80066e2:	b083      	sub	sp, #12
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80066e8:	bf00      	nop
 80066ea:	370c      	adds	r7, #12
 80066ec:	46bd      	mov	sp, r7
 80066ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f2:	4770      	bx	lr

080066f4 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80066f4:	b480      	push	{r7}
 80066f6:	b083      	sub	sp, #12
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80066fc:	bf00      	nop
 80066fe:	370c      	adds	r7, #12
 8006700:	46bd      	mov	sp, r7
 8006702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006706:	4770      	bx	lr

08006708 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8006708:	b480      	push	{r7}
 800670a:	b083      	sub	sp, #12
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8006710:	bf00      	nop
 8006712:	370c      	adds	r7, #12
 8006714:	46bd      	mov	sp, r7
 8006716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671a:	4770      	bx	lr

0800671c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800671c:	b480      	push	{r7}
 800671e:	b083      	sub	sp, #12
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8006724:	bf00      	nop
 8006726:	370c      	adds	r7, #12
 8006728:	46bd      	mov	sp, r7
 800672a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672e:	4770      	bx	lr

08006730 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b082      	sub	sp, #8
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d101      	bne.n	8006742 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800673e:	2301      	movs	r3, #1
 8006740:	e042      	b.n	80067c8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006748:	2b00      	cmp	r3, #0
 800674a:	d106      	bne.n	800675a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2200      	movs	r2, #0
 8006750:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006754:	6878      	ldr	r0, [r7, #4]
 8006756:	f7fc fcc7 	bl	80030e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2224      	movs	r2, #36	@ 0x24
 800675e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	681a      	ldr	r2, [r3, #0]
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f022 0201 	bic.w	r2, r2, #1
 8006770:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006776:	2b00      	cmp	r3, #0
 8006778:	d002      	beq.n	8006780 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800677a:	6878      	ldr	r0, [r7, #4]
 800677c:	f001 f806 	bl	800778c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006780:	6878      	ldr	r0, [r7, #4]
 8006782:	f000 fd07 	bl	8007194 <UART_SetConfig>
 8006786:	4603      	mov	r3, r0
 8006788:	2b01      	cmp	r3, #1
 800678a:	d101      	bne.n	8006790 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800678c:	2301      	movs	r3, #1
 800678e:	e01b      	b.n	80067c8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	685a      	ldr	r2, [r3, #4]
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800679e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	689a      	ldr	r2, [r3, #8]
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80067ae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	681a      	ldr	r2, [r3, #0]
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f042 0201 	orr.w	r2, r2, #1
 80067be:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80067c0:	6878      	ldr	r0, [r7, #4]
 80067c2:	f001 f885 	bl	80078d0 <UART_CheckIdleState>
 80067c6:	4603      	mov	r3, r0
}
 80067c8:	4618      	mov	r0, r3
 80067ca:	3708      	adds	r7, #8
 80067cc:	46bd      	mov	sp, r7
 80067ce:	bd80      	pop	{r7, pc}

080067d0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b08a      	sub	sp, #40	@ 0x28
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	60f8      	str	r0, [r7, #12]
 80067d8:	60b9      	str	r1, [r7, #8]
 80067da:	4613      	mov	r3, r2
 80067dc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067e4:	2b20      	cmp	r3, #32
 80067e6:	d167      	bne.n	80068b8 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80067e8:	68bb      	ldr	r3, [r7, #8]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d002      	beq.n	80067f4 <HAL_UART_Transmit_DMA+0x24>
 80067ee:	88fb      	ldrh	r3, [r7, #6]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d101      	bne.n	80067f8 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 80067f4:	2301      	movs	r3, #1
 80067f6:	e060      	b.n	80068ba <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	68ba      	ldr	r2, [r7, #8]
 80067fc:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	88fa      	ldrh	r2, [r7, #6]
 8006802:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	88fa      	ldrh	r2, [r7, #6]
 800680a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2200      	movs	r2, #0
 8006812:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	2221      	movs	r2, #33	@ 0x21
 800681a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006822:	2b00      	cmp	r3, #0
 8006824:	d028      	beq.n	8006878 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800682a:	4a26      	ldr	r2, [pc, #152]	@ (80068c4 <HAL_UART_Transmit_DMA+0xf4>)
 800682c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006832:	4a25      	ldr	r2, [pc, #148]	@ (80068c8 <HAL_UART_Transmit_DMA+0xf8>)
 8006834:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800683a:	4a24      	ldr	r2, [pc, #144]	@ (80068cc <HAL_UART_Transmit_DMA+0xfc>)
 800683c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006842:	2200      	movs	r2, #0
 8006844:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800684e:	4619      	mov	r1, r3
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	3328      	adds	r3, #40	@ 0x28
 8006856:	461a      	mov	r2, r3
 8006858:	88fb      	ldrh	r3, [r7, #6]
 800685a:	f7fc ff97 	bl	800378c <HAL_DMA_Start_IT>
 800685e:	4603      	mov	r3, r0
 8006860:	2b00      	cmp	r3, #0
 8006862:	d009      	beq.n	8006878 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	2210      	movs	r2, #16
 8006868:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2220      	movs	r2, #32
 8006870:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8006874:	2301      	movs	r3, #1
 8006876:	e020      	b.n	80068ba <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	2240      	movs	r2, #64	@ 0x40
 800687e:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	3308      	adds	r3, #8
 8006886:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006888:	697b      	ldr	r3, [r7, #20]
 800688a:	e853 3f00 	ldrex	r3, [r3]
 800688e:	613b      	str	r3, [r7, #16]
   return(result);
 8006890:	693b      	ldr	r3, [r7, #16]
 8006892:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006896:	627b      	str	r3, [r7, #36]	@ 0x24
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	3308      	adds	r3, #8
 800689e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068a0:	623a      	str	r2, [r7, #32]
 80068a2:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068a4:	69f9      	ldr	r1, [r7, #28]
 80068a6:	6a3a      	ldr	r2, [r7, #32]
 80068a8:	e841 2300 	strex	r3, r2, [r1]
 80068ac:	61bb      	str	r3, [r7, #24]
   return(result);
 80068ae:	69bb      	ldr	r3, [r7, #24]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d1e5      	bne.n	8006880 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 80068b4:	2300      	movs	r3, #0
 80068b6:	e000      	b.n	80068ba <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80068b8:	2302      	movs	r3, #2
  }
}
 80068ba:	4618      	mov	r0, r3
 80068bc:	3728      	adds	r7, #40	@ 0x28
 80068be:	46bd      	mov	sp, r7
 80068c0:	bd80      	pop	{r7, pc}
 80068c2:	bf00      	nop
 80068c4:	08007d9b 	.word	0x08007d9b
 80068c8:	08007e35 	.word	0x08007e35
 80068cc:	08007fbb 	.word	0x08007fbb

080068d0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b08a      	sub	sp, #40	@ 0x28
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	60f8      	str	r0, [r7, #12]
 80068d8:	60b9      	str	r1, [r7, #8]
 80068da:	4613      	mov	r3, r2
 80068dc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80068e4:	2b20      	cmp	r3, #32
 80068e6:	d137      	bne.n	8006958 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80068e8:	68bb      	ldr	r3, [r7, #8]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d002      	beq.n	80068f4 <HAL_UART_Receive_DMA+0x24>
 80068ee:	88fb      	ldrh	r3, [r7, #6]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d101      	bne.n	80068f8 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 80068f4:	2301      	movs	r3, #1
 80068f6:	e030      	b.n	800695a <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	2200      	movs	r2, #0
 80068fc:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	4a18      	ldr	r2, [pc, #96]	@ (8006964 <HAL_UART_Receive_DMA+0x94>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d01f      	beq.n	8006948 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006912:	2b00      	cmp	r3, #0
 8006914:	d018      	beq.n	8006948 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800691c:	697b      	ldr	r3, [r7, #20]
 800691e:	e853 3f00 	ldrex	r3, [r3]
 8006922:	613b      	str	r3, [r7, #16]
   return(result);
 8006924:	693b      	ldr	r3, [r7, #16]
 8006926:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800692a:	627b      	str	r3, [r7, #36]	@ 0x24
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	461a      	mov	r2, r3
 8006932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006934:	623b      	str	r3, [r7, #32]
 8006936:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006938:	69f9      	ldr	r1, [r7, #28]
 800693a:	6a3a      	ldr	r2, [r7, #32]
 800693c:	e841 2300 	strex	r3, r2, [r1]
 8006940:	61bb      	str	r3, [r7, #24]
   return(result);
 8006942:	69bb      	ldr	r3, [r7, #24]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d1e6      	bne.n	8006916 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006948:	88fb      	ldrh	r3, [r7, #6]
 800694a:	461a      	mov	r2, r3
 800694c:	68b9      	ldr	r1, [r7, #8]
 800694e:	68f8      	ldr	r0, [r7, #12]
 8006950:	f001 f8d6 	bl	8007b00 <UART_Start_Receive_DMA>
 8006954:	4603      	mov	r3, r0
 8006956:	e000      	b.n	800695a <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006958:	2302      	movs	r3, #2
  }
}
 800695a:	4618      	mov	r0, r3
 800695c:	3728      	adds	r7, #40	@ 0x28
 800695e:	46bd      	mov	sp, r7
 8006960:	bd80      	pop	{r7, pc}
 8006962:	bf00      	nop
 8006964:	40008000 	.word	0x40008000

08006968 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b090      	sub	sp, #64	@ 0x40
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006976:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800697e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	689b      	ldr	r3, [r3, #8]
 8006986:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800698a:	2b80      	cmp	r3, #128	@ 0x80
 800698c:	d139      	bne.n	8006a02 <HAL_UART_DMAStop+0x9a>
 800698e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006990:	2b21      	cmp	r3, #33	@ 0x21
 8006992:	d136      	bne.n	8006a02 <HAL_UART_DMAStop+0x9a>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	3308      	adds	r3, #8
 800699a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800699c:	6a3b      	ldr	r3, [r7, #32]
 800699e:	e853 3f00 	ldrex	r3, [r3]
 80069a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80069a4:	69fb      	ldr	r3, [r7, #28]
 80069a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80069aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	3308      	adds	r3, #8
 80069b2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80069b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80069b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80069ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80069bc:	e841 2300 	strex	r3, r2, [r1]
 80069c0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80069c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d1e5      	bne.n	8006994 <HAL_UART_DMAStop+0x2c>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d015      	beq.n	80069fc <HAL_UART_DMAStop+0x94>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80069d4:	4618      	mov	r0, r3
 80069d6:	f7fc ff54 	bl	8003882 <HAL_DMA_Abort>
 80069da:	4603      	mov	r3, r0
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d00d      	beq.n	80069fc <HAL_UART_DMAStop+0x94>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80069e4:	4618      	mov	r0, r3
 80069e6:	f7fd f8bb 	bl	8003b60 <HAL_DMA_GetError>
 80069ea:	4603      	mov	r3, r0
 80069ec:	2b20      	cmp	r3, #32
 80069ee:	d105      	bne.n	80069fc <HAL_UART_DMAStop+0x94>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2210      	movs	r2, #16
 80069f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 80069f8:	2303      	movs	r3, #3
 80069fa:	e047      	b.n	8006a8c <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndTxTransfer(huart);
 80069fc:	6878      	ldr	r0, [r7, #4]
 80069fe:	f001 f925 	bl	8007c4c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	689b      	ldr	r3, [r3, #8]
 8006a08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a0c:	2b40      	cmp	r3, #64	@ 0x40
 8006a0e:	d13c      	bne.n	8006a8a <HAL_UART_DMAStop+0x122>
 8006a10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a12:	2b22      	cmp	r3, #34	@ 0x22
 8006a14:	d139      	bne.n	8006a8a <HAL_UART_DMAStop+0x122>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	3308      	adds	r3, #8
 8006a1c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	e853 3f00 	ldrex	r3, [r3]
 8006a24:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a26:	68bb      	ldr	r3, [r7, #8]
 8006a28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a2c:	633b      	str	r3, [r7, #48]	@ 0x30
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	3308      	adds	r3, #8
 8006a34:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a36:	61ba      	str	r2, [r7, #24]
 8006a38:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a3a:	6979      	ldr	r1, [r7, #20]
 8006a3c:	69ba      	ldr	r2, [r7, #24]
 8006a3e:	e841 2300 	strex	r3, r2, [r1]
 8006a42:	613b      	str	r3, [r7, #16]
   return(result);
 8006a44:	693b      	ldr	r3, [r7, #16]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d1e5      	bne.n	8006a16 <HAL_UART_DMAStop+0xae>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d017      	beq.n	8006a84 <HAL_UART_DMAStop+0x11c>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	f7fc ff11 	bl	8003882 <HAL_DMA_Abort>
 8006a60:	4603      	mov	r3, r0
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d00e      	beq.n	8006a84 <HAL_UART_DMAStop+0x11c>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	f7fd f877 	bl	8003b60 <HAL_DMA_GetError>
 8006a72:	4603      	mov	r3, r0
 8006a74:	2b20      	cmp	r3, #32
 8006a76:	d105      	bne.n	8006a84 <HAL_UART_DMAStop+0x11c>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2210      	movs	r2, #16
 8006a7c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8006a80:	2303      	movs	r3, #3
 8006a82:	e003      	b.n	8006a8c <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndRxTransfer(huart);
 8006a84:	6878      	ldr	r0, [r7, #4]
 8006a86:	f001 f922 	bl	8007cce <UART_EndRxTransfer>
  }

  return HAL_OK;
 8006a8a:	2300      	movs	r3, #0
}
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	3740      	adds	r7, #64	@ 0x40
 8006a90:	46bd      	mov	sp, r7
 8006a92:	bd80      	pop	{r7, pc}

08006a94 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b0ba      	sub	sp, #232	@ 0xe8
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	69db      	ldr	r3, [r3, #28]
 8006aa2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	689b      	ldr	r3, [r3, #8]
 8006ab6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006aba:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006abe:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006ac2:	4013      	ands	r3, r2
 8006ac4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006ac8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d11b      	bne.n	8006b08 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006ad0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ad4:	f003 0320 	and.w	r3, r3, #32
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d015      	beq.n	8006b08 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006adc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ae0:	f003 0320 	and.w	r3, r3, #32
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d105      	bne.n	8006af4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006ae8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006aec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d009      	beq.n	8006b08 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	f000 8300 	beq.w	80070fe <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	4798      	blx	r3
      }
      return;
 8006b06:	e2fa      	b.n	80070fe <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006b08:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	f000 8123 	beq.w	8006d58 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006b12:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006b16:	4b8d      	ldr	r3, [pc, #564]	@ (8006d4c <HAL_UART_IRQHandler+0x2b8>)
 8006b18:	4013      	ands	r3, r2
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d106      	bne.n	8006b2c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006b1e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006b22:	4b8b      	ldr	r3, [pc, #556]	@ (8006d50 <HAL_UART_IRQHandler+0x2bc>)
 8006b24:	4013      	ands	r3, r2
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	f000 8116 	beq.w	8006d58 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006b2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b30:	f003 0301 	and.w	r3, r3, #1
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d011      	beq.n	8006b5c <HAL_UART_IRQHandler+0xc8>
 8006b38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d00b      	beq.n	8006b5c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	2201      	movs	r2, #1
 8006b4a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b52:	f043 0201 	orr.w	r2, r3, #1
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006b5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b60:	f003 0302 	and.w	r3, r3, #2
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d011      	beq.n	8006b8c <HAL_UART_IRQHandler+0xf8>
 8006b68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006b6c:	f003 0301 	and.w	r3, r3, #1
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d00b      	beq.n	8006b8c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	2202      	movs	r2, #2
 8006b7a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b82:	f043 0204 	orr.w	r2, r3, #4
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006b8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b90:	f003 0304 	and.w	r3, r3, #4
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d011      	beq.n	8006bbc <HAL_UART_IRQHandler+0x128>
 8006b98:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006b9c:	f003 0301 	and.w	r3, r3, #1
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d00b      	beq.n	8006bbc <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	2204      	movs	r2, #4
 8006baa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bb2:	f043 0202 	orr.w	r2, r3, #2
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006bbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006bc0:	f003 0308 	and.w	r3, r3, #8
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d017      	beq.n	8006bf8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006bc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006bcc:	f003 0320 	and.w	r3, r3, #32
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d105      	bne.n	8006be0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006bd4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006bd8:	4b5c      	ldr	r3, [pc, #368]	@ (8006d4c <HAL_UART_IRQHandler+0x2b8>)
 8006bda:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d00b      	beq.n	8006bf8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	2208      	movs	r2, #8
 8006be6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bee:	f043 0208 	orr.w	r2, r3, #8
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006bf8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006bfc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d012      	beq.n	8006c2a <HAL_UART_IRQHandler+0x196>
 8006c04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c08:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d00c      	beq.n	8006c2a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006c18:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c20:	f043 0220 	orr.w	r2, r3, #32
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	f000 8266 	beq.w	8007102 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006c36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c3a:	f003 0320 	and.w	r3, r3, #32
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d013      	beq.n	8006c6a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006c42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c46:	f003 0320 	and.w	r3, r3, #32
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d105      	bne.n	8006c5a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006c4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006c52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d007      	beq.n	8006c6a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d003      	beq.n	8006c6a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c66:	6878      	ldr	r0, [r7, #4]
 8006c68:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c70:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	689b      	ldr	r3, [r3, #8]
 8006c7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c7e:	2b40      	cmp	r3, #64	@ 0x40
 8006c80:	d005      	beq.n	8006c8e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006c82:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006c86:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d054      	beq.n	8006d38 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006c8e:	6878      	ldr	r0, [r7, #4]
 8006c90:	f001 f81d 	bl	8007cce <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	689b      	ldr	r3, [r3, #8]
 8006c9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c9e:	2b40      	cmp	r3, #64	@ 0x40
 8006ca0:	d146      	bne.n	8006d30 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	3308      	adds	r3, #8
 8006ca8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006cb0:	e853 3f00 	ldrex	r3, [r3]
 8006cb4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006cb8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006cbc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006cc0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	3308      	adds	r3, #8
 8006cca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006cce:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006cd2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cd6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006cda:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006cde:	e841 2300 	strex	r3, r2, [r1]
 8006ce2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006ce6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d1d9      	bne.n	8006ca2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d017      	beq.n	8006d28 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cfe:	4a15      	ldr	r2, [pc, #84]	@ (8006d54 <HAL_UART_IRQHandler+0x2c0>)
 8006d00:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d08:	4618      	mov	r0, r3
 8006d0a:	f7fc fe13 	bl	8003934 <HAL_DMA_Abort_IT>
 8006d0e:	4603      	mov	r3, r0
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d019      	beq.n	8006d48 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d1c:	687a      	ldr	r2, [r7, #4]
 8006d1e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8006d22:	4610      	mov	r0, r2
 8006d24:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d26:	e00f      	b.n	8006d48 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006d28:	6878      	ldr	r0, [r7, #4]
 8006d2a:	f000 fa1d 	bl	8007168 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d2e:	e00b      	b.n	8006d48 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006d30:	6878      	ldr	r0, [r7, #4]
 8006d32:	f000 fa19 	bl	8007168 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d36:	e007      	b.n	8006d48 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006d38:	6878      	ldr	r0, [r7, #4]
 8006d3a:	f000 fa15 	bl	8007168 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2200      	movs	r2, #0
 8006d42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8006d46:	e1dc      	b.n	8007102 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d48:	bf00      	nop
    return;
 8006d4a:	e1da      	b.n	8007102 <HAL_UART_IRQHandler+0x66e>
 8006d4c:	10000001 	.word	0x10000001
 8006d50:	04000120 	.word	0x04000120
 8006d54:	0800803b 	.word	0x0800803b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d5c:	2b01      	cmp	r3, #1
 8006d5e:	f040 8170 	bne.w	8007042 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006d62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d66:	f003 0310 	and.w	r3, r3, #16
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	f000 8169 	beq.w	8007042 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006d70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d74:	f003 0310 	and.w	r3, r3, #16
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	f000 8162 	beq.w	8007042 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	2210      	movs	r2, #16
 8006d84:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	689b      	ldr	r3, [r3, #8]
 8006d8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d90:	2b40      	cmp	r3, #64	@ 0x40
 8006d92:	f040 80d8 	bne.w	8006f46 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	685b      	ldr	r3, [r3, #4]
 8006da0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006da4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	f000 80af 	beq.w	8006f0c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006db4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006db8:	429a      	cmp	r2, r3
 8006dba:	f080 80a7 	bcs.w	8006f0c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006dc4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f003 0320 	and.w	r3, r3, #32
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	f040 8087 	bne.w	8006eea <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006de4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006de8:	e853 3f00 	ldrex	r3, [r3]
 8006dec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006df0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006df4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006df8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	461a      	mov	r2, r3
 8006e02:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006e06:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006e0a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e0e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006e12:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006e16:	e841 2300 	strex	r3, r2, [r1]
 8006e1a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006e1e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d1da      	bne.n	8006ddc <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	3308      	adds	r3, #8
 8006e2c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e2e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006e30:	e853 3f00 	ldrex	r3, [r3]
 8006e34:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006e36:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006e38:	f023 0301 	bic.w	r3, r3, #1
 8006e3c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	3308      	adds	r3, #8
 8006e46:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006e4a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006e4e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e50:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006e52:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006e56:	e841 2300 	strex	r3, r2, [r1]
 8006e5a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006e5c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d1e1      	bne.n	8006e26 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	3308      	adds	r3, #8
 8006e68:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e6a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006e6c:	e853 3f00 	ldrex	r3, [r3]
 8006e70:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006e72:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006e74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e78:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	3308      	adds	r3, #8
 8006e82:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006e86:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006e88:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e8a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006e8c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006e8e:	e841 2300 	strex	r3, r2, [r1]
 8006e92:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006e94:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d1e3      	bne.n	8006e62 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	2220      	movs	r2, #32
 8006e9e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006eb0:	e853 3f00 	ldrex	r3, [r3]
 8006eb4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006eb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006eb8:	f023 0310 	bic.w	r3, r3, #16
 8006ebc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	461a      	mov	r2, r3
 8006ec6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006eca:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006ecc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ece:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006ed0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006ed2:	e841 2300 	strex	r3, r2, [r1]
 8006ed6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006ed8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d1e4      	bne.n	8006ea8 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	f7fc fccc 	bl	8003882 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	2202      	movs	r2, #2
 8006eee:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006efc:	b29b      	uxth	r3, r3
 8006efe:	1ad3      	subs	r3, r2, r3
 8006f00:	b29b      	uxth	r3, r3
 8006f02:	4619      	mov	r1, r3
 8006f04:	6878      	ldr	r0, [r7, #4]
 8006f06:	f000 f939 	bl	800717c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006f0a:	e0fc      	b.n	8007106 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006f12:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006f16:	429a      	cmp	r2, r3
 8006f18:	f040 80f5 	bne.w	8007106 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f003 0320 	and.w	r3, r3, #32
 8006f2a:	2b20      	cmp	r3, #32
 8006f2c:	f040 80eb 	bne.w	8007106 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2202      	movs	r2, #2
 8006f34:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006f3c:	4619      	mov	r1, r3
 8006f3e:	6878      	ldr	r0, [r7, #4]
 8006f40:	f000 f91c 	bl	800717c <HAL_UARTEx_RxEventCallback>
      return;
 8006f44:	e0df      	b.n	8007106 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006f52:	b29b      	uxth	r3, r3
 8006f54:	1ad3      	subs	r3, r2, r3
 8006f56:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006f60:	b29b      	uxth	r3, r3
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	f000 80d1 	beq.w	800710a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8006f68:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	f000 80cc 	beq.w	800710a <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f7a:	e853 3f00 	ldrex	r3, [r3]
 8006f7e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006f80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f82:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006f86:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	461a      	mov	r2, r3
 8006f90:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006f94:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f96:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f98:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006f9a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006f9c:	e841 2300 	strex	r3, r2, [r1]
 8006fa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006fa2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d1e4      	bne.n	8006f72 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	3308      	adds	r3, #8
 8006fae:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fb2:	e853 3f00 	ldrex	r3, [r3]
 8006fb6:	623b      	str	r3, [r7, #32]
   return(result);
 8006fb8:	6a3b      	ldr	r3, [r7, #32]
 8006fba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006fbe:	f023 0301 	bic.w	r3, r3, #1
 8006fc2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	3308      	adds	r3, #8
 8006fcc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006fd0:	633a      	str	r2, [r7, #48]	@ 0x30
 8006fd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fd4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006fd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006fd8:	e841 2300 	strex	r3, r2, [r1]
 8006fdc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006fde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d1e1      	bne.n	8006fa8 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2220      	movs	r2, #32
 8006fe8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2200      	movs	r2, #0
 8006ff0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ffe:	693b      	ldr	r3, [r7, #16]
 8007000:	e853 3f00 	ldrex	r3, [r3]
 8007004:	60fb      	str	r3, [r7, #12]
   return(result);
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	f023 0310 	bic.w	r3, r3, #16
 800700c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	461a      	mov	r2, r3
 8007016:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800701a:	61fb      	str	r3, [r7, #28]
 800701c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800701e:	69b9      	ldr	r1, [r7, #24]
 8007020:	69fa      	ldr	r2, [r7, #28]
 8007022:	e841 2300 	strex	r3, r2, [r1]
 8007026:	617b      	str	r3, [r7, #20]
   return(result);
 8007028:	697b      	ldr	r3, [r7, #20]
 800702a:	2b00      	cmp	r3, #0
 800702c:	d1e4      	bne.n	8006ff8 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	2202      	movs	r2, #2
 8007032:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007034:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007038:	4619      	mov	r1, r3
 800703a:	6878      	ldr	r0, [r7, #4]
 800703c:	f000 f89e 	bl	800717c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007040:	e063      	b.n	800710a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007042:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007046:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800704a:	2b00      	cmp	r3, #0
 800704c:	d00e      	beq.n	800706c <HAL_UART_IRQHandler+0x5d8>
 800704e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007052:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007056:	2b00      	cmp	r3, #0
 8007058:	d008      	beq.n	800706c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007062:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007064:	6878      	ldr	r0, [r7, #4]
 8007066:	f001 f825 	bl	80080b4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800706a:	e051      	b.n	8007110 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800706c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007070:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007074:	2b00      	cmp	r3, #0
 8007076:	d014      	beq.n	80070a2 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007078:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800707c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007080:	2b00      	cmp	r3, #0
 8007082:	d105      	bne.n	8007090 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007084:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007088:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800708c:	2b00      	cmp	r3, #0
 800708e:	d008      	beq.n	80070a2 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007094:	2b00      	cmp	r3, #0
 8007096:	d03a      	beq.n	800710e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800709c:	6878      	ldr	r0, [r7, #4]
 800709e:	4798      	blx	r3
    }
    return;
 80070a0:	e035      	b.n	800710e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80070a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d009      	beq.n	80070c2 <HAL_UART_IRQHandler+0x62e>
 80070ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80070b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d003      	beq.n	80070c2 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 80070ba:	6878      	ldr	r0, [r7, #4]
 80070bc:	f000 ffcf 	bl	800805e <UART_EndTransmit_IT>
    return;
 80070c0:	e026      	b.n	8007110 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80070c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070c6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d009      	beq.n	80070e2 <HAL_UART_IRQHandler+0x64e>
 80070ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80070d2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d003      	beq.n	80070e2 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80070da:	6878      	ldr	r0, [r7, #4]
 80070dc:	f000 fffe 	bl	80080dc <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80070e0:	e016      	b.n	8007110 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80070e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070e6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d010      	beq.n	8007110 <HAL_UART_IRQHandler+0x67c>
 80070ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	da0c      	bge.n	8007110 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80070f6:	6878      	ldr	r0, [r7, #4]
 80070f8:	f000 ffe6 	bl	80080c8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80070fc:	e008      	b.n	8007110 <HAL_UART_IRQHandler+0x67c>
      return;
 80070fe:	bf00      	nop
 8007100:	e006      	b.n	8007110 <HAL_UART_IRQHandler+0x67c>
    return;
 8007102:	bf00      	nop
 8007104:	e004      	b.n	8007110 <HAL_UART_IRQHandler+0x67c>
      return;
 8007106:	bf00      	nop
 8007108:	e002      	b.n	8007110 <HAL_UART_IRQHandler+0x67c>
      return;
 800710a:	bf00      	nop
 800710c:	e000      	b.n	8007110 <HAL_UART_IRQHandler+0x67c>
    return;
 800710e:	bf00      	nop
  }
}
 8007110:	37e8      	adds	r7, #232	@ 0xe8
 8007112:	46bd      	mov	sp, r7
 8007114:	bd80      	pop	{r7, pc}
 8007116:	bf00      	nop

08007118 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007118:	b480      	push	{r7}
 800711a:	b083      	sub	sp, #12
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007120:	bf00      	nop
 8007122:	370c      	adds	r7, #12
 8007124:	46bd      	mov	sp, r7
 8007126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712a:	4770      	bx	lr

0800712c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800712c:	b480      	push	{r7}
 800712e:	b083      	sub	sp, #12
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8007134:	bf00      	nop
 8007136:	370c      	adds	r7, #12
 8007138:	46bd      	mov	sp, r7
 800713a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713e:	4770      	bx	lr

08007140 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007140:	b480      	push	{r7}
 8007142:	b083      	sub	sp, #12
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8007148:	bf00      	nop
 800714a:	370c      	adds	r7, #12
 800714c:	46bd      	mov	sp, r7
 800714e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007152:	4770      	bx	lr

08007154 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007154:	b480      	push	{r7}
 8007156:	b083      	sub	sp, #12
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800715c:	bf00      	nop
 800715e:	370c      	adds	r7, #12
 8007160:	46bd      	mov	sp, r7
 8007162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007166:	4770      	bx	lr

08007168 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007168:	b480      	push	{r7}
 800716a:	b083      	sub	sp, #12
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007170:	bf00      	nop
 8007172:	370c      	adds	r7, #12
 8007174:	46bd      	mov	sp, r7
 8007176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717a:	4770      	bx	lr

0800717c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800717c:	b480      	push	{r7}
 800717e:	b083      	sub	sp, #12
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
 8007184:	460b      	mov	r3, r1
 8007186:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007188:	bf00      	nop
 800718a:	370c      	adds	r7, #12
 800718c:	46bd      	mov	sp, r7
 800718e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007192:	4770      	bx	lr

08007194 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007194:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007198:	b08c      	sub	sp, #48	@ 0x30
 800719a:	af00      	add	r7, sp, #0
 800719c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800719e:	2300      	movs	r3, #0
 80071a0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80071a4:	697b      	ldr	r3, [r7, #20]
 80071a6:	689a      	ldr	r2, [r3, #8]
 80071a8:	697b      	ldr	r3, [r7, #20]
 80071aa:	691b      	ldr	r3, [r3, #16]
 80071ac:	431a      	orrs	r2, r3
 80071ae:	697b      	ldr	r3, [r7, #20]
 80071b0:	695b      	ldr	r3, [r3, #20]
 80071b2:	431a      	orrs	r2, r3
 80071b4:	697b      	ldr	r3, [r7, #20]
 80071b6:	69db      	ldr	r3, [r3, #28]
 80071b8:	4313      	orrs	r3, r2
 80071ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80071bc:	697b      	ldr	r3, [r7, #20]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	681a      	ldr	r2, [r3, #0]
 80071c2:	4baa      	ldr	r3, [pc, #680]	@ (800746c <UART_SetConfig+0x2d8>)
 80071c4:	4013      	ands	r3, r2
 80071c6:	697a      	ldr	r2, [r7, #20]
 80071c8:	6812      	ldr	r2, [r2, #0]
 80071ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80071cc:	430b      	orrs	r3, r1
 80071ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80071d0:	697b      	ldr	r3, [r7, #20]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	685b      	ldr	r3, [r3, #4]
 80071d6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80071da:	697b      	ldr	r3, [r7, #20]
 80071dc:	68da      	ldr	r2, [r3, #12]
 80071de:	697b      	ldr	r3, [r7, #20]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	430a      	orrs	r2, r1
 80071e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80071e6:	697b      	ldr	r3, [r7, #20]
 80071e8:	699b      	ldr	r3, [r3, #24]
 80071ea:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80071ec:	697b      	ldr	r3, [r7, #20]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	4a9f      	ldr	r2, [pc, #636]	@ (8007470 <UART_SetConfig+0x2dc>)
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d004      	beq.n	8007200 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80071f6:	697b      	ldr	r3, [r7, #20]
 80071f8:	6a1b      	ldr	r3, [r3, #32]
 80071fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80071fc:	4313      	orrs	r3, r2
 80071fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007200:	697b      	ldr	r3, [r7, #20]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	689b      	ldr	r3, [r3, #8]
 8007206:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800720a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800720e:	697a      	ldr	r2, [r7, #20]
 8007210:	6812      	ldr	r2, [r2, #0]
 8007212:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007214:	430b      	orrs	r3, r1
 8007216:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007218:	697b      	ldr	r3, [r7, #20]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800721e:	f023 010f 	bic.w	r1, r3, #15
 8007222:	697b      	ldr	r3, [r7, #20]
 8007224:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007226:	697b      	ldr	r3, [r7, #20]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	430a      	orrs	r2, r1
 800722c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800722e:	697b      	ldr	r3, [r7, #20]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	4a90      	ldr	r2, [pc, #576]	@ (8007474 <UART_SetConfig+0x2e0>)
 8007234:	4293      	cmp	r3, r2
 8007236:	d125      	bne.n	8007284 <UART_SetConfig+0xf0>
 8007238:	4b8f      	ldr	r3, [pc, #572]	@ (8007478 <UART_SetConfig+0x2e4>)
 800723a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800723e:	f003 0303 	and.w	r3, r3, #3
 8007242:	2b03      	cmp	r3, #3
 8007244:	d81a      	bhi.n	800727c <UART_SetConfig+0xe8>
 8007246:	a201      	add	r2, pc, #4	@ (adr r2, 800724c <UART_SetConfig+0xb8>)
 8007248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800724c:	0800725d 	.word	0x0800725d
 8007250:	0800726d 	.word	0x0800726d
 8007254:	08007265 	.word	0x08007265
 8007258:	08007275 	.word	0x08007275
 800725c:	2301      	movs	r3, #1
 800725e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007262:	e116      	b.n	8007492 <UART_SetConfig+0x2fe>
 8007264:	2302      	movs	r3, #2
 8007266:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800726a:	e112      	b.n	8007492 <UART_SetConfig+0x2fe>
 800726c:	2304      	movs	r3, #4
 800726e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007272:	e10e      	b.n	8007492 <UART_SetConfig+0x2fe>
 8007274:	2308      	movs	r3, #8
 8007276:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800727a:	e10a      	b.n	8007492 <UART_SetConfig+0x2fe>
 800727c:	2310      	movs	r3, #16
 800727e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007282:	e106      	b.n	8007492 <UART_SetConfig+0x2fe>
 8007284:	697b      	ldr	r3, [r7, #20]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	4a7c      	ldr	r2, [pc, #496]	@ (800747c <UART_SetConfig+0x2e8>)
 800728a:	4293      	cmp	r3, r2
 800728c:	d138      	bne.n	8007300 <UART_SetConfig+0x16c>
 800728e:	4b7a      	ldr	r3, [pc, #488]	@ (8007478 <UART_SetConfig+0x2e4>)
 8007290:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007294:	f003 030c 	and.w	r3, r3, #12
 8007298:	2b0c      	cmp	r3, #12
 800729a:	d82d      	bhi.n	80072f8 <UART_SetConfig+0x164>
 800729c:	a201      	add	r2, pc, #4	@ (adr r2, 80072a4 <UART_SetConfig+0x110>)
 800729e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072a2:	bf00      	nop
 80072a4:	080072d9 	.word	0x080072d9
 80072a8:	080072f9 	.word	0x080072f9
 80072ac:	080072f9 	.word	0x080072f9
 80072b0:	080072f9 	.word	0x080072f9
 80072b4:	080072e9 	.word	0x080072e9
 80072b8:	080072f9 	.word	0x080072f9
 80072bc:	080072f9 	.word	0x080072f9
 80072c0:	080072f9 	.word	0x080072f9
 80072c4:	080072e1 	.word	0x080072e1
 80072c8:	080072f9 	.word	0x080072f9
 80072cc:	080072f9 	.word	0x080072f9
 80072d0:	080072f9 	.word	0x080072f9
 80072d4:	080072f1 	.word	0x080072f1
 80072d8:	2300      	movs	r3, #0
 80072da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072de:	e0d8      	b.n	8007492 <UART_SetConfig+0x2fe>
 80072e0:	2302      	movs	r3, #2
 80072e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072e6:	e0d4      	b.n	8007492 <UART_SetConfig+0x2fe>
 80072e8:	2304      	movs	r3, #4
 80072ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072ee:	e0d0      	b.n	8007492 <UART_SetConfig+0x2fe>
 80072f0:	2308      	movs	r3, #8
 80072f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072f6:	e0cc      	b.n	8007492 <UART_SetConfig+0x2fe>
 80072f8:	2310      	movs	r3, #16
 80072fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072fe:	e0c8      	b.n	8007492 <UART_SetConfig+0x2fe>
 8007300:	697b      	ldr	r3, [r7, #20]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	4a5e      	ldr	r2, [pc, #376]	@ (8007480 <UART_SetConfig+0x2ec>)
 8007306:	4293      	cmp	r3, r2
 8007308:	d125      	bne.n	8007356 <UART_SetConfig+0x1c2>
 800730a:	4b5b      	ldr	r3, [pc, #364]	@ (8007478 <UART_SetConfig+0x2e4>)
 800730c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007310:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007314:	2b30      	cmp	r3, #48	@ 0x30
 8007316:	d016      	beq.n	8007346 <UART_SetConfig+0x1b2>
 8007318:	2b30      	cmp	r3, #48	@ 0x30
 800731a:	d818      	bhi.n	800734e <UART_SetConfig+0x1ba>
 800731c:	2b20      	cmp	r3, #32
 800731e:	d00a      	beq.n	8007336 <UART_SetConfig+0x1a2>
 8007320:	2b20      	cmp	r3, #32
 8007322:	d814      	bhi.n	800734e <UART_SetConfig+0x1ba>
 8007324:	2b00      	cmp	r3, #0
 8007326:	d002      	beq.n	800732e <UART_SetConfig+0x19a>
 8007328:	2b10      	cmp	r3, #16
 800732a:	d008      	beq.n	800733e <UART_SetConfig+0x1aa>
 800732c:	e00f      	b.n	800734e <UART_SetConfig+0x1ba>
 800732e:	2300      	movs	r3, #0
 8007330:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007334:	e0ad      	b.n	8007492 <UART_SetConfig+0x2fe>
 8007336:	2302      	movs	r3, #2
 8007338:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800733c:	e0a9      	b.n	8007492 <UART_SetConfig+0x2fe>
 800733e:	2304      	movs	r3, #4
 8007340:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007344:	e0a5      	b.n	8007492 <UART_SetConfig+0x2fe>
 8007346:	2308      	movs	r3, #8
 8007348:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800734c:	e0a1      	b.n	8007492 <UART_SetConfig+0x2fe>
 800734e:	2310      	movs	r3, #16
 8007350:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007354:	e09d      	b.n	8007492 <UART_SetConfig+0x2fe>
 8007356:	697b      	ldr	r3, [r7, #20]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	4a4a      	ldr	r2, [pc, #296]	@ (8007484 <UART_SetConfig+0x2f0>)
 800735c:	4293      	cmp	r3, r2
 800735e:	d125      	bne.n	80073ac <UART_SetConfig+0x218>
 8007360:	4b45      	ldr	r3, [pc, #276]	@ (8007478 <UART_SetConfig+0x2e4>)
 8007362:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007366:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800736a:	2bc0      	cmp	r3, #192	@ 0xc0
 800736c:	d016      	beq.n	800739c <UART_SetConfig+0x208>
 800736e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007370:	d818      	bhi.n	80073a4 <UART_SetConfig+0x210>
 8007372:	2b80      	cmp	r3, #128	@ 0x80
 8007374:	d00a      	beq.n	800738c <UART_SetConfig+0x1f8>
 8007376:	2b80      	cmp	r3, #128	@ 0x80
 8007378:	d814      	bhi.n	80073a4 <UART_SetConfig+0x210>
 800737a:	2b00      	cmp	r3, #0
 800737c:	d002      	beq.n	8007384 <UART_SetConfig+0x1f0>
 800737e:	2b40      	cmp	r3, #64	@ 0x40
 8007380:	d008      	beq.n	8007394 <UART_SetConfig+0x200>
 8007382:	e00f      	b.n	80073a4 <UART_SetConfig+0x210>
 8007384:	2300      	movs	r3, #0
 8007386:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800738a:	e082      	b.n	8007492 <UART_SetConfig+0x2fe>
 800738c:	2302      	movs	r3, #2
 800738e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007392:	e07e      	b.n	8007492 <UART_SetConfig+0x2fe>
 8007394:	2304      	movs	r3, #4
 8007396:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800739a:	e07a      	b.n	8007492 <UART_SetConfig+0x2fe>
 800739c:	2308      	movs	r3, #8
 800739e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073a2:	e076      	b.n	8007492 <UART_SetConfig+0x2fe>
 80073a4:	2310      	movs	r3, #16
 80073a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073aa:	e072      	b.n	8007492 <UART_SetConfig+0x2fe>
 80073ac:	697b      	ldr	r3, [r7, #20]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	4a35      	ldr	r2, [pc, #212]	@ (8007488 <UART_SetConfig+0x2f4>)
 80073b2:	4293      	cmp	r3, r2
 80073b4:	d12a      	bne.n	800740c <UART_SetConfig+0x278>
 80073b6:	4b30      	ldr	r3, [pc, #192]	@ (8007478 <UART_SetConfig+0x2e4>)
 80073b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073bc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80073c0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80073c4:	d01a      	beq.n	80073fc <UART_SetConfig+0x268>
 80073c6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80073ca:	d81b      	bhi.n	8007404 <UART_SetConfig+0x270>
 80073cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073d0:	d00c      	beq.n	80073ec <UART_SetConfig+0x258>
 80073d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073d6:	d815      	bhi.n	8007404 <UART_SetConfig+0x270>
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d003      	beq.n	80073e4 <UART_SetConfig+0x250>
 80073dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80073e0:	d008      	beq.n	80073f4 <UART_SetConfig+0x260>
 80073e2:	e00f      	b.n	8007404 <UART_SetConfig+0x270>
 80073e4:	2300      	movs	r3, #0
 80073e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073ea:	e052      	b.n	8007492 <UART_SetConfig+0x2fe>
 80073ec:	2302      	movs	r3, #2
 80073ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073f2:	e04e      	b.n	8007492 <UART_SetConfig+0x2fe>
 80073f4:	2304      	movs	r3, #4
 80073f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073fa:	e04a      	b.n	8007492 <UART_SetConfig+0x2fe>
 80073fc:	2308      	movs	r3, #8
 80073fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007402:	e046      	b.n	8007492 <UART_SetConfig+0x2fe>
 8007404:	2310      	movs	r3, #16
 8007406:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800740a:	e042      	b.n	8007492 <UART_SetConfig+0x2fe>
 800740c:	697b      	ldr	r3, [r7, #20]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	4a17      	ldr	r2, [pc, #92]	@ (8007470 <UART_SetConfig+0x2dc>)
 8007412:	4293      	cmp	r3, r2
 8007414:	d13a      	bne.n	800748c <UART_SetConfig+0x2f8>
 8007416:	4b18      	ldr	r3, [pc, #96]	@ (8007478 <UART_SetConfig+0x2e4>)
 8007418:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800741c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007420:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007424:	d01a      	beq.n	800745c <UART_SetConfig+0x2c8>
 8007426:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800742a:	d81b      	bhi.n	8007464 <UART_SetConfig+0x2d0>
 800742c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007430:	d00c      	beq.n	800744c <UART_SetConfig+0x2b8>
 8007432:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007436:	d815      	bhi.n	8007464 <UART_SetConfig+0x2d0>
 8007438:	2b00      	cmp	r3, #0
 800743a:	d003      	beq.n	8007444 <UART_SetConfig+0x2b0>
 800743c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007440:	d008      	beq.n	8007454 <UART_SetConfig+0x2c0>
 8007442:	e00f      	b.n	8007464 <UART_SetConfig+0x2d0>
 8007444:	2300      	movs	r3, #0
 8007446:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800744a:	e022      	b.n	8007492 <UART_SetConfig+0x2fe>
 800744c:	2302      	movs	r3, #2
 800744e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007452:	e01e      	b.n	8007492 <UART_SetConfig+0x2fe>
 8007454:	2304      	movs	r3, #4
 8007456:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800745a:	e01a      	b.n	8007492 <UART_SetConfig+0x2fe>
 800745c:	2308      	movs	r3, #8
 800745e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007462:	e016      	b.n	8007492 <UART_SetConfig+0x2fe>
 8007464:	2310      	movs	r3, #16
 8007466:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800746a:	e012      	b.n	8007492 <UART_SetConfig+0x2fe>
 800746c:	cfff69f3 	.word	0xcfff69f3
 8007470:	40008000 	.word	0x40008000
 8007474:	40013800 	.word	0x40013800
 8007478:	40021000 	.word	0x40021000
 800747c:	40004400 	.word	0x40004400
 8007480:	40004800 	.word	0x40004800
 8007484:	40004c00 	.word	0x40004c00
 8007488:	40005000 	.word	0x40005000
 800748c:	2310      	movs	r3, #16
 800748e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007492:	697b      	ldr	r3, [r7, #20]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	4aae      	ldr	r2, [pc, #696]	@ (8007750 <UART_SetConfig+0x5bc>)
 8007498:	4293      	cmp	r3, r2
 800749a:	f040 8097 	bne.w	80075cc <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800749e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80074a2:	2b08      	cmp	r3, #8
 80074a4:	d823      	bhi.n	80074ee <UART_SetConfig+0x35a>
 80074a6:	a201      	add	r2, pc, #4	@ (adr r2, 80074ac <UART_SetConfig+0x318>)
 80074a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074ac:	080074d1 	.word	0x080074d1
 80074b0:	080074ef 	.word	0x080074ef
 80074b4:	080074d9 	.word	0x080074d9
 80074b8:	080074ef 	.word	0x080074ef
 80074bc:	080074df 	.word	0x080074df
 80074c0:	080074ef 	.word	0x080074ef
 80074c4:	080074ef 	.word	0x080074ef
 80074c8:	080074ef 	.word	0x080074ef
 80074cc:	080074e7 	.word	0x080074e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80074d0:	f7fe faf0 	bl	8005ab4 <HAL_RCC_GetPCLK1Freq>
 80074d4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80074d6:	e010      	b.n	80074fa <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80074d8:	4b9e      	ldr	r3, [pc, #632]	@ (8007754 <UART_SetConfig+0x5c0>)
 80074da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80074dc:	e00d      	b.n	80074fa <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80074de:	f7fe fa7b 	bl	80059d8 <HAL_RCC_GetSysClockFreq>
 80074e2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80074e4:	e009      	b.n	80074fa <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80074e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80074ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80074ec:	e005      	b.n	80074fa <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80074ee:	2300      	movs	r3, #0
 80074f0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80074f2:	2301      	movs	r3, #1
 80074f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80074f8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80074fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	f000 8130 	beq.w	8007762 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007502:	697b      	ldr	r3, [r7, #20]
 8007504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007506:	4a94      	ldr	r2, [pc, #592]	@ (8007758 <UART_SetConfig+0x5c4>)
 8007508:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800750c:	461a      	mov	r2, r3
 800750e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007510:	fbb3 f3f2 	udiv	r3, r3, r2
 8007514:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007516:	697b      	ldr	r3, [r7, #20]
 8007518:	685a      	ldr	r2, [r3, #4]
 800751a:	4613      	mov	r3, r2
 800751c:	005b      	lsls	r3, r3, #1
 800751e:	4413      	add	r3, r2
 8007520:	69ba      	ldr	r2, [r7, #24]
 8007522:	429a      	cmp	r2, r3
 8007524:	d305      	bcc.n	8007532 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007526:	697b      	ldr	r3, [r7, #20]
 8007528:	685b      	ldr	r3, [r3, #4]
 800752a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800752c:	69ba      	ldr	r2, [r7, #24]
 800752e:	429a      	cmp	r2, r3
 8007530:	d903      	bls.n	800753a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8007532:	2301      	movs	r3, #1
 8007534:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007538:	e113      	b.n	8007762 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800753a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800753c:	2200      	movs	r2, #0
 800753e:	60bb      	str	r3, [r7, #8]
 8007540:	60fa      	str	r2, [r7, #12]
 8007542:	697b      	ldr	r3, [r7, #20]
 8007544:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007546:	4a84      	ldr	r2, [pc, #528]	@ (8007758 <UART_SetConfig+0x5c4>)
 8007548:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800754c:	b29b      	uxth	r3, r3
 800754e:	2200      	movs	r2, #0
 8007550:	603b      	str	r3, [r7, #0]
 8007552:	607a      	str	r2, [r7, #4]
 8007554:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007558:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800755c:	f7f9 fb84 	bl	8000c68 <__aeabi_uldivmod>
 8007560:	4602      	mov	r2, r0
 8007562:	460b      	mov	r3, r1
 8007564:	4610      	mov	r0, r2
 8007566:	4619      	mov	r1, r3
 8007568:	f04f 0200 	mov.w	r2, #0
 800756c:	f04f 0300 	mov.w	r3, #0
 8007570:	020b      	lsls	r3, r1, #8
 8007572:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007576:	0202      	lsls	r2, r0, #8
 8007578:	6979      	ldr	r1, [r7, #20]
 800757a:	6849      	ldr	r1, [r1, #4]
 800757c:	0849      	lsrs	r1, r1, #1
 800757e:	2000      	movs	r0, #0
 8007580:	460c      	mov	r4, r1
 8007582:	4605      	mov	r5, r0
 8007584:	eb12 0804 	adds.w	r8, r2, r4
 8007588:	eb43 0905 	adc.w	r9, r3, r5
 800758c:	697b      	ldr	r3, [r7, #20]
 800758e:	685b      	ldr	r3, [r3, #4]
 8007590:	2200      	movs	r2, #0
 8007592:	469a      	mov	sl, r3
 8007594:	4693      	mov	fp, r2
 8007596:	4652      	mov	r2, sl
 8007598:	465b      	mov	r3, fp
 800759a:	4640      	mov	r0, r8
 800759c:	4649      	mov	r1, r9
 800759e:	f7f9 fb63 	bl	8000c68 <__aeabi_uldivmod>
 80075a2:	4602      	mov	r2, r0
 80075a4:	460b      	mov	r3, r1
 80075a6:	4613      	mov	r3, r2
 80075a8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80075aa:	6a3b      	ldr	r3, [r7, #32]
 80075ac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80075b0:	d308      	bcc.n	80075c4 <UART_SetConfig+0x430>
 80075b2:	6a3b      	ldr	r3, [r7, #32]
 80075b4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80075b8:	d204      	bcs.n	80075c4 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80075ba:	697b      	ldr	r3, [r7, #20]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	6a3a      	ldr	r2, [r7, #32]
 80075c0:	60da      	str	r2, [r3, #12]
 80075c2:	e0ce      	b.n	8007762 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80075c4:	2301      	movs	r3, #1
 80075c6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80075ca:	e0ca      	b.n	8007762 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80075cc:	697b      	ldr	r3, [r7, #20]
 80075ce:	69db      	ldr	r3, [r3, #28]
 80075d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80075d4:	d166      	bne.n	80076a4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80075d6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80075da:	2b08      	cmp	r3, #8
 80075dc:	d827      	bhi.n	800762e <UART_SetConfig+0x49a>
 80075de:	a201      	add	r2, pc, #4	@ (adr r2, 80075e4 <UART_SetConfig+0x450>)
 80075e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075e4:	08007609 	.word	0x08007609
 80075e8:	08007611 	.word	0x08007611
 80075ec:	08007619 	.word	0x08007619
 80075f0:	0800762f 	.word	0x0800762f
 80075f4:	0800761f 	.word	0x0800761f
 80075f8:	0800762f 	.word	0x0800762f
 80075fc:	0800762f 	.word	0x0800762f
 8007600:	0800762f 	.word	0x0800762f
 8007604:	08007627 	.word	0x08007627
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007608:	f7fe fa54 	bl	8005ab4 <HAL_RCC_GetPCLK1Freq>
 800760c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800760e:	e014      	b.n	800763a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007610:	f7fe fa66 	bl	8005ae0 <HAL_RCC_GetPCLK2Freq>
 8007614:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007616:	e010      	b.n	800763a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007618:	4b4e      	ldr	r3, [pc, #312]	@ (8007754 <UART_SetConfig+0x5c0>)
 800761a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800761c:	e00d      	b.n	800763a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800761e:	f7fe f9db 	bl	80059d8 <HAL_RCC_GetSysClockFreq>
 8007622:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007624:	e009      	b.n	800763a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007626:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800762a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800762c:	e005      	b.n	800763a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800762e:	2300      	movs	r3, #0
 8007630:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007632:	2301      	movs	r3, #1
 8007634:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007638:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800763a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800763c:	2b00      	cmp	r3, #0
 800763e:	f000 8090 	beq.w	8007762 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007642:	697b      	ldr	r3, [r7, #20]
 8007644:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007646:	4a44      	ldr	r2, [pc, #272]	@ (8007758 <UART_SetConfig+0x5c4>)
 8007648:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800764c:	461a      	mov	r2, r3
 800764e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007650:	fbb3 f3f2 	udiv	r3, r3, r2
 8007654:	005a      	lsls	r2, r3, #1
 8007656:	697b      	ldr	r3, [r7, #20]
 8007658:	685b      	ldr	r3, [r3, #4]
 800765a:	085b      	lsrs	r3, r3, #1
 800765c:	441a      	add	r2, r3
 800765e:	697b      	ldr	r3, [r7, #20]
 8007660:	685b      	ldr	r3, [r3, #4]
 8007662:	fbb2 f3f3 	udiv	r3, r2, r3
 8007666:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007668:	6a3b      	ldr	r3, [r7, #32]
 800766a:	2b0f      	cmp	r3, #15
 800766c:	d916      	bls.n	800769c <UART_SetConfig+0x508>
 800766e:	6a3b      	ldr	r3, [r7, #32]
 8007670:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007674:	d212      	bcs.n	800769c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007676:	6a3b      	ldr	r3, [r7, #32]
 8007678:	b29b      	uxth	r3, r3
 800767a:	f023 030f 	bic.w	r3, r3, #15
 800767e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007680:	6a3b      	ldr	r3, [r7, #32]
 8007682:	085b      	lsrs	r3, r3, #1
 8007684:	b29b      	uxth	r3, r3
 8007686:	f003 0307 	and.w	r3, r3, #7
 800768a:	b29a      	uxth	r2, r3
 800768c:	8bfb      	ldrh	r3, [r7, #30]
 800768e:	4313      	orrs	r3, r2
 8007690:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007692:	697b      	ldr	r3, [r7, #20]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	8bfa      	ldrh	r2, [r7, #30]
 8007698:	60da      	str	r2, [r3, #12]
 800769a:	e062      	b.n	8007762 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800769c:	2301      	movs	r3, #1
 800769e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80076a2:	e05e      	b.n	8007762 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80076a4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80076a8:	2b08      	cmp	r3, #8
 80076aa:	d828      	bhi.n	80076fe <UART_SetConfig+0x56a>
 80076ac:	a201      	add	r2, pc, #4	@ (adr r2, 80076b4 <UART_SetConfig+0x520>)
 80076ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076b2:	bf00      	nop
 80076b4:	080076d9 	.word	0x080076d9
 80076b8:	080076e1 	.word	0x080076e1
 80076bc:	080076e9 	.word	0x080076e9
 80076c0:	080076ff 	.word	0x080076ff
 80076c4:	080076ef 	.word	0x080076ef
 80076c8:	080076ff 	.word	0x080076ff
 80076cc:	080076ff 	.word	0x080076ff
 80076d0:	080076ff 	.word	0x080076ff
 80076d4:	080076f7 	.word	0x080076f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80076d8:	f7fe f9ec 	bl	8005ab4 <HAL_RCC_GetPCLK1Freq>
 80076dc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80076de:	e014      	b.n	800770a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80076e0:	f7fe f9fe 	bl	8005ae0 <HAL_RCC_GetPCLK2Freq>
 80076e4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80076e6:	e010      	b.n	800770a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80076e8:	4b1a      	ldr	r3, [pc, #104]	@ (8007754 <UART_SetConfig+0x5c0>)
 80076ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80076ec:	e00d      	b.n	800770a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80076ee:	f7fe f973 	bl	80059d8 <HAL_RCC_GetSysClockFreq>
 80076f2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80076f4:	e009      	b.n	800770a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80076f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80076fa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80076fc:	e005      	b.n	800770a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80076fe:	2300      	movs	r3, #0
 8007700:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007702:	2301      	movs	r3, #1
 8007704:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007708:	bf00      	nop
    }

    if (pclk != 0U)
 800770a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800770c:	2b00      	cmp	r3, #0
 800770e:	d028      	beq.n	8007762 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007710:	697b      	ldr	r3, [r7, #20]
 8007712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007714:	4a10      	ldr	r2, [pc, #64]	@ (8007758 <UART_SetConfig+0x5c4>)
 8007716:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800771a:	461a      	mov	r2, r3
 800771c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800771e:	fbb3 f2f2 	udiv	r2, r3, r2
 8007722:	697b      	ldr	r3, [r7, #20]
 8007724:	685b      	ldr	r3, [r3, #4]
 8007726:	085b      	lsrs	r3, r3, #1
 8007728:	441a      	add	r2, r3
 800772a:	697b      	ldr	r3, [r7, #20]
 800772c:	685b      	ldr	r3, [r3, #4]
 800772e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007732:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007734:	6a3b      	ldr	r3, [r7, #32]
 8007736:	2b0f      	cmp	r3, #15
 8007738:	d910      	bls.n	800775c <UART_SetConfig+0x5c8>
 800773a:	6a3b      	ldr	r3, [r7, #32]
 800773c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007740:	d20c      	bcs.n	800775c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007742:	6a3b      	ldr	r3, [r7, #32]
 8007744:	b29a      	uxth	r2, r3
 8007746:	697b      	ldr	r3, [r7, #20]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	60da      	str	r2, [r3, #12]
 800774c:	e009      	b.n	8007762 <UART_SetConfig+0x5ce>
 800774e:	bf00      	nop
 8007750:	40008000 	.word	0x40008000
 8007754:	00f42400 	.word	0x00f42400
 8007758:	0801bb04 	.word	0x0801bb04
      }
      else
      {
        ret = HAL_ERROR;
 800775c:	2301      	movs	r3, #1
 800775e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007762:	697b      	ldr	r3, [r7, #20]
 8007764:	2201      	movs	r2, #1
 8007766:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800776a:	697b      	ldr	r3, [r7, #20]
 800776c:	2201      	movs	r2, #1
 800776e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007772:	697b      	ldr	r3, [r7, #20]
 8007774:	2200      	movs	r2, #0
 8007776:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007778:	697b      	ldr	r3, [r7, #20]
 800777a:	2200      	movs	r2, #0
 800777c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800777e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8007782:	4618      	mov	r0, r3
 8007784:	3730      	adds	r7, #48	@ 0x30
 8007786:	46bd      	mov	sp, r7
 8007788:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800778c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800778c:	b480      	push	{r7}
 800778e:	b083      	sub	sp, #12
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007798:	f003 0308 	and.w	r3, r3, #8
 800779c:	2b00      	cmp	r3, #0
 800779e:	d00a      	beq.n	80077b6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	685b      	ldr	r3, [r3, #4]
 80077a6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	430a      	orrs	r2, r1
 80077b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077ba:	f003 0301 	and.w	r3, r3, #1
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d00a      	beq.n	80077d8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	685b      	ldr	r3, [r3, #4]
 80077c8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	430a      	orrs	r2, r1
 80077d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077dc:	f003 0302 	and.w	r3, r3, #2
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d00a      	beq.n	80077fa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	685b      	ldr	r3, [r3, #4]
 80077ea:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	430a      	orrs	r2, r1
 80077f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077fe:	f003 0304 	and.w	r3, r3, #4
 8007802:	2b00      	cmp	r3, #0
 8007804:	d00a      	beq.n	800781c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	685b      	ldr	r3, [r3, #4]
 800780c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	430a      	orrs	r2, r1
 800781a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007820:	f003 0310 	and.w	r3, r3, #16
 8007824:	2b00      	cmp	r3, #0
 8007826:	d00a      	beq.n	800783e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	689b      	ldr	r3, [r3, #8]
 800782e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	430a      	orrs	r2, r1
 800783c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007842:	f003 0320 	and.w	r3, r3, #32
 8007846:	2b00      	cmp	r3, #0
 8007848:	d00a      	beq.n	8007860 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	689b      	ldr	r3, [r3, #8]
 8007850:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	430a      	orrs	r2, r1
 800785e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007864:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007868:	2b00      	cmp	r3, #0
 800786a:	d01a      	beq.n	80078a2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	685b      	ldr	r3, [r3, #4]
 8007872:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	430a      	orrs	r2, r1
 8007880:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007886:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800788a:	d10a      	bne.n	80078a2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	685b      	ldr	r3, [r3, #4]
 8007892:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	430a      	orrs	r2, r1
 80078a0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d00a      	beq.n	80078c4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	685b      	ldr	r3, [r3, #4]
 80078b4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	430a      	orrs	r2, r1
 80078c2:	605a      	str	r2, [r3, #4]
  }
}
 80078c4:	bf00      	nop
 80078c6:	370c      	adds	r7, #12
 80078c8:	46bd      	mov	sp, r7
 80078ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ce:	4770      	bx	lr

080078d0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b098      	sub	sp, #96	@ 0x60
 80078d4:	af02      	add	r7, sp, #8
 80078d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2200      	movs	r2, #0
 80078dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80078e0:	f7fb fdc0 	bl	8003464 <HAL_GetTick>
 80078e4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f003 0308 	and.w	r3, r3, #8
 80078f0:	2b08      	cmp	r3, #8
 80078f2:	d12f      	bne.n	8007954 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80078f4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80078f8:	9300      	str	r3, [sp, #0]
 80078fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80078fc:	2200      	movs	r2, #0
 80078fe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007902:	6878      	ldr	r0, [r7, #4]
 8007904:	f000 f88e 	bl	8007a24 <UART_WaitOnFlagUntilTimeout>
 8007908:	4603      	mov	r3, r0
 800790a:	2b00      	cmp	r3, #0
 800790c:	d022      	beq.n	8007954 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007914:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007916:	e853 3f00 	ldrex	r3, [r3]
 800791a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800791c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800791e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007922:	653b      	str	r3, [r7, #80]	@ 0x50
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	461a      	mov	r2, r3
 800792a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800792c:	647b      	str	r3, [r7, #68]	@ 0x44
 800792e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007930:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007932:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007934:	e841 2300 	strex	r3, r2, [r1]
 8007938:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800793a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800793c:	2b00      	cmp	r3, #0
 800793e:	d1e6      	bne.n	800790e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2220      	movs	r2, #32
 8007944:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2200      	movs	r2, #0
 800794c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007950:	2303      	movs	r3, #3
 8007952:	e063      	b.n	8007a1c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	f003 0304 	and.w	r3, r3, #4
 800795e:	2b04      	cmp	r3, #4
 8007960:	d149      	bne.n	80079f6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007962:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007966:	9300      	str	r3, [sp, #0]
 8007968:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800796a:	2200      	movs	r2, #0
 800796c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007970:	6878      	ldr	r0, [r7, #4]
 8007972:	f000 f857 	bl	8007a24 <UART_WaitOnFlagUntilTimeout>
 8007976:	4603      	mov	r3, r0
 8007978:	2b00      	cmp	r3, #0
 800797a:	d03c      	beq.n	80079f6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007984:	e853 3f00 	ldrex	r3, [r3]
 8007988:	623b      	str	r3, [r7, #32]
   return(result);
 800798a:	6a3b      	ldr	r3, [r7, #32]
 800798c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007990:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	461a      	mov	r2, r3
 8007998:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800799a:	633b      	str	r3, [r7, #48]	@ 0x30
 800799c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800799e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80079a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80079a2:	e841 2300 	strex	r3, r2, [r1]
 80079a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80079a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d1e6      	bne.n	800797c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	3308      	adds	r3, #8
 80079b4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079b6:	693b      	ldr	r3, [r7, #16]
 80079b8:	e853 3f00 	ldrex	r3, [r3]
 80079bc:	60fb      	str	r3, [r7, #12]
   return(result);
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	f023 0301 	bic.w	r3, r3, #1
 80079c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	3308      	adds	r3, #8
 80079cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80079ce:	61fa      	str	r2, [r7, #28]
 80079d0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079d2:	69b9      	ldr	r1, [r7, #24]
 80079d4:	69fa      	ldr	r2, [r7, #28]
 80079d6:	e841 2300 	strex	r3, r2, [r1]
 80079da:	617b      	str	r3, [r7, #20]
   return(result);
 80079dc:	697b      	ldr	r3, [r7, #20]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d1e5      	bne.n	80079ae <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2220      	movs	r2, #32
 80079e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	2200      	movs	r2, #0
 80079ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80079f2:	2303      	movs	r3, #3
 80079f4:	e012      	b.n	8007a1c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2220      	movs	r2, #32
 80079fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	2220      	movs	r2, #32
 8007a02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	2200      	movs	r2, #0
 8007a0a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	2200      	movs	r2, #0
 8007a10:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	2200      	movs	r2, #0
 8007a16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007a1a:	2300      	movs	r3, #0
}
 8007a1c:	4618      	mov	r0, r3
 8007a1e:	3758      	adds	r7, #88	@ 0x58
 8007a20:	46bd      	mov	sp, r7
 8007a22:	bd80      	pop	{r7, pc}

08007a24 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007a24:	b580      	push	{r7, lr}
 8007a26:	b084      	sub	sp, #16
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	60f8      	str	r0, [r7, #12]
 8007a2c:	60b9      	str	r1, [r7, #8]
 8007a2e:	603b      	str	r3, [r7, #0]
 8007a30:	4613      	mov	r3, r2
 8007a32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a34:	e04f      	b.n	8007ad6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a36:	69bb      	ldr	r3, [r7, #24]
 8007a38:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007a3c:	d04b      	beq.n	8007ad6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a3e:	f7fb fd11 	bl	8003464 <HAL_GetTick>
 8007a42:	4602      	mov	r2, r0
 8007a44:	683b      	ldr	r3, [r7, #0]
 8007a46:	1ad3      	subs	r3, r2, r3
 8007a48:	69ba      	ldr	r2, [r7, #24]
 8007a4a:	429a      	cmp	r2, r3
 8007a4c:	d302      	bcc.n	8007a54 <UART_WaitOnFlagUntilTimeout+0x30>
 8007a4e:	69bb      	ldr	r3, [r7, #24]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d101      	bne.n	8007a58 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007a54:	2303      	movs	r3, #3
 8007a56:	e04e      	b.n	8007af6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	f003 0304 	and.w	r3, r3, #4
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d037      	beq.n	8007ad6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007a66:	68bb      	ldr	r3, [r7, #8]
 8007a68:	2b80      	cmp	r3, #128	@ 0x80
 8007a6a:	d034      	beq.n	8007ad6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007a6c:	68bb      	ldr	r3, [r7, #8]
 8007a6e:	2b40      	cmp	r3, #64	@ 0x40
 8007a70:	d031      	beq.n	8007ad6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	69db      	ldr	r3, [r3, #28]
 8007a78:	f003 0308 	and.w	r3, r3, #8
 8007a7c:	2b08      	cmp	r3, #8
 8007a7e:	d110      	bne.n	8007aa2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	2208      	movs	r2, #8
 8007a86:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007a88:	68f8      	ldr	r0, [r7, #12]
 8007a8a:	f000 f920 	bl	8007cce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	2208      	movs	r2, #8
 8007a92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	2200      	movs	r2, #0
 8007a9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007a9e:	2301      	movs	r3, #1
 8007aa0:	e029      	b.n	8007af6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	69db      	ldr	r3, [r3, #28]
 8007aa8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007aac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007ab0:	d111      	bne.n	8007ad6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007aba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007abc:	68f8      	ldr	r0, [r7, #12]
 8007abe:	f000 f906 	bl	8007cce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	2220      	movs	r2, #32
 8007ac6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	2200      	movs	r2, #0
 8007ace:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007ad2:	2303      	movs	r3, #3
 8007ad4:	e00f      	b.n	8007af6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	69da      	ldr	r2, [r3, #28]
 8007adc:	68bb      	ldr	r3, [r7, #8]
 8007ade:	4013      	ands	r3, r2
 8007ae0:	68ba      	ldr	r2, [r7, #8]
 8007ae2:	429a      	cmp	r2, r3
 8007ae4:	bf0c      	ite	eq
 8007ae6:	2301      	moveq	r3, #1
 8007ae8:	2300      	movne	r3, #0
 8007aea:	b2db      	uxtb	r3, r3
 8007aec:	461a      	mov	r2, r3
 8007aee:	79fb      	ldrb	r3, [r7, #7]
 8007af0:	429a      	cmp	r2, r3
 8007af2:	d0a0      	beq.n	8007a36 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007af4:	2300      	movs	r3, #0
}
 8007af6:	4618      	mov	r0, r3
 8007af8:	3710      	adds	r7, #16
 8007afa:	46bd      	mov	sp, r7
 8007afc:	bd80      	pop	{r7, pc}
	...

08007b00 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b096      	sub	sp, #88	@ 0x58
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	60f8      	str	r0, [r7, #12]
 8007b08:	60b9      	str	r1, [r7, #8]
 8007b0a:	4613      	mov	r3, r2
 8007b0c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	68ba      	ldr	r2, [r7, #8]
 8007b12:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	88fa      	ldrh	r2, [r7, #6]
 8007b18:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	2200      	movs	r2, #0
 8007b20:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	2222      	movs	r2, #34	@ 0x22
 8007b28:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d02d      	beq.n	8007b92 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b3c:	4a40      	ldr	r2, [pc, #256]	@ (8007c40 <UART_Start_Receive_DMA+0x140>)
 8007b3e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b46:	4a3f      	ldr	r2, [pc, #252]	@ (8007c44 <UART_Start_Receive_DMA+0x144>)
 8007b48:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b50:	4a3d      	ldr	r2, [pc, #244]	@ (8007c48 <UART_Start_Receive_DMA+0x148>)
 8007b52:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	3324      	adds	r3, #36	@ 0x24
 8007b6a:	4619      	mov	r1, r3
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b70:	461a      	mov	r2, r3
 8007b72:	88fb      	ldrh	r3, [r7, #6]
 8007b74:	f7fb fe0a 	bl	800378c <HAL_DMA_Start_IT>
 8007b78:	4603      	mov	r3, r0
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d009      	beq.n	8007b92 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	2210      	movs	r2, #16
 8007b82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	2220      	movs	r2, #32
 8007b8a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8007b8e:	2301      	movs	r3, #1
 8007b90:	e051      	b.n	8007c36 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	691b      	ldr	r3, [r3, #16]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d018      	beq.n	8007bcc <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ba0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ba2:	e853 3f00 	ldrex	r3, [r3]
 8007ba6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007ba8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007baa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007bae:	657b      	str	r3, [r7, #84]	@ 0x54
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	461a      	mov	r2, r3
 8007bb6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007bb8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007bba:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bbc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007bbe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007bc0:	e841 2300 	strex	r3, r2, [r1]
 8007bc4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007bc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d1e6      	bne.n	8007b9a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	3308      	adds	r3, #8
 8007bd2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bd6:	e853 3f00 	ldrex	r3, [r3]
 8007bda:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bde:	f043 0301 	orr.w	r3, r3, #1
 8007be2:	653b      	str	r3, [r7, #80]	@ 0x50
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	3308      	adds	r3, #8
 8007bea:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007bec:	637a      	str	r2, [r7, #52]	@ 0x34
 8007bee:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bf0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007bf2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007bf4:	e841 2300 	strex	r3, r2, [r1]
 8007bf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007bfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d1e5      	bne.n	8007bcc <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	3308      	adds	r3, #8
 8007c06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c08:	697b      	ldr	r3, [r7, #20]
 8007c0a:	e853 3f00 	ldrex	r3, [r3]
 8007c0e:	613b      	str	r3, [r7, #16]
   return(result);
 8007c10:	693b      	ldr	r3, [r7, #16]
 8007c12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	3308      	adds	r3, #8
 8007c1e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007c20:	623a      	str	r2, [r7, #32]
 8007c22:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c24:	69f9      	ldr	r1, [r7, #28]
 8007c26:	6a3a      	ldr	r2, [r7, #32]
 8007c28:	e841 2300 	strex	r3, r2, [r1]
 8007c2c:	61bb      	str	r3, [r7, #24]
   return(result);
 8007c2e:	69bb      	ldr	r3, [r7, #24]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d1e5      	bne.n	8007c00 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8007c34:	2300      	movs	r3, #0
}
 8007c36:	4618      	mov	r0, r3
 8007c38:	3758      	adds	r7, #88	@ 0x58
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bd80      	pop	{r7, pc}
 8007c3e:	bf00      	nop
 8007c40:	08007e51 	.word	0x08007e51
 8007c44:	08007f7d 	.word	0x08007f7d
 8007c48:	08007fbb 	.word	0x08007fbb

08007c4c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	b08f      	sub	sp, #60	@ 0x3c
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c5a:	6a3b      	ldr	r3, [r7, #32]
 8007c5c:	e853 3f00 	ldrex	r3, [r3]
 8007c60:	61fb      	str	r3, [r7, #28]
   return(result);
 8007c62:	69fb      	ldr	r3, [r7, #28]
 8007c64:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007c68:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	461a      	mov	r2, r3
 8007c70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007c74:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c76:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007c78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007c7a:	e841 2300 	strex	r3, r2, [r1]
 8007c7e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d1e6      	bne.n	8007c54 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	3308      	adds	r3, #8
 8007c8c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	e853 3f00 	ldrex	r3, [r3]
 8007c94:	60bb      	str	r3, [r7, #8]
   return(result);
 8007c96:	68bb      	ldr	r3, [r7, #8]
 8007c98:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8007c9c:	633b      	str	r3, [r7, #48]	@ 0x30
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	3308      	adds	r3, #8
 8007ca4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ca6:	61ba      	str	r2, [r7, #24]
 8007ca8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007caa:	6979      	ldr	r1, [r7, #20]
 8007cac:	69ba      	ldr	r2, [r7, #24]
 8007cae:	e841 2300 	strex	r3, r2, [r1]
 8007cb2:	613b      	str	r3, [r7, #16]
   return(result);
 8007cb4:	693b      	ldr	r3, [r7, #16]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d1e5      	bne.n	8007c86 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	2220      	movs	r2, #32
 8007cbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8007cc2:	bf00      	nop
 8007cc4:	373c      	adds	r7, #60	@ 0x3c
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ccc:	4770      	bx	lr

08007cce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007cce:	b480      	push	{r7}
 8007cd0:	b095      	sub	sp, #84	@ 0x54
 8007cd2:	af00      	add	r7, sp, #0
 8007cd4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cde:	e853 3f00 	ldrex	r3, [r3]
 8007ce2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007ce4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ce6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007cea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	461a      	mov	r2, r3
 8007cf2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007cf4:	643b      	str	r3, [r7, #64]	@ 0x40
 8007cf6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cf8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007cfa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007cfc:	e841 2300 	strex	r3, r2, [r1]
 8007d00:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007d02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d1e6      	bne.n	8007cd6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	3308      	adds	r3, #8
 8007d0e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d10:	6a3b      	ldr	r3, [r7, #32]
 8007d12:	e853 3f00 	ldrex	r3, [r3]
 8007d16:	61fb      	str	r3, [r7, #28]
   return(result);
 8007d18:	69fb      	ldr	r3, [r7, #28]
 8007d1a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007d1e:	f023 0301 	bic.w	r3, r3, #1
 8007d22:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	3308      	adds	r3, #8
 8007d2a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007d2c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007d2e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d30:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007d32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007d34:	e841 2300 	strex	r3, r2, [r1]
 8007d38:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d1e3      	bne.n	8007d08 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007d44:	2b01      	cmp	r3, #1
 8007d46:	d118      	bne.n	8007d7a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	e853 3f00 	ldrex	r3, [r3]
 8007d54:	60bb      	str	r3, [r7, #8]
   return(result);
 8007d56:	68bb      	ldr	r3, [r7, #8]
 8007d58:	f023 0310 	bic.w	r3, r3, #16
 8007d5c:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	461a      	mov	r2, r3
 8007d64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007d66:	61bb      	str	r3, [r7, #24]
 8007d68:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d6a:	6979      	ldr	r1, [r7, #20]
 8007d6c:	69ba      	ldr	r2, [r7, #24]
 8007d6e:	e841 2300 	strex	r3, r2, [r1]
 8007d72:	613b      	str	r3, [r7, #16]
   return(result);
 8007d74:	693b      	ldr	r3, [r7, #16]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d1e6      	bne.n	8007d48 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2220      	movs	r2, #32
 8007d7e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	2200      	movs	r2, #0
 8007d86:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007d8e:	bf00      	nop
 8007d90:	3754      	adds	r7, #84	@ 0x54
 8007d92:	46bd      	mov	sp, r7
 8007d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d98:	4770      	bx	lr

08007d9a <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007d9a:	b580      	push	{r7, lr}
 8007d9c:	b090      	sub	sp, #64	@ 0x40
 8007d9e:	af00      	add	r7, sp, #0
 8007da0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007da6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f003 0320 	and.w	r3, r3, #32
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d137      	bne.n	8007e26 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8007db6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007db8:	2200      	movs	r2, #0
 8007dba:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007dbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	3308      	adds	r3, #8
 8007dc4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dc8:	e853 3f00 	ldrex	r3, [r3]
 8007dcc:	623b      	str	r3, [r7, #32]
   return(result);
 8007dce:	6a3b      	ldr	r3, [r7, #32]
 8007dd0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007dd4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007dd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	3308      	adds	r3, #8
 8007ddc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007dde:	633a      	str	r2, [r7, #48]	@ 0x30
 8007de0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007de2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007de4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007de6:	e841 2300 	strex	r3, r2, [r1]
 8007dea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007dec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d1e5      	bne.n	8007dbe <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007df2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007df8:	693b      	ldr	r3, [r7, #16]
 8007dfa:	e853 3f00 	ldrex	r3, [r3]
 8007dfe:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e06:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	461a      	mov	r2, r3
 8007e0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e10:	61fb      	str	r3, [r7, #28]
 8007e12:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e14:	69b9      	ldr	r1, [r7, #24]
 8007e16:	69fa      	ldr	r2, [r7, #28]
 8007e18:	e841 2300 	strex	r3, r2, [r1]
 8007e1c:	617b      	str	r3, [r7, #20]
   return(result);
 8007e1e:	697b      	ldr	r3, [r7, #20]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d1e6      	bne.n	8007df2 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007e24:	e002      	b.n	8007e2c <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8007e26:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8007e28:	f7ff f976 	bl	8007118 <HAL_UART_TxCpltCallback>
}
 8007e2c:	bf00      	nop
 8007e2e:	3740      	adds	r7, #64	@ 0x40
 8007e30:	46bd      	mov	sp, r7
 8007e32:	bd80      	pop	{r7, pc}

08007e34 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007e34:	b580      	push	{r7, lr}
 8007e36:	b084      	sub	sp, #16
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e40:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007e42:	68f8      	ldr	r0, [r7, #12]
 8007e44:	f7ff f972 	bl	800712c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007e48:	bf00      	nop
 8007e4a:	3710      	adds	r7, #16
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	bd80      	pop	{r7, pc}

08007e50 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007e50:	b580      	push	{r7, lr}
 8007e52:	b09c      	sub	sp, #112	@ 0x70
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e5c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	f003 0320 	and.w	r3, r3, #32
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d171      	bne.n	8007f50 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8007e6c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e6e:	2200      	movs	r2, #0
 8007e70:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007e74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e7c:	e853 3f00 	ldrex	r3, [r3]
 8007e80:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007e82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007e88:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007e8a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	461a      	mov	r2, r3
 8007e90:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007e92:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007e94:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e96:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007e98:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007e9a:	e841 2300 	strex	r3, r2, [r1]
 8007e9e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007ea0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d1e6      	bne.n	8007e74 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ea6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	3308      	adds	r3, #8
 8007eac:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007eb0:	e853 3f00 	ldrex	r3, [r3]
 8007eb4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007eb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007eb8:	f023 0301 	bic.w	r3, r3, #1
 8007ebc:	667b      	str	r3, [r7, #100]	@ 0x64
 8007ebe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	3308      	adds	r3, #8
 8007ec4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007ec6:	647a      	str	r2, [r7, #68]	@ 0x44
 8007ec8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eca:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007ecc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007ece:	e841 2300 	strex	r3, r2, [r1]
 8007ed2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007ed4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d1e5      	bne.n	8007ea6 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007eda:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	3308      	adds	r3, #8
 8007ee0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ee4:	e853 3f00 	ldrex	r3, [r3]
 8007ee8:	623b      	str	r3, [r7, #32]
   return(result);
 8007eea:	6a3b      	ldr	r3, [r7, #32]
 8007eec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ef0:	663b      	str	r3, [r7, #96]	@ 0x60
 8007ef2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	3308      	adds	r3, #8
 8007ef8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007efa:	633a      	str	r2, [r7, #48]	@ 0x30
 8007efc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007efe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007f00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f02:	e841 2300 	strex	r3, r2, [r1]
 8007f06:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007f08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d1e5      	bne.n	8007eda <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007f0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f10:	2220      	movs	r2, #32
 8007f12:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f18:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007f1a:	2b01      	cmp	r3, #1
 8007f1c:	d118      	bne.n	8007f50 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f1e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f24:	693b      	ldr	r3, [r7, #16]
 8007f26:	e853 3f00 	ldrex	r3, [r3]
 8007f2a:	60fb      	str	r3, [r7, #12]
   return(result);
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	f023 0310 	bic.w	r3, r3, #16
 8007f32:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007f34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	461a      	mov	r2, r3
 8007f3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007f3c:	61fb      	str	r3, [r7, #28]
 8007f3e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f40:	69b9      	ldr	r1, [r7, #24]
 8007f42:	69fa      	ldr	r2, [r7, #28]
 8007f44:	e841 2300 	strex	r3, r2, [r1]
 8007f48:	617b      	str	r3, [r7, #20]
   return(result);
 8007f4a:	697b      	ldr	r3, [r7, #20]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d1e6      	bne.n	8007f1e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007f50:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f52:	2200      	movs	r2, #0
 8007f54:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f56:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f58:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007f5a:	2b01      	cmp	r3, #1
 8007f5c:	d107      	bne.n	8007f6e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007f5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f60:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007f64:	4619      	mov	r1, r3
 8007f66:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007f68:	f7ff f908 	bl	800717c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007f6c:	e002      	b.n	8007f74 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007f6e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007f70:	f7ff f8e6 	bl	8007140 <HAL_UART_RxCpltCallback>
}
 8007f74:	bf00      	nop
 8007f76:	3770      	adds	r7, #112	@ 0x70
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	bd80      	pop	{r7, pc}

08007f7c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007f7c:	b580      	push	{r7, lr}
 8007f7e:	b084      	sub	sp, #16
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f88:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	2201      	movs	r2, #1
 8007f8e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007f94:	2b01      	cmp	r3, #1
 8007f96:	d109      	bne.n	8007fac <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007f9e:	085b      	lsrs	r3, r3, #1
 8007fa0:	b29b      	uxth	r3, r3
 8007fa2:	4619      	mov	r1, r3
 8007fa4:	68f8      	ldr	r0, [r7, #12]
 8007fa6:	f7ff f8e9 	bl	800717c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007faa:	e002      	b.n	8007fb2 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8007fac:	68f8      	ldr	r0, [r7, #12]
 8007fae:	f7ff f8d1 	bl	8007154 <HAL_UART_RxHalfCpltCallback>
}
 8007fb2:	bf00      	nop
 8007fb4:	3710      	adds	r7, #16
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	bd80      	pop	{r7, pc}

08007fba <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007fba:	b580      	push	{r7, lr}
 8007fbc:	b086      	sub	sp, #24
 8007fbe:	af00      	add	r7, sp, #0
 8007fc0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fc6:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007fc8:	697b      	ldr	r3, [r7, #20]
 8007fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007fce:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007fd0:	697b      	ldr	r3, [r7, #20]
 8007fd2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007fd6:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007fd8:	697b      	ldr	r3, [r7, #20]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	689b      	ldr	r3, [r3, #8]
 8007fde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fe2:	2b80      	cmp	r3, #128	@ 0x80
 8007fe4:	d109      	bne.n	8007ffa <UART_DMAError+0x40>
 8007fe6:	693b      	ldr	r3, [r7, #16]
 8007fe8:	2b21      	cmp	r3, #33	@ 0x21
 8007fea:	d106      	bne.n	8007ffa <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	2200      	movs	r2, #0
 8007ff0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8007ff4:	6978      	ldr	r0, [r7, #20]
 8007ff6:	f7ff fe29 	bl	8007c4c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007ffa:	697b      	ldr	r3, [r7, #20]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	689b      	ldr	r3, [r3, #8]
 8008000:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008004:	2b40      	cmp	r3, #64	@ 0x40
 8008006:	d109      	bne.n	800801c <UART_DMAError+0x62>
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	2b22      	cmp	r3, #34	@ 0x22
 800800c:	d106      	bne.n	800801c <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800800e:	697b      	ldr	r3, [r7, #20]
 8008010:	2200      	movs	r2, #0
 8008012:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8008016:	6978      	ldr	r0, [r7, #20]
 8008018:	f7ff fe59 	bl	8007cce <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800801c:	697b      	ldr	r3, [r7, #20]
 800801e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008022:	f043 0210 	orr.w	r2, r3, #16
 8008026:	697b      	ldr	r3, [r7, #20]
 8008028:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800802c:	6978      	ldr	r0, [r7, #20]
 800802e:	f7ff f89b 	bl	8007168 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008032:	bf00      	nop
 8008034:	3718      	adds	r7, #24
 8008036:	46bd      	mov	sp, r7
 8008038:	bd80      	pop	{r7, pc}

0800803a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800803a:	b580      	push	{r7, lr}
 800803c:	b084      	sub	sp, #16
 800803e:	af00      	add	r7, sp, #0
 8008040:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008046:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	2200      	movs	r2, #0
 800804c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008050:	68f8      	ldr	r0, [r7, #12]
 8008052:	f7ff f889 	bl	8007168 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008056:	bf00      	nop
 8008058:	3710      	adds	r7, #16
 800805a:	46bd      	mov	sp, r7
 800805c:	bd80      	pop	{r7, pc}

0800805e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800805e:	b580      	push	{r7, lr}
 8008060:	b088      	sub	sp, #32
 8008062:	af00      	add	r7, sp, #0
 8008064:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	e853 3f00 	ldrex	r3, [r3]
 8008072:	60bb      	str	r3, [r7, #8]
   return(result);
 8008074:	68bb      	ldr	r3, [r7, #8]
 8008076:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800807a:	61fb      	str	r3, [r7, #28]
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	461a      	mov	r2, r3
 8008082:	69fb      	ldr	r3, [r7, #28]
 8008084:	61bb      	str	r3, [r7, #24]
 8008086:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008088:	6979      	ldr	r1, [r7, #20]
 800808a:	69ba      	ldr	r2, [r7, #24]
 800808c:	e841 2300 	strex	r3, r2, [r1]
 8008090:	613b      	str	r3, [r7, #16]
   return(result);
 8008092:	693b      	ldr	r3, [r7, #16]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d1e6      	bne.n	8008066 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	2220      	movs	r2, #32
 800809c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	2200      	movs	r2, #0
 80080a4:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80080a6:	6878      	ldr	r0, [r7, #4]
 80080a8:	f7ff f836 	bl	8007118 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80080ac:	bf00      	nop
 80080ae:	3720      	adds	r7, #32
 80080b0:	46bd      	mov	sp, r7
 80080b2:	bd80      	pop	{r7, pc}

080080b4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80080b4:	b480      	push	{r7}
 80080b6:	b083      	sub	sp, #12
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80080bc:	bf00      	nop
 80080be:	370c      	adds	r7, #12
 80080c0:	46bd      	mov	sp, r7
 80080c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c6:	4770      	bx	lr

080080c8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80080c8:	b480      	push	{r7}
 80080ca:	b083      	sub	sp, #12
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80080d0:	bf00      	nop
 80080d2:	370c      	adds	r7, #12
 80080d4:	46bd      	mov	sp, r7
 80080d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080da:	4770      	bx	lr

080080dc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80080dc:	b480      	push	{r7}
 80080de:	b083      	sub	sp, #12
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80080e4:	bf00      	nop
 80080e6:	370c      	adds	r7, #12
 80080e8:	46bd      	mov	sp, r7
 80080ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ee:	4770      	bx	lr

080080f0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80080f0:	b480      	push	{r7}
 80080f2:	b085      	sub	sp, #20
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80080fe:	2b01      	cmp	r3, #1
 8008100:	d101      	bne.n	8008106 <HAL_UARTEx_DisableFifoMode+0x16>
 8008102:	2302      	movs	r3, #2
 8008104:	e027      	b.n	8008156 <HAL_UARTEx_DisableFifoMode+0x66>
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2201      	movs	r2, #1
 800810a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2224      	movs	r2, #36	@ 0x24
 8008112:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	681a      	ldr	r2, [r3, #0]
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f022 0201 	bic.w	r2, r2, #1
 800812c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008134:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2200      	movs	r2, #0
 800813a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	68fa      	ldr	r2, [r7, #12]
 8008142:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	2220      	movs	r2, #32
 8008148:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	2200      	movs	r2, #0
 8008150:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008154:	2300      	movs	r3, #0
}
 8008156:	4618      	mov	r0, r3
 8008158:	3714      	adds	r7, #20
 800815a:	46bd      	mov	sp, r7
 800815c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008160:	4770      	bx	lr

08008162 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008162:	b580      	push	{r7, lr}
 8008164:	b084      	sub	sp, #16
 8008166:	af00      	add	r7, sp, #0
 8008168:	6078      	str	r0, [r7, #4]
 800816a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008172:	2b01      	cmp	r3, #1
 8008174:	d101      	bne.n	800817a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008176:	2302      	movs	r3, #2
 8008178:	e02d      	b.n	80081d6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	2201      	movs	r2, #1
 800817e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	2224      	movs	r2, #36	@ 0x24
 8008186:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	681a      	ldr	r2, [r3, #0]
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f022 0201 	bic.w	r2, r2, #1
 80081a0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	689b      	ldr	r3, [r3, #8]
 80081a8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	683a      	ldr	r2, [r7, #0]
 80081b2:	430a      	orrs	r2, r1
 80081b4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80081b6:	6878      	ldr	r0, [r7, #4]
 80081b8:	f000 f850 	bl	800825c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	68fa      	ldr	r2, [r7, #12]
 80081c2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2220      	movs	r2, #32
 80081c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	2200      	movs	r2, #0
 80081d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80081d4:	2300      	movs	r3, #0
}
 80081d6:	4618      	mov	r0, r3
 80081d8:	3710      	adds	r7, #16
 80081da:	46bd      	mov	sp, r7
 80081dc:	bd80      	pop	{r7, pc}

080081de <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80081de:	b580      	push	{r7, lr}
 80081e0:	b084      	sub	sp, #16
 80081e2:	af00      	add	r7, sp, #0
 80081e4:	6078      	str	r0, [r7, #4]
 80081e6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80081ee:	2b01      	cmp	r3, #1
 80081f0:	d101      	bne.n	80081f6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80081f2:	2302      	movs	r3, #2
 80081f4:	e02d      	b.n	8008252 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	2201      	movs	r2, #1
 80081fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	2224      	movs	r2, #36	@ 0x24
 8008202:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	681a      	ldr	r2, [r3, #0]
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	f022 0201 	bic.w	r2, r2, #1
 800821c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	689b      	ldr	r3, [r3, #8]
 8008224:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	683a      	ldr	r2, [r7, #0]
 800822e:	430a      	orrs	r2, r1
 8008230:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008232:	6878      	ldr	r0, [r7, #4]
 8008234:	f000 f812 	bl	800825c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	68fa      	ldr	r2, [r7, #12]
 800823e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2220      	movs	r2, #32
 8008244:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2200      	movs	r2, #0
 800824c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008250:	2300      	movs	r3, #0
}
 8008252:	4618      	mov	r0, r3
 8008254:	3710      	adds	r7, #16
 8008256:	46bd      	mov	sp, r7
 8008258:	bd80      	pop	{r7, pc}
	...

0800825c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800825c:	b480      	push	{r7}
 800825e:	b085      	sub	sp, #20
 8008260:	af00      	add	r7, sp, #0
 8008262:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008268:	2b00      	cmp	r3, #0
 800826a:	d108      	bne.n	800827e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2201      	movs	r2, #1
 8008270:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2201      	movs	r2, #1
 8008278:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800827c:	e031      	b.n	80082e2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800827e:	2308      	movs	r3, #8
 8008280:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008282:	2308      	movs	r3, #8
 8008284:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	689b      	ldr	r3, [r3, #8]
 800828c:	0e5b      	lsrs	r3, r3, #25
 800828e:	b2db      	uxtb	r3, r3
 8008290:	f003 0307 	and.w	r3, r3, #7
 8008294:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	689b      	ldr	r3, [r3, #8]
 800829c:	0f5b      	lsrs	r3, r3, #29
 800829e:	b2db      	uxtb	r3, r3
 80082a0:	f003 0307 	and.w	r3, r3, #7
 80082a4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80082a6:	7bbb      	ldrb	r3, [r7, #14]
 80082a8:	7b3a      	ldrb	r2, [r7, #12]
 80082aa:	4911      	ldr	r1, [pc, #68]	@ (80082f0 <UARTEx_SetNbDataToProcess+0x94>)
 80082ac:	5c8a      	ldrb	r2, [r1, r2]
 80082ae:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80082b2:	7b3a      	ldrb	r2, [r7, #12]
 80082b4:	490f      	ldr	r1, [pc, #60]	@ (80082f4 <UARTEx_SetNbDataToProcess+0x98>)
 80082b6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80082b8:	fb93 f3f2 	sdiv	r3, r3, r2
 80082bc:	b29a      	uxth	r2, r3
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80082c4:	7bfb      	ldrb	r3, [r7, #15]
 80082c6:	7b7a      	ldrb	r2, [r7, #13]
 80082c8:	4909      	ldr	r1, [pc, #36]	@ (80082f0 <UARTEx_SetNbDataToProcess+0x94>)
 80082ca:	5c8a      	ldrb	r2, [r1, r2]
 80082cc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80082d0:	7b7a      	ldrb	r2, [r7, #13]
 80082d2:	4908      	ldr	r1, [pc, #32]	@ (80082f4 <UARTEx_SetNbDataToProcess+0x98>)
 80082d4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80082d6:	fb93 f3f2 	sdiv	r3, r3, r2
 80082da:	b29a      	uxth	r2, r3
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80082e2:	bf00      	nop
 80082e4:	3714      	adds	r7, #20
 80082e6:	46bd      	mov	sp, r7
 80082e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ec:	4770      	bx	lr
 80082ee:	bf00      	nop
 80082f0:	0801bb1c 	.word	0x0801bb1c
 80082f4:	0801bb24 	.word	0x0801bb24

080082f8 <MPU6050_Init>:
    .Q_bias = 0.003f,
    .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx)
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b088      	sub	sp, #32
 80082fc:	af04      	add	r7, sp, #16
 80082fe:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8008300:	2364      	movs	r3, #100	@ 0x64
 8008302:	9302      	str	r3, [sp, #8]
 8008304:	2301      	movs	r3, #1
 8008306:	9301      	str	r3, [sp, #4]
 8008308:	f107 030f 	add.w	r3, r7, #15
 800830c:	9300      	str	r3, [sp, #0]
 800830e:	2301      	movs	r3, #1
 8008310:	2275      	movs	r2, #117	@ 0x75
 8008312:	21d0      	movs	r1, #208	@ 0xd0
 8008314:	6878      	ldr	r0, [r7, #4]
 8008316:	f7fc f97f 	bl	8004618 <HAL_I2C_Mem_Read>

    if (check == 104) // 0x68 will be returned by the sensor if everything goes well
 800831a:	7bfb      	ldrb	r3, [r7, #15]
 800831c:	2b68      	cmp	r3, #104	@ 0x68
 800831e:	d13d      	bne.n	800839c <MPU6050_Init+0xa4>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 8008320:	2300      	movs	r3, #0
 8008322:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 8008324:	2364      	movs	r3, #100	@ 0x64
 8008326:	9302      	str	r3, [sp, #8]
 8008328:	2301      	movs	r3, #1
 800832a:	9301      	str	r3, [sp, #4]
 800832c:	f107 030e 	add.w	r3, r7, #14
 8008330:	9300      	str	r3, [sp, #0]
 8008332:	2301      	movs	r3, #1
 8008334:	226b      	movs	r2, #107	@ 0x6b
 8008336:	21d0      	movs	r1, #208	@ 0xd0
 8008338:	6878      	ldr	r0, [r7, #4]
 800833a:	f7fc f859 	bl	80043f0 <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 800833e:	2307      	movs	r3, #7
 8008340:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 8008342:	2364      	movs	r3, #100	@ 0x64
 8008344:	9302      	str	r3, [sp, #8]
 8008346:	2301      	movs	r3, #1
 8008348:	9301      	str	r3, [sp, #4]
 800834a:	f107 030e 	add.w	r3, r7, #14
 800834e:	9300      	str	r3, [sp, #0]
 8008350:	2301      	movs	r3, #1
 8008352:	2219      	movs	r2, #25
 8008354:	21d0      	movs	r1, #208	@ 0xd0
 8008356:	6878      	ldr	r0, [r7, #4]
 8008358:	f7fc f84a 	bl	80043f0 <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 -> � 2g
        Data = 0x00;
 800835c:	2300      	movs	r3, #0
 800835e:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8008360:	2364      	movs	r3, #100	@ 0x64
 8008362:	9302      	str	r3, [sp, #8]
 8008364:	2301      	movs	r3, #1
 8008366:	9301      	str	r3, [sp, #4]
 8008368:	f107 030e 	add.w	r3, r7, #14
 800836c:	9300      	str	r3, [sp, #0]
 800836e:	2301      	movs	r3, #1
 8008370:	221c      	movs	r2, #28
 8008372:	21d0      	movs	r1, #208	@ 0xd0
 8008374:	6878      	ldr	r0, [r7, #4]
 8008376:	f7fc f83b 	bl	80043f0 <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 -> � 250 �/s
        Data = 0x00;
 800837a:	2300      	movs	r3, #0
 800837c:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 800837e:	2364      	movs	r3, #100	@ 0x64
 8008380:	9302      	str	r3, [sp, #8]
 8008382:	2301      	movs	r3, #1
 8008384:	9301      	str	r3, [sp, #4]
 8008386:	f107 030e 	add.w	r3, r7, #14
 800838a:	9300      	str	r3, [sp, #0]
 800838c:	2301      	movs	r3, #1
 800838e:	221b      	movs	r2, #27
 8008390:	21d0      	movs	r1, #208	@ 0xd0
 8008392:	6878      	ldr	r0, [r7, #4]
 8008394:	f7fc f82c 	bl	80043f0 <HAL_I2C_Mem_Write>
        return 0;
 8008398:	2300      	movs	r3, #0
 800839a:	e000      	b.n	800839e <MPU6050_Init+0xa6>
    }
    return 1;
 800839c:	2301      	movs	r3, #1
}
 800839e:	4618      	mov	r0, r3
 80083a0:	3710      	adds	r7, #16
 80083a2:	46bd      	mov	sp, r7
 80083a4:	bd80      	pop	{r7, pc}
	...

080083a8 <MPU6050_Read_All>:
    temp = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct)
{
 80083a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80083ac:	b094      	sub	sp, #80	@ 0x50
 80083ae:	af04      	add	r7, sp, #16
 80083b0:	6078      	str	r0, [r7, #4]
 80083b2:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 80083b4:	2364      	movs	r3, #100	@ 0x64
 80083b6:	9302      	str	r3, [sp, #8]
 80083b8:	230e      	movs	r3, #14
 80083ba:	9301      	str	r3, [sp, #4]
 80083bc:	f107 0308 	add.w	r3, r7, #8
 80083c0:	9300      	str	r3, [sp, #0]
 80083c2:	2301      	movs	r3, #1
 80083c4:	223b      	movs	r2, #59	@ 0x3b
 80083c6:	21d0      	movs	r1, #208	@ 0xd0
 80083c8:	6878      	ldr	r0, [r7, #4]
 80083ca:	f7fc f925 	bl	8004618 <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 80083ce:	7a3b      	ldrb	r3, [r7, #8]
 80083d0:	021b      	lsls	r3, r3, #8
 80083d2:	b21a      	sxth	r2, r3
 80083d4:	7a7b      	ldrb	r3, [r7, #9]
 80083d6:	b21b      	sxth	r3, r3
 80083d8:	4313      	orrs	r3, r2
 80083da:	b21a      	sxth	r2, r3
 80083dc:	683b      	ldr	r3, [r7, #0]
 80083de:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 80083e0:	7abb      	ldrb	r3, [r7, #10]
 80083e2:	021b      	lsls	r3, r3, #8
 80083e4:	b21a      	sxth	r2, r3
 80083e6:	7afb      	ldrb	r3, [r7, #11]
 80083e8:	b21b      	sxth	r3, r3
 80083ea:	4313      	orrs	r3, r2
 80083ec:	b21a      	sxth	r2, r3
 80083ee:	683b      	ldr	r3, [r7, #0]
 80083f0:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 80083f2:	7b3b      	ldrb	r3, [r7, #12]
 80083f4:	021b      	lsls	r3, r3, #8
 80083f6:	b21a      	sxth	r2, r3
 80083f8:	7b7b      	ldrb	r3, [r7, #13]
 80083fa:	b21b      	sxth	r3, r3
 80083fc:	4313      	orrs	r3, r2
 80083fe:	b21a      	sxth	r2, r3
 8008400:	683b      	ldr	r3, [r7, #0]
 8008402:	809a      	strh	r2, [r3, #4]
    temp = (int16_t)(Rec_Data[6] << 8 | Rec_Data[7]);
 8008404:	7bbb      	ldrb	r3, [r7, #14]
 8008406:	021b      	lsls	r3, r3, #8
 8008408:	b21a      	sxth	r2, r3
 800840a:	7bfb      	ldrb	r3, [r7, #15]
 800840c:	b21b      	sxth	r3, r3
 800840e:	4313      	orrs	r3, r2
 8008410:	86fb      	strh	r3, [r7, #54]	@ 0x36
    DataStruct->Gyro_X_RAW = (int16_t)(Rec_Data[8] << 8 | Rec_Data[9]);
 8008412:	7c3b      	ldrb	r3, [r7, #16]
 8008414:	021b      	lsls	r3, r3, #8
 8008416:	b21a      	sxth	r2, r3
 8008418:	7c7b      	ldrb	r3, [r7, #17]
 800841a:	b21b      	sxth	r3, r3
 800841c:	4313      	orrs	r3, r2
 800841e:	b21a      	sxth	r2, r3
 8008420:	683b      	ldr	r3, [r7, #0]
 8008422:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t)(Rec_Data[10] << 8 | Rec_Data[11]);
 8008424:	7cbb      	ldrb	r3, [r7, #18]
 8008426:	021b      	lsls	r3, r3, #8
 8008428:	b21a      	sxth	r2, r3
 800842a:	7cfb      	ldrb	r3, [r7, #19]
 800842c:	b21b      	sxth	r3, r3
 800842e:	4313      	orrs	r3, r2
 8008430:	b21a      	sxth	r2, r3
 8008432:	683b      	ldr	r3, [r7, #0]
 8008434:	845a      	strh	r2, [r3, #34]	@ 0x22
    DataStruct->Gyro_Z_RAW = (int16_t)(Rec_Data[12] << 8 | Rec_Data[13]);
 8008436:	7d3b      	ldrb	r3, [r7, #20]
 8008438:	021b      	lsls	r3, r3, #8
 800843a:	b21a      	sxth	r2, r3
 800843c:	7d7b      	ldrb	r3, [r7, #21]
 800843e:	b21b      	sxth	r3, r3
 8008440:	4313      	orrs	r3, r2
 8008442:	b21a      	sxth	r2, r3
 8008444:	683b      	ldr	r3, [r7, #0]
 8008446:	849a      	strh	r2, [r3, #36]	@ 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800844e:	4618      	mov	r0, r3
 8008450:	f7f8 f8a0 	bl	8000594 <__aeabi_i2d>
 8008454:	f04f 0200 	mov.w	r2, #0
 8008458:	4bbd      	ldr	r3, [pc, #756]	@ (8008750 <MPU6050_Read_All+0x3a8>)
 800845a:	f7f8 fa2f 	bl	80008bc <__aeabi_ddiv>
 800845e:	4602      	mov	r2, r0
 8008460:	460b      	mov	r3, r1
 8008462:	6839      	ldr	r1, [r7, #0]
 8008464:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 8008468:	683b      	ldr	r3, [r7, #0]
 800846a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800846e:	4618      	mov	r0, r3
 8008470:	f7f8 f890 	bl	8000594 <__aeabi_i2d>
 8008474:	f04f 0200 	mov.w	r2, #0
 8008478:	4bb5      	ldr	r3, [pc, #724]	@ (8008750 <MPU6050_Read_All+0x3a8>)
 800847a:	f7f8 fa1f 	bl	80008bc <__aeabi_ddiv>
 800847e:	4602      	mov	r2, r0
 8008480:	460b      	mov	r3, r1
 8008482:	6839      	ldr	r1, [r7, #0]
 8008484:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 8008488:	683b      	ldr	r3, [r7, #0]
 800848a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800848e:	4618      	mov	r0, r3
 8008490:	f7f8 f880 	bl	8000594 <__aeabi_i2d>
 8008494:	a3a8      	add	r3, pc, #672	@ (adr r3, 8008738 <MPU6050_Read_All+0x390>)
 8008496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800849a:	f7f8 fa0f 	bl	80008bc <__aeabi_ddiv>
 800849e:	4602      	mov	r2, r0
 80084a0:	460b      	mov	r3, r1
 80084a2:	6839      	ldr	r1, [r7, #0]
 80084a4:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
 80084a8:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 80084ac:	ee07 3a90 	vmov	s15, r3
 80084b0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80084b4:	eddf 6aa7 	vldr	s13, [pc, #668]	@ 8008754 <MPU6050_Read_All+0x3ac>
 80084b8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80084bc:	ed9f 7aa6 	vldr	s14, [pc, #664]	@ 8008758 <MPU6050_Read_All+0x3b0>
 80084c0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80084c4:	683b      	ldr	r3, [r7, #0]
 80084c6:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 80084ca:	683b      	ldr	r3, [r7, #0]
 80084cc:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80084d0:	4618      	mov	r0, r3
 80084d2:	f7f8 f85f 	bl	8000594 <__aeabi_i2d>
 80084d6:	a39a      	add	r3, pc, #616	@ (adr r3, 8008740 <MPU6050_Read_All+0x398>)
 80084d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084dc:	f7f8 f9ee 	bl	80008bc <__aeabi_ddiv>
 80084e0:	4602      	mov	r2, r0
 80084e2:	460b      	mov	r3, r1
 80084e4:	6839      	ldr	r1, [r7, #0]
 80084e6:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 80084ea:	683b      	ldr	r3, [r7, #0]
 80084ec:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 80084f0:	4618      	mov	r0, r3
 80084f2:	f7f8 f84f 	bl	8000594 <__aeabi_i2d>
 80084f6:	a392      	add	r3, pc, #584	@ (adr r3, 8008740 <MPU6050_Read_All+0x398>)
 80084f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084fc:	f7f8 f9de 	bl	80008bc <__aeabi_ddiv>
 8008500:	4602      	mov	r2, r0
 8008502:	460b      	mov	r3, r1
 8008504:	6839      	ldr	r1, [r7, #0]
 8008506:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 800850a:	683b      	ldr	r3, [r7, #0]
 800850c:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8008510:	4618      	mov	r0, r3
 8008512:	f7f8 f83f 	bl	8000594 <__aeabi_i2d>
 8008516:	a38a      	add	r3, pc, #552	@ (adr r3, 8008740 <MPU6050_Read_All+0x398>)
 8008518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800851c:	f7f8 f9ce 	bl	80008bc <__aeabi_ddiv>
 8008520:	4602      	mov	r2, r0
 8008522:	460b      	mov	r3, r1
 8008524:	6839      	ldr	r1, [r7, #0]
 8008526:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

    // Kalman angle solve
    double dt = (double)(HAL_GetTick() - timer) / 1000;
 800852a:	f7fa ff9b 	bl	8003464 <HAL_GetTick>
 800852e:	4602      	mov	r2, r0
 8008530:	4b8a      	ldr	r3, [pc, #552]	@ (800875c <MPU6050_Read_All+0x3b4>)
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	1ad3      	subs	r3, r2, r3
 8008536:	4618      	mov	r0, r3
 8008538:	f7f8 f81c 	bl	8000574 <__aeabi_ui2d>
 800853c:	f04f 0200 	mov.w	r2, #0
 8008540:	4b87      	ldr	r3, [pc, #540]	@ (8008760 <MPU6050_Read_All+0x3b8>)
 8008542:	f7f8 f9bb 	bl	80008bc <__aeabi_ddiv>
 8008546:	4602      	mov	r2, r0
 8008548:	460b      	mov	r3, r1
 800854a:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    timer = HAL_GetTick();
 800854e:	f7fa ff89 	bl	8003464 <HAL_GetTick>
 8008552:	4603      	mov	r3, r0
 8008554:	4a81      	ldr	r2, [pc, #516]	@ (800875c <MPU6050_Read_All+0x3b4>)
 8008556:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
        DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800855e:	461a      	mov	r2, r3
 8008560:	683b      	ldr	r3, [r7, #0]
 8008562:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008566:	fb03 f202 	mul.w	r2, r3, r2
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8008570:	4619      	mov	r1, r3
 8008572:	683b      	ldr	r3, [r7, #0]
 8008574:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8008578:	fb01 f303 	mul.w	r3, r1, r3
 800857c:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 800857e:	4618      	mov	r0, r3
 8008580:	f7f8 f808 	bl	8000594 <__aeabi_i2d>
 8008584:	4602      	mov	r2, r0
 8008586:	460b      	mov	r3, r1
 8008588:	ec43 2b10 	vmov	d0, r2, r3
 800858c:	f012 fe7e 	bl	801b28c <sqrt>
 8008590:	ed87 0b08 	vstr	d0, [r7, #32]
    if (roll_sqrt != 0.0)
 8008594:	f04f 0200 	mov.w	r2, #0
 8008598:	f04f 0300 	mov.w	r3, #0
 800859c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80085a0:	f7f8 faca 	bl	8000b38 <__aeabi_dcmpeq>
 80085a4:	4603      	mov	r3, r0
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d11f      	bne.n	80085ea <MPU6050_Read_All+0x242>
    {
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 80085aa:	683b      	ldr	r3, [r7, #0]
 80085ac:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80085b0:	4618      	mov	r0, r3
 80085b2:	f7f7 ffef 	bl	8000594 <__aeabi_i2d>
 80085b6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80085ba:	f7f8 f97f 	bl	80008bc <__aeabi_ddiv>
 80085be:	4602      	mov	r2, r0
 80085c0:	460b      	mov	r3, r1
 80085c2:	ec43 2b17 	vmov	d7, r2, r3
 80085c6:	eeb0 0a47 	vmov.f32	s0, s14
 80085ca:	eef0 0a67 	vmov.f32	s1, s15
 80085ce:	f012 fe8b 	bl	801b2e8 <atan>
 80085d2:	ec51 0b10 	vmov	r0, r1, d0
 80085d6:	a35c      	add	r3, pc, #368	@ (adr r3, 8008748 <MPU6050_Read_All+0x3a0>)
 80085d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085dc:	f7f8 f844 	bl	8000668 <__aeabi_dmul>
 80085e0:	4602      	mov	r2, r0
 80085e2:	460b      	mov	r3, r1
 80085e4:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 80085e8:	e005      	b.n	80085f6 <MPU6050_Read_All+0x24e>
    }
    else
    {
        roll = 0.0;
 80085ea:	f04f 0200 	mov.w	r2, #0
 80085ee:	f04f 0300 	mov.w	r3, #0
 80085f2:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 80085f6:	683b      	ldr	r3, [r7, #0]
 80085f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80085fc:	425b      	negs	r3, r3
 80085fe:	4618      	mov	r0, r3
 8008600:	f7f7 ffc8 	bl	8000594 <__aeabi_i2d>
 8008604:	4682      	mov	sl, r0
 8008606:	468b      	mov	fp, r1
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800860e:	4618      	mov	r0, r3
 8008610:	f7f7 ffc0 	bl	8000594 <__aeabi_i2d>
 8008614:	4602      	mov	r2, r0
 8008616:	460b      	mov	r3, r1
 8008618:	ec43 2b11 	vmov	d1, r2, r3
 800861c:	ec4b ab10 	vmov	d0, sl, fp
 8008620:	f012 fe32 	bl	801b288 <atan2>
 8008624:	ec51 0b10 	vmov	r0, r1, d0
 8008628:	a347      	add	r3, pc, #284	@ (adr r3, 8008748 <MPU6050_Read_All+0x3a0>)
 800862a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800862e:	f7f8 f81b 	bl	8000668 <__aeabi_dmul>
 8008632:	4602      	mov	r2, r0
 8008634:	460b      	mov	r3, r1
 8008636:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90))
 800863a:	f04f 0200 	mov.w	r2, #0
 800863e:	4b49      	ldr	r3, [pc, #292]	@ (8008764 <MPU6050_Read_All+0x3bc>)
 8008640:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8008644:	f7f8 fa82 	bl	8000b4c <__aeabi_dcmplt>
 8008648:	4603      	mov	r3, r0
 800864a:	2b00      	cmp	r3, #0
 800864c:	d00a      	beq.n	8008664 <MPU6050_Read_All+0x2bc>
 800864e:	683b      	ldr	r3, [r7, #0]
 8008650:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8008654:	f04f 0200 	mov.w	r2, #0
 8008658:	4b43      	ldr	r3, [pc, #268]	@ (8008768 <MPU6050_Read_All+0x3c0>)
 800865a:	f7f8 fa95 	bl	8000b88 <__aeabi_dcmpgt>
 800865e:	4603      	mov	r3, r0
 8008660:	2b00      	cmp	r3, #0
 8008662:	d114      	bne.n	800868e <MPU6050_Read_All+0x2e6>
 8008664:	f04f 0200 	mov.w	r2, #0
 8008668:	4b3f      	ldr	r3, [pc, #252]	@ (8008768 <MPU6050_Read_All+0x3c0>)
 800866a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800866e:	f7f8 fa8b 	bl	8000b88 <__aeabi_dcmpgt>
 8008672:	4603      	mov	r3, r0
 8008674:	2b00      	cmp	r3, #0
 8008676:	d015      	beq.n	80086a4 <MPU6050_Read_All+0x2fc>
 8008678:	683b      	ldr	r3, [r7, #0]
 800867a:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800867e:	f04f 0200 	mov.w	r2, #0
 8008682:	4b38      	ldr	r3, [pc, #224]	@ (8008764 <MPU6050_Read_All+0x3bc>)
 8008684:	f7f8 fa62 	bl	8000b4c <__aeabi_dcmplt>
 8008688:	4603      	mov	r3, r0
 800868a:	2b00      	cmp	r3, #0
 800868c:	d00a      	beq.n	80086a4 <MPU6050_Read_All+0x2fc>
    {
        KalmanY.angle = pitch;
 800868e:	4937      	ldr	r1, [pc, #220]	@ (800876c <MPU6050_Read_All+0x3c4>)
 8008690:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008694:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 8008698:	6839      	ldr	r1, [r7, #0]
 800869a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800869e:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 80086a2:	e014      	b.n	80086ce <MPU6050_Read_All+0x326>
    }
    else
    {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 80086a4:	683b      	ldr	r3, [r7, #0]
 80086a6:	ed93 7b0c 	vldr	d7, [r3, #48]	@ 0x30
 80086aa:	ed97 2b0a 	vldr	d2, [r7, #40]	@ 0x28
 80086ae:	eeb0 1a47 	vmov.f32	s2, s14
 80086b2:	eef0 1a67 	vmov.f32	s3, s15
 80086b6:	ed97 0b06 	vldr	d0, [r7, #24]
 80086ba:	482c      	ldr	r0, [pc, #176]	@ (800876c <MPU6050_Read_All+0x3c4>)
 80086bc:	f000 f85a 	bl	8008774 <Kalman_getAngle>
 80086c0:	eeb0 7a40 	vmov.f32	s14, s0
 80086c4:	eef0 7a60 	vmov.f32	s15, s1
 80086c8:	683b      	ldr	r3, [r7, #0]
 80086ca:	ed83 7b14 	vstr	d7, [r3, #80]	@ 0x50
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 80086ce:	683b      	ldr	r3, [r7, #0]
 80086d0:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 80086d4:	4690      	mov	r8, r2
 80086d6:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 80086da:	f04f 0200 	mov.w	r2, #0
 80086de:	4b22      	ldr	r3, [pc, #136]	@ (8008768 <MPU6050_Read_All+0x3c0>)
 80086e0:	4640      	mov	r0, r8
 80086e2:	4649      	mov	r1, r9
 80086e4:	f7f8 fa50 	bl	8000b88 <__aeabi_dcmpgt>
 80086e8:	4603      	mov	r3, r0
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d008      	beq.n	8008700 <MPU6050_Read_All+0x358>
        DataStruct->Gx = -DataStruct->Gx;
 80086ee:	683b      	ldr	r3, [r7, #0]
 80086f0:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80086f4:	4614      	mov	r4, r2
 80086f6:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	e9c3 450a 	strd	r4, r5, [r3, #40]	@ 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gx, dt);
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	ed93 7b0a 	vldr	d7, [r3, #40]	@ 0x28
 8008706:	ed97 2b0a 	vldr	d2, [r7, #40]	@ 0x28
 800870a:	eeb0 1a47 	vmov.f32	s2, s14
 800870e:	eef0 1a67 	vmov.f32	s3, s15
 8008712:	ed97 0b0e 	vldr	d0, [r7, #56]	@ 0x38
 8008716:	4816      	ldr	r0, [pc, #88]	@ (8008770 <MPU6050_Read_All+0x3c8>)
 8008718:	f000 f82c 	bl	8008774 <Kalman_getAngle>
 800871c:	eeb0 7a40 	vmov.f32	s14, s0
 8008720:	eef0 7a60 	vmov.f32	s15, s1
 8008724:	683b      	ldr	r3, [r7, #0]
 8008726:	ed83 7b12 	vstr	d7, [r3, #72]	@ 0x48
}
 800872a:	bf00      	nop
 800872c:	3740      	adds	r7, #64	@ 0x40
 800872e:	46bd      	mov	sp, r7
 8008730:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008734:	f3af 8000 	nop.w
 8008738:	00000000 	.word	0x00000000
 800873c:	40cc2900 	.word	0x40cc2900
 8008740:	00000000 	.word	0x00000000
 8008744:	40606000 	.word	0x40606000
 8008748:	1a63c1f8 	.word	0x1a63c1f8
 800874c:	404ca5dc 	.word	0x404ca5dc
 8008750:	40d00000 	.word	0x40d00000
 8008754:	43aa0000 	.word	0x43aa0000
 8008758:	42121eb8 	.word	0x42121eb8
 800875c:	20005438 	.word	0x20005438
 8008760:	408f4000 	.word	0x408f4000
 8008764:	c0568000 	.word	0xc0568000
 8008768:	40568000 	.word	0x40568000
 800876c:	20000058 	.word	0x20000058
 8008770:	20000010 	.word	0x20000010

08008774 <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt)
{
 8008774:	b5b0      	push	{r4, r5, r7, lr}
 8008776:	b096      	sub	sp, #88	@ 0x58
 8008778:	af00      	add	r7, sp, #0
 800877a:	61f8      	str	r0, [r7, #28]
 800877c:	ed87 0b04 	vstr	d0, [r7, #16]
 8008780:	ed87 1b02 	vstr	d1, [r7, #8]
 8008784:	ed87 2b00 	vstr	d2, [r7]
    double rate = newRate - Kalman->bias;
 8008788:	69fb      	ldr	r3, [r7, #28]
 800878a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800878e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008792:	f7f7 fdb1 	bl	80002f8 <__aeabi_dsub>
 8008796:	4602      	mov	r2, r0
 8008798:	460b      	mov	r3, r1
 800879a:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    Kalman->angle += dt * rate;
 800879e:	69fb      	ldr	r3, [r7, #28]
 80087a0:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80087a4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80087a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80087ac:	f7f7 ff5c 	bl	8000668 <__aeabi_dmul>
 80087b0:	4602      	mov	r2, r0
 80087b2:	460b      	mov	r3, r1
 80087b4:	4620      	mov	r0, r4
 80087b6:	4629      	mov	r1, r5
 80087b8:	f7f7 fda0 	bl	80002fc <__adddf3>
 80087bc:	4602      	mov	r2, r0
 80087be:	460b      	mov	r3, r1
 80087c0:	69f9      	ldr	r1, [r7, #28]
 80087c2:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 80087c6:	69fb      	ldr	r3, [r7, #28]
 80087c8:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 80087cc:	69fb      	ldr	r3, [r7, #28]
 80087ce:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 80087d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80087d6:	f7f7 ff47 	bl	8000668 <__aeabi_dmul>
 80087da:	4602      	mov	r2, r0
 80087dc:	460b      	mov	r3, r1
 80087de:	4610      	mov	r0, r2
 80087e0:	4619      	mov	r1, r3
 80087e2:	69fb      	ldr	r3, [r7, #28]
 80087e4:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80087e8:	f7f7 fd86 	bl	80002f8 <__aeabi_dsub>
 80087ec:	4602      	mov	r2, r0
 80087ee:	460b      	mov	r3, r1
 80087f0:	4610      	mov	r0, r2
 80087f2:	4619      	mov	r1, r3
 80087f4:	69fb      	ldr	r3, [r7, #28]
 80087f6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80087fa:	f7f7 fd7d 	bl	80002f8 <__aeabi_dsub>
 80087fe:	4602      	mov	r2, r0
 8008800:	460b      	mov	r3, r1
 8008802:	4610      	mov	r0, r2
 8008804:	4619      	mov	r1, r3
 8008806:	69fb      	ldr	r3, [r7, #28]
 8008808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800880c:	f7f7 fd76 	bl	80002fc <__adddf3>
 8008810:	4602      	mov	r2, r0
 8008812:	460b      	mov	r3, r1
 8008814:	4610      	mov	r0, r2
 8008816:	4619      	mov	r1, r3
 8008818:	e9d7 2300 	ldrd	r2, r3, [r7]
 800881c:	f7f7 ff24 	bl	8000668 <__aeabi_dmul>
 8008820:	4602      	mov	r2, r0
 8008822:	460b      	mov	r3, r1
 8008824:	4620      	mov	r0, r4
 8008826:	4629      	mov	r1, r5
 8008828:	f7f7 fd68 	bl	80002fc <__adddf3>
 800882c:	4602      	mov	r2, r0
 800882e:	460b      	mov	r3, r1
 8008830:	69f9      	ldr	r1, [r7, #28]
 8008832:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 8008836:	69fb      	ldr	r3, [r7, #28]
 8008838:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 800883c:	69fb      	ldr	r3, [r7, #28]
 800883e:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8008842:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008846:	f7f7 ff0f 	bl	8000668 <__aeabi_dmul>
 800884a:	4602      	mov	r2, r0
 800884c:	460b      	mov	r3, r1
 800884e:	4620      	mov	r0, r4
 8008850:	4629      	mov	r1, r5
 8008852:	f7f7 fd51 	bl	80002f8 <__aeabi_dsub>
 8008856:	4602      	mov	r2, r0
 8008858:	460b      	mov	r3, r1
 800885a:	69f9      	ldr	r1, [r7, #28]
 800885c:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 8008860:	69fb      	ldr	r3, [r7, #28]
 8008862:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 8008866:	69fb      	ldr	r3, [r7, #28]
 8008868:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800886c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008870:	f7f7 fefa 	bl	8000668 <__aeabi_dmul>
 8008874:	4602      	mov	r2, r0
 8008876:	460b      	mov	r3, r1
 8008878:	4620      	mov	r0, r4
 800887a:	4629      	mov	r1, r5
 800887c:	f7f7 fd3c 	bl	80002f8 <__aeabi_dsub>
 8008880:	4602      	mov	r2, r0
 8008882:	460b      	mov	r3, r1
 8008884:	69f9      	ldr	r1, [r7, #28]
 8008886:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 800888a:	69fb      	ldr	r3, [r7, #28]
 800888c:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 8008890:	69fb      	ldr	r3, [r7, #28]
 8008892:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8008896:	e9d7 2300 	ldrd	r2, r3, [r7]
 800889a:	f7f7 fee5 	bl	8000668 <__aeabi_dmul>
 800889e:	4602      	mov	r2, r0
 80088a0:	460b      	mov	r3, r1
 80088a2:	4620      	mov	r0, r4
 80088a4:	4629      	mov	r1, r5
 80088a6:	f7f7 fd29 	bl	80002fc <__adddf3>
 80088aa:	4602      	mov	r2, r0
 80088ac:	460b      	mov	r3, r1
 80088ae:	69f9      	ldr	r1, [r7, #28]
 80088b0:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 80088b4:	69fb      	ldr	r3, [r7, #28]
 80088b6:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 80088ba:	69fb      	ldr	r3, [r7, #28]
 80088bc:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80088c0:	f7f7 fd1c 	bl	80002fc <__adddf3>
 80088c4:	4602      	mov	r2, r0
 80088c6:	460b      	mov	r3, r1
 80088c8:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 80088cc:	69fb      	ldr	r3, [r7, #28]
 80088ce:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 80088d2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80088d6:	f7f7 fff1 	bl	80008bc <__aeabi_ddiv>
 80088da:	4602      	mov	r2, r0
 80088dc:	460b      	mov	r3, r1
 80088de:	e9c7 2308 	strd	r2, r3, [r7, #32]
    K[1] = Kalman->P[1][0] / S;
 80088e2:	69fb      	ldr	r3, [r7, #28]
 80088e4:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 80088e8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80088ec:	f7f7 ffe6 	bl	80008bc <__aeabi_ddiv>
 80088f0:	4602      	mov	r2, r0
 80088f2:	460b      	mov	r3, r1
 80088f4:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

    double y = newAngle - Kalman->angle;
 80088f8:	69fb      	ldr	r3, [r7, #28]
 80088fa:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80088fe:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8008902:	f7f7 fcf9 	bl	80002f8 <__aeabi_dsub>
 8008906:	4602      	mov	r2, r0
 8008908:	460b      	mov	r3, r1
 800890a:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    Kalman->angle += K[0] * y;
 800890e:	69fb      	ldr	r3, [r7, #28]
 8008910:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8008914:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8008918:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800891c:	f7f7 fea4 	bl	8000668 <__aeabi_dmul>
 8008920:	4602      	mov	r2, r0
 8008922:	460b      	mov	r3, r1
 8008924:	4620      	mov	r0, r4
 8008926:	4629      	mov	r1, r5
 8008928:	f7f7 fce8 	bl	80002fc <__adddf3>
 800892c:	4602      	mov	r2, r0
 800892e:	460b      	mov	r3, r1
 8008930:	69f9      	ldr	r1, [r7, #28]
 8008932:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 8008936:	69fb      	ldr	r3, [r7, #28]
 8008938:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 800893c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8008940:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008944:	f7f7 fe90 	bl	8000668 <__aeabi_dmul>
 8008948:	4602      	mov	r2, r0
 800894a:	460b      	mov	r3, r1
 800894c:	4620      	mov	r0, r4
 800894e:	4629      	mov	r1, r5
 8008950:	f7f7 fcd4 	bl	80002fc <__adddf3>
 8008954:	4602      	mov	r2, r0
 8008956:	460b      	mov	r3, r1
 8008958:	69f9      	ldr	r1, [r7, #28]
 800895a:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 800895e:	69fb      	ldr	r3, [r7, #28]
 8008960:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8008964:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    double P01_temp = Kalman->P[0][1];
 8008968:	69fb      	ldr	r3, [r7, #28]
 800896a:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800896e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    Kalman->P[0][0] -= K[0] * P00_temp;
 8008972:	69fb      	ldr	r3, [r7, #28]
 8008974:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8008978:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800897c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008980:	f7f7 fe72 	bl	8000668 <__aeabi_dmul>
 8008984:	4602      	mov	r2, r0
 8008986:	460b      	mov	r3, r1
 8008988:	4620      	mov	r0, r4
 800898a:	4629      	mov	r1, r5
 800898c:	f7f7 fcb4 	bl	80002f8 <__aeabi_dsub>
 8008990:	4602      	mov	r2, r0
 8008992:	460b      	mov	r3, r1
 8008994:	69f9      	ldr	r1, [r7, #28]
 8008996:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 800899a:	69fb      	ldr	r3, [r7, #28]
 800899c:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 80089a0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80089a4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80089a8:	f7f7 fe5e 	bl	8000668 <__aeabi_dmul>
 80089ac:	4602      	mov	r2, r0
 80089ae:	460b      	mov	r3, r1
 80089b0:	4620      	mov	r0, r4
 80089b2:	4629      	mov	r1, r5
 80089b4:	f7f7 fca0 	bl	80002f8 <__aeabi_dsub>
 80089b8:	4602      	mov	r2, r0
 80089ba:	460b      	mov	r3, r1
 80089bc:	69f9      	ldr	r1, [r7, #28]
 80089be:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 80089c2:	69fb      	ldr	r3, [r7, #28]
 80089c4:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 80089c8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80089cc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80089d0:	f7f7 fe4a 	bl	8000668 <__aeabi_dmul>
 80089d4:	4602      	mov	r2, r0
 80089d6:	460b      	mov	r3, r1
 80089d8:	4620      	mov	r0, r4
 80089da:	4629      	mov	r1, r5
 80089dc:	f7f7 fc8c 	bl	80002f8 <__aeabi_dsub>
 80089e0:	4602      	mov	r2, r0
 80089e2:	460b      	mov	r3, r1
 80089e4:	69f9      	ldr	r1, [r7, #28]
 80089e6:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 80089ea:	69fb      	ldr	r3, [r7, #28]
 80089ec:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 80089f0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80089f4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80089f8:	f7f7 fe36 	bl	8000668 <__aeabi_dmul>
 80089fc:	4602      	mov	r2, r0
 80089fe:	460b      	mov	r3, r1
 8008a00:	4620      	mov	r0, r4
 8008a02:	4629      	mov	r1, r5
 8008a04:	f7f7 fc78 	bl	80002f8 <__aeabi_dsub>
 8008a08:	4602      	mov	r2, r0
 8008a0a:	460b      	mov	r3, r1
 8008a0c:	69f9      	ldr	r1, [r7, #28]
 8008a0e:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    return Kalman->angle;
 8008a12:	69fb      	ldr	r3, [r7, #28]
 8008a14:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8008a18:	ec43 2b17 	vmov	d7, r2, r3
};
 8008a1c:	eeb0 0a47 	vmov.f32	s0, s14
 8008a20:	eef0 0a67 	vmov.f32	s1, s15
 8008a24:	3758      	adds	r7, #88	@ 0x58
 8008a26:	46bd      	mov	sp, r7
 8008a28:	bdb0      	pop	{r4, r5, r7, pc}
	...

08008a2c <__NVIC_SetPriority>:
{
 8008a2c:	b480      	push	{r7}
 8008a2e:	b083      	sub	sp, #12
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	4603      	mov	r3, r0
 8008a34:	6039      	str	r1, [r7, #0]
 8008a36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008a38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	db0a      	blt.n	8008a56 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008a40:	683b      	ldr	r3, [r7, #0]
 8008a42:	b2da      	uxtb	r2, r3
 8008a44:	490c      	ldr	r1, [pc, #48]	@ (8008a78 <__NVIC_SetPriority+0x4c>)
 8008a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008a4a:	0112      	lsls	r2, r2, #4
 8008a4c:	b2d2      	uxtb	r2, r2
 8008a4e:	440b      	add	r3, r1
 8008a50:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008a54:	e00a      	b.n	8008a6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008a56:	683b      	ldr	r3, [r7, #0]
 8008a58:	b2da      	uxtb	r2, r3
 8008a5a:	4908      	ldr	r1, [pc, #32]	@ (8008a7c <__NVIC_SetPriority+0x50>)
 8008a5c:	79fb      	ldrb	r3, [r7, #7]
 8008a5e:	f003 030f 	and.w	r3, r3, #15
 8008a62:	3b04      	subs	r3, #4
 8008a64:	0112      	lsls	r2, r2, #4
 8008a66:	b2d2      	uxtb	r2, r2
 8008a68:	440b      	add	r3, r1
 8008a6a:	761a      	strb	r2, [r3, #24]
}
 8008a6c:	bf00      	nop
 8008a6e:	370c      	adds	r7, #12
 8008a70:	46bd      	mov	sp, r7
 8008a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a76:	4770      	bx	lr
 8008a78:	e000e100 	.word	0xe000e100
 8008a7c:	e000ed00 	.word	0xe000ed00

08008a80 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008a80:	b580      	push	{r7, lr}
 8008a82:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8008a84:	4b05      	ldr	r3, [pc, #20]	@ (8008a9c <SysTick_Handler+0x1c>)
 8008a86:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8008a88:	f001 fd40 	bl	800a50c <xTaskGetSchedulerState>
 8008a8c:	4603      	mov	r3, r0
 8008a8e:	2b01      	cmp	r3, #1
 8008a90:	d001      	beq.n	8008a96 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8008a92:	f002 fb39 	bl	800b108 <xPortSysTickHandler>
  }
}
 8008a96:	bf00      	nop
 8008a98:	bd80      	pop	{r7, pc}
 8008a9a:	bf00      	nop
 8008a9c:	e000e010 	.word	0xe000e010

08008aa0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008aa0:	b580      	push	{r7, lr}
 8008aa2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008aa4:	2100      	movs	r1, #0
 8008aa6:	f06f 0004 	mvn.w	r0, #4
 8008aaa:	f7ff ffbf 	bl	8008a2c <__NVIC_SetPriority>
#endif
}
 8008aae:	bf00      	nop
 8008ab0:	bd80      	pop	{r7, pc}
	...

08008ab4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008ab4:	b480      	push	{r7}
 8008ab6:	b083      	sub	sp, #12
 8008ab8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008aba:	f3ef 8305 	mrs	r3, IPSR
 8008abe:	603b      	str	r3, [r7, #0]
  return(result);
 8008ac0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d003      	beq.n	8008ace <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008ac6:	f06f 0305 	mvn.w	r3, #5
 8008aca:	607b      	str	r3, [r7, #4]
 8008acc:	e00c      	b.n	8008ae8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008ace:	4b0a      	ldr	r3, [pc, #40]	@ (8008af8 <osKernelInitialize+0x44>)
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d105      	bne.n	8008ae2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008ad6:	4b08      	ldr	r3, [pc, #32]	@ (8008af8 <osKernelInitialize+0x44>)
 8008ad8:	2201      	movs	r2, #1
 8008ada:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008adc:	2300      	movs	r3, #0
 8008ade:	607b      	str	r3, [r7, #4]
 8008ae0:	e002      	b.n	8008ae8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008ae2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008ae6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008ae8:	687b      	ldr	r3, [r7, #4]
}
 8008aea:	4618      	mov	r0, r3
 8008aec:	370c      	adds	r7, #12
 8008aee:	46bd      	mov	sp, r7
 8008af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af4:	4770      	bx	lr
 8008af6:	bf00      	nop
 8008af8:	2000543c 	.word	0x2000543c

08008afc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008afc:	b580      	push	{r7, lr}
 8008afe:	b082      	sub	sp, #8
 8008b00:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008b02:	f3ef 8305 	mrs	r3, IPSR
 8008b06:	603b      	str	r3, [r7, #0]
  return(result);
 8008b08:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d003      	beq.n	8008b16 <osKernelStart+0x1a>
    stat = osErrorISR;
 8008b0e:	f06f 0305 	mvn.w	r3, #5
 8008b12:	607b      	str	r3, [r7, #4]
 8008b14:	e010      	b.n	8008b38 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008b16:	4b0b      	ldr	r3, [pc, #44]	@ (8008b44 <osKernelStart+0x48>)
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	2b01      	cmp	r3, #1
 8008b1c:	d109      	bne.n	8008b32 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008b1e:	f7ff ffbf 	bl	8008aa0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008b22:	4b08      	ldr	r3, [pc, #32]	@ (8008b44 <osKernelStart+0x48>)
 8008b24:	2202      	movs	r2, #2
 8008b26:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008b28:	f001 f87a 	bl	8009c20 <vTaskStartScheduler>
      stat = osOK;
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	607b      	str	r3, [r7, #4]
 8008b30:	e002      	b.n	8008b38 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008b32:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008b36:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008b38:	687b      	ldr	r3, [r7, #4]
}
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	3708      	adds	r7, #8
 8008b3e:	46bd      	mov	sp, r7
 8008b40:	bd80      	pop	{r7, pc}
 8008b42:	bf00      	nop
 8008b44:	2000543c 	.word	0x2000543c

08008b48 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008b48:	b580      	push	{r7, lr}
 8008b4a:	b08e      	sub	sp, #56	@ 0x38
 8008b4c:	af04      	add	r7, sp, #16
 8008b4e:	60f8      	str	r0, [r7, #12]
 8008b50:	60b9      	str	r1, [r7, #8]
 8008b52:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008b54:	2300      	movs	r3, #0
 8008b56:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008b58:	f3ef 8305 	mrs	r3, IPSR
 8008b5c:	617b      	str	r3, [r7, #20]
  return(result);
 8008b5e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d17e      	bne.n	8008c62 <osThreadNew+0x11a>
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d07b      	beq.n	8008c62 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008b6a:	2380      	movs	r3, #128	@ 0x80
 8008b6c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008b6e:	2318      	movs	r3, #24
 8008b70:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008b72:	2300      	movs	r3, #0
 8008b74:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8008b76:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008b7a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d045      	beq.n	8008c0e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d002      	beq.n	8008b90 <osThreadNew+0x48>
        name = attr->name;
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	699b      	ldr	r3, [r3, #24]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d002      	beq.n	8008b9e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	699b      	ldr	r3, [r3, #24]
 8008b9c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008b9e:	69fb      	ldr	r3, [r7, #28]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d008      	beq.n	8008bb6 <osThreadNew+0x6e>
 8008ba4:	69fb      	ldr	r3, [r7, #28]
 8008ba6:	2b38      	cmp	r3, #56	@ 0x38
 8008ba8:	d805      	bhi.n	8008bb6 <osThreadNew+0x6e>
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	685b      	ldr	r3, [r3, #4]
 8008bae:	f003 0301 	and.w	r3, r3, #1
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d001      	beq.n	8008bba <osThreadNew+0x72>
        return (NULL);
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	e054      	b.n	8008c64 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	695b      	ldr	r3, [r3, #20]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d003      	beq.n	8008bca <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	695b      	ldr	r3, [r3, #20]
 8008bc6:	089b      	lsrs	r3, r3, #2
 8008bc8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	689b      	ldr	r3, [r3, #8]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d00e      	beq.n	8008bf0 <osThreadNew+0xa8>
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	68db      	ldr	r3, [r3, #12]
 8008bd6:	2b5b      	cmp	r3, #91	@ 0x5b
 8008bd8:	d90a      	bls.n	8008bf0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d006      	beq.n	8008bf0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	695b      	ldr	r3, [r3, #20]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d002      	beq.n	8008bf0 <osThreadNew+0xa8>
        mem = 1;
 8008bea:	2301      	movs	r3, #1
 8008bec:	61bb      	str	r3, [r7, #24]
 8008bee:	e010      	b.n	8008c12 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	689b      	ldr	r3, [r3, #8]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d10c      	bne.n	8008c12 <osThreadNew+0xca>
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	68db      	ldr	r3, [r3, #12]
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d108      	bne.n	8008c12 <osThreadNew+0xca>
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	691b      	ldr	r3, [r3, #16]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d104      	bne.n	8008c12 <osThreadNew+0xca>
          mem = 0;
 8008c08:	2300      	movs	r3, #0
 8008c0a:	61bb      	str	r3, [r7, #24]
 8008c0c:	e001      	b.n	8008c12 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008c0e:	2300      	movs	r3, #0
 8008c10:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008c12:	69bb      	ldr	r3, [r7, #24]
 8008c14:	2b01      	cmp	r3, #1
 8008c16:	d110      	bne.n	8008c3a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008c1c:	687a      	ldr	r2, [r7, #4]
 8008c1e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008c20:	9202      	str	r2, [sp, #8]
 8008c22:	9301      	str	r3, [sp, #4]
 8008c24:	69fb      	ldr	r3, [r7, #28]
 8008c26:	9300      	str	r3, [sp, #0]
 8008c28:	68bb      	ldr	r3, [r7, #8]
 8008c2a:	6a3a      	ldr	r2, [r7, #32]
 8008c2c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008c2e:	68f8      	ldr	r0, [r7, #12]
 8008c30:	f000 fe1a 	bl	8009868 <xTaskCreateStatic>
 8008c34:	4603      	mov	r3, r0
 8008c36:	613b      	str	r3, [r7, #16]
 8008c38:	e013      	b.n	8008c62 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008c3a:	69bb      	ldr	r3, [r7, #24]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d110      	bne.n	8008c62 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008c40:	6a3b      	ldr	r3, [r7, #32]
 8008c42:	b29a      	uxth	r2, r3
 8008c44:	f107 0310 	add.w	r3, r7, #16
 8008c48:	9301      	str	r3, [sp, #4]
 8008c4a:	69fb      	ldr	r3, [r7, #28]
 8008c4c:	9300      	str	r3, [sp, #0]
 8008c4e:	68bb      	ldr	r3, [r7, #8]
 8008c50:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008c52:	68f8      	ldr	r0, [r7, #12]
 8008c54:	f000 fe68 	bl	8009928 <xTaskCreate>
 8008c58:	4603      	mov	r3, r0
 8008c5a:	2b01      	cmp	r3, #1
 8008c5c:	d001      	beq.n	8008c62 <osThreadNew+0x11a>
            hTask = NULL;
 8008c5e:	2300      	movs	r3, #0
 8008c60:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008c62:	693b      	ldr	r3, [r7, #16]
}
 8008c64:	4618      	mov	r0, r3
 8008c66:	3728      	adds	r7, #40	@ 0x28
 8008c68:	46bd      	mov	sp, r7
 8008c6a:	bd80      	pop	{r7, pc}

08008c6c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008c6c:	b580      	push	{r7, lr}
 8008c6e:	b084      	sub	sp, #16
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008c74:	f3ef 8305 	mrs	r3, IPSR
 8008c78:	60bb      	str	r3, [r7, #8]
  return(result);
 8008c7a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d003      	beq.n	8008c88 <osDelay+0x1c>
    stat = osErrorISR;
 8008c80:	f06f 0305 	mvn.w	r3, #5
 8008c84:	60fb      	str	r3, [r7, #12]
 8008c86:	e007      	b.n	8008c98 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008c88:	2300      	movs	r3, #0
 8008c8a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d002      	beq.n	8008c98 <osDelay+0x2c>
      vTaskDelay(ticks);
 8008c92:	6878      	ldr	r0, [r7, #4]
 8008c94:	f000 ff8e 	bl	8009bb4 <vTaskDelay>
    }
  }

  return (stat);
 8008c98:	68fb      	ldr	r3, [r7, #12]
}
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	3710      	adds	r7, #16
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	bd80      	pop	{r7, pc}
	...

08008ca4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008ca4:	b480      	push	{r7}
 8008ca6:	b085      	sub	sp, #20
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	60f8      	str	r0, [r7, #12]
 8008cac:	60b9      	str	r1, [r7, #8]
 8008cae:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	4a07      	ldr	r2, [pc, #28]	@ (8008cd0 <vApplicationGetIdleTaskMemory+0x2c>)
 8008cb4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008cb6:	68bb      	ldr	r3, [r7, #8]
 8008cb8:	4a06      	ldr	r2, [pc, #24]	@ (8008cd4 <vApplicationGetIdleTaskMemory+0x30>)
 8008cba:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	2280      	movs	r2, #128	@ 0x80
 8008cc0:	601a      	str	r2, [r3, #0]
}
 8008cc2:	bf00      	nop
 8008cc4:	3714      	adds	r7, #20
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ccc:	4770      	bx	lr
 8008cce:	bf00      	nop
 8008cd0:	20005440 	.word	0x20005440
 8008cd4:	2000549c 	.word	0x2000549c

08008cd8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008cd8:	b480      	push	{r7}
 8008cda:	b085      	sub	sp, #20
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	60f8      	str	r0, [r7, #12]
 8008ce0:	60b9      	str	r1, [r7, #8]
 8008ce2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	4a07      	ldr	r2, [pc, #28]	@ (8008d04 <vApplicationGetTimerTaskMemory+0x2c>)
 8008ce8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008cea:	68bb      	ldr	r3, [r7, #8]
 8008cec:	4a06      	ldr	r2, [pc, #24]	@ (8008d08 <vApplicationGetTimerTaskMemory+0x30>)
 8008cee:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008cf6:	601a      	str	r2, [r3, #0]
}
 8008cf8:	bf00      	nop
 8008cfa:	3714      	adds	r7, #20
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d02:	4770      	bx	lr
 8008d04:	2000569c 	.word	0x2000569c
 8008d08:	200056f8 	.word	0x200056f8

08008d0c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008d0c:	b480      	push	{r7}
 8008d0e:	b083      	sub	sp, #12
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	f103 0208 	add.w	r2, r3, #8
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008d24:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	f103 0208 	add.w	r2, r3, #8
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	f103 0208 	add.w	r2, r3, #8
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	2200      	movs	r2, #0
 8008d3e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008d40:	bf00      	nop
 8008d42:	370c      	adds	r7, #12
 8008d44:	46bd      	mov	sp, r7
 8008d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4a:	4770      	bx	lr

08008d4c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008d4c:	b480      	push	{r7}
 8008d4e:	b083      	sub	sp, #12
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	2200      	movs	r2, #0
 8008d58:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008d5a:	bf00      	nop
 8008d5c:	370c      	adds	r7, #12
 8008d5e:	46bd      	mov	sp, r7
 8008d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d64:	4770      	bx	lr

08008d66 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008d66:	b480      	push	{r7}
 8008d68:	b085      	sub	sp, #20
 8008d6a:	af00      	add	r7, sp, #0
 8008d6c:	6078      	str	r0, [r7, #4]
 8008d6e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	685b      	ldr	r3, [r3, #4]
 8008d74:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008d76:	683b      	ldr	r3, [r7, #0]
 8008d78:	68fa      	ldr	r2, [r7, #12]
 8008d7a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	689a      	ldr	r2, [r3, #8]
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	689b      	ldr	r3, [r3, #8]
 8008d88:	683a      	ldr	r2, [r7, #0]
 8008d8a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	683a      	ldr	r2, [r7, #0]
 8008d90:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008d92:	683b      	ldr	r3, [r7, #0]
 8008d94:	687a      	ldr	r2, [r7, #4]
 8008d96:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	1c5a      	adds	r2, r3, #1
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	601a      	str	r2, [r3, #0]
}
 8008da2:	bf00      	nop
 8008da4:	3714      	adds	r7, #20
 8008da6:	46bd      	mov	sp, r7
 8008da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dac:	4770      	bx	lr

08008dae <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008dae:	b480      	push	{r7}
 8008db0:	b085      	sub	sp, #20
 8008db2:	af00      	add	r7, sp, #0
 8008db4:	6078      	str	r0, [r7, #4]
 8008db6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008db8:	683b      	ldr	r3, [r7, #0]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008dbe:	68bb      	ldr	r3, [r7, #8]
 8008dc0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008dc4:	d103      	bne.n	8008dce <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	691b      	ldr	r3, [r3, #16]
 8008dca:	60fb      	str	r3, [r7, #12]
 8008dcc:	e00c      	b.n	8008de8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	3308      	adds	r3, #8
 8008dd2:	60fb      	str	r3, [r7, #12]
 8008dd4:	e002      	b.n	8008ddc <vListInsert+0x2e>
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	685b      	ldr	r3, [r3, #4]
 8008dda:	60fb      	str	r3, [r7, #12]
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	685b      	ldr	r3, [r3, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	68ba      	ldr	r2, [r7, #8]
 8008de4:	429a      	cmp	r2, r3
 8008de6:	d2f6      	bcs.n	8008dd6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	685a      	ldr	r2, [r3, #4]
 8008dec:	683b      	ldr	r3, [r7, #0]
 8008dee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008df0:	683b      	ldr	r3, [r7, #0]
 8008df2:	685b      	ldr	r3, [r3, #4]
 8008df4:	683a      	ldr	r2, [r7, #0]
 8008df6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008df8:	683b      	ldr	r3, [r7, #0]
 8008dfa:	68fa      	ldr	r2, [r7, #12]
 8008dfc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	683a      	ldr	r2, [r7, #0]
 8008e02:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	687a      	ldr	r2, [r7, #4]
 8008e08:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	1c5a      	adds	r2, r3, #1
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	601a      	str	r2, [r3, #0]
}
 8008e14:	bf00      	nop
 8008e16:	3714      	adds	r7, #20
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1e:	4770      	bx	lr

08008e20 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008e20:	b480      	push	{r7}
 8008e22:	b085      	sub	sp, #20
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	691b      	ldr	r3, [r3, #16]
 8008e2c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	685b      	ldr	r3, [r3, #4]
 8008e32:	687a      	ldr	r2, [r7, #4]
 8008e34:	6892      	ldr	r2, [r2, #8]
 8008e36:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	689b      	ldr	r3, [r3, #8]
 8008e3c:	687a      	ldr	r2, [r7, #4]
 8008e3e:	6852      	ldr	r2, [r2, #4]
 8008e40:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	685b      	ldr	r3, [r3, #4]
 8008e46:	687a      	ldr	r2, [r7, #4]
 8008e48:	429a      	cmp	r2, r3
 8008e4a:	d103      	bne.n	8008e54 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	689a      	ldr	r2, [r3, #8]
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	2200      	movs	r2, #0
 8008e58:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	1e5a      	subs	r2, r3, #1
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	681b      	ldr	r3, [r3, #0]
}
 8008e68:	4618      	mov	r0, r3
 8008e6a:	3714      	adds	r7, #20
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e72:	4770      	bx	lr

08008e74 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008e74:	b580      	push	{r7, lr}
 8008e76:	b084      	sub	sp, #16
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
 8008e7c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d10b      	bne.n	8008ea0 <xQueueGenericReset+0x2c>
	__asm volatile
 8008e88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e8c:	f383 8811 	msr	BASEPRI, r3
 8008e90:	f3bf 8f6f 	isb	sy
 8008e94:	f3bf 8f4f 	dsb	sy
 8008e98:	60bb      	str	r3, [r7, #8]
}
 8008e9a:	bf00      	nop
 8008e9c:	bf00      	nop
 8008e9e:	e7fd      	b.n	8008e9c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008ea0:	f002 f8a2 	bl	800afe8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	681a      	ldr	r2, [r3, #0]
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008eac:	68f9      	ldr	r1, [r7, #12]
 8008eae:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008eb0:	fb01 f303 	mul.w	r3, r1, r3
 8008eb4:	441a      	add	r2, r3
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	2200      	movs	r2, #0
 8008ebe:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	681a      	ldr	r2, [r3, #0]
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	681a      	ldr	r2, [r3, #0]
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ed0:	3b01      	subs	r3, #1
 8008ed2:	68f9      	ldr	r1, [r7, #12]
 8008ed4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008ed6:	fb01 f303 	mul.w	r3, r1, r3
 8008eda:	441a      	add	r2, r3
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	22ff      	movs	r2, #255	@ 0xff
 8008ee4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	22ff      	movs	r2, #255	@ 0xff
 8008eec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008ef0:	683b      	ldr	r3, [r7, #0]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d114      	bne.n	8008f20 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	691b      	ldr	r3, [r3, #16]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d01a      	beq.n	8008f34 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	3310      	adds	r3, #16
 8008f02:	4618      	mov	r0, r3
 8008f04:	f001 f91a 	bl	800a13c <xTaskRemoveFromEventList>
 8008f08:	4603      	mov	r3, r0
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d012      	beq.n	8008f34 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008f0e:	4b0d      	ldr	r3, [pc, #52]	@ (8008f44 <xQueueGenericReset+0xd0>)
 8008f10:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f14:	601a      	str	r2, [r3, #0]
 8008f16:	f3bf 8f4f 	dsb	sy
 8008f1a:	f3bf 8f6f 	isb	sy
 8008f1e:	e009      	b.n	8008f34 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	3310      	adds	r3, #16
 8008f24:	4618      	mov	r0, r3
 8008f26:	f7ff fef1 	bl	8008d0c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	3324      	adds	r3, #36	@ 0x24
 8008f2e:	4618      	mov	r0, r3
 8008f30:	f7ff feec 	bl	8008d0c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008f34:	f002 f88a 	bl	800b04c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008f38:	2301      	movs	r3, #1
}
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	3710      	adds	r7, #16
 8008f3e:	46bd      	mov	sp, r7
 8008f40:	bd80      	pop	{r7, pc}
 8008f42:	bf00      	nop
 8008f44:	e000ed04 	.word	0xe000ed04

08008f48 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	b08e      	sub	sp, #56	@ 0x38
 8008f4c:	af02      	add	r7, sp, #8
 8008f4e:	60f8      	str	r0, [r7, #12]
 8008f50:	60b9      	str	r1, [r7, #8]
 8008f52:	607a      	str	r2, [r7, #4]
 8008f54:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d10b      	bne.n	8008f74 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8008f5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f60:	f383 8811 	msr	BASEPRI, r3
 8008f64:	f3bf 8f6f 	isb	sy
 8008f68:	f3bf 8f4f 	dsb	sy
 8008f6c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008f6e:	bf00      	nop
 8008f70:	bf00      	nop
 8008f72:	e7fd      	b.n	8008f70 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008f74:	683b      	ldr	r3, [r7, #0]
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d10b      	bne.n	8008f92 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8008f7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f7e:	f383 8811 	msr	BASEPRI, r3
 8008f82:	f3bf 8f6f 	isb	sy
 8008f86:	f3bf 8f4f 	dsb	sy
 8008f8a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008f8c:	bf00      	nop
 8008f8e:	bf00      	nop
 8008f90:	e7fd      	b.n	8008f8e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d002      	beq.n	8008f9e <xQueueGenericCreateStatic+0x56>
 8008f98:	68bb      	ldr	r3, [r7, #8]
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d001      	beq.n	8008fa2 <xQueueGenericCreateStatic+0x5a>
 8008f9e:	2301      	movs	r3, #1
 8008fa0:	e000      	b.n	8008fa4 <xQueueGenericCreateStatic+0x5c>
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d10b      	bne.n	8008fc0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8008fa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fac:	f383 8811 	msr	BASEPRI, r3
 8008fb0:	f3bf 8f6f 	isb	sy
 8008fb4:	f3bf 8f4f 	dsb	sy
 8008fb8:	623b      	str	r3, [r7, #32]
}
 8008fba:	bf00      	nop
 8008fbc:	bf00      	nop
 8008fbe:	e7fd      	b.n	8008fbc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d102      	bne.n	8008fcc <xQueueGenericCreateStatic+0x84>
 8008fc6:	68bb      	ldr	r3, [r7, #8]
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d101      	bne.n	8008fd0 <xQueueGenericCreateStatic+0x88>
 8008fcc:	2301      	movs	r3, #1
 8008fce:	e000      	b.n	8008fd2 <xQueueGenericCreateStatic+0x8a>
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d10b      	bne.n	8008fee <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8008fd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fda:	f383 8811 	msr	BASEPRI, r3
 8008fde:	f3bf 8f6f 	isb	sy
 8008fe2:	f3bf 8f4f 	dsb	sy
 8008fe6:	61fb      	str	r3, [r7, #28]
}
 8008fe8:	bf00      	nop
 8008fea:	bf00      	nop
 8008fec:	e7fd      	b.n	8008fea <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008fee:	2350      	movs	r3, #80	@ 0x50
 8008ff0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008ff2:	697b      	ldr	r3, [r7, #20]
 8008ff4:	2b50      	cmp	r3, #80	@ 0x50
 8008ff6:	d00b      	beq.n	8009010 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8008ff8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ffc:	f383 8811 	msr	BASEPRI, r3
 8009000:	f3bf 8f6f 	isb	sy
 8009004:	f3bf 8f4f 	dsb	sy
 8009008:	61bb      	str	r3, [r7, #24]
}
 800900a:	bf00      	nop
 800900c:	bf00      	nop
 800900e:	e7fd      	b.n	800900c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009010:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009012:	683b      	ldr	r3, [r7, #0]
 8009014:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8009016:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009018:	2b00      	cmp	r3, #0
 800901a:	d00d      	beq.n	8009038 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800901c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800901e:	2201      	movs	r2, #1
 8009020:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009024:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8009028:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800902a:	9300      	str	r3, [sp, #0]
 800902c:	4613      	mov	r3, r2
 800902e:	687a      	ldr	r2, [r7, #4]
 8009030:	68b9      	ldr	r1, [r7, #8]
 8009032:	68f8      	ldr	r0, [r7, #12]
 8009034:	f000 f805 	bl	8009042 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009038:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800903a:	4618      	mov	r0, r3
 800903c:	3730      	adds	r7, #48	@ 0x30
 800903e:	46bd      	mov	sp, r7
 8009040:	bd80      	pop	{r7, pc}

08009042 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009042:	b580      	push	{r7, lr}
 8009044:	b084      	sub	sp, #16
 8009046:	af00      	add	r7, sp, #0
 8009048:	60f8      	str	r0, [r7, #12]
 800904a:	60b9      	str	r1, [r7, #8]
 800904c:	607a      	str	r2, [r7, #4]
 800904e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009050:	68bb      	ldr	r3, [r7, #8]
 8009052:	2b00      	cmp	r3, #0
 8009054:	d103      	bne.n	800905e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009056:	69bb      	ldr	r3, [r7, #24]
 8009058:	69ba      	ldr	r2, [r7, #24]
 800905a:	601a      	str	r2, [r3, #0]
 800905c:	e002      	b.n	8009064 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800905e:	69bb      	ldr	r3, [r7, #24]
 8009060:	687a      	ldr	r2, [r7, #4]
 8009062:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009064:	69bb      	ldr	r3, [r7, #24]
 8009066:	68fa      	ldr	r2, [r7, #12]
 8009068:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800906a:	69bb      	ldr	r3, [r7, #24]
 800906c:	68ba      	ldr	r2, [r7, #8]
 800906e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009070:	2101      	movs	r1, #1
 8009072:	69b8      	ldr	r0, [r7, #24]
 8009074:	f7ff fefe 	bl	8008e74 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009078:	69bb      	ldr	r3, [r7, #24]
 800907a:	78fa      	ldrb	r2, [r7, #3]
 800907c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009080:	bf00      	nop
 8009082:	3710      	adds	r7, #16
 8009084:	46bd      	mov	sp, r7
 8009086:	bd80      	pop	{r7, pc}

08009088 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009088:	b580      	push	{r7, lr}
 800908a:	b08e      	sub	sp, #56	@ 0x38
 800908c:	af00      	add	r7, sp, #0
 800908e:	60f8      	str	r0, [r7, #12]
 8009090:	60b9      	str	r1, [r7, #8]
 8009092:	607a      	str	r2, [r7, #4]
 8009094:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009096:	2300      	movs	r3, #0
 8009098:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800909e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d10b      	bne.n	80090bc <xQueueGenericSend+0x34>
	__asm volatile
 80090a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090a8:	f383 8811 	msr	BASEPRI, r3
 80090ac:	f3bf 8f6f 	isb	sy
 80090b0:	f3bf 8f4f 	dsb	sy
 80090b4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80090b6:	bf00      	nop
 80090b8:	bf00      	nop
 80090ba:	e7fd      	b.n	80090b8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80090bc:	68bb      	ldr	r3, [r7, #8]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d103      	bne.n	80090ca <xQueueGenericSend+0x42>
 80090c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d101      	bne.n	80090ce <xQueueGenericSend+0x46>
 80090ca:	2301      	movs	r3, #1
 80090cc:	e000      	b.n	80090d0 <xQueueGenericSend+0x48>
 80090ce:	2300      	movs	r3, #0
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d10b      	bne.n	80090ec <xQueueGenericSend+0x64>
	__asm volatile
 80090d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090d8:	f383 8811 	msr	BASEPRI, r3
 80090dc:	f3bf 8f6f 	isb	sy
 80090e0:	f3bf 8f4f 	dsb	sy
 80090e4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80090e6:	bf00      	nop
 80090e8:	bf00      	nop
 80090ea:	e7fd      	b.n	80090e8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80090ec:	683b      	ldr	r3, [r7, #0]
 80090ee:	2b02      	cmp	r3, #2
 80090f0:	d103      	bne.n	80090fa <xQueueGenericSend+0x72>
 80090f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80090f6:	2b01      	cmp	r3, #1
 80090f8:	d101      	bne.n	80090fe <xQueueGenericSend+0x76>
 80090fa:	2301      	movs	r3, #1
 80090fc:	e000      	b.n	8009100 <xQueueGenericSend+0x78>
 80090fe:	2300      	movs	r3, #0
 8009100:	2b00      	cmp	r3, #0
 8009102:	d10b      	bne.n	800911c <xQueueGenericSend+0x94>
	__asm volatile
 8009104:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009108:	f383 8811 	msr	BASEPRI, r3
 800910c:	f3bf 8f6f 	isb	sy
 8009110:	f3bf 8f4f 	dsb	sy
 8009114:	623b      	str	r3, [r7, #32]
}
 8009116:	bf00      	nop
 8009118:	bf00      	nop
 800911a:	e7fd      	b.n	8009118 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800911c:	f001 f9f6 	bl	800a50c <xTaskGetSchedulerState>
 8009120:	4603      	mov	r3, r0
 8009122:	2b00      	cmp	r3, #0
 8009124:	d102      	bne.n	800912c <xQueueGenericSend+0xa4>
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	2b00      	cmp	r3, #0
 800912a:	d101      	bne.n	8009130 <xQueueGenericSend+0xa8>
 800912c:	2301      	movs	r3, #1
 800912e:	e000      	b.n	8009132 <xQueueGenericSend+0xaa>
 8009130:	2300      	movs	r3, #0
 8009132:	2b00      	cmp	r3, #0
 8009134:	d10b      	bne.n	800914e <xQueueGenericSend+0xc6>
	__asm volatile
 8009136:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800913a:	f383 8811 	msr	BASEPRI, r3
 800913e:	f3bf 8f6f 	isb	sy
 8009142:	f3bf 8f4f 	dsb	sy
 8009146:	61fb      	str	r3, [r7, #28]
}
 8009148:	bf00      	nop
 800914a:	bf00      	nop
 800914c:	e7fd      	b.n	800914a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800914e:	f001 ff4b 	bl	800afe8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009154:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009158:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800915a:	429a      	cmp	r2, r3
 800915c:	d302      	bcc.n	8009164 <xQueueGenericSend+0xdc>
 800915e:	683b      	ldr	r3, [r7, #0]
 8009160:	2b02      	cmp	r3, #2
 8009162:	d129      	bne.n	80091b8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009164:	683a      	ldr	r2, [r7, #0]
 8009166:	68b9      	ldr	r1, [r7, #8]
 8009168:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800916a:	f000 fa0f 	bl	800958c <prvCopyDataToQueue>
 800916e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009170:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009172:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009174:	2b00      	cmp	r3, #0
 8009176:	d010      	beq.n	800919a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800917a:	3324      	adds	r3, #36	@ 0x24
 800917c:	4618      	mov	r0, r3
 800917e:	f000 ffdd 	bl	800a13c <xTaskRemoveFromEventList>
 8009182:	4603      	mov	r3, r0
 8009184:	2b00      	cmp	r3, #0
 8009186:	d013      	beq.n	80091b0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009188:	4b3f      	ldr	r3, [pc, #252]	@ (8009288 <xQueueGenericSend+0x200>)
 800918a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800918e:	601a      	str	r2, [r3, #0]
 8009190:	f3bf 8f4f 	dsb	sy
 8009194:	f3bf 8f6f 	isb	sy
 8009198:	e00a      	b.n	80091b0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800919a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800919c:	2b00      	cmp	r3, #0
 800919e:	d007      	beq.n	80091b0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80091a0:	4b39      	ldr	r3, [pc, #228]	@ (8009288 <xQueueGenericSend+0x200>)
 80091a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80091a6:	601a      	str	r2, [r3, #0]
 80091a8:	f3bf 8f4f 	dsb	sy
 80091ac:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80091b0:	f001 ff4c 	bl	800b04c <vPortExitCritical>
				return pdPASS;
 80091b4:	2301      	movs	r3, #1
 80091b6:	e063      	b.n	8009280 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d103      	bne.n	80091c6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80091be:	f001 ff45 	bl	800b04c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80091c2:	2300      	movs	r3, #0
 80091c4:	e05c      	b.n	8009280 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80091c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d106      	bne.n	80091da <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80091cc:	f107 0314 	add.w	r3, r7, #20
 80091d0:	4618      	mov	r0, r3
 80091d2:	f001 f83f 	bl	800a254 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80091d6:	2301      	movs	r3, #1
 80091d8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80091da:	f001 ff37 	bl	800b04c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80091de:	f000 fd87 	bl	8009cf0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80091e2:	f001 ff01 	bl	800afe8 <vPortEnterCritical>
 80091e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091e8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80091ec:	b25b      	sxtb	r3, r3
 80091ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80091f2:	d103      	bne.n	80091fc <xQueueGenericSend+0x174>
 80091f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091f6:	2200      	movs	r2, #0
 80091f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80091fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009202:	b25b      	sxtb	r3, r3
 8009204:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009208:	d103      	bne.n	8009212 <xQueueGenericSend+0x18a>
 800920a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800920c:	2200      	movs	r2, #0
 800920e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009212:	f001 ff1b 	bl	800b04c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009216:	1d3a      	adds	r2, r7, #4
 8009218:	f107 0314 	add.w	r3, r7, #20
 800921c:	4611      	mov	r1, r2
 800921e:	4618      	mov	r0, r3
 8009220:	f001 f82e 	bl	800a280 <xTaskCheckForTimeOut>
 8009224:	4603      	mov	r3, r0
 8009226:	2b00      	cmp	r3, #0
 8009228:	d124      	bne.n	8009274 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800922a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800922c:	f000 faa6 	bl	800977c <prvIsQueueFull>
 8009230:	4603      	mov	r3, r0
 8009232:	2b00      	cmp	r3, #0
 8009234:	d018      	beq.n	8009268 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009238:	3310      	adds	r3, #16
 800923a:	687a      	ldr	r2, [r7, #4]
 800923c:	4611      	mov	r1, r2
 800923e:	4618      	mov	r0, r3
 8009240:	f000 ff2a 	bl	800a098 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009244:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009246:	f000 fa31 	bl	80096ac <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800924a:	f000 fd5f 	bl	8009d0c <xTaskResumeAll>
 800924e:	4603      	mov	r3, r0
 8009250:	2b00      	cmp	r3, #0
 8009252:	f47f af7c 	bne.w	800914e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8009256:	4b0c      	ldr	r3, [pc, #48]	@ (8009288 <xQueueGenericSend+0x200>)
 8009258:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800925c:	601a      	str	r2, [r3, #0]
 800925e:	f3bf 8f4f 	dsb	sy
 8009262:	f3bf 8f6f 	isb	sy
 8009266:	e772      	b.n	800914e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009268:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800926a:	f000 fa1f 	bl	80096ac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800926e:	f000 fd4d 	bl	8009d0c <xTaskResumeAll>
 8009272:	e76c      	b.n	800914e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009274:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009276:	f000 fa19 	bl	80096ac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800927a:	f000 fd47 	bl	8009d0c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800927e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009280:	4618      	mov	r0, r3
 8009282:	3738      	adds	r7, #56	@ 0x38
 8009284:	46bd      	mov	sp, r7
 8009286:	bd80      	pop	{r7, pc}
 8009288:	e000ed04 	.word	0xe000ed04

0800928c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800928c:	b580      	push	{r7, lr}
 800928e:	b090      	sub	sp, #64	@ 0x40
 8009290:	af00      	add	r7, sp, #0
 8009292:	60f8      	str	r0, [r7, #12]
 8009294:	60b9      	str	r1, [r7, #8]
 8009296:	607a      	str	r2, [r7, #4]
 8009298:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800929e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d10b      	bne.n	80092bc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80092a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092a8:	f383 8811 	msr	BASEPRI, r3
 80092ac:	f3bf 8f6f 	isb	sy
 80092b0:	f3bf 8f4f 	dsb	sy
 80092b4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80092b6:	bf00      	nop
 80092b8:	bf00      	nop
 80092ba:	e7fd      	b.n	80092b8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80092bc:	68bb      	ldr	r3, [r7, #8]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d103      	bne.n	80092ca <xQueueGenericSendFromISR+0x3e>
 80092c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d101      	bne.n	80092ce <xQueueGenericSendFromISR+0x42>
 80092ca:	2301      	movs	r3, #1
 80092cc:	e000      	b.n	80092d0 <xQueueGenericSendFromISR+0x44>
 80092ce:	2300      	movs	r3, #0
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d10b      	bne.n	80092ec <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80092d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092d8:	f383 8811 	msr	BASEPRI, r3
 80092dc:	f3bf 8f6f 	isb	sy
 80092e0:	f3bf 8f4f 	dsb	sy
 80092e4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80092e6:	bf00      	nop
 80092e8:	bf00      	nop
 80092ea:	e7fd      	b.n	80092e8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80092ec:	683b      	ldr	r3, [r7, #0]
 80092ee:	2b02      	cmp	r3, #2
 80092f0:	d103      	bne.n	80092fa <xQueueGenericSendFromISR+0x6e>
 80092f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092f6:	2b01      	cmp	r3, #1
 80092f8:	d101      	bne.n	80092fe <xQueueGenericSendFromISR+0x72>
 80092fa:	2301      	movs	r3, #1
 80092fc:	e000      	b.n	8009300 <xQueueGenericSendFromISR+0x74>
 80092fe:	2300      	movs	r3, #0
 8009300:	2b00      	cmp	r3, #0
 8009302:	d10b      	bne.n	800931c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8009304:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009308:	f383 8811 	msr	BASEPRI, r3
 800930c:	f3bf 8f6f 	isb	sy
 8009310:	f3bf 8f4f 	dsb	sy
 8009314:	623b      	str	r3, [r7, #32]
}
 8009316:	bf00      	nop
 8009318:	bf00      	nop
 800931a:	e7fd      	b.n	8009318 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800931c:	f001 ff44 	bl	800b1a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009320:	f3ef 8211 	mrs	r2, BASEPRI
 8009324:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009328:	f383 8811 	msr	BASEPRI, r3
 800932c:	f3bf 8f6f 	isb	sy
 8009330:	f3bf 8f4f 	dsb	sy
 8009334:	61fa      	str	r2, [r7, #28]
 8009336:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009338:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800933a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800933c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800933e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009340:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009342:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009344:	429a      	cmp	r2, r3
 8009346:	d302      	bcc.n	800934e <xQueueGenericSendFromISR+0xc2>
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	2b02      	cmp	r3, #2
 800934c:	d12f      	bne.n	80093ae <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800934e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009350:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009354:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009358:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800935a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800935c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800935e:	683a      	ldr	r2, [r7, #0]
 8009360:	68b9      	ldr	r1, [r7, #8]
 8009362:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009364:	f000 f912 	bl	800958c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009368:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800936c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009370:	d112      	bne.n	8009398 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009376:	2b00      	cmp	r3, #0
 8009378:	d016      	beq.n	80093a8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800937a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800937c:	3324      	adds	r3, #36	@ 0x24
 800937e:	4618      	mov	r0, r3
 8009380:	f000 fedc 	bl	800a13c <xTaskRemoveFromEventList>
 8009384:	4603      	mov	r3, r0
 8009386:	2b00      	cmp	r3, #0
 8009388:	d00e      	beq.n	80093a8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	2b00      	cmp	r3, #0
 800938e:	d00b      	beq.n	80093a8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	2201      	movs	r2, #1
 8009394:	601a      	str	r2, [r3, #0]
 8009396:	e007      	b.n	80093a8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009398:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800939c:	3301      	adds	r3, #1
 800939e:	b2db      	uxtb	r3, r3
 80093a0:	b25a      	sxtb	r2, r3
 80093a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80093a8:	2301      	movs	r3, #1
 80093aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80093ac:	e001      	b.n	80093b2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80093ae:	2300      	movs	r3, #0
 80093b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80093b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093b4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80093b6:	697b      	ldr	r3, [r7, #20]
 80093b8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80093bc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80093be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80093c0:	4618      	mov	r0, r3
 80093c2:	3740      	adds	r7, #64	@ 0x40
 80093c4:	46bd      	mov	sp, r7
 80093c6:	bd80      	pop	{r7, pc}

080093c8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80093c8:	b580      	push	{r7, lr}
 80093ca:	b08c      	sub	sp, #48	@ 0x30
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	60f8      	str	r0, [r7, #12]
 80093d0:	60b9      	str	r1, [r7, #8]
 80093d2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80093d4:	2300      	movs	r3, #0
 80093d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80093dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d10b      	bne.n	80093fa <xQueueReceive+0x32>
	__asm volatile
 80093e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093e6:	f383 8811 	msr	BASEPRI, r3
 80093ea:	f3bf 8f6f 	isb	sy
 80093ee:	f3bf 8f4f 	dsb	sy
 80093f2:	623b      	str	r3, [r7, #32]
}
 80093f4:	bf00      	nop
 80093f6:	bf00      	nop
 80093f8:	e7fd      	b.n	80093f6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80093fa:	68bb      	ldr	r3, [r7, #8]
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d103      	bne.n	8009408 <xQueueReceive+0x40>
 8009400:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009404:	2b00      	cmp	r3, #0
 8009406:	d101      	bne.n	800940c <xQueueReceive+0x44>
 8009408:	2301      	movs	r3, #1
 800940a:	e000      	b.n	800940e <xQueueReceive+0x46>
 800940c:	2300      	movs	r3, #0
 800940e:	2b00      	cmp	r3, #0
 8009410:	d10b      	bne.n	800942a <xQueueReceive+0x62>
	__asm volatile
 8009412:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009416:	f383 8811 	msr	BASEPRI, r3
 800941a:	f3bf 8f6f 	isb	sy
 800941e:	f3bf 8f4f 	dsb	sy
 8009422:	61fb      	str	r3, [r7, #28]
}
 8009424:	bf00      	nop
 8009426:	bf00      	nop
 8009428:	e7fd      	b.n	8009426 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800942a:	f001 f86f 	bl	800a50c <xTaskGetSchedulerState>
 800942e:	4603      	mov	r3, r0
 8009430:	2b00      	cmp	r3, #0
 8009432:	d102      	bne.n	800943a <xQueueReceive+0x72>
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	2b00      	cmp	r3, #0
 8009438:	d101      	bne.n	800943e <xQueueReceive+0x76>
 800943a:	2301      	movs	r3, #1
 800943c:	e000      	b.n	8009440 <xQueueReceive+0x78>
 800943e:	2300      	movs	r3, #0
 8009440:	2b00      	cmp	r3, #0
 8009442:	d10b      	bne.n	800945c <xQueueReceive+0x94>
	__asm volatile
 8009444:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009448:	f383 8811 	msr	BASEPRI, r3
 800944c:	f3bf 8f6f 	isb	sy
 8009450:	f3bf 8f4f 	dsb	sy
 8009454:	61bb      	str	r3, [r7, #24]
}
 8009456:	bf00      	nop
 8009458:	bf00      	nop
 800945a:	e7fd      	b.n	8009458 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800945c:	f001 fdc4 	bl	800afe8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009460:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009462:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009464:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009468:	2b00      	cmp	r3, #0
 800946a:	d01f      	beq.n	80094ac <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800946c:	68b9      	ldr	r1, [r7, #8]
 800946e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009470:	f000 f8f6 	bl	8009660 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009476:	1e5a      	subs	r2, r3, #1
 8009478:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800947a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800947c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800947e:	691b      	ldr	r3, [r3, #16]
 8009480:	2b00      	cmp	r3, #0
 8009482:	d00f      	beq.n	80094a4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009484:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009486:	3310      	adds	r3, #16
 8009488:	4618      	mov	r0, r3
 800948a:	f000 fe57 	bl	800a13c <xTaskRemoveFromEventList>
 800948e:	4603      	mov	r3, r0
 8009490:	2b00      	cmp	r3, #0
 8009492:	d007      	beq.n	80094a4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009494:	4b3c      	ldr	r3, [pc, #240]	@ (8009588 <xQueueReceive+0x1c0>)
 8009496:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800949a:	601a      	str	r2, [r3, #0]
 800949c:	f3bf 8f4f 	dsb	sy
 80094a0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80094a4:	f001 fdd2 	bl	800b04c <vPortExitCritical>
				return pdPASS;
 80094a8:	2301      	movs	r3, #1
 80094aa:	e069      	b.n	8009580 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d103      	bne.n	80094ba <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80094b2:	f001 fdcb 	bl	800b04c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80094b6:	2300      	movs	r3, #0
 80094b8:	e062      	b.n	8009580 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80094ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d106      	bne.n	80094ce <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80094c0:	f107 0310 	add.w	r3, r7, #16
 80094c4:	4618      	mov	r0, r3
 80094c6:	f000 fec5 	bl	800a254 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80094ca:	2301      	movs	r3, #1
 80094cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80094ce:	f001 fdbd 	bl	800b04c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80094d2:	f000 fc0d 	bl	8009cf0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80094d6:	f001 fd87 	bl	800afe8 <vPortEnterCritical>
 80094da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094dc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80094e0:	b25b      	sxtb	r3, r3
 80094e2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80094e6:	d103      	bne.n	80094f0 <xQueueReceive+0x128>
 80094e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094ea:	2200      	movs	r2, #0
 80094ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80094f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094f2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80094f6:	b25b      	sxtb	r3, r3
 80094f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80094fc:	d103      	bne.n	8009506 <xQueueReceive+0x13e>
 80094fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009500:	2200      	movs	r2, #0
 8009502:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009506:	f001 fda1 	bl	800b04c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800950a:	1d3a      	adds	r2, r7, #4
 800950c:	f107 0310 	add.w	r3, r7, #16
 8009510:	4611      	mov	r1, r2
 8009512:	4618      	mov	r0, r3
 8009514:	f000 feb4 	bl	800a280 <xTaskCheckForTimeOut>
 8009518:	4603      	mov	r3, r0
 800951a:	2b00      	cmp	r3, #0
 800951c:	d123      	bne.n	8009566 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800951e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009520:	f000 f916 	bl	8009750 <prvIsQueueEmpty>
 8009524:	4603      	mov	r3, r0
 8009526:	2b00      	cmp	r3, #0
 8009528:	d017      	beq.n	800955a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800952a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800952c:	3324      	adds	r3, #36	@ 0x24
 800952e:	687a      	ldr	r2, [r7, #4]
 8009530:	4611      	mov	r1, r2
 8009532:	4618      	mov	r0, r3
 8009534:	f000 fdb0 	bl	800a098 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009538:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800953a:	f000 f8b7 	bl	80096ac <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800953e:	f000 fbe5 	bl	8009d0c <xTaskResumeAll>
 8009542:	4603      	mov	r3, r0
 8009544:	2b00      	cmp	r3, #0
 8009546:	d189      	bne.n	800945c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009548:	4b0f      	ldr	r3, [pc, #60]	@ (8009588 <xQueueReceive+0x1c0>)
 800954a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800954e:	601a      	str	r2, [r3, #0]
 8009550:	f3bf 8f4f 	dsb	sy
 8009554:	f3bf 8f6f 	isb	sy
 8009558:	e780      	b.n	800945c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800955a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800955c:	f000 f8a6 	bl	80096ac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009560:	f000 fbd4 	bl	8009d0c <xTaskResumeAll>
 8009564:	e77a      	b.n	800945c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009566:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009568:	f000 f8a0 	bl	80096ac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800956c:	f000 fbce 	bl	8009d0c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009570:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009572:	f000 f8ed 	bl	8009750 <prvIsQueueEmpty>
 8009576:	4603      	mov	r3, r0
 8009578:	2b00      	cmp	r3, #0
 800957a:	f43f af6f 	beq.w	800945c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800957e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009580:	4618      	mov	r0, r3
 8009582:	3730      	adds	r7, #48	@ 0x30
 8009584:	46bd      	mov	sp, r7
 8009586:	bd80      	pop	{r7, pc}
 8009588:	e000ed04 	.word	0xe000ed04

0800958c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800958c:	b580      	push	{r7, lr}
 800958e:	b086      	sub	sp, #24
 8009590:	af00      	add	r7, sp, #0
 8009592:	60f8      	str	r0, [r7, #12]
 8009594:	60b9      	str	r1, [r7, #8]
 8009596:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009598:	2300      	movs	r3, #0
 800959a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095a0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d10d      	bne.n	80095c6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d14d      	bne.n	800964e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	689b      	ldr	r3, [r3, #8]
 80095b6:	4618      	mov	r0, r3
 80095b8:	f000 ffc6 	bl	800a548 <xTaskPriorityDisinherit>
 80095bc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	2200      	movs	r2, #0
 80095c2:	609a      	str	r2, [r3, #8]
 80095c4:	e043      	b.n	800964e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d119      	bne.n	8009600 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	6858      	ldr	r0, [r3, #4]
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095d4:	461a      	mov	r2, r3
 80095d6:	68b9      	ldr	r1, [r7, #8]
 80095d8:	f011 f815 	bl	801a606 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	685a      	ldr	r2, [r3, #4]
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095e4:	441a      	add	r2, r3
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	685a      	ldr	r2, [r3, #4]
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	689b      	ldr	r3, [r3, #8]
 80095f2:	429a      	cmp	r2, r3
 80095f4:	d32b      	bcc.n	800964e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	681a      	ldr	r2, [r3, #0]
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	605a      	str	r2, [r3, #4]
 80095fe:	e026      	b.n	800964e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	68d8      	ldr	r0, [r3, #12]
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009608:	461a      	mov	r2, r3
 800960a:	68b9      	ldr	r1, [r7, #8]
 800960c:	f010 fffb 	bl	801a606 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	68da      	ldr	r2, [r3, #12]
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009618:	425b      	negs	r3, r3
 800961a:	441a      	add	r2, r3
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	68da      	ldr	r2, [r3, #12]
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	429a      	cmp	r2, r3
 800962a:	d207      	bcs.n	800963c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	689a      	ldr	r2, [r3, #8]
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009634:	425b      	negs	r3, r3
 8009636:	441a      	add	r2, r3
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2b02      	cmp	r3, #2
 8009640:	d105      	bne.n	800964e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009642:	693b      	ldr	r3, [r7, #16]
 8009644:	2b00      	cmp	r3, #0
 8009646:	d002      	beq.n	800964e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009648:	693b      	ldr	r3, [r7, #16]
 800964a:	3b01      	subs	r3, #1
 800964c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800964e:	693b      	ldr	r3, [r7, #16]
 8009650:	1c5a      	adds	r2, r3, #1
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8009656:	697b      	ldr	r3, [r7, #20]
}
 8009658:	4618      	mov	r0, r3
 800965a:	3718      	adds	r7, #24
 800965c:	46bd      	mov	sp, r7
 800965e:	bd80      	pop	{r7, pc}

08009660 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009660:	b580      	push	{r7, lr}
 8009662:	b082      	sub	sp, #8
 8009664:	af00      	add	r7, sp, #0
 8009666:	6078      	str	r0, [r7, #4]
 8009668:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800966e:	2b00      	cmp	r3, #0
 8009670:	d018      	beq.n	80096a4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	68da      	ldr	r2, [r3, #12]
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800967a:	441a      	add	r2, r3
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	68da      	ldr	r2, [r3, #12]
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	689b      	ldr	r3, [r3, #8]
 8009688:	429a      	cmp	r2, r3
 800968a:	d303      	bcc.n	8009694 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681a      	ldr	r2, [r3, #0]
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	68d9      	ldr	r1, [r3, #12]
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800969c:	461a      	mov	r2, r3
 800969e:	6838      	ldr	r0, [r7, #0]
 80096a0:	f010 ffb1 	bl	801a606 <memcpy>
	}
}
 80096a4:	bf00      	nop
 80096a6:	3708      	adds	r7, #8
 80096a8:	46bd      	mov	sp, r7
 80096aa:	bd80      	pop	{r7, pc}

080096ac <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80096ac:	b580      	push	{r7, lr}
 80096ae:	b084      	sub	sp, #16
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80096b4:	f001 fc98 	bl	800afe8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80096be:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80096c0:	e011      	b.n	80096e6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d012      	beq.n	80096f0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	3324      	adds	r3, #36	@ 0x24
 80096ce:	4618      	mov	r0, r3
 80096d0:	f000 fd34 	bl	800a13c <xTaskRemoveFromEventList>
 80096d4:	4603      	mov	r3, r0
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d001      	beq.n	80096de <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80096da:	f000 fe35 	bl	800a348 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80096de:	7bfb      	ldrb	r3, [r7, #15]
 80096e0:	3b01      	subs	r3, #1
 80096e2:	b2db      	uxtb	r3, r3
 80096e4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80096e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	dce9      	bgt.n	80096c2 <prvUnlockQueue+0x16>
 80096ee:	e000      	b.n	80096f2 <prvUnlockQueue+0x46>
					break;
 80096f0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	22ff      	movs	r2, #255	@ 0xff
 80096f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80096fa:	f001 fca7 	bl	800b04c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80096fe:	f001 fc73 	bl	800afe8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009708:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800970a:	e011      	b.n	8009730 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	691b      	ldr	r3, [r3, #16]
 8009710:	2b00      	cmp	r3, #0
 8009712:	d012      	beq.n	800973a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	3310      	adds	r3, #16
 8009718:	4618      	mov	r0, r3
 800971a:	f000 fd0f 	bl	800a13c <xTaskRemoveFromEventList>
 800971e:	4603      	mov	r3, r0
 8009720:	2b00      	cmp	r3, #0
 8009722:	d001      	beq.n	8009728 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009724:	f000 fe10 	bl	800a348 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009728:	7bbb      	ldrb	r3, [r7, #14]
 800972a:	3b01      	subs	r3, #1
 800972c:	b2db      	uxtb	r3, r3
 800972e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009730:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009734:	2b00      	cmp	r3, #0
 8009736:	dce9      	bgt.n	800970c <prvUnlockQueue+0x60>
 8009738:	e000      	b.n	800973c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800973a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	22ff      	movs	r2, #255	@ 0xff
 8009740:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009744:	f001 fc82 	bl	800b04c <vPortExitCritical>
}
 8009748:	bf00      	nop
 800974a:	3710      	adds	r7, #16
 800974c:	46bd      	mov	sp, r7
 800974e:	bd80      	pop	{r7, pc}

08009750 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009750:	b580      	push	{r7, lr}
 8009752:	b084      	sub	sp, #16
 8009754:	af00      	add	r7, sp, #0
 8009756:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009758:	f001 fc46 	bl	800afe8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009760:	2b00      	cmp	r3, #0
 8009762:	d102      	bne.n	800976a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009764:	2301      	movs	r3, #1
 8009766:	60fb      	str	r3, [r7, #12]
 8009768:	e001      	b.n	800976e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800976a:	2300      	movs	r3, #0
 800976c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800976e:	f001 fc6d 	bl	800b04c <vPortExitCritical>

	return xReturn;
 8009772:	68fb      	ldr	r3, [r7, #12]
}
 8009774:	4618      	mov	r0, r3
 8009776:	3710      	adds	r7, #16
 8009778:	46bd      	mov	sp, r7
 800977a:	bd80      	pop	{r7, pc}

0800977c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800977c:	b580      	push	{r7, lr}
 800977e:	b084      	sub	sp, #16
 8009780:	af00      	add	r7, sp, #0
 8009782:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009784:	f001 fc30 	bl	800afe8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009790:	429a      	cmp	r2, r3
 8009792:	d102      	bne.n	800979a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009794:	2301      	movs	r3, #1
 8009796:	60fb      	str	r3, [r7, #12]
 8009798:	e001      	b.n	800979e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800979a:	2300      	movs	r3, #0
 800979c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800979e:	f001 fc55 	bl	800b04c <vPortExitCritical>

	return xReturn;
 80097a2:	68fb      	ldr	r3, [r7, #12]
}
 80097a4:	4618      	mov	r0, r3
 80097a6:	3710      	adds	r7, #16
 80097a8:	46bd      	mov	sp, r7
 80097aa:	bd80      	pop	{r7, pc}

080097ac <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80097ac:	b480      	push	{r7}
 80097ae:	b085      	sub	sp, #20
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	6078      	str	r0, [r7, #4]
 80097b4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80097b6:	2300      	movs	r3, #0
 80097b8:	60fb      	str	r3, [r7, #12]
 80097ba:	e014      	b.n	80097e6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80097bc:	4a0f      	ldr	r2, [pc, #60]	@ (80097fc <vQueueAddToRegistry+0x50>)
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d10b      	bne.n	80097e0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80097c8:	490c      	ldr	r1, [pc, #48]	@ (80097fc <vQueueAddToRegistry+0x50>)
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	683a      	ldr	r2, [r7, #0]
 80097ce:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80097d2:	4a0a      	ldr	r2, [pc, #40]	@ (80097fc <vQueueAddToRegistry+0x50>)
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	00db      	lsls	r3, r3, #3
 80097d8:	4413      	add	r3, r2
 80097da:	687a      	ldr	r2, [r7, #4]
 80097dc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80097de:	e006      	b.n	80097ee <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	3301      	adds	r3, #1
 80097e4:	60fb      	str	r3, [r7, #12]
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	2b07      	cmp	r3, #7
 80097ea:	d9e7      	bls.n	80097bc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80097ec:	bf00      	nop
 80097ee:	bf00      	nop
 80097f0:	3714      	adds	r7, #20
 80097f2:	46bd      	mov	sp, r7
 80097f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f8:	4770      	bx	lr
 80097fa:	bf00      	nop
 80097fc:	20005af8 	.word	0x20005af8

08009800 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009800:	b580      	push	{r7, lr}
 8009802:	b086      	sub	sp, #24
 8009804:	af00      	add	r7, sp, #0
 8009806:	60f8      	str	r0, [r7, #12]
 8009808:	60b9      	str	r1, [r7, #8]
 800980a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009810:	f001 fbea 	bl	800afe8 <vPortEnterCritical>
 8009814:	697b      	ldr	r3, [r7, #20]
 8009816:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800981a:	b25b      	sxtb	r3, r3
 800981c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009820:	d103      	bne.n	800982a <vQueueWaitForMessageRestricted+0x2a>
 8009822:	697b      	ldr	r3, [r7, #20]
 8009824:	2200      	movs	r2, #0
 8009826:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800982a:	697b      	ldr	r3, [r7, #20]
 800982c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009830:	b25b      	sxtb	r3, r3
 8009832:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009836:	d103      	bne.n	8009840 <vQueueWaitForMessageRestricted+0x40>
 8009838:	697b      	ldr	r3, [r7, #20]
 800983a:	2200      	movs	r2, #0
 800983c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009840:	f001 fc04 	bl	800b04c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009844:	697b      	ldr	r3, [r7, #20]
 8009846:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009848:	2b00      	cmp	r3, #0
 800984a:	d106      	bne.n	800985a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800984c:	697b      	ldr	r3, [r7, #20]
 800984e:	3324      	adds	r3, #36	@ 0x24
 8009850:	687a      	ldr	r2, [r7, #4]
 8009852:	68b9      	ldr	r1, [r7, #8]
 8009854:	4618      	mov	r0, r3
 8009856:	f000 fc45 	bl	800a0e4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800985a:	6978      	ldr	r0, [r7, #20]
 800985c:	f7ff ff26 	bl	80096ac <prvUnlockQueue>
	}
 8009860:	bf00      	nop
 8009862:	3718      	adds	r7, #24
 8009864:	46bd      	mov	sp, r7
 8009866:	bd80      	pop	{r7, pc}

08009868 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009868:	b580      	push	{r7, lr}
 800986a:	b08e      	sub	sp, #56	@ 0x38
 800986c:	af04      	add	r7, sp, #16
 800986e:	60f8      	str	r0, [r7, #12]
 8009870:	60b9      	str	r1, [r7, #8]
 8009872:	607a      	str	r2, [r7, #4]
 8009874:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009876:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009878:	2b00      	cmp	r3, #0
 800987a:	d10b      	bne.n	8009894 <xTaskCreateStatic+0x2c>
	__asm volatile
 800987c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009880:	f383 8811 	msr	BASEPRI, r3
 8009884:	f3bf 8f6f 	isb	sy
 8009888:	f3bf 8f4f 	dsb	sy
 800988c:	623b      	str	r3, [r7, #32]
}
 800988e:	bf00      	nop
 8009890:	bf00      	nop
 8009892:	e7fd      	b.n	8009890 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009894:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009896:	2b00      	cmp	r3, #0
 8009898:	d10b      	bne.n	80098b2 <xTaskCreateStatic+0x4a>
	__asm volatile
 800989a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800989e:	f383 8811 	msr	BASEPRI, r3
 80098a2:	f3bf 8f6f 	isb	sy
 80098a6:	f3bf 8f4f 	dsb	sy
 80098aa:	61fb      	str	r3, [r7, #28]
}
 80098ac:	bf00      	nop
 80098ae:	bf00      	nop
 80098b0:	e7fd      	b.n	80098ae <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80098b2:	235c      	movs	r3, #92	@ 0x5c
 80098b4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80098b6:	693b      	ldr	r3, [r7, #16]
 80098b8:	2b5c      	cmp	r3, #92	@ 0x5c
 80098ba:	d00b      	beq.n	80098d4 <xTaskCreateStatic+0x6c>
	__asm volatile
 80098bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098c0:	f383 8811 	msr	BASEPRI, r3
 80098c4:	f3bf 8f6f 	isb	sy
 80098c8:	f3bf 8f4f 	dsb	sy
 80098cc:	61bb      	str	r3, [r7, #24]
}
 80098ce:	bf00      	nop
 80098d0:	bf00      	nop
 80098d2:	e7fd      	b.n	80098d0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80098d4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80098d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d01e      	beq.n	800991a <xTaskCreateStatic+0xb2>
 80098dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d01b      	beq.n	800991a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80098e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098e4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80098e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098e8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80098ea:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80098ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098ee:	2202      	movs	r2, #2
 80098f0:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80098f4:	2300      	movs	r3, #0
 80098f6:	9303      	str	r3, [sp, #12]
 80098f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098fa:	9302      	str	r3, [sp, #8]
 80098fc:	f107 0314 	add.w	r3, r7, #20
 8009900:	9301      	str	r3, [sp, #4]
 8009902:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009904:	9300      	str	r3, [sp, #0]
 8009906:	683b      	ldr	r3, [r7, #0]
 8009908:	687a      	ldr	r2, [r7, #4]
 800990a:	68b9      	ldr	r1, [r7, #8]
 800990c:	68f8      	ldr	r0, [r7, #12]
 800990e:	f000 f850 	bl	80099b2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009912:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009914:	f000 f8de 	bl	8009ad4 <prvAddNewTaskToReadyList>
 8009918:	e001      	b.n	800991e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800991a:	2300      	movs	r3, #0
 800991c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800991e:	697b      	ldr	r3, [r7, #20]
	}
 8009920:	4618      	mov	r0, r3
 8009922:	3728      	adds	r7, #40	@ 0x28
 8009924:	46bd      	mov	sp, r7
 8009926:	bd80      	pop	{r7, pc}

08009928 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009928:	b580      	push	{r7, lr}
 800992a:	b08c      	sub	sp, #48	@ 0x30
 800992c:	af04      	add	r7, sp, #16
 800992e:	60f8      	str	r0, [r7, #12]
 8009930:	60b9      	str	r1, [r7, #8]
 8009932:	603b      	str	r3, [r7, #0]
 8009934:	4613      	mov	r3, r2
 8009936:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009938:	88fb      	ldrh	r3, [r7, #6]
 800993a:	009b      	lsls	r3, r3, #2
 800993c:	4618      	mov	r0, r3
 800993e:	f001 fc75 	bl	800b22c <pvPortMalloc>
 8009942:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009944:	697b      	ldr	r3, [r7, #20]
 8009946:	2b00      	cmp	r3, #0
 8009948:	d00e      	beq.n	8009968 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800994a:	205c      	movs	r0, #92	@ 0x5c
 800994c:	f001 fc6e 	bl	800b22c <pvPortMalloc>
 8009950:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009952:	69fb      	ldr	r3, [r7, #28]
 8009954:	2b00      	cmp	r3, #0
 8009956:	d003      	beq.n	8009960 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009958:	69fb      	ldr	r3, [r7, #28]
 800995a:	697a      	ldr	r2, [r7, #20]
 800995c:	631a      	str	r2, [r3, #48]	@ 0x30
 800995e:	e005      	b.n	800996c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009960:	6978      	ldr	r0, [r7, #20]
 8009962:	f001 fd31 	bl	800b3c8 <vPortFree>
 8009966:	e001      	b.n	800996c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009968:	2300      	movs	r3, #0
 800996a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800996c:	69fb      	ldr	r3, [r7, #28]
 800996e:	2b00      	cmp	r3, #0
 8009970:	d017      	beq.n	80099a2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009972:	69fb      	ldr	r3, [r7, #28]
 8009974:	2200      	movs	r2, #0
 8009976:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800997a:	88fa      	ldrh	r2, [r7, #6]
 800997c:	2300      	movs	r3, #0
 800997e:	9303      	str	r3, [sp, #12]
 8009980:	69fb      	ldr	r3, [r7, #28]
 8009982:	9302      	str	r3, [sp, #8]
 8009984:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009986:	9301      	str	r3, [sp, #4]
 8009988:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800998a:	9300      	str	r3, [sp, #0]
 800998c:	683b      	ldr	r3, [r7, #0]
 800998e:	68b9      	ldr	r1, [r7, #8]
 8009990:	68f8      	ldr	r0, [r7, #12]
 8009992:	f000 f80e 	bl	80099b2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009996:	69f8      	ldr	r0, [r7, #28]
 8009998:	f000 f89c 	bl	8009ad4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800999c:	2301      	movs	r3, #1
 800999e:	61bb      	str	r3, [r7, #24]
 80099a0:	e002      	b.n	80099a8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80099a2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80099a6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80099a8:	69bb      	ldr	r3, [r7, #24]
	}
 80099aa:	4618      	mov	r0, r3
 80099ac:	3720      	adds	r7, #32
 80099ae:	46bd      	mov	sp, r7
 80099b0:	bd80      	pop	{r7, pc}

080099b2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80099b2:	b580      	push	{r7, lr}
 80099b4:	b088      	sub	sp, #32
 80099b6:	af00      	add	r7, sp, #0
 80099b8:	60f8      	str	r0, [r7, #12]
 80099ba:	60b9      	str	r1, [r7, #8]
 80099bc:	607a      	str	r2, [r7, #4]
 80099be:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80099c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099c2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	009b      	lsls	r3, r3, #2
 80099c8:	461a      	mov	r2, r3
 80099ca:	21a5      	movs	r1, #165	@ 0xa5
 80099cc:	f010 fd52 	bl	801a474 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80099d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80099da:	3b01      	subs	r3, #1
 80099dc:	009b      	lsls	r3, r3, #2
 80099de:	4413      	add	r3, r2
 80099e0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80099e2:	69bb      	ldr	r3, [r7, #24]
 80099e4:	f023 0307 	bic.w	r3, r3, #7
 80099e8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80099ea:	69bb      	ldr	r3, [r7, #24]
 80099ec:	f003 0307 	and.w	r3, r3, #7
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d00b      	beq.n	8009a0c <prvInitialiseNewTask+0x5a>
	__asm volatile
 80099f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099f8:	f383 8811 	msr	BASEPRI, r3
 80099fc:	f3bf 8f6f 	isb	sy
 8009a00:	f3bf 8f4f 	dsb	sy
 8009a04:	617b      	str	r3, [r7, #20]
}
 8009a06:	bf00      	nop
 8009a08:	bf00      	nop
 8009a0a:	e7fd      	b.n	8009a08 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009a0c:	68bb      	ldr	r3, [r7, #8]
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d01f      	beq.n	8009a52 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009a12:	2300      	movs	r3, #0
 8009a14:	61fb      	str	r3, [r7, #28]
 8009a16:	e012      	b.n	8009a3e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009a18:	68ba      	ldr	r2, [r7, #8]
 8009a1a:	69fb      	ldr	r3, [r7, #28]
 8009a1c:	4413      	add	r3, r2
 8009a1e:	7819      	ldrb	r1, [r3, #0]
 8009a20:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a22:	69fb      	ldr	r3, [r7, #28]
 8009a24:	4413      	add	r3, r2
 8009a26:	3334      	adds	r3, #52	@ 0x34
 8009a28:	460a      	mov	r2, r1
 8009a2a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009a2c:	68ba      	ldr	r2, [r7, #8]
 8009a2e:	69fb      	ldr	r3, [r7, #28]
 8009a30:	4413      	add	r3, r2
 8009a32:	781b      	ldrb	r3, [r3, #0]
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d006      	beq.n	8009a46 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009a38:	69fb      	ldr	r3, [r7, #28]
 8009a3a:	3301      	adds	r3, #1
 8009a3c:	61fb      	str	r3, [r7, #28]
 8009a3e:	69fb      	ldr	r3, [r7, #28]
 8009a40:	2b0f      	cmp	r3, #15
 8009a42:	d9e9      	bls.n	8009a18 <prvInitialiseNewTask+0x66>
 8009a44:	e000      	b.n	8009a48 <prvInitialiseNewTask+0x96>
			{
				break;
 8009a46:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009a48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a4a:	2200      	movs	r2, #0
 8009a4c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009a50:	e003      	b.n	8009a5a <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a54:	2200      	movs	r2, #0
 8009a56:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009a5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a5c:	2b37      	cmp	r3, #55	@ 0x37
 8009a5e:	d901      	bls.n	8009a64 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009a60:	2337      	movs	r3, #55	@ 0x37
 8009a62:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009a64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009a68:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009a6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009a6e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009a70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a72:	2200      	movs	r2, #0
 8009a74:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009a76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a78:	3304      	adds	r3, #4
 8009a7a:	4618      	mov	r0, r3
 8009a7c:	f7ff f966 	bl	8008d4c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a82:	3318      	adds	r3, #24
 8009a84:	4618      	mov	r0, r3
 8009a86:	f7ff f961 	bl	8008d4c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a8e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a92:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009a96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a98:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009a9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a9e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009aa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aa2:	2200      	movs	r2, #0
 8009aa4:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009aa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aa8:	2200      	movs	r2, #0
 8009aaa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009aae:	683a      	ldr	r2, [r7, #0]
 8009ab0:	68f9      	ldr	r1, [r7, #12]
 8009ab2:	69b8      	ldr	r0, [r7, #24]
 8009ab4:	f001 f966 	bl	800ad84 <pxPortInitialiseStack>
 8009ab8:	4602      	mov	r2, r0
 8009aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009abc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009abe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d002      	beq.n	8009aca <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009ac4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ac6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009ac8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009aca:	bf00      	nop
 8009acc:	3720      	adds	r7, #32
 8009ace:	46bd      	mov	sp, r7
 8009ad0:	bd80      	pop	{r7, pc}
	...

08009ad4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009ad4:	b580      	push	{r7, lr}
 8009ad6:	b082      	sub	sp, #8
 8009ad8:	af00      	add	r7, sp, #0
 8009ada:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009adc:	f001 fa84 	bl	800afe8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009ae0:	4b2d      	ldr	r3, [pc, #180]	@ (8009b98 <prvAddNewTaskToReadyList+0xc4>)
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	3301      	adds	r3, #1
 8009ae6:	4a2c      	ldr	r2, [pc, #176]	@ (8009b98 <prvAddNewTaskToReadyList+0xc4>)
 8009ae8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009aea:	4b2c      	ldr	r3, [pc, #176]	@ (8009b9c <prvAddNewTaskToReadyList+0xc8>)
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d109      	bne.n	8009b06 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009af2:	4a2a      	ldr	r2, [pc, #168]	@ (8009b9c <prvAddNewTaskToReadyList+0xc8>)
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009af8:	4b27      	ldr	r3, [pc, #156]	@ (8009b98 <prvAddNewTaskToReadyList+0xc4>)
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	2b01      	cmp	r3, #1
 8009afe:	d110      	bne.n	8009b22 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009b00:	f000 fc46 	bl	800a390 <prvInitialiseTaskLists>
 8009b04:	e00d      	b.n	8009b22 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009b06:	4b26      	ldr	r3, [pc, #152]	@ (8009ba0 <prvAddNewTaskToReadyList+0xcc>)
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d109      	bne.n	8009b22 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009b0e:	4b23      	ldr	r3, [pc, #140]	@ (8009b9c <prvAddNewTaskToReadyList+0xc8>)
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b18:	429a      	cmp	r2, r3
 8009b1a:	d802      	bhi.n	8009b22 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009b1c:	4a1f      	ldr	r2, [pc, #124]	@ (8009b9c <prvAddNewTaskToReadyList+0xc8>)
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009b22:	4b20      	ldr	r3, [pc, #128]	@ (8009ba4 <prvAddNewTaskToReadyList+0xd0>)
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	3301      	adds	r3, #1
 8009b28:	4a1e      	ldr	r2, [pc, #120]	@ (8009ba4 <prvAddNewTaskToReadyList+0xd0>)
 8009b2a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009b2c:	4b1d      	ldr	r3, [pc, #116]	@ (8009ba4 <prvAddNewTaskToReadyList+0xd0>)
 8009b2e:	681a      	ldr	r2, [r3, #0]
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b38:	4b1b      	ldr	r3, [pc, #108]	@ (8009ba8 <prvAddNewTaskToReadyList+0xd4>)
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	429a      	cmp	r2, r3
 8009b3e:	d903      	bls.n	8009b48 <prvAddNewTaskToReadyList+0x74>
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b44:	4a18      	ldr	r2, [pc, #96]	@ (8009ba8 <prvAddNewTaskToReadyList+0xd4>)
 8009b46:	6013      	str	r3, [r2, #0]
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b4c:	4613      	mov	r3, r2
 8009b4e:	009b      	lsls	r3, r3, #2
 8009b50:	4413      	add	r3, r2
 8009b52:	009b      	lsls	r3, r3, #2
 8009b54:	4a15      	ldr	r2, [pc, #84]	@ (8009bac <prvAddNewTaskToReadyList+0xd8>)
 8009b56:	441a      	add	r2, r3
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	3304      	adds	r3, #4
 8009b5c:	4619      	mov	r1, r3
 8009b5e:	4610      	mov	r0, r2
 8009b60:	f7ff f901 	bl	8008d66 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009b64:	f001 fa72 	bl	800b04c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009b68:	4b0d      	ldr	r3, [pc, #52]	@ (8009ba0 <prvAddNewTaskToReadyList+0xcc>)
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d00e      	beq.n	8009b8e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009b70:	4b0a      	ldr	r3, [pc, #40]	@ (8009b9c <prvAddNewTaskToReadyList+0xc8>)
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b7a:	429a      	cmp	r2, r3
 8009b7c:	d207      	bcs.n	8009b8e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009b7e:	4b0c      	ldr	r3, [pc, #48]	@ (8009bb0 <prvAddNewTaskToReadyList+0xdc>)
 8009b80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009b84:	601a      	str	r2, [r3, #0]
 8009b86:	f3bf 8f4f 	dsb	sy
 8009b8a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009b8e:	bf00      	nop
 8009b90:	3708      	adds	r7, #8
 8009b92:	46bd      	mov	sp, r7
 8009b94:	bd80      	pop	{r7, pc}
 8009b96:	bf00      	nop
 8009b98:	2000600c 	.word	0x2000600c
 8009b9c:	20005b38 	.word	0x20005b38
 8009ba0:	20006018 	.word	0x20006018
 8009ba4:	20006028 	.word	0x20006028
 8009ba8:	20006014 	.word	0x20006014
 8009bac:	20005b3c 	.word	0x20005b3c
 8009bb0:	e000ed04 	.word	0xe000ed04

08009bb4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009bb4:	b580      	push	{r7, lr}
 8009bb6:	b084      	sub	sp, #16
 8009bb8:	af00      	add	r7, sp, #0
 8009bba:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d018      	beq.n	8009bf8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009bc6:	4b14      	ldr	r3, [pc, #80]	@ (8009c18 <vTaskDelay+0x64>)
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d00b      	beq.n	8009be6 <vTaskDelay+0x32>
	__asm volatile
 8009bce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bd2:	f383 8811 	msr	BASEPRI, r3
 8009bd6:	f3bf 8f6f 	isb	sy
 8009bda:	f3bf 8f4f 	dsb	sy
 8009bde:	60bb      	str	r3, [r7, #8]
}
 8009be0:	bf00      	nop
 8009be2:	bf00      	nop
 8009be4:	e7fd      	b.n	8009be2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009be6:	f000 f883 	bl	8009cf0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009bea:	2100      	movs	r1, #0
 8009bec:	6878      	ldr	r0, [r7, #4]
 8009bee:	f000 fd1b 	bl	800a628 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009bf2:	f000 f88b 	bl	8009d0c <xTaskResumeAll>
 8009bf6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d107      	bne.n	8009c0e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009bfe:	4b07      	ldr	r3, [pc, #28]	@ (8009c1c <vTaskDelay+0x68>)
 8009c00:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009c04:	601a      	str	r2, [r3, #0]
 8009c06:	f3bf 8f4f 	dsb	sy
 8009c0a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009c0e:	bf00      	nop
 8009c10:	3710      	adds	r7, #16
 8009c12:	46bd      	mov	sp, r7
 8009c14:	bd80      	pop	{r7, pc}
 8009c16:	bf00      	nop
 8009c18:	20006034 	.word	0x20006034
 8009c1c:	e000ed04 	.word	0xe000ed04

08009c20 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009c20:	b580      	push	{r7, lr}
 8009c22:	b08a      	sub	sp, #40	@ 0x28
 8009c24:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009c26:	2300      	movs	r3, #0
 8009c28:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009c2a:	2300      	movs	r3, #0
 8009c2c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009c2e:	463a      	mov	r2, r7
 8009c30:	1d39      	adds	r1, r7, #4
 8009c32:	f107 0308 	add.w	r3, r7, #8
 8009c36:	4618      	mov	r0, r3
 8009c38:	f7ff f834 	bl	8008ca4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009c3c:	6839      	ldr	r1, [r7, #0]
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	68ba      	ldr	r2, [r7, #8]
 8009c42:	9202      	str	r2, [sp, #8]
 8009c44:	9301      	str	r3, [sp, #4]
 8009c46:	2300      	movs	r3, #0
 8009c48:	9300      	str	r3, [sp, #0]
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	460a      	mov	r2, r1
 8009c4e:	4922      	ldr	r1, [pc, #136]	@ (8009cd8 <vTaskStartScheduler+0xb8>)
 8009c50:	4822      	ldr	r0, [pc, #136]	@ (8009cdc <vTaskStartScheduler+0xbc>)
 8009c52:	f7ff fe09 	bl	8009868 <xTaskCreateStatic>
 8009c56:	4603      	mov	r3, r0
 8009c58:	4a21      	ldr	r2, [pc, #132]	@ (8009ce0 <vTaskStartScheduler+0xc0>)
 8009c5a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009c5c:	4b20      	ldr	r3, [pc, #128]	@ (8009ce0 <vTaskStartScheduler+0xc0>)
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d002      	beq.n	8009c6a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009c64:	2301      	movs	r3, #1
 8009c66:	617b      	str	r3, [r7, #20]
 8009c68:	e001      	b.n	8009c6e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009c6e:	697b      	ldr	r3, [r7, #20]
 8009c70:	2b01      	cmp	r3, #1
 8009c72:	d102      	bne.n	8009c7a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009c74:	f000 fd2c 	bl	800a6d0 <xTimerCreateTimerTask>
 8009c78:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009c7a:	697b      	ldr	r3, [r7, #20]
 8009c7c:	2b01      	cmp	r3, #1
 8009c7e:	d116      	bne.n	8009cae <vTaskStartScheduler+0x8e>
	__asm volatile
 8009c80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c84:	f383 8811 	msr	BASEPRI, r3
 8009c88:	f3bf 8f6f 	isb	sy
 8009c8c:	f3bf 8f4f 	dsb	sy
 8009c90:	613b      	str	r3, [r7, #16]
}
 8009c92:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009c94:	4b13      	ldr	r3, [pc, #76]	@ (8009ce4 <vTaskStartScheduler+0xc4>)
 8009c96:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009c9a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009c9c:	4b12      	ldr	r3, [pc, #72]	@ (8009ce8 <vTaskStartScheduler+0xc8>)
 8009c9e:	2201      	movs	r2, #1
 8009ca0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009ca2:	4b12      	ldr	r3, [pc, #72]	@ (8009cec <vTaskStartScheduler+0xcc>)
 8009ca4:	2200      	movs	r2, #0
 8009ca6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009ca8:	f001 f8fa 	bl	800aea0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009cac:	e00f      	b.n	8009cce <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009cae:	697b      	ldr	r3, [r7, #20]
 8009cb0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009cb4:	d10b      	bne.n	8009cce <vTaskStartScheduler+0xae>
	__asm volatile
 8009cb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cba:	f383 8811 	msr	BASEPRI, r3
 8009cbe:	f3bf 8f6f 	isb	sy
 8009cc2:	f3bf 8f4f 	dsb	sy
 8009cc6:	60fb      	str	r3, [r7, #12]
}
 8009cc8:	bf00      	nop
 8009cca:	bf00      	nop
 8009ccc:	e7fd      	b.n	8009cca <vTaskStartScheduler+0xaa>
}
 8009cce:	bf00      	nop
 8009cd0:	3718      	adds	r7, #24
 8009cd2:	46bd      	mov	sp, r7
 8009cd4:	bd80      	pop	{r7, pc}
 8009cd6:	bf00      	nop
 8009cd8:	0801ba90 	.word	0x0801ba90
 8009cdc:	0800a361 	.word	0x0800a361
 8009ce0:	20006030 	.word	0x20006030
 8009ce4:	2000602c 	.word	0x2000602c
 8009ce8:	20006018 	.word	0x20006018
 8009cec:	20006010 	.word	0x20006010

08009cf0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009cf0:	b480      	push	{r7}
 8009cf2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009cf4:	4b04      	ldr	r3, [pc, #16]	@ (8009d08 <vTaskSuspendAll+0x18>)
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	3301      	adds	r3, #1
 8009cfa:	4a03      	ldr	r2, [pc, #12]	@ (8009d08 <vTaskSuspendAll+0x18>)
 8009cfc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009cfe:	bf00      	nop
 8009d00:	46bd      	mov	sp, r7
 8009d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d06:	4770      	bx	lr
 8009d08:	20006034 	.word	0x20006034

08009d0c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009d0c:	b580      	push	{r7, lr}
 8009d0e:	b084      	sub	sp, #16
 8009d10:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009d12:	2300      	movs	r3, #0
 8009d14:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009d16:	2300      	movs	r3, #0
 8009d18:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009d1a:	4b42      	ldr	r3, [pc, #264]	@ (8009e24 <xTaskResumeAll+0x118>)
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d10b      	bne.n	8009d3a <xTaskResumeAll+0x2e>
	__asm volatile
 8009d22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d26:	f383 8811 	msr	BASEPRI, r3
 8009d2a:	f3bf 8f6f 	isb	sy
 8009d2e:	f3bf 8f4f 	dsb	sy
 8009d32:	603b      	str	r3, [r7, #0]
}
 8009d34:	bf00      	nop
 8009d36:	bf00      	nop
 8009d38:	e7fd      	b.n	8009d36 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009d3a:	f001 f955 	bl	800afe8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009d3e:	4b39      	ldr	r3, [pc, #228]	@ (8009e24 <xTaskResumeAll+0x118>)
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	3b01      	subs	r3, #1
 8009d44:	4a37      	ldr	r2, [pc, #220]	@ (8009e24 <xTaskResumeAll+0x118>)
 8009d46:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009d48:	4b36      	ldr	r3, [pc, #216]	@ (8009e24 <xTaskResumeAll+0x118>)
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d162      	bne.n	8009e16 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009d50:	4b35      	ldr	r3, [pc, #212]	@ (8009e28 <xTaskResumeAll+0x11c>)
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d05e      	beq.n	8009e16 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009d58:	e02f      	b.n	8009dba <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d5a:	4b34      	ldr	r3, [pc, #208]	@ (8009e2c <xTaskResumeAll+0x120>)
 8009d5c:	68db      	ldr	r3, [r3, #12]
 8009d5e:	68db      	ldr	r3, [r3, #12]
 8009d60:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	3318      	adds	r3, #24
 8009d66:	4618      	mov	r0, r3
 8009d68:	f7ff f85a 	bl	8008e20 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	3304      	adds	r3, #4
 8009d70:	4618      	mov	r0, r3
 8009d72:	f7ff f855 	bl	8008e20 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d7a:	4b2d      	ldr	r3, [pc, #180]	@ (8009e30 <xTaskResumeAll+0x124>)
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	429a      	cmp	r2, r3
 8009d80:	d903      	bls.n	8009d8a <xTaskResumeAll+0x7e>
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d86:	4a2a      	ldr	r2, [pc, #168]	@ (8009e30 <xTaskResumeAll+0x124>)
 8009d88:	6013      	str	r3, [r2, #0]
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d8e:	4613      	mov	r3, r2
 8009d90:	009b      	lsls	r3, r3, #2
 8009d92:	4413      	add	r3, r2
 8009d94:	009b      	lsls	r3, r3, #2
 8009d96:	4a27      	ldr	r2, [pc, #156]	@ (8009e34 <xTaskResumeAll+0x128>)
 8009d98:	441a      	add	r2, r3
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	3304      	adds	r3, #4
 8009d9e:	4619      	mov	r1, r3
 8009da0:	4610      	mov	r0, r2
 8009da2:	f7fe ffe0 	bl	8008d66 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009daa:	4b23      	ldr	r3, [pc, #140]	@ (8009e38 <xTaskResumeAll+0x12c>)
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009db0:	429a      	cmp	r2, r3
 8009db2:	d302      	bcc.n	8009dba <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009db4:	4b21      	ldr	r3, [pc, #132]	@ (8009e3c <xTaskResumeAll+0x130>)
 8009db6:	2201      	movs	r2, #1
 8009db8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009dba:	4b1c      	ldr	r3, [pc, #112]	@ (8009e2c <xTaskResumeAll+0x120>)
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d1cb      	bne.n	8009d5a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d001      	beq.n	8009dcc <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009dc8:	f000 fb80 	bl	800a4cc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009dcc:	4b1c      	ldr	r3, [pc, #112]	@ (8009e40 <xTaskResumeAll+0x134>)
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d010      	beq.n	8009dfa <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009dd8:	f000 f846 	bl	8009e68 <xTaskIncrementTick>
 8009ddc:	4603      	mov	r3, r0
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d002      	beq.n	8009de8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8009de2:	4b16      	ldr	r3, [pc, #88]	@ (8009e3c <xTaskResumeAll+0x130>)
 8009de4:	2201      	movs	r2, #1
 8009de6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	3b01      	subs	r3, #1
 8009dec:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d1f1      	bne.n	8009dd8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8009df4:	4b12      	ldr	r3, [pc, #72]	@ (8009e40 <xTaskResumeAll+0x134>)
 8009df6:	2200      	movs	r2, #0
 8009df8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009dfa:	4b10      	ldr	r3, [pc, #64]	@ (8009e3c <xTaskResumeAll+0x130>)
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d009      	beq.n	8009e16 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009e02:	2301      	movs	r3, #1
 8009e04:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009e06:	4b0f      	ldr	r3, [pc, #60]	@ (8009e44 <xTaskResumeAll+0x138>)
 8009e08:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e0c:	601a      	str	r2, [r3, #0]
 8009e0e:	f3bf 8f4f 	dsb	sy
 8009e12:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009e16:	f001 f919 	bl	800b04c <vPortExitCritical>

	return xAlreadyYielded;
 8009e1a:	68bb      	ldr	r3, [r7, #8]
}
 8009e1c:	4618      	mov	r0, r3
 8009e1e:	3710      	adds	r7, #16
 8009e20:	46bd      	mov	sp, r7
 8009e22:	bd80      	pop	{r7, pc}
 8009e24:	20006034 	.word	0x20006034
 8009e28:	2000600c 	.word	0x2000600c
 8009e2c:	20005fcc 	.word	0x20005fcc
 8009e30:	20006014 	.word	0x20006014
 8009e34:	20005b3c 	.word	0x20005b3c
 8009e38:	20005b38 	.word	0x20005b38
 8009e3c:	20006020 	.word	0x20006020
 8009e40:	2000601c 	.word	0x2000601c
 8009e44:	e000ed04 	.word	0xe000ed04

08009e48 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009e48:	b480      	push	{r7}
 8009e4a:	b083      	sub	sp, #12
 8009e4c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009e4e:	4b05      	ldr	r3, [pc, #20]	@ (8009e64 <xTaskGetTickCount+0x1c>)
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009e54:	687b      	ldr	r3, [r7, #4]
}
 8009e56:	4618      	mov	r0, r3
 8009e58:	370c      	adds	r7, #12
 8009e5a:	46bd      	mov	sp, r7
 8009e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e60:	4770      	bx	lr
 8009e62:	bf00      	nop
 8009e64:	20006010 	.word	0x20006010

08009e68 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009e68:	b580      	push	{r7, lr}
 8009e6a:	b086      	sub	sp, #24
 8009e6c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009e6e:	2300      	movs	r3, #0
 8009e70:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009e72:	4b4f      	ldr	r3, [pc, #316]	@ (8009fb0 <xTaskIncrementTick+0x148>)
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	f040 8090 	bne.w	8009f9c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009e7c:	4b4d      	ldr	r3, [pc, #308]	@ (8009fb4 <xTaskIncrementTick+0x14c>)
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	3301      	adds	r3, #1
 8009e82:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009e84:	4a4b      	ldr	r2, [pc, #300]	@ (8009fb4 <xTaskIncrementTick+0x14c>)
 8009e86:	693b      	ldr	r3, [r7, #16]
 8009e88:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009e8a:	693b      	ldr	r3, [r7, #16]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d121      	bne.n	8009ed4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009e90:	4b49      	ldr	r3, [pc, #292]	@ (8009fb8 <xTaskIncrementTick+0x150>)
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d00b      	beq.n	8009eb2 <xTaskIncrementTick+0x4a>
	__asm volatile
 8009e9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e9e:	f383 8811 	msr	BASEPRI, r3
 8009ea2:	f3bf 8f6f 	isb	sy
 8009ea6:	f3bf 8f4f 	dsb	sy
 8009eaa:	603b      	str	r3, [r7, #0]
}
 8009eac:	bf00      	nop
 8009eae:	bf00      	nop
 8009eb0:	e7fd      	b.n	8009eae <xTaskIncrementTick+0x46>
 8009eb2:	4b41      	ldr	r3, [pc, #260]	@ (8009fb8 <xTaskIncrementTick+0x150>)
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	60fb      	str	r3, [r7, #12]
 8009eb8:	4b40      	ldr	r3, [pc, #256]	@ (8009fbc <xTaskIncrementTick+0x154>)
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	4a3e      	ldr	r2, [pc, #248]	@ (8009fb8 <xTaskIncrementTick+0x150>)
 8009ebe:	6013      	str	r3, [r2, #0]
 8009ec0:	4a3e      	ldr	r2, [pc, #248]	@ (8009fbc <xTaskIncrementTick+0x154>)
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	6013      	str	r3, [r2, #0]
 8009ec6:	4b3e      	ldr	r3, [pc, #248]	@ (8009fc0 <xTaskIncrementTick+0x158>)
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	3301      	adds	r3, #1
 8009ecc:	4a3c      	ldr	r2, [pc, #240]	@ (8009fc0 <xTaskIncrementTick+0x158>)
 8009ece:	6013      	str	r3, [r2, #0]
 8009ed0:	f000 fafc 	bl	800a4cc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009ed4:	4b3b      	ldr	r3, [pc, #236]	@ (8009fc4 <xTaskIncrementTick+0x15c>)
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	693a      	ldr	r2, [r7, #16]
 8009eda:	429a      	cmp	r2, r3
 8009edc:	d349      	bcc.n	8009f72 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009ede:	4b36      	ldr	r3, [pc, #216]	@ (8009fb8 <xTaskIncrementTick+0x150>)
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d104      	bne.n	8009ef2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009ee8:	4b36      	ldr	r3, [pc, #216]	@ (8009fc4 <xTaskIncrementTick+0x15c>)
 8009eea:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009eee:	601a      	str	r2, [r3, #0]
					break;
 8009ef0:	e03f      	b.n	8009f72 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ef2:	4b31      	ldr	r3, [pc, #196]	@ (8009fb8 <xTaskIncrementTick+0x150>)
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	68db      	ldr	r3, [r3, #12]
 8009ef8:	68db      	ldr	r3, [r3, #12]
 8009efa:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009efc:	68bb      	ldr	r3, [r7, #8]
 8009efe:	685b      	ldr	r3, [r3, #4]
 8009f00:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009f02:	693a      	ldr	r2, [r7, #16]
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	429a      	cmp	r2, r3
 8009f08:	d203      	bcs.n	8009f12 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009f0a:	4a2e      	ldr	r2, [pc, #184]	@ (8009fc4 <xTaskIncrementTick+0x15c>)
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009f10:	e02f      	b.n	8009f72 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009f12:	68bb      	ldr	r3, [r7, #8]
 8009f14:	3304      	adds	r3, #4
 8009f16:	4618      	mov	r0, r3
 8009f18:	f7fe ff82 	bl	8008e20 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009f1c:	68bb      	ldr	r3, [r7, #8]
 8009f1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d004      	beq.n	8009f2e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009f24:	68bb      	ldr	r3, [r7, #8]
 8009f26:	3318      	adds	r3, #24
 8009f28:	4618      	mov	r0, r3
 8009f2a:	f7fe ff79 	bl	8008e20 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009f2e:	68bb      	ldr	r3, [r7, #8]
 8009f30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f32:	4b25      	ldr	r3, [pc, #148]	@ (8009fc8 <xTaskIncrementTick+0x160>)
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	429a      	cmp	r2, r3
 8009f38:	d903      	bls.n	8009f42 <xTaskIncrementTick+0xda>
 8009f3a:	68bb      	ldr	r3, [r7, #8]
 8009f3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f3e:	4a22      	ldr	r2, [pc, #136]	@ (8009fc8 <xTaskIncrementTick+0x160>)
 8009f40:	6013      	str	r3, [r2, #0]
 8009f42:	68bb      	ldr	r3, [r7, #8]
 8009f44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f46:	4613      	mov	r3, r2
 8009f48:	009b      	lsls	r3, r3, #2
 8009f4a:	4413      	add	r3, r2
 8009f4c:	009b      	lsls	r3, r3, #2
 8009f4e:	4a1f      	ldr	r2, [pc, #124]	@ (8009fcc <xTaskIncrementTick+0x164>)
 8009f50:	441a      	add	r2, r3
 8009f52:	68bb      	ldr	r3, [r7, #8]
 8009f54:	3304      	adds	r3, #4
 8009f56:	4619      	mov	r1, r3
 8009f58:	4610      	mov	r0, r2
 8009f5a:	f7fe ff04 	bl	8008d66 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009f5e:	68bb      	ldr	r3, [r7, #8]
 8009f60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f62:	4b1b      	ldr	r3, [pc, #108]	@ (8009fd0 <xTaskIncrementTick+0x168>)
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f68:	429a      	cmp	r2, r3
 8009f6a:	d3b8      	bcc.n	8009ede <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009f6c:	2301      	movs	r3, #1
 8009f6e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009f70:	e7b5      	b.n	8009ede <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009f72:	4b17      	ldr	r3, [pc, #92]	@ (8009fd0 <xTaskIncrementTick+0x168>)
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f78:	4914      	ldr	r1, [pc, #80]	@ (8009fcc <xTaskIncrementTick+0x164>)
 8009f7a:	4613      	mov	r3, r2
 8009f7c:	009b      	lsls	r3, r3, #2
 8009f7e:	4413      	add	r3, r2
 8009f80:	009b      	lsls	r3, r3, #2
 8009f82:	440b      	add	r3, r1
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	2b01      	cmp	r3, #1
 8009f88:	d901      	bls.n	8009f8e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8009f8a:	2301      	movs	r3, #1
 8009f8c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009f8e:	4b11      	ldr	r3, [pc, #68]	@ (8009fd4 <xTaskIncrementTick+0x16c>)
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d007      	beq.n	8009fa6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8009f96:	2301      	movs	r3, #1
 8009f98:	617b      	str	r3, [r7, #20]
 8009f9a:	e004      	b.n	8009fa6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009f9c:	4b0e      	ldr	r3, [pc, #56]	@ (8009fd8 <xTaskIncrementTick+0x170>)
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	3301      	adds	r3, #1
 8009fa2:	4a0d      	ldr	r2, [pc, #52]	@ (8009fd8 <xTaskIncrementTick+0x170>)
 8009fa4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009fa6:	697b      	ldr	r3, [r7, #20]
}
 8009fa8:	4618      	mov	r0, r3
 8009faa:	3718      	adds	r7, #24
 8009fac:	46bd      	mov	sp, r7
 8009fae:	bd80      	pop	{r7, pc}
 8009fb0:	20006034 	.word	0x20006034
 8009fb4:	20006010 	.word	0x20006010
 8009fb8:	20005fc4 	.word	0x20005fc4
 8009fbc:	20005fc8 	.word	0x20005fc8
 8009fc0:	20006024 	.word	0x20006024
 8009fc4:	2000602c 	.word	0x2000602c
 8009fc8:	20006014 	.word	0x20006014
 8009fcc:	20005b3c 	.word	0x20005b3c
 8009fd0:	20005b38 	.word	0x20005b38
 8009fd4:	20006020 	.word	0x20006020
 8009fd8:	2000601c 	.word	0x2000601c

08009fdc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009fdc:	b480      	push	{r7}
 8009fde:	b085      	sub	sp, #20
 8009fe0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009fe2:	4b28      	ldr	r3, [pc, #160]	@ (800a084 <vTaskSwitchContext+0xa8>)
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d003      	beq.n	8009ff2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009fea:	4b27      	ldr	r3, [pc, #156]	@ (800a088 <vTaskSwitchContext+0xac>)
 8009fec:	2201      	movs	r2, #1
 8009fee:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009ff0:	e042      	b.n	800a078 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8009ff2:	4b25      	ldr	r3, [pc, #148]	@ (800a088 <vTaskSwitchContext+0xac>)
 8009ff4:	2200      	movs	r2, #0
 8009ff6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ff8:	4b24      	ldr	r3, [pc, #144]	@ (800a08c <vTaskSwitchContext+0xb0>)
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	60fb      	str	r3, [r7, #12]
 8009ffe:	e011      	b.n	800a024 <vTaskSwitchContext+0x48>
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	2b00      	cmp	r3, #0
 800a004:	d10b      	bne.n	800a01e <vTaskSwitchContext+0x42>
	__asm volatile
 800a006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a00a:	f383 8811 	msr	BASEPRI, r3
 800a00e:	f3bf 8f6f 	isb	sy
 800a012:	f3bf 8f4f 	dsb	sy
 800a016:	607b      	str	r3, [r7, #4]
}
 800a018:	bf00      	nop
 800a01a:	bf00      	nop
 800a01c:	e7fd      	b.n	800a01a <vTaskSwitchContext+0x3e>
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	3b01      	subs	r3, #1
 800a022:	60fb      	str	r3, [r7, #12]
 800a024:	491a      	ldr	r1, [pc, #104]	@ (800a090 <vTaskSwitchContext+0xb4>)
 800a026:	68fa      	ldr	r2, [r7, #12]
 800a028:	4613      	mov	r3, r2
 800a02a:	009b      	lsls	r3, r3, #2
 800a02c:	4413      	add	r3, r2
 800a02e:	009b      	lsls	r3, r3, #2
 800a030:	440b      	add	r3, r1
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	2b00      	cmp	r3, #0
 800a036:	d0e3      	beq.n	800a000 <vTaskSwitchContext+0x24>
 800a038:	68fa      	ldr	r2, [r7, #12]
 800a03a:	4613      	mov	r3, r2
 800a03c:	009b      	lsls	r3, r3, #2
 800a03e:	4413      	add	r3, r2
 800a040:	009b      	lsls	r3, r3, #2
 800a042:	4a13      	ldr	r2, [pc, #76]	@ (800a090 <vTaskSwitchContext+0xb4>)
 800a044:	4413      	add	r3, r2
 800a046:	60bb      	str	r3, [r7, #8]
 800a048:	68bb      	ldr	r3, [r7, #8]
 800a04a:	685b      	ldr	r3, [r3, #4]
 800a04c:	685a      	ldr	r2, [r3, #4]
 800a04e:	68bb      	ldr	r3, [r7, #8]
 800a050:	605a      	str	r2, [r3, #4]
 800a052:	68bb      	ldr	r3, [r7, #8]
 800a054:	685a      	ldr	r2, [r3, #4]
 800a056:	68bb      	ldr	r3, [r7, #8]
 800a058:	3308      	adds	r3, #8
 800a05a:	429a      	cmp	r2, r3
 800a05c:	d104      	bne.n	800a068 <vTaskSwitchContext+0x8c>
 800a05e:	68bb      	ldr	r3, [r7, #8]
 800a060:	685b      	ldr	r3, [r3, #4]
 800a062:	685a      	ldr	r2, [r3, #4]
 800a064:	68bb      	ldr	r3, [r7, #8]
 800a066:	605a      	str	r2, [r3, #4]
 800a068:	68bb      	ldr	r3, [r7, #8]
 800a06a:	685b      	ldr	r3, [r3, #4]
 800a06c:	68db      	ldr	r3, [r3, #12]
 800a06e:	4a09      	ldr	r2, [pc, #36]	@ (800a094 <vTaskSwitchContext+0xb8>)
 800a070:	6013      	str	r3, [r2, #0]
 800a072:	4a06      	ldr	r2, [pc, #24]	@ (800a08c <vTaskSwitchContext+0xb0>)
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	6013      	str	r3, [r2, #0]
}
 800a078:	bf00      	nop
 800a07a:	3714      	adds	r7, #20
 800a07c:	46bd      	mov	sp, r7
 800a07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a082:	4770      	bx	lr
 800a084:	20006034 	.word	0x20006034
 800a088:	20006020 	.word	0x20006020
 800a08c:	20006014 	.word	0x20006014
 800a090:	20005b3c 	.word	0x20005b3c
 800a094:	20005b38 	.word	0x20005b38

0800a098 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a098:	b580      	push	{r7, lr}
 800a09a:	b084      	sub	sp, #16
 800a09c:	af00      	add	r7, sp, #0
 800a09e:	6078      	str	r0, [r7, #4]
 800a0a0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d10b      	bne.n	800a0c0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800a0a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0ac:	f383 8811 	msr	BASEPRI, r3
 800a0b0:	f3bf 8f6f 	isb	sy
 800a0b4:	f3bf 8f4f 	dsb	sy
 800a0b8:	60fb      	str	r3, [r7, #12]
}
 800a0ba:	bf00      	nop
 800a0bc:	bf00      	nop
 800a0be:	e7fd      	b.n	800a0bc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a0c0:	4b07      	ldr	r3, [pc, #28]	@ (800a0e0 <vTaskPlaceOnEventList+0x48>)
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	3318      	adds	r3, #24
 800a0c6:	4619      	mov	r1, r3
 800a0c8:	6878      	ldr	r0, [r7, #4]
 800a0ca:	f7fe fe70 	bl	8008dae <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a0ce:	2101      	movs	r1, #1
 800a0d0:	6838      	ldr	r0, [r7, #0]
 800a0d2:	f000 faa9 	bl	800a628 <prvAddCurrentTaskToDelayedList>
}
 800a0d6:	bf00      	nop
 800a0d8:	3710      	adds	r7, #16
 800a0da:	46bd      	mov	sp, r7
 800a0dc:	bd80      	pop	{r7, pc}
 800a0de:	bf00      	nop
 800a0e0:	20005b38 	.word	0x20005b38

0800a0e4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a0e4:	b580      	push	{r7, lr}
 800a0e6:	b086      	sub	sp, #24
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	60f8      	str	r0, [r7, #12]
 800a0ec:	60b9      	str	r1, [r7, #8]
 800a0ee:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d10b      	bne.n	800a10e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800a0f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0fa:	f383 8811 	msr	BASEPRI, r3
 800a0fe:	f3bf 8f6f 	isb	sy
 800a102:	f3bf 8f4f 	dsb	sy
 800a106:	617b      	str	r3, [r7, #20]
}
 800a108:	bf00      	nop
 800a10a:	bf00      	nop
 800a10c:	e7fd      	b.n	800a10a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a10e:	4b0a      	ldr	r3, [pc, #40]	@ (800a138 <vTaskPlaceOnEventListRestricted+0x54>)
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	3318      	adds	r3, #24
 800a114:	4619      	mov	r1, r3
 800a116:	68f8      	ldr	r0, [r7, #12]
 800a118:	f7fe fe25 	bl	8008d66 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d002      	beq.n	800a128 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800a122:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a126:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a128:	6879      	ldr	r1, [r7, #4]
 800a12a:	68b8      	ldr	r0, [r7, #8]
 800a12c:	f000 fa7c 	bl	800a628 <prvAddCurrentTaskToDelayedList>
	}
 800a130:	bf00      	nop
 800a132:	3718      	adds	r7, #24
 800a134:	46bd      	mov	sp, r7
 800a136:	bd80      	pop	{r7, pc}
 800a138:	20005b38 	.word	0x20005b38

0800a13c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a13c:	b580      	push	{r7, lr}
 800a13e:	b086      	sub	sp, #24
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	68db      	ldr	r3, [r3, #12]
 800a148:	68db      	ldr	r3, [r3, #12]
 800a14a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a14c:	693b      	ldr	r3, [r7, #16]
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d10b      	bne.n	800a16a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800a152:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a156:	f383 8811 	msr	BASEPRI, r3
 800a15a:	f3bf 8f6f 	isb	sy
 800a15e:	f3bf 8f4f 	dsb	sy
 800a162:	60fb      	str	r3, [r7, #12]
}
 800a164:	bf00      	nop
 800a166:	bf00      	nop
 800a168:	e7fd      	b.n	800a166 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a16a:	693b      	ldr	r3, [r7, #16]
 800a16c:	3318      	adds	r3, #24
 800a16e:	4618      	mov	r0, r3
 800a170:	f7fe fe56 	bl	8008e20 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a174:	4b1d      	ldr	r3, [pc, #116]	@ (800a1ec <xTaskRemoveFromEventList+0xb0>)
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d11d      	bne.n	800a1b8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a17c:	693b      	ldr	r3, [r7, #16]
 800a17e:	3304      	adds	r3, #4
 800a180:	4618      	mov	r0, r3
 800a182:	f7fe fe4d 	bl	8008e20 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a186:	693b      	ldr	r3, [r7, #16]
 800a188:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a18a:	4b19      	ldr	r3, [pc, #100]	@ (800a1f0 <xTaskRemoveFromEventList+0xb4>)
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	429a      	cmp	r2, r3
 800a190:	d903      	bls.n	800a19a <xTaskRemoveFromEventList+0x5e>
 800a192:	693b      	ldr	r3, [r7, #16]
 800a194:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a196:	4a16      	ldr	r2, [pc, #88]	@ (800a1f0 <xTaskRemoveFromEventList+0xb4>)
 800a198:	6013      	str	r3, [r2, #0]
 800a19a:	693b      	ldr	r3, [r7, #16]
 800a19c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a19e:	4613      	mov	r3, r2
 800a1a0:	009b      	lsls	r3, r3, #2
 800a1a2:	4413      	add	r3, r2
 800a1a4:	009b      	lsls	r3, r3, #2
 800a1a6:	4a13      	ldr	r2, [pc, #76]	@ (800a1f4 <xTaskRemoveFromEventList+0xb8>)
 800a1a8:	441a      	add	r2, r3
 800a1aa:	693b      	ldr	r3, [r7, #16]
 800a1ac:	3304      	adds	r3, #4
 800a1ae:	4619      	mov	r1, r3
 800a1b0:	4610      	mov	r0, r2
 800a1b2:	f7fe fdd8 	bl	8008d66 <vListInsertEnd>
 800a1b6:	e005      	b.n	800a1c4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a1b8:	693b      	ldr	r3, [r7, #16]
 800a1ba:	3318      	adds	r3, #24
 800a1bc:	4619      	mov	r1, r3
 800a1be:	480e      	ldr	r0, [pc, #56]	@ (800a1f8 <xTaskRemoveFromEventList+0xbc>)
 800a1c0:	f7fe fdd1 	bl	8008d66 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a1c4:	693b      	ldr	r3, [r7, #16]
 800a1c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1c8:	4b0c      	ldr	r3, [pc, #48]	@ (800a1fc <xTaskRemoveFromEventList+0xc0>)
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1ce:	429a      	cmp	r2, r3
 800a1d0:	d905      	bls.n	800a1de <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a1d2:	2301      	movs	r3, #1
 800a1d4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a1d6:	4b0a      	ldr	r3, [pc, #40]	@ (800a200 <xTaskRemoveFromEventList+0xc4>)
 800a1d8:	2201      	movs	r2, #1
 800a1da:	601a      	str	r2, [r3, #0]
 800a1dc:	e001      	b.n	800a1e2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800a1de:	2300      	movs	r3, #0
 800a1e0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a1e2:	697b      	ldr	r3, [r7, #20]
}
 800a1e4:	4618      	mov	r0, r3
 800a1e6:	3718      	adds	r7, #24
 800a1e8:	46bd      	mov	sp, r7
 800a1ea:	bd80      	pop	{r7, pc}
 800a1ec:	20006034 	.word	0x20006034
 800a1f0:	20006014 	.word	0x20006014
 800a1f4:	20005b3c 	.word	0x20005b3c
 800a1f8:	20005fcc 	.word	0x20005fcc
 800a1fc:	20005b38 	.word	0x20005b38
 800a200:	20006020 	.word	0x20006020

0800a204 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a204:	b580      	push	{r7, lr}
 800a206:	b084      	sub	sp, #16
 800a208:	af00      	add	r7, sp, #0
 800a20a:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d10b      	bne.n	800a22a <vTaskSetTimeOutState+0x26>
	__asm volatile
 800a212:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a216:	f383 8811 	msr	BASEPRI, r3
 800a21a:	f3bf 8f6f 	isb	sy
 800a21e:	f3bf 8f4f 	dsb	sy
 800a222:	60fb      	str	r3, [r7, #12]
}
 800a224:	bf00      	nop
 800a226:	bf00      	nop
 800a228:	e7fd      	b.n	800a226 <vTaskSetTimeOutState+0x22>
	taskENTER_CRITICAL();
 800a22a:	f000 fedd 	bl	800afe8 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a22e:	4b07      	ldr	r3, [pc, #28]	@ (800a24c <vTaskSetTimeOutState+0x48>)
 800a230:	681a      	ldr	r2, [r3, #0]
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 800a236:	4b06      	ldr	r3, [pc, #24]	@ (800a250 <vTaskSetTimeOutState+0x4c>)
 800a238:	681a      	ldr	r2, [r3, #0]
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 800a23e:	f000 ff05 	bl	800b04c <vPortExitCritical>
}
 800a242:	bf00      	nop
 800a244:	3710      	adds	r7, #16
 800a246:	46bd      	mov	sp, r7
 800a248:	bd80      	pop	{r7, pc}
 800a24a:	bf00      	nop
 800a24c:	20006024 	.word	0x20006024
 800a250:	20006010 	.word	0x20006010

0800a254 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a254:	b480      	push	{r7}
 800a256:	b083      	sub	sp, #12
 800a258:	af00      	add	r7, sp, #0
 800a25a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a25c:	4b06      	ldr	r3, [pc, #24]	@ (800a278 <vTaskInternalSetTimeOutState+0x24>)
 800a25e:	681a      	ldr	r2, [r3, #0]
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a264:	4b05      	ldr	r3, [pc, #20]	@ (800a27c <vTaskInternalSetTimeOutState+0x28>)
 800a266:	681a      	ldr	r2, [r3, #0]
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	605a      	str	r2, [r3, #4]
}
 800a26c:	bf00      	nop
 800a26e:	370c      	adds	r7, #12
 800a270:	46bd      	mov	sp, r7
 800a272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a276:	4770      	bx	lr
 800a278:	20006024 	.word	0x20006024
 800a27c:	20006010 	.word	0x20006010

0800a280 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a280:	b580      	push	{r7, lr}
 800a282:	b088      	sub	sp, #32
 800a284:	af00      	add	r7, sp, #0
 800a286:	6078      	str	r0, [r7, #4]
 800a288:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d10b      	bne.n	800a2a8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800a290:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a294:	f383 8811 	msr	BASEPRI, r3
 800a298:	f3bf 8f6f 	isb	sy
 800a29c:	f3bf 8f4f 	dsb	sy
 800a2a0:	613b      	str	r3, [r7, #16]
}
 800a2a2:	bf00      	nop
 800a2a4:	bf00      	nop
 800a2a6:	e7fd      	b.n	800a2a4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a2a8:	683b      	ldr	r3, [r7, #0]
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d10b      	bne.n	800a2c6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800a2ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2b2:	f383 8811 	msr	BASEPRI, r3
 800a2b6:	f3bf 8f6f 	isb	sy
 800a2ba:	f3bf 8f4f 	dsb	sy
 800a2be:	60fb      	str	r3, [r7, #12]
}
 800a2c0:	bf00      	nop
 800a2c2:	bf00      	nop
 800a2c4:	e7fd      	b.n	800a2c2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800a2c6:	f000 fe8f 	bl	800afe8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a2ca:	4b1d      	ldr	r3, [pc, #116]	@ (800a340 <xTaskCheckForTimeOut+0xc0>)
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	685b      	ldr	r3, [r3, #4]
 800a2d4:	69ba      	ldr	r2, [r7, #24]
 800a2d6:	1ad3      	subs	r3, r2, r3
 800a2d8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a2da:	683b      	ldr	r3, [r7, #0]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a2e2:	d102      	bne.n	800a2ea <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a2e4:	2300      	movs	r3, #0
 800a2e6:	61fb      	str	r3, [r7, #28]
 800a2e8:	e023      	b.n	800a332 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	681a      	ldr	r2, [r3, #0]
 800a2ee:	4b15      	ldr	r3, [pc, #84]	@ (800a344 <xTaskCheckForTimeOut+0xc4>)
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	429a      	cmp	r2, r3
 800a2f4:	d007      	beq.n	800a306 <xTaskCheckForTimeOut+0x86>
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	685b      	ldr	r3, [r3, #4]
 800a2fa:	69ba      	ldr	r2, [r7, #24]
 800a2fc:	429a      	cmp	r2, r3
 800a2fe:	d302      	bcc.n	800a306 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a300:	2301      	movs	r3, #1
 800a302:	61fb      	str	r3, [r7, #28]
 800a304:	e015      	b.n	800a332 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a306:	683b      	ldr	r3, [r7, #0]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	697a      	ldr	r2, [r7, #20]
 800a30c:	429a      	cmp	r2, r3
 800a30e:	d20b      	bcs.n	800a328 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a310:	683b      	ldr	r3, [r7, #0]
 800a312:	681a      	ldr	r2, [r3, #0]
 800a314:	697b      	ldr	r3, [r7, #20]
 800a316:	1ad2      	subs	r2, r2, r3
 800a318:	683b      	ldr	r3, [r7, #0]
 800a31a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a31c:	6878      	ldr	r0, [r7, #4]
 800a31e:	f7ff ff99 	bl	800a254 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a322:	2300      	movs	r3, #0
 800a324:	61fb      	str	r3, [r7, #28]
 800a326:	e004      	b.n	800a332 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800a328:	683b      	ldr	r3, [r7, #0]
 800a32a:	2200      	movs	r2, #0
 800a32c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a32e:	2301      	movs	r3, #1
 800a330:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a332:	f000 fe8b 	bl	800b04c <vPortExitCritical>

	return xReturn;
 800a336:	69fb      	ldr	r3, [r7, #28]
}
 800a338:	4618      	mov	r0, r3
 800a33a:	3720      	adds	r7, #32
 800a33c:	46bd      	mov	sp, r7
 800a33e:	bd80      	pop	{r7, pc}
 800a340:	20006010 	.word	0x20006010
 800a344:	20006024 	.word	0x20006024

0800a348 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a348:	b480      	push	{r7}
 800a34a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a34c:	4b03      	ldr	r3, [pc, #12]	@ (800a35c <vTaskMissedYield+0x14>)
 800a34e:	2201      	movs	r2, #1
 800a350:	601a      	str	r2, [r3, #0]
}
 800a352:	bf00      	nop
 800a354:	46bd      	mov	sp, r7
 800a356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a35a:	4770      	bx	lr
 800a35c:	20006020 	.word	0x20006020

0800a360 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a360:	b580      	push	{r7, lr}
 800a362:	b082      	sub	sp, #8
 800a364:	af00      	add	r7, sp, #0
 800a366:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a368:	f000 f852 	bl	800a410 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a36c:	4b06      	ldr	r3, [pc, #24]	@ (800a388 <prvIdleTask+0x28>)
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	2b01      	cmp	r3, #1
 800a372:	d9f9      	bls.n	800a368 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a374:	4b05      	ldr	r3, [pc, #20]	@ (800a38c <prvIdleTask+0x2c>)
 800a376:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a37a:	601a      	str	r2, [r3, #0]
 800a37c:	f3bf 8f4f 	dsb	sy
 800a380:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a384:	e7f0      	b.n	800a368 <prvIdleTask+0x8>
 800a386:	bf00      	nop
 800a388:	20005b3c 	.word	0x20005b3c
 800a38c:	e000ed04 	.word	0xe000ed04

0800a390 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a390:	b580      	push	{r7, lr}
 800a392:	b082      	sub	sp, #8
 800a394:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a396:	2300      	movs	r3, #0
 800a398:	607b      	str	r3, [r7, #4]
 800a39a:	e00c      	b.n	800a3b6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a39c:	687a      	ldr	r2, [r7, #4]
 800a39e:	4613      	mov	r3, r2
 800a3a0:	009b      	lsls	r3, r3, #2
 800a3a2:	4413      	add	r3, r2
 800a3a4:	009b      	lsls	r3, r3, #2
 800a3a6:	4a12      	ldr	r2, [pc, #72]	@ (800a3f0 <prvInitialiseTaskLists+0x60>)
 800a3a8:	4413      	add	r3, r2
 800a3aa:	4618      	mov	r0, r3
 800a3ac:	f7fe fcae 	bl	8008d0c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	3301      	adds	r3, #1
 800a3b4:	607b      	str	r3, [r7, #4]
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	2b37      	cmp	r3, #55	@ 0x37
 800a3ba:	d9ef      	bls.n	800a39c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a3bc:	480d      	ldr	r0, [pc, #52]	@ (800a3f4 <prvInitialiseTaskLists+0x64>)
 800a3be:	f7fe fca5 	bl	8008d0c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a3c2:	480d      	ldr	r0, [pc, #52]	@ (800a3f8 <prvInitialiseTaskLists+0x68>)
 800a3c4:	f7fe fca2 	bl	8008d0c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a3c8:	480c      	ldr	r0, [pc, #48]	@ (800a3fc <prvInitialiseTaskLists+0x6c>)
 800a3ca:	f7fe fc9f 	bl	8008d0c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a3ce:	480c      	ldr	r0, [pc, #48]	@ (800a400 <prvInitialiseTaskLists+0x70>)
 800a3d0:	f7fe fc9c 	bl	8008d0c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a3d4:	480b      	ldr	r0, [pc, #44]	@ (800a404 <prvInitialiseTaskLists+0x74>)
 800a3d6:	f7fe fc99 	bl	8008d0c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a3da:	4b0b      	ldr	r3, [pc, #44]	@ (800a408 <prvInitialiseTaskLists+0x78>)
 800a3dc:	4a05      	ldr	r2, [pc, #20]	@ (800a3f4 <prvInitialiseTaskLists+0x64>)
 800a3de:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a3e0:	4b0a      	ldr	r3, [pc, #40]	@ (800a40c <prvInitialiseTaskLists+0x7c>)
 800a3e2:	4a05      	ldr	r2, [pc, #20]	@ (800a3f8 <prvInitialiseTaskLists+0x68>)
 800a3e4:	601a      	str	r2, [r3, #0]
}
 800a3e6:	bf00      	nop
 800a3e8:	3708      	adds	r7, #8
 800a3ea:	46bd      	mov	sp, r7
 800a3ec:	bd80      	pop	{r7, pc}
 800a3ee:	bf00      	nop
 800a3f0:	20005b3c 	.word	0x20005b3c
 800a3f4:	20005f9c 	.word	0x20005f9c
 800a3f8:	20005fb0 	.word	0x20005fb0
 800a3fc:	20005fcc 	.word	0x20005fcc
 800a400:	20005fe0 	.word	0x20005fe0
 800a404:	20005ff8 	.word	0x20005ff8
 800a408:	20005fc4 	.word	0x20005fc4
 800a40c:	20005fc8 	.word	0x20005fc8

0800a410 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a410:	b580      	push	{r7, lr}
 800a412:	b082      	sub	sp, #8
 800a414:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a416:	e019      	b.n	800a44c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a418:	f000 fde6 	bl	800afe8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a41c:	4b10      	ldr	r3, [pc, #64]	@ (800a460 <prvCheckTasksWaitingTermination+0x50>)
 800a41e:	68db      	ldr	r3, [r3, #12]
 800a420:	68db      	ldr	r3, [r3, #12]
 800a422:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	3304      	adds	r3, #4
 800a428:	4618      	mov	r0, r3
 800a42a:	f7fe fcf9 	bl	8008e20 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a42e:	4b0d      	ldr	r3, [pc, #52]	@ (800a464 <prvCheckTasksWaitingTermination+0x54>)
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	3b01      	subs	r3, #1
 800a434:	4a0b      	ldr	r2, [pc, #44]	@ (800a464 <prvCheckTasksWaitingTermination+0x54>)
 800a436:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a438:	4b0b      	ldr	r3, [pc, #44]	@ (800a468 <prvCheckTasksWaitingTermination+0x58>)
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	3b01      	subs	r3, #1
 800a43e:	4a0a      	ldr	r2, [pc, #40]	@ (800a468 <prvCheckTasksWaitingTermination+0x58>)
 800a440:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a442:	f000 fe03 	bl	800b04c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a446:	6878      	ldr	r0, [r7, #4]
 800a448:	f000 f810 	bl	800a46c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a44c:	4b06      	ldr	r3, [pc, #24]	@ (800a468 <prvCheckTasksWaitingTermination+0x58>)
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	2b00      	cmp	r3, #0
 800a452:	d1e1      	bne.n	800a418 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a454:	bf00      	nop
 800a456:	bf00      	nop
 800a458:	3708      	adds	r7, #8
 800a45a:	46bd      	mov	sp, r7
 800a45c:	bd80      	pop	{r7, pc}
 800a45e:	bf00      	nop
 800a460:	20005fe0 	.word	0x20005fe0
 800a464:	2000600c 	.word	0x2000600c
 800a468:	20005ff4 	.word	0x20005ff4

0800a46c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a46c:	b580      	push	{r7, lr}
 800a46e:	b084      	sub	sp, #16
 800a470:	af00      	add	r7, sp, #0
 800a472:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d108      	bne.n	800a490 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a482:	4618      	mov	r0, r3
 800a484:	f000 ffa0 	bl	800b3c8 <vPortFree>
				vPortFree( pxTCB );
 800a488:	6878      	ldr	r0, [r7, #4]
 800a48a:	f000 ff9d 	bl	800b3c8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a48e:	e019      	b.n	800a4c4 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800a496:	2b01      	cmp	r3, #1
 800a498:	d103      	bne.n	800a4a2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800a49a:	6878      	ldr	r0, [r7, #4]
 800a49c:	f000 ff94 	bl	800b3c8 <vPortFree>
	}
 800a4a0:	e010      	b.n	800a4c4 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800a4a8:	2b02      	cmp	r3, #2
 800a4aa:	d00b      	beq.n	800a4c4 <prvDeleteTCB+0x58>
	__asm volatile
 800a4ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4b0:	f383 8811 	msr	BASEPRI, r3
 800a4b4:	f3bf 8f6f 	isb	sy
 800a4b8:	f3bf 8f4f 	dsb	sy
 800a4bc:	60fb      	str	r3, [r7, #12]
}
 800a4be:	bf00      	nop
 800a4c0:	bf00      	nop
 800a4c2:	e7fd      	b.n	800a4c0 <prvDeleteTCB+0x54>
	}
 800a4c4:	bf00      	nop
 800a4c6:	3710      	adds	r7, #16
 800a4c8:	46bd      	mov	sp, r7
 800a4ca:	bd80      	pop	{r7, pc}

0800a4cc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a4cc:	b480      	push	{r7}
 800a4ce:	b083      	sub	sp, #12
 800a4d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a4d2:	4b0c      	ldr	r3, [pc, #48]	@ (800a504 <prvResetNextTaskUnblockTime+0x38>)
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d104      	bne.n	800a4e6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a4dc:	4b0a      	ldr	r3, [pc, #40]	@ (800a508 <prvResetNextTaskUnblockTime+0x3c>)
 800a4de:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a4e2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a4e4:	e008      	b.n	800a4f8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a4e6:	4b07      	ldr	r3, [pc, #28]	@ (800a504 <prvResetNextTaskUnblockTime+0x38>)
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	68db      	ldr	r3, [r3, #12]
 800a4ec:	68db      	ldr	r3, [r3, #12]
 800a4ee:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	685b      	ldr	r3, [r3, #4]
 800a4f4:	4a04      	ldr	r2, [pc, #16]	@ (800a508 <prvResetNextTaskUnblockTime+0x3c>)
 800a4f6:	6013      	str	r3, [r2, #0]
}
 800a4f8:	bf00      	nop
 800a4fa:	370c      	adds	r7, #12
 800a4fc:	46bd      	mov	sp, r7
 800a4fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a502:	4770      	bx	lr
 800a504:	20005fc4 	.word	0x20005fc4
 800a508:	2000602c 	.word	0x2000602c

0800a50c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a50c:	b480      	push	{r7}
 800a50e:	b083      	sub	sp, #12
 800a510:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a512:	4b0b      	ldr	r3, [pc, #44]	@ (800a540 <xTaskGetSchedulerState+0x34>)
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	2b00      	cmp	r3, #0
 800a518:	d102      	bne.n	800a520 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a51a:	2301      	movs	r3, #1
 800a51c:	607b      	str	r3, [r7, #4]
 800a51e:	e008      	b.n	800a532 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a520:	4b08      	ldr	r3, [pc, #32]	@ (800a544 <xTaskGetSchedulerState+0x38>)
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	2b00      	cmp	r3, #0
 800a526:	d102      	bne.n	800a52e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a528:	2302      	movs	r3, #2
 800a52a:	607b      	str	r3, [r7, #4]
 800a52c:	e001      	b.n	800a532 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a52e:	2300      	movs	r3, #0
 800a530:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a532:	687b      	ldr	r3, [r7, #4]
	}
 800a534:	4618      	mov	r0, r3
 800a536:	370c      	adds	r7, #12
 800a538:	46bd      	mov	sp, r7
 800a53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a53e:	4770      	bx	lr
 800a540:	20006018 	.word	0x20006018
 800a544:	20006034 	.word	0x20006034

0800a548 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a548:	b580      	push	{r7, lr}
 800a54a:	b086      	sub	sp, #24
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a554:	2300      	movs	r3, #0
 800a556:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d058      	beq.n	800a610 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a55e:	4b2f      	ldr	r3, [pc, #188]	@ (800a61c <xTaskPriorityDisinherit+0xd4>)
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	693a      	ldr	r2, [r7, #16]
 800a564:	429a      	cmp	r2, r3
 800a566:	d00b      	beq.n	800a580 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a568:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a56c:	f383 8811 	msr	BASEPRI, r3
 800a570:	f3bf 8f6f 	isb	sy
 800a574:	f3bf 8f4f 	dsb	sy
 800a578:	60fb      	str	r3, [r7, #12]
}
 800a57a:	bf00      	nop
 800a57c:	bf00      	nop
 800a57e:	e7fd      	b.n	800a57c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a580:	693b      	ldr	r3, [r7, #16]
 800a582:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a584:	2b00      	cmp	r3, #0
 800a586:	d10b      	bne.n	800a5a0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a588:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a58c:	f383 8811 	msr	BASEPRI, r3
 800a590:	f3bf 8f6f 	isb	sy
 800a594:	f3bf 8f4f 	dsb	sy
 800a598:	60bb      	str	r3, [r7, #8]
}
 800a59a:	bf00      	nop
 800a59c:	bf00      	nop
 800a59e:	e7fd      	b.n	800a59c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a5a0:	693b      	ldr	r3, [r7, #16]
 800a5a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a5a4:	1e5a      	subs	r2, r3, #1
 800a5a6:	693b      	ldr	r3, [r7, #16]
 800a5a8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a5aa:	693b      	ldr	r3, [r7, #16]
 800a5ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5ae:	693b      	ldr	r3, [r7, #16]
 800a5b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a5b2:	429a      	cmp	r2, r3
 800a5b4:	d02c      	beq.n	800a610 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a5b6:	693b      	ldr	r3, [r7, #16]
 800a5b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d128      	bne.n	800a610 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a5be:	693b      	ldr	r3, [r7, #16]
 800a5c0:	3304      	adds	r3, #4
 800a5c2:	4618      	mov	r0, r3
 800a5c4:	f7fe fc2c 	bl	8008e20 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a5c8:	693b      	ldr	r3, [r7, #16]
 800a5ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a5cc:	693b      	ldr	r3, [r7, #16]
 800a5ce:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a5d0:	693b      	ldr	r3, [r7, #16]
 800a5d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5d4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a5d8:	693b      	ldr	r3, [r7, #16]
 800a5da:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a5dc:	693b      	ldr	r3, [r7, #16]
 800a5de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5e0:	4b0f      	ldr	r3, [pc, #60]	@ (800a620 <xTaskPriorityDisinherit+0xd8>)
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	429a      	cmp	r2, r3
 800a5e6:	d903      	bls.n	800a5f0 <xTaskPriorityDisinherit+0xa8>
 800a5e8:	693b      	ldr	r3, [r7, #16]
 800a5ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5ec:	4a0c      	ldr	r2, [pc, #48]	@ (800a620 <xTaskPriorityDisinherit+0xd8>)
 800a5ee:	6013      	str	r3, [r2, #0]
 800a5f0:	693b      	ldr	r3, [r7, #16]
 800a5f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5f4:	4613      	mov	r3, r2
 800a5f6:	009b      	lsls	r3, r3, #2
 800a5f8:	4413      	add	r3, r2
 800a5fa:	009b      	lsls	r3, r3, #2
 800a5fc:	4a09      	ldr	r2, [pc, #36]	@ (800a624 <xTaskPriorityDisinherit+0xdc>)
 800a5fe:	441a      	add	r2, r3
 800a600:	693b      	ldr	r3, [r7, #16]
 800a602:	3304      	adds	r3, #4
 800a604:	4619      	mov	r1, r3
 800a606:	4610      	mov	r0, r2
 800a608:	f7fe fbad 	bl	8008d66 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a60c:	2301      	movs	r3, #1
 800a60e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a610:	697b      	ldr	r3, [r7, #20]
	}
 800a612:	4618      	mov	r0, r3
 800a614:	3718      	adds	r7, #24
 800a616:	46bd      	mov	sp, r7
 800a618:	bd80      	pop	{r7, pc}
 800a61a:	bf00      	nop
 800a61c:	20005b38 	.word	0x20005b38
 800a620:	20006014 	.word	0x20006014
 800a624:	20005b3c 	.word	0x20005b3c

0800a628 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a628:	b580      	push	{r7, lr}
 800a62a:	b084      	sub	sp, #16
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
 800a630:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a632:	4b21      	ldr	r3, [pc, #132]	@ (800a6b8 <prvAddCurrentTaskToDelayedList+0x90>)
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a638:	4b20      	ldr	r3, [pc, #128]	@ (800a6bc <prvAddCurrentTaskToDelayedList+0x94>)
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	3304      	adds	r3, #4
 800a63e:	4618      	mov	r0, r3
 800a640:	f7fe fbee 	bl	8008e20 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a64a:	d10a      	bne.n	800a662 <prvAddCurrentTaskToDelayedList+0x3a>
 800a64c:	683b      	ldr	r3, [r7, #0]
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d007      	beq.n	800a662 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a652:	4b1a      	ldr	r3, [pc, #104]	@ (800a6bc <prvAddCurrentTaskToDelayedList+0x94>)
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	3304      	adds	r3, #4
 800a658:	4619      	mov	r1, r3
 800a65a:	4819      	ldr	r0, [pc, #100]	@ (800a6c0 <prvAddCurrentTaskToDelayedList+0x98>)
 800a65c:	f7fe fb83 	bl	8008d66 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a660:	e026      	b.n	800a6b0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a662:	68fa      	ldr	r2, [r7, #12]
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	4413      	add	r3, r2
 800a668:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a66a:	4b14      	ldr	r3, [pc, #80]	@ (800a6bc <prvAddCurrentTaskToDelayedList+0x94>)
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	68ba      	ldr	r2, [r7, #8]
 800a670:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a672:	68ba      	ldr	r2, [r7, #8]
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	429a      	cmp	r2, r3
 800a678:	d209      	bcs.n	800a68e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a67a:	4b12      	ldr	r3, [pc, #72]	@ (800a6c4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a67c:	681a      	ldr	r2, [r3, #0]
 800a67e:	4b0f      	ldr	r3, [pc, #60]	@ (800a6bc <prvAddCurrentTaskToDelayedList+0x94>)
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	3304      	adds	r3, #4
 800a684:	4619      	mov	r1, r3
 800a686:	4610      	mov	r0, r2
 800a688:	f7fe fb91 	bl	8008dae <vListInsert>
}
 800a68c:	e010      	b.n	800a6b0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a68e:	4b0e      	ldr	r3, [pc, #56]	@ (800a6c8 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a690:	681a      	ldr	r2, [r3, #0]
 800a692:	4b0a      	ldr	r3, [pc, #40]	@ (800a6bc <prvAddCurrentTaskToDelayedList+0x94>)
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	3304      	adds	r3, #4
 800a698:	4619      	mov	r1, r3
 800a69a:	4610      	mov	r0, r2
 800a69c:	f7fe fb87 	bl	8008dae <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a6a0:	4b0a      	ldr	r3, [pc, #40]	@ (800a6cc <prvAddCurrentTaskToDelayedList+0xa4>)
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	68ba      	ldr	r2, [r7, #8]
 800a6a6:	429a      	cmp	r2, r3
 800a6a8:	d202      	bcs.n	800a6b0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a6aa:	4a08      	ldr	r2, [pc, #32]	@ (800a6cc <prvAddCurrentTaskToDelayedList+0xa4>)
 800a6ac:	68bb      	ldr	r3, [r7, #8]
 800a6ae:	6013      	str	r3, [r2, #0]
}
 800a6b0:	bf00      	nop
 800a6b2:	3710      	adds	r7, #16
 800a6b4:	46bd      	mov	sp, r7
 800a6b6:	bd80      	pop	{r7, pc}
 800a6b8:	20006010 	.word	0x20006010
 800a6bc:	20005b38 	.word	0x20005b38
 800a6c0:	20005ff8 	.word	0x20005ff8
 800a6c4:	20005fc8 	.word	0x20005fc8
 800a6c8:	20005fc4 	.word	0x20005fc4
 800a6cc:	2000602c 	.word	0x2000602c

0800a6d0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a6d0:	b580      	push	{r7, lr}
 800a6d2:	b08a      	sub	sp, #40	@ 0x28
 800a6d4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a6d6:	2300      	movs	r3, #0
 800a6d8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a6da:	f000 fb13 	bl	800ad04 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a6de:	4b1d      	ldr	r3, [pc, #116]	@ (800a754 <xTimerCreateTimerTask+0x84>)
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d021      	beq.n	800a72a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a6e6:	2300      	movs	r3, #0
 800a6e8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a6ea:	2300      	movs	r3, #0
 800a6ec:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a6ee:	1d3a      	adds	r2, r7, #4
 800a6f0:	f107 0108 	add.w	r1, r7, #8
 800a6f4:	f107 030c 	add.w	r3, r7, #12
 800a6f8:	4618      	mov	r0, r3
 800a6fa:	f7fe faed 	bl	8008cd8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a6fe:	6879      	ldr	r1, [r7, #4]
 800a700:	68bb      	ldr	r3, [r7, #8]
 800a702:	68fa      	ldr	r2, [r7, #12]
 800a704:	9202      	str	r2, [sp, #8]
 800a706:	9301      	str	r3, [sp, #4]
 800a708:	2302      	movs	r3, #2
 800a70a:	9300      	str	r3, [sp, #0]
 800a70c:	2300      	movs	r3, #0
 800a70e:	460a      	mov	r2, r1
 800a710:	4911      	ldr	r1, [pc, #68]	@ (800a758 <xTimerCreateTimerTask+0x88>)
 800a712:	4812      	ldr	r0, [pc, #72]	@ (800a75c <xTimerCreateTimerTask+0x8c>)
 800a714:	f7ff f8a8 	bl	8009868 <xTaskCreateStatic>
 800a718:	4603      	mov	r3, r0
 800a71a:	4a11      	ldr	r2, [pc, #68]	@ (800a760 <xTimerCreateTimerTask+0x90>)
 800a71c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a71e:	4b10      	ldr	r3, [pc, #64]	@ (800a760 <xTimerCreateTimerTask+0x90>)
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	2b00      	cmp	r3, #0
 800a724:	d001      	beq.n	800a72a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a726:	2301      	movs	r3, #1
 800a728:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a72a:	697b      	ldr	r3, [r7, #20]
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d10b      	bne.n	800a748 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800a730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a734:	f383 8811 	msr	BASEPRI, r3
 800a738:	f3bf 8f6f 	isb	sy
 800a73c:	f3bf 8f4f 	dsb	sy
 800a740:	613b      	str	r3, [r7, #16]
}
 800a742:	bf00      	nop
 800a744:	bf00      	nop
 800a746:	e7fd      	b.n	800a744 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a748:	697b      	ldr	r3, [r7, #20]
}
 800a74a:	4618      	mov	r0, r3
 800a74c:	3718      	adds	r7, #24
 800a74e:	46bd      	mov	sp, r7
 800a750:	bd80      	pop	{r7, pc}
 800a752:	bf00      	nop
 800a754:	20006068 	.word	0x20006068
 800a758:	0801ba98 	.word	0x0801ba98
 800a75c:	0800a89d 	.word	0x0800a89d
 800a760:	2000606c 	.word	0x2000606c

0800a764 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a764:	b580      	push	{r7, lr}
 800a766:	b08a      	sub	sp, #40	@ 0x28
 800a768:	af00      	add	r7, sp, #0
 800a76a:	60f8      	str	r0, [r7, #12]
 800a76c:	60b9      	str	r1, [r7, #8]
 800a76e:	607a      	str	r2, [r7, #4]
 800a770:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a772:	2300      	movs	r3, #0
 800a774:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d10b      	bne.n	800a794 <xTimerGenericCommand+0x30>
	__asm volatile
 800a77c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a780:	f383 8811 	msr	BASEPRI, r3
 800a784:	f3bf 8f6f 	isb	sy
 800a788:	f3bf 8f4f 	dsb	sy
 800a78c:	623b      	str	r3, [r7, #32]
}
 800a78e:	bf00      	nop
 800a790:	bf00      	nop
 800a792:	e7fd      	b.n	800a790 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a794:	4b19      	ldr	r3, [pc, #100]	@ (800a7fc <xTimerGenericCommand+0x98>)
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d02a      	beq.n	800a7f2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a79c:	68bb      	ldr	r3, [r7, #8]
 800a79e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a7a8:	68bb      	ldr	r3, [r7, #8]
 800a7aa:	2b05      	cmp	r3, #5
 800a7ac:	dc18      	bgt.n	800a7e0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a7ae:	f7ff fead 	bl	800a50c <xTaskGetSchedulerState>
 800a7b2:	4603      	mov	r3, r0
 800a7b4:	2b02      	cmp	r3, #2
 800a7b6:	d109      	bne.n	800a7cc <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a7b8:	4b10      	ldr	r3, [pc, #64]	@ (800a7fc <xTimerGenericCommand+0x98>)
 800a7ba:	6818      	ldr	r0, [r3, #0]
 800a7bc:	f107 0110 	add.w	r1, r7, #16
 800a7c0:	2300      	movs	r3, #0
 800a7c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a7c4:	f7fe fc60 	bl	8009088 <xQueueGenericSend>
 800a7c8:	6278      	str	r0, [r7, #36]	@ 0x24
 800a7ca:	e012      	b.n	800a7f2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a7cc:	4b0b      	ldr	r3, [pc, #44]	@ (800a7fc <xTimerGenericCommand+0x98>)
 800a7ce:	6818      	ldr	r0, [r3, #0]
 800a7d0:	f107 0110 	add.w	r1, r7, #16
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	2200      	movs	r2, #0
 800a7d8:	f7fe fc56 	bl	8009088 <xQueueGenericSend>
 800a7dc:	6278      	str	r0, [r7, #36]	@ 0x24
 800a7de:	e008      	b.n	800a7f2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a7e0:	4b06      	ldr	r3, [pc, #24]	@ (800a7fc <xTimerGenericCommand+0x98>)
 800a7e2:	6818      	ldr	r0, [r3, #0]
 800a7e4:	f107 0110 	add.w	r1, r7, #16
 800a7e8:	2300      	movs	r3, #0
 800a7ea:	683a      	ldr	r2, [r7, #0]
 800a7ec:	f7fe fd4e 	bl	800928c <xQueueGenericSendFromISR>
 800a7f0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a7f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a7f4:	4618      	mov	r0, r3
 800a7f6:	3728      	adds	r7, #40	@ 0x28
 800a7f8:	46bd      	mov	sp, r7
 800a7fa:	bd80      	pop	{r7, pc}
 800a7fc:	20006068 	.word	0x20006068

0800a800 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a800:	b580      	push	{r7, lr}
 800a802:	b088      	sub	sp, #32
 800a804:	af02      	add	r7, sp, #8
 800a806:	6078      	str	r0, [r7, #4]
 800a808:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a80a:	4b23      	ldr	r3, [pc, #140]	@ (800a898 <prvProcessExpiredTimer+0x98>)
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	68db      	ldr	r3, [r3, #12]
 800a810:	68db      	ldr	r3, [r3, #12]
 800a812:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a814:	697b      	ldr	r3, [r7, #20]
 800a816:	3304      	adds	r3, #4
 800a818:	4618      	mov	r0, r3
 800a81a:	f7fe fb01 	bl	8008e20 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a81e:	697b      	ldr	r3, [r7, #20]
 800a820:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a824:	f003 0304 	and.w	r3, r3, #4
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d023      	beq.n	800a874 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a82c:	697b      	ldr	r3, [r7, #20]
 800a82e:	699a      	ldr	r2, [r3, #24]
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	18d1      	adds	r1, r2, r3
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	683a      	ldr	r2, [r7, #0]
 800a838:	6978      	ldr	r0, [r7, #20]
 800a83a:	f000 f8d5 	bl	800a9e8 <prvInsertTimerInActiveList>
 800a83e:	4603      	mov	r3, r0
 800a840:	2b00      	cmp	r3, #0
 800a842:	d020      	beq.n	800a886 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a844:	2300      	movs	r3, #0
 800a846:	9300      	str	r3, [sp, #0]
 800a848:	2300      	movs	r3, #0
 800a84a:	687a      	ldr	r2, [r7, #4]
 800a84c:	2100      	movs	r1, #0
 800a84e:	6978      	ldr	r0, [r7, #20]
 800a850:	f7ff ff88 	bl	800a764 <xTimerGenericCommand>
 800a854:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a856:	693b      	ldr	r3, [r7, #16]
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d114      	bne.n	800a886 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800a85c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a860:	f383 8811 	msr	BASEPRI, r3
 800a864:	f3bf 8f6f 	isb	sy
 800a868:	f3bf 8f4f 	dsb	sy
 800a86c:	60fb      	str	r3, [r7, #12]
}
 800a86e:	bf00      	nop
 800a870:	bf00      	nop
 800a872:	e7fd      	b.n	800a870 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a874:	697b      	ldr	r3, [r7, #20]
 800a876:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a87a:	f023 0301 	bic.w	r3, r3, #1
 800a87e:	b2da      	uxtb	r2, r3
 800a880:	697b      	ldr	r3, [r7, #20]
 800a882:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a886:	697b      	ldr	r3, [r7, #20]
 800a888:	6a1b      	ldr	r3, [r3, #32]
 800a88a:	6978      	ldr	r0, [r7, #20]
 800a88c:	4798      	blx	r3
}
 800a88e:	bf00      	nop
 800a890:	3718      	adds	r7, #24
 800a892:	46bd      	mov	sp, r7
 800a894:	bd80      	pop	{r7, pc}
 800a896:	bf00      	nop
 800a898:	20006060 	.word	0x20006060

0800a89c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a89c:	b580      	push	{r7, lr}
 800a89e:	b084      	sub	sp, #16
 800a8a0:	af00      	add	r7, sp, #0
 800a8a2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a8a4:	f107 0308 	add.w	r3, r7, #8
 800a8a8:	4618      	mov	r0, r3
 800a8aa:	f000 f859 	bl	800a960 <prvGetNextExpireTime>
 800a8ae:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a8b0:	68bb      	ldr	r3, [r7, #8]
 800a8b2:	4619      	mov	r1, r3
 800a8b4:	68f8      	ldr	r0, [r7, #12]
 800a8b6:	f000 f805 	bl	800a8c4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a8ba:	f000 f8d7 	bl	800aa6c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a8be:	bf00      	nop
 800a8c0:	e7f0      	b.n	800a8a4 <prvTimerTask+0x8>
	...

0800a8c4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a8c4:	b580      	push	{r7, lr}
 800a8c6:	b084      	sub	sp, #16
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	6078      	str	r0, [r7, #4]
 800a8cc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a8ce:	f7ff fa0f 	bl	8009cf0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a8d2:	f107 0308 	add.w	r3, r7, #8
 800a8d6:	4618      	mov	r0, r3
 800a8d8:	f000 f866 	bl	800a9a8 <prvSampleTimeNow>
 800a8dc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a8de:	68bb      	ldr	r3, [r7, #8]
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d130      	bne.n	800a946 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a8e4:	683b      	ldr	r3, [r7, #0]
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d10a      	bne.n	800a900 <prvProcessTimerOrBlockTask+0x3c>
 800a8ea:	687a      	ldr	r2, [r7, #4]
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	429a      	cmp	r2, r3
 800a8f0:	d806      	bhi.n	800a900 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a8f2:	f7ff fa0b 	bl	8009d0c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a8f6:	68f9      	ldr	r1, [r7, #12]
 800a8f8:	6878      	ldr	r0, [r7, #4]
 800a8fa:	f7ff ff81 	bl	800a800 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a8fe:	e024      	b.n	800a94a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a900:	683b      	ldr	r3, [r7, #0]
 800a902:	2b00      	cmp	r3, #0
 800a904:	d008      	beq.n	800a918 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a906:	4b13      	ldr	r3, [pc, #76]	@ (800a954 <prvProcessTimerOrBlockTask+0x90>)
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d101      	bne.n	800a914 <prvProcessTimerOrBlockTask+0x50>
 800a910:	2301      	movs	r3, #1
 800a912:	e000      	b.n	800a916 <prvProcessTimerOrBlockTask+0x52>
 800a914:	2300      	movs	r3, #0
 800a916:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a918:	4b0f      	ldr	r3, [pc, #60]	@ (800a958 <prvProcessTimerOrBlockTask+0x94>)
 800a91a:	6818      	ldr	r0, [r3, #0]
 800a91c:	687a      	ldr	r2, [r7, #4]
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	1ad3      	subs	r3, r2, r3
 800a922:	683a      	ldr	r2, [r7, #0]
 800a924:	4619      	mov	r1, r3
 800a926:	f7fe ff6b 	bl	8009800 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a92a:	f7ff f9ef 	bl	8009d0c <xTaskResumeAll>
 800a92e:	4603      	mov	r3, r0
 800a930:	2b00      	cmp	r3, #0
 800a932:	d10a      	bne.n	800a94a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a934:	4b09      	ldr	r3, [pc, #36]	@ (800a95c <prvProcessTimerOrBlockTask+0x98>)
 800a936:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a93a:	601a      	str	r2, [r3, #0]
 800a93c:	f3bf 8f4f 	dsb	sy
 800a940:	f3bf 8f6f 	isb	sy
}
 800a944:	e001      	b.n	800a94a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a946:	f7ff f9e1 	bl	8009d0c <xTaskResumeAll>
}
 800a94a:	bf00      	nop
 800a94c:	3710      	adds	r7, #16
 800a94e:	46bd      	mov	sp, r7
 800a950:	bd80      	pop	{r7, pc}
 800a952:	bf00      	nop
 800a954:	20006064 	.word	0x20006064
 800a958:	20006068 	.word	0x20006068
 800a95c:	e000ed04 	.word	0xe000ed04

0800a960 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a960:	b480      	push	{r7}
 800a962:	b085      	sub	sp, #20
 800a964:	af00      	add	r7, sp, #0
 800a966:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a968:	4b0e      	ldr	r3, [pc, #56]	@ (800a9a4 <prvGetNextExpireTime+0x44>)
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d101      	bne.n	800a976 <prvGetNextExpireTime+0x16>
 800a972:	2201      	movs	r2, #1
 800a974:	e000      	b.n	800a978 <prvGetNextExpireTime+0x18>
 800a976:	2200      	movs	r2, #0
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	2b00      	cmp	r3, #0
 800a982:	d105      	bne.n	800a990 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a984:	4b07      	ldr	r3, [pc, #28]	@ (800a9a4 <prvGetNextExpireTime+0x44>)
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	68db      	ldr	r3, [r3, #12]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	60fb      	str	r3, [r7, #12]
 800a98e:	e001      	b.n	800a994 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a990:	2300      	movs	r3, #0
 800a992:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a994:	68fb      	ldr	r3, [r7, #12]
}
 800a996:	4618      	mov	r0, r3
 800a998:	3714      	adds	r7, #20
 800a99a:	46bd      	mov	sp, r7
 800a99c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a0:	4770      	bx	lr
 800a9a2:	bf00      	nop
 800a9a4:	20006060 	.word	0x20006060

0800a9a8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a9a8:	b580      	push	{r7, lr}
 800a9aa:	b084      	sub	sp, #16
 800a9ac:	af00      	add	r7, sp, #0
 800a9ae:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a9b0:	f7ff fa4a 	bl	8009e48 <xTaskGetTickCount>
 800a9b4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a9b6:	4b0b      	ldr	r3, [pc, #44]	@ (800a9e4 <prvSampleTimeNow+0x3c>)
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	68fa      	ldr	r2, [r7, #12]
 800a9bc:	429a      	cmp	r2, r3
 800a9be:	d205      	bcs.n	800a9cc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a9c0:	f000 f93a 	bl	800ac38 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	2201      	movs	r2, #1
 800a9c8:	601a      	str	r2, [r3, #0]
 800a9ca:	e002      	b.n	800a9d2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	2200      	movs	r2, #0
 800a9d0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a9d2:	4a04      	ldr	r2, [pc, #16]	@ (800a9e4 <prvSampleTimeNow+0x3c>)
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a9d8:	68fb      	ldr	r3, [r7, #12]
}
 800a9da:	4618      	mov	r0, r3
 800a9dc:	3710      	adds	r7, #16
 800a9de:	46bd      	mov	sp, r7
 800a9e0:	bd80      	pop	{r7, pc}
 800a9e2:	bf00      	nop
 800a9e4:	20006070 	.word	0x20006070

0800a9e8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a9e8:	b580      	push	{r7, lr}
 800a9ea:	b086      	sub	sp, #24
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	60f8      	str	r0, [r7, #12]
 800a9f0:	60b9      	str	r1, [r7, #8]
 800a9f2:	607a      	str	r2, [r7, #4]
 800a9f4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a9f6:	2300      	movs	r3, #0
 800a9f8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	68ba      	ldr	r2, [r7, #8]
 800a9fe:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	68fa      	ldr	r2, [r7, #12]
 800aa04:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800aa06:	68ba      	ldr	r2, [r7, #8]
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	429a      	cmp	r2, r3
 800aa0c:	d812      	bhi.n	800aa34 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aa0e:	687a      	ldr	r2, [r7, #4]
 800aa10:	683b      	ldr	r3, [r7, #0]
 800aa12:	1ad2      	subs	r2, r2, r3
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	699b      	ldr	r3, [r3, #24]
 800aa18:	429a      	cmp	r2, r3
 800aa1a:	d302      	bcc.n	800aa22 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800aa1c:	2301      	movs	r3, #1
 800aa1e:	617b      	str	r3, [r7, #20]
 800aa20:	e01b      	b.n	800aa5a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800aa22:	4b10      	ldr	r3, [pc, #64]	@ (800aa64 <prvInsertTimerInActiveList+0x7c>)
 800aa24:	681a      	ldr	r2, [r3, #0]
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	3304      	adds	r3, #4
 800aa2a:	4619      	mov	r1, r3
 800aa2c:	4610      	mov	r0, r2
 800aa2e:	f7fe f9be 	bl	8008dae <vListInsert>
 800aa32:	e012      	b.n	800aa5a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800aa34:	687a      	ldr	r2, [r7, #4]
 800aa36:	683b      	ldr	r3, [r7, #0]
 800aa38:	429a      	cmp	r2, r3
 800aa3a:	d206      	bcs.n	800aa4a <prvInsertTimerInActiveList+0x62>
 800aa3c:	68ba      	ldr	r2, [r7, #8]
 800aa3e:	683b      	ldr	r3, [r7, #0]
 800aa40:	429a      	cmp	r2, r3
 800aa42:	d302      	bcc.n	800aa4a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800aa44:	2301      	movs	r3, #1
 800aa46:	617b      	str	r3, [r7, #20]
 800aa48:	e007      	b.n	800aa5a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800aa4a:	4b07      	ldr	r3, [pc, #28]	@ (800aa68 <prvInsertTimerInActiveList+0x80>)
 800aa4c:	681a      	ldr	r2, [r3, #0]
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	3304      	adds	r3, #4
 800aa52:	4619      	mov	r1, r3
 800aa54:	4610      	mov	r0, r2
 800aa56:	f7fe f9aa 	bl	8008dae <vListInsert>
		}
	}

	return xProcessTimerNow;
 800aa5a:	697b      	ldr	r3, [r7, #20]
}
 800aa5c:	4618      	mov	r0, r3
 800aa5e:	3718      	adds	r7, #24
 800aa60:	46bd      	mov	sp, r7
 800aa62:	bd80      	pop	{r7, pc}
 800aa64:	20006064 	.word	0x20006064
 800aa68:	20006060 	.word	0x20006060

0800aa6c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800aa6c:	b580      	push	{r7, lr}
 800aa6e:	b08e      	sub	sp, #56	@ 0x38
 800aa70:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800aa72:	e0ce      	b.n	800ac12 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	da19      	bge.n	800aaae <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800aa7a:	1d3b      	adds	r3, r7, #4
 800aa7c:	3304      	adds	r3, #4
 800aa7e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800aa80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d10b      	bne.n	800aa9e <prvProcessReceivedCommands+0x32>
	__asm volatile
 800aa86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa8a:	f383 8811 	msr	BASEPRI, r3
 800aa8e:	f3bf 8f6f 	isb	sy
 800aa92:	f3bf 8f4f 	dsb	sy
 800aa96:	61fb      	str	r3, [r7, #28]
}
 800aa98:	bf00      	nop
 800aa9a:	bf00      	nop
 800aa9c:	e7fd      	b.n	800aa9a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800aa9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aaa4:	6850      	ldr	r0, [r2, #4]
 800aaa6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aaa8:	6892      	ldr	r2, [r2, #8]
 800aaaa:	4611      	mov	r1, r2
 800aaac:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	f2c0 80ae 	blt.w	800ac12 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800aaba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aabc:	695b      	ldr	r3, [r3, #20]
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d004      	beq.n	800aacc <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800aac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aac4:	3304      	adds	r3, #4
 800aac6:	4618      	mov	r0, r3
 800aac8:	f7fe f9aa 	bl	8008e20 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800aacc:	463b      	mov	r3, r7
 800aace:	4618      	mov	r0, r3
 800aad0:	f7ff ff6a 	bl	800a9a8 <prvSampleTimeNow>
 800aad4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	2b09      	cmp	r3, #9
 800aada:	f200 8097 	bhi.w	800ac0c <prvProcessReceivedCommands+0x1a0>
 800aade:	a201      	add	r2, pc, #4	@ (adr r2, 800aae4 <prvProcessReceivedCommands+0x78>)
 800aae0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aae4:	0800ab0d 	.word	0x0800ab0d
 800aae8:	0800ab0d 	.word	0x0800ab0d
 800aaec:	0800ab0d 	.word	0x0800ab0d
 800aaf0:	0800ab83 	.word	0x0800ab83
 800aaf4:	0800ab97 	.word	0x0800ab97
 800aaf8:	0800abe3 	.word	0x0800abe3
 800aafc:	0800ab0d 	.word	0x0800ab0d
 800ab00:	0800ab0d 	.word	0x0800ab0d
 800ab04:	0800ab83 	.word	0x0800ab83
 800ab08:	0800ab97 	.word	0x0800ab97
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ab0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab0e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ab12:	f043 0301 	orr.w	r3, r3, #1
 800ab16:	b2da      	uxtb	r2, r3
 800ab18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab1a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ab1e:	68ba      	ldr	r2, [r7, #8]
 800ab20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab22:	699b      	ldr	r3, [r3, #24]
 800ab24:	18d1      	adds	r1, r2, r3
 800ab26:	68bb      	ldr	r3, [r7, #8]
 800ab28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab2a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ab2c:	f7ff ff5c 	bl	800a9e8 <prvInsertTimerInActiveList>
 800ab30:	4603      	mov	r3, r0
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d06c      	beq.n	800ac10 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ab36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab38:	6a1b      	ldr	r3, [r3, #32]
 800ab3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ab3c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ab3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab40:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ab44:	f003 0304 	and.w	r3, r3, #4
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d061      	beq.n	800ac10 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ab4c:	68ba      	ldr	r2, [r7, #8]
 800ab4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab50:	699b      	ldr	r3, [r3, #24]
 800ab52:	441a      	add	r2, r3
 800ab54:	2300      	movs	r3, #0
 800ab56:	9300      	str	r3, [sp, #0]
 800ab58:	2300      	movs	r3, #0
 800ab5a:	2100      	movs	r1, #0
 800ab5c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ab5e:	f7ff fe01 	bl	800a764 <xTimerGenericCommand>
 800ab62:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ab64:	6a3b      	ldr	r3, [r7, #32]
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d152      	bne.n	800ac10 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800ab6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab6e:	f383 8811 	msr	BASEPRI, r3
 800ab72:	f3bf 8f6f 	isb	sy
 800ab76:	f3bf 8f4f 	dsb	sy
 800ab7a:	61bb      	str	r3, [r7, #24]
}
 800ab7c:	bf00      	nop
 800ab7e:	bf00      	nop
 800ab80:	e7fd      	b.n	800ab7e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ab82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab84:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ab88:	f023 0301 	bic.w	r3, r3, #1
 800ab8c:	b2da      	uxtb	r2, r3
 800ab8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab90:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ab94:	e03d      	b.n	800ac12 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ab96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab98:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ab9c:	f043 0301 	orr.w	r3, r3, #1
 800aba0:	b2da      	uxtb	r2, r3
 800aba2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aba4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800aba8:	68ba      	ldr	r2, [r7, #8]
 800abaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abac:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800abae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abb0:	699b      	ldr	r3, [r3, #24]
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d10b      	bne.n	800abce <prvProcessReceivedCommands+0x162>
	__asm volatile
 800abb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abba:	f383 8811 	msr	BASEPRI, r3
 800abbe:	f3bf 8f6f 	isb	sy
 800abc2:	f3bf 8f4f 	dsb	sy
 800abc6:	617b      	str	r3, [r7, #20]
}
 800abc8:	bf00      	nop
 800abca:	bf00      	nop
 800abcc:	e7fd      	b.n	800abca <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800abce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abd0:	699a      	ldr	r2, [r3, #24]
 800abd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abd4:	18d1      	adds	r1, r2, r3
 800abd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800abda:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800abdc:	f7ff ff04 	bl	800a9e8 <prvInsertTimerInActiveList>
					break;
 800abe0:	e017      	b.n	800ac12 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800abe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abe4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800abe8:	f003 0302 	and.w	r3, r3, #2
 800abec:	2b00      	cmp	r3, #0
 800abee:	d103      	bne.n	800abf8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800abf0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800abf2:	f000 fbe9 	bl	800b3c8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800abf6:	e00c      	b.n	800ac12 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800abf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abfa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800abfe:	f023 0301 	bic.w	r3, r3, #1
 800ac02:	b2da      	uxtb	r2, r3
 800ac04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac06:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ac0a:	e002      	b.n	800ac12 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800ac0c:	bf00      	nop
 800ac0e:	e000      	b.n	800ac12 <prvProcessReceivedCommands+0x1a6>
					break;
 800ac10:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ac12:	4b08      	ldr	r3, [pc, #32]	@ (800ac34 <prvProcessReceivedCommands+0x1c8>)
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	1d39      	adds	r1, r7, #4
 800ac18:	2200      	movs	r2, #0
 800ac1a:	4618      	mov	r0, r3
 800ac1c:	f7fe fbd4 	bl	80093c8 <xQueueReceive>
 800ac20:	4603      	mov	r3, r0
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	f47f af26 	bne.w	800aa74 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800ac28:	bf00      	nop
 800ac2a:	bf00      	nop
 800ac2c:	3730      	adds	r7, #48	@ 0x30
 800ac2e:	46bd      	mov	sp, r7
 800ac30:	bd80      	pop	{r7, pc}
 800ac32:	bf00      	nop
 800ac34:	20006068 	.word	0x20006068

0800ac38 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ac38:	b580      	push	{r7, lr}
 800ac3a:	b088      	sub	sp, #32
 800ac3c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ac3e:	e049      	b.n	800acd4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ac40:	4b2e      	ldr	r3, [pc, #184]	@ (800acfc <prvSwitchTimerLists+0xc4>)
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	68db      	ldr	r3, [r3, #12]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ac4a:	4b2c      	ldr	r3, [pc, #176]	@ (800acfc <prvSwitchTimerLists+0xc4>)
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	68db      	ldr	r3, [r3, #12]
 800ac50:	68db      	ldr	r3, [r3, #12]
 800ac52:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	3304      	adds	r3, #4
 800ac58:	4618      	mov	r0, r3
 800ac5a:	f7fe f8e1 	bl	8008e20 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	6a1b      	ldr	r3, [r3, #32]
 800ac62:	68f8      	ldr	r0, [r7, #12]
 800ac64:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ac6c:	f003 0304 	and.w	r3, r3, #4
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	d02f      	beq.n	800acd4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	699b      	ldr	r3, [r3, #24]
 800ac78:	693a      	ldr	r2, [r7, #16]
 800ac7a:	4413      	add	r3, r2
 800ac7c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ac7e:	68ba      	ldr	r2, [r7, #8]
 800ac80:	693b      	ldr	r3, [r7, #16]
 800ac82:	429a      	cmp	r2, r3
 800ac84:	d90e      	bls.n	800aca4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	68ba      	ldr	r2, [r7, #8]
 800ac8a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	68fa      	ldr	r2, [r7, #12]
 800ac90:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ac92:	4b1a      	ldr	r3, [pc, #104]	@ (800acfc <prvSwitchTimerLists+0xc4>)
 800ac94:	681a      	ldr	r2, [r3, #0]
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	3304      	adds	r3, #4
 800ac9a:	4619      	mov	r1, r3
 800ac9c:	4610      	mov	r0, r2
 800ac9e:	f7fe f886 	bl	8008dae <vListInsert>
 800aca2:	e017      	b.n	800acd4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800aca4:	2300      	movs	r3, #0
 800aca6:	9300      	str	r3, [sp, #0]
 800aca8:	2300      	movs	r3, #0
 800acaa:	693a      	ldr	r2, [r7, #16]
 800acac:	2100      	movs	r1, #0
 800acae:	68f8      	ldr	r0, [r7, #12]
 800acb0:	f7ff fd58 	bl	800a764 <xTimerGenericCommand>
 800acb4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d10b      	bne.n	800acd4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800acbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acc0:	f383 8811 	msr	BASEPRI, r3
 800acc4:	f3bf 8f6f 	isb	sy
 800acc8:	f3bf 8f4f 	dsb	sy
 800accc:	603b      	str	r3, [r7, #0]
}
 800acce:	bf00      	nop
 800acd0:	bf00      	nop
 800acd2:	e7fd      	b.n	800acd0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800acd4:	4b09      	ldr	r3, [pc, #36]	@ (800acfc <prvSwitchTimerLists+0xc4>)
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d1b0      	bne.n	800ac40 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800acde:	4b07      	ldr	r3, [pc, #28]	@ (800acfc <prvSwitchTimerLists+0xc4>)
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800ace4:	4b06      	ldr	r3, [pc, #24]	@ (800ad00 <prvSwitchTimerLists+0xc8>)
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	4a04      	ldr	r2, [pc, #16]	@ (800acfc <prvSwitchTimerLists+0xc4>)
 800acea:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800acec:	4a04      	ldr	r2, [pc, #16]	@ (800ad00 <prvSwitchTimerLists+0xc8>)
 800acee:	697b      	ldr	r3, [r7, #20]
 800acf0:	6013      	str	r3, [r2, #0]
}
 800acf2:	bf00      	nop
 800acf4:	3718      	adds	r7, #24
 800acf6:	46bd      	mov	sp, r7
 800acf8:	bd80      	pop	{r7, pc}
 800acfa:	bf00      	nop
 800acfc:	20006060 	.word	0x20006060
 800ad00:	20006064 	.word	0x20006064

0800ad04 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800ad04:	b580      	push	{r7, lr}
 800ad06:	b082      	sub	sp, #8
 800ad08:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800ad0a:	f000 f96d 	bl	800afe8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800ad0e:	4b15      	ldr	r3, [pc, #84]	@ (800ad64 <prvCheckForValidListAndQueue+0x60>)
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d120      	bne.n	800ad58 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ad16:	4814      	ldr	r0, [pc, #80]	@ (800ad68 <prvCheckForValidListAndQueue+0x64>)
 800ad18:	f7fd fff8 	bl	8008d0c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ad1c:	4813      	ldr	r0, [pc, #76]	@ (800ad6c <prvCheckForValidListAndQueue+0x68>)
 800ad1e:	f7fd fff5 	bl	8008d0c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ad22:	4b13      	ldr	r3, [pc, #76]	@ (800ad70 <prvCheckForValidListAndQueue+0x6c>)
 800ad24:	4a10      	ldr	r2, [pc, #64]	@ (800ad68 <prvCheckForValidListAndQueue+0x64>)
 800ad26:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ad28:	4b12      	ldr	r3, [pc, #72]	@ (800ad74 <prvCheckForValidListAndQueue+0x70>)
 800ad2a:	4a10      	ldr	r2, [pc, #64]	@ (800ad6c <prvCheckForValidListAndQueue+0x68>)
 800ad2c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ad2e:	2300      	movs	r3, #0
 800ad30:	9300      	str	r3, [sp, #0]
 800ad32:	4b11      	ldr	r3, [pc, #68]	@ (800ad78 <prvCheckForValidListAndQueue+0x74>)
 800ad34:	4a11      	ldr	r2, [pc, #68]	@ (800ad7c <prvCheckForValidListAndQueue+0x78>)
 800ad36:	2110      	movs	r1, #16
 800ad38:	200a      	movs	r0, #10
 800ad3a:	f7fe f905 	bl	8008f48 <xQueueGenericCreateStatic>
 800ad3e:	4603      	mov	r3, r0
 800ad40:	4a08      	ldr	r2, [pc, #32]	@ (800ad64 <prvCheckForValidListAndQueue+0x60>)
 800ad42:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ad44:	4b07      	ldr	r3, [pc, #28]	@ (800ad64 <prvCheckForValidListAndQueue+0x60>)
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d005      	beq.n	800ad58 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ad4c:	4b05      	ldr	r3, [pc, #20]	@ (800ad64 <prvCheckForValidListAndQueue+0x60>)
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	490b      	ldr	r1, [pc, #44]	@ (800ad80 <prvCheckForValidListAndQueue+0x7c>)
 800ad52:	4618      	mov	r0, r3
 800ad54:	f7fe fd2a 	bl	80097ac <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ad58:	f000 f978 	bl	800b04c <vPortExitCritical>
}
 800ad5c:	bf00      	nop
 800ad5e:	46bd      	mov	sp, r7
 800ad60:	bd80      	pop	{r7, pc}
 800ad62:	bf00      	nop
 800ad64:	20006068 	.word	0x20006068
 800ad68:	20006038 	.word	0x20006038
 800ad6c:	2000604c 	.word	0x2000604c
 800ad70:	20006060 	.word	0x20006060
 800ad74:	20006064 	.word	0x20006064
 800ad78:	20006114 	.word	0x20006114
 800ad7c:	20006074 	.word	0x20006074
 800ad80:	0801baa0 	.word	0x0801baa0

0800ad84 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ad84:	b480      	push	{r7}
 800ad86:	b085      	sub	sp, #20
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	60f8      	str	r0, [r7, #12]
 800ad8c:	60b9      	str	r1, [r7, #8]
 800ad8e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	3b04      	subs	r3, #4
 800ad94:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800ad9c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	3b04      	subs	r3, #4
 800ada2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ada4:	68bb      	ldr	r3, [r7, #8]
 800ada6:	f023 0201 	bic.w	r2, r3, #1
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	3b04      	subs	r3, #4
 800adb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800adb4:	4a0c      	ldr	r2, [pc, #48]	@ (800ade8 <pxPortInitialiseStack+0x64>)
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	3b14      	subs	r3, #20
 800adbe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800adc0:	687a      	ldr	r2, [r7, #4]
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	3b04      	subs	r3, #4
 800adca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	f06f 0202 	mvn.w	r2, #2
 800add2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	3b20      	subs	r3, #32
 800add8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800adda:	68fb      	ldr	r3, [r7, #12]
}
 800addc:	4618      	mov	r0, r3
 800adde:	3714      	adds	r7, #20
 800ade0:	46bd      	mov	sp, r7
 800ade2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade6:	4770      	bx	lr
 800ade8:	0800aded 	.word	0x0800aded

0800adec <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800adec:	b480      	push	{r7}
 800adee:	b085      	sub	sp, #20
 800adf0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800adf2:	2300      	movs	r3, #0
 800adf4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800adf6:	4b13      	ldr	r3, [pc, #76]	@ (800ae44 <prvTaskExitError+0x58>)
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800adfe:	d00b      	beq.n	800ae18 <prvTaskExitError+0x2c>
	__asm volatile
 800ae00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae04:	f383 8811 	msr	BASEPRI, r3
 800ae08:	f3bf 8f6f 	isb	sy
 800ae0c:	f3bf 8f4f 	dsb	sy
 800ae10:	60fb      	str	r3, [r7, #12]
}
 800ae12:	bf00      	nop
 800ae14:	bf00      	nop
 800ae16:	e7fd      	b.n	800ae14 <prvTaskExitError+0x28>
	__asm volatile
 800ae18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae1c:	f383 8811 	msr	BASEPRI, r3
 800ae20:	f3bf 8f6f 	isb	sy
 800ae24:	f3bf 8f4f 	dsb	sy
 800ae28:	60bb      	str	r3, [r7, #8]
}
 800ae2a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ae2c:	bf00      	nop
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d0fc      	beq.n	800ae2e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ae34:	bf00      	nop
 800ae36:	bf00      	nop
 800ae38:	3714      	adds	r7, #20
 800ae3a:	46bd      	mov	sp, r7
 800ae3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae40:	4770      	bx	lr
 800ae42:	bf00      	nop
 800ae44:	200000a0 	.word	0x200000a0
	...

0800ae50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ae50:	4b07      	ldr	r3, [pc, #28]	@ (800ae70 <pxCurrentTCBConst2>)
 800ae52:	6819      	ldr	r1, [r3, #0]
 800ae54:	6808      	ldr	r0, [r1, #0]
 800ae56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae5a:	f380 8809 	msr	PSP, r0
 800ae5e:	f3bf 8f6f 	isb	sy
 800ae62:	f04f 0000 	mov.w	r0, #0
 800ae66:	f380 8811 	msr	BASEPRI, r0
 800ae6a:	4770      	bx	lr
 800ae6c:	f3af 8000 	nop.w

0800ae70 <pxCurrentTCBConst2>:
 800ae70:	20005b38 	.word	0x20005b38
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ae74:	bf00      	nop
 800ae76:	bf00      	nop

0800ae78 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ae78:	4808      	ldr	r0, [pc, #32]	@ (800ae9c <prvPortStartFirstTask+0x24>)
 800ae7a:	6800      	ldr	r0, [r0, #0]
 800ae7c:	6800      	ldr	r0, [r0, #0]
 800ae7e:	f380 8808 	msr	MSP, r0
 800ae82:	f04f 0000 	mov.w	r0, #0
 800ae86:	f380 8814 	msr	CONTROL, r0
 800ae8a:	b662      	cpsie	i
 800ae8c:	b661      	cpsie	f
 800ae8e:	f3bf 8f4f 	dsb	sy
 800ae92:	f3bf 8f6f 	isb	sy
 800ae96:	df00      	svc	0
 800ae98:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ae9a:	bf00      	nop
 800ae9c:	e000ed08 	.word	0xe000ed08

0800aea0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800aea0:	b580      	push	{r7, lr}
 800aea2:	b086      	sub	sp, #24
 800aea4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800aea6:	4b47      	ldr	r3, [pc, #284]	@ (800afc4 <xPortStartScheduler+0x124>)
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	4a47      	ldr	r2, [pc, #284]	@ (800afc8 <xPortStartScheduler+0x128>)
 800aeac:	4293      	cmp	r3, r2
 800aeae:	d10b      	bne.n	800aec8 <xPortStartScheduler+0x28>
	__asm volatile
 800aeb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aeb4:	f383 8811 	msr	BASEPRI, r3
 800aeb8:	f3bf 8f6f 	isb	sy
 800aebc:	f3bf 8f4f 	dsb	sy
 800aec0:	613b      	str	r3, [r7, #16]
}
 800aec2:	bf00      	nop
 800aec4:	bf00      	nop
 800aec6:	e7fd      	b.n	800aec4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800aec8:	4b3e      	ldr	r3, [pc, #248]	@ (800afc4 <xPortStartScheduler+0x124>)
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	4a3f      	ldr	r2, [pc, #252]	@ (800afcc <xPortStartScheduler+0x12c>)
 800aece:	4293      	cmp	r3, r2
 800aed0:	d10b      	bne.n	800aeea <xPortStartScheduler+0x4a>
	__asm volatile
 800aed2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aed6:	f383 8811 	msr	BASEPRI, r3
 800aeda:	f3bf 8f6f 	isb	sy
 800aede:	f3bf 8f4f 	dsb	sy
 800aee2:	60fb      	str	r3, [r7, #12]
}
 800aee4:	bf00      	nop
 800aee6:	bf00      	nop
 800aee8:	e7fd      	b.n	800aee6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800aeea:	4b39      	ldr	r3, [pc, #228]	@ (800afd0 <xPortStartScheduler+0x130>)
 800aeec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800aeee:	697b      	ldr	r3, [r7, #20]
 800aef0:	781b      	ldrb	r3, [r3, #0]
 800aef2:	b2db      	uxtb	r3, r3
 800aef4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800aef6:	697b      	ldr	r3, [r7, #20]
 800aef8:	22ff      	movs	r2, #255	@ 0xff
 800aefa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800aefc:	697b      	ldr	r3, [r7, #20]
 800aefe:	781b      	ldrb	r3, [r3, #0]
 800af00:	b2db      	uxtb	r3, r3
 800af02:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800af04:	78fb      	ldrb	r3, [r7, #3]
 800af06:	b2db      	uxtb	r3, r3
 800af08:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800af0c:	b2da      	uxtb	r2, r3
 800af0e:	4b31      	ldr	r3, [pc, #196]	@ (800afd4 <xPortStartScheduler+0x134>)
 800af10:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800af12:	4b31      	ldr	r3, [pc, #196]	@ (800afd8 <xPortStartScheduler+0x138>)
 800af14:	2207      	movs	r2, #7
 800af16:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800af18:	e009      	b.n	800af2e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800af1a:	4b2f      	ldr	r3, [pc, #188]	@ (800afd8 <xPortStartScheduler+0x138>)
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	3b01      	subs	r3, #1
 800af20:	4a2d      	ldr	r2, [pc, #180]	@ (800afd8 <xPortStartScheduler+0x138>)
 800af22:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800af24:	78fb      	ldrb	r3, [r7, #3]
 800af26:	b2db      	uxtb	r3, r3
 800af28:	005b      	lsls	r3, r3, #1
 800af2a:	b2db      	uxtb	r3, r3
 800af2c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800af2e:	78fb      	ldrb	r3, [r7, #3]
 800af30:	b2db      	uxtb	r3, r3
 800af32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800af36:	2b80      	cmp	r3, #128	@ 0x80
 800af38:	d0ef      	beq.n	800af1a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800af3a:	4b27      	ldr	r3, [pc, #156]	@ (800afd8 <xPortStartScheduler+0x138>)
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	f1c3 0307 	rsb	r3, r3, #7
 800af42:	2b04      	cmp	r3, #4
 800af44:	d00b      	beq.n	800af5e <xPortStartScheduler+0xbe>
	__asm volatile
 800af46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af4a:	f383 8811 	msr	BASEPRI, r3
 800af4e:	f3bf 8f6f 	isb	sy
 800af52:	f3bf 8f4f 	dsb	sy
 800af56:	60bb      	str	r3, [r7, #8]
}
 800af58:	bf00      	nop
 800af5a:	bf00      	nop
 800af5c:	e7fd      	b.n	800af5a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800af5e:	4b1e      	ldr	r3, [pc, #120]	@ (800afd8 <xPortStartScheduler+0x138>)
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	021b      	lsls	r3, r3, #8
 800af64:	4a1c      	ldr	r2, [pc, #112]	@ (800afd8 <xPortStartScheduler+0x138>)
 800af66:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800af68:	4b1b      	ldr	r3, [pc, #108]	@ (800afd8 <xPortStartScheduler+0x138>)
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800af70:	4a19      	ldr	r2, [pc, #100]	@ (800afd8 <xPortStartScheduler+0x138>)
 800af72:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	b2da      	uxtb	r2, r3
 800af78:	697b      	ldr	r3, [r7, #20]
 800af7a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800af7c:	4b17      	ldr	r3, [pc, #92]	@ (800afdc <xPortStartScheduler+0x13c>)
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	4a16      	ldr	r2, [pc, #88]	@ (800afdc <xPortStartScheduler+0x13c>)
 800af82:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800af86:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800af88:	4b14      	ldr	r3, [pc, #80]	@ (800afdc <xPortStartScheduler+0x13c>)
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	4a13      	ldr	r2, [pc, #76]	@ (800afdc <xPortStartScheduler+0x13c>)
 800af8e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800af92:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800af94:	f000 f8da 	bl	800b14c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800af98:	4b11      	ldr	r3, [pc, #68]	@ (800afe0 <xPortStartScheduler+0x140>)
 800af9a:	2200      	movs	r2, #0
 800af9c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800af9e:	f000 f8f9 	bl	800b194 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800afa2:	4b10      	ldr	r3, [pc, #64]	@ (800afe4 <xPortStartScheduler+0x144>)
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	4a0f      	ldr	r2, [pc, #60]	@ (800afe4 <xPortStartScheduler+0x144>)
 800afa8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800afac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800afae:	f7ff ff63 	bl	800ae78 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800afb2:	f7ff f813 	bl	8009fdc <vTaskSwitchContext>
	prvTaskExitError();
 800afb6:	f7ff ff19 	bl	800adec <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800afba:	2300      	movs	r3, #0
}
 800afbc:	4618      	mov	r0, r3
 800afbe:	3718      	adds	r7, #24
 800afc0:	46bd      	mov	sp, r7
 800afc2:	bd80      	pop	{r7, pc}
 800afc4:	e000ed00 	.word	0xe000ed00
 800afc8:	410fc271 	.word	0x410fc271
 800afcc:	410fc270 	.word	0x410fc270
 800afd0:	e000e400 	.word	0xe000e400
 800afd4:	20006164 	.word	0x20006164
 800afd8:	20006168 	.word	0x20006168
 800afdc:	e000ed20 	.word	0xe000ed20
 800afe0:	200000a0 	.word	0x200000a0
 800afe4:	e000ef34 	.word	0xe000ef34

0800afe8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800afe8:	b480      	push	{r7}
 800afea:	b083      	sub	sp, #12
 800afec:	af00      	add	r7, sp, #0
	__asm volatile
 800afee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aff2:	f383 8811 	msr	BASEPRI, r3
 800aff6:	f3bf 8f6f 	isb	sy
 800affa:	f3bf 8f4f 	dsb	sy
 800affe:	607b      	str	r3, [r7, #4]
}
 800b000:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b002:	4b10      	ldr	r3, [pc, #64]	@ (800b044 <vPortEnterCritical+0x5c>)
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	3301      	adds	r3, #1
 800b008:	4a0e      	ldr	r2, [pc, #56]	@ (800b044 <vPortEnterCritical+0x5c>)
 800b00a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b00c:	4b0d      	ldr	r3, [pc, #52]	@ (800b044 <vPortEnterCritical+0x5c>)
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	2b01      	cmp	r3, #1
 800b012:	d110      	bne.n	800b036 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b014:	4b0c      	ldr	r3, [pc, #48]	@ (800b048 <vPortEnterCritical+0x60>)
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	b2db      	uxtb	r3, r3
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d00b      	beq.n	800b036 <vPortEnterCritical+0x4e>
	__asm volatile
 800b01e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b022:	f383 8811 	msr	BASEPRI, r3
 800b026:	f3bf 8f6f 	isb	sy
 800b02a:	f3bf 8f4f 	dsb	sy
 800b02e:	603b      	str	r3, [r7, #0]
}
 800b030:	bf00      	nop
 800b032:	bf00      	nop
 800b034:	e7fd      	b.n	800b032 <vPortEnterCritical+0x4a>
	}
}
 800b036:	bf00      	nop
 800b038:	370c      	adds	r7, #12
 800b03a:	46bd      	mov	sp, r7
 800b03c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b040:	4770      	bx	lr
 800b042:	bf00      	nop
 800b044:	200000a0 	.word	0x200000a0
 800b048:	e000ed04 	.word	0xe000ed04

0800b04c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b04c:	b480      	push	{r7}
 800b04e:	b083      	sub	sp, #12
 800b050:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b052:	4b12      	ldr	r3, [pc, #72]	@ (800b09c <vPortExitCritical+0x50>)
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	2b00      	cmp	r3, #0
 800b058:	d10b      	bne.n	800b072 <vPortExitCritical+0x26>
	__asm volatile
 800b05a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b05e:	f383 8811 	msr	BASEPRI, r3
 800b062:	f3bf 8f6f 	isb	sy
 800b066:	f3bf 8f4f 	dsb	sy
 800b06a:	607b      	str	r3, [r7, #4]
}
 800b06c:	bf00      	nop
 800b06e:	bf00      	nop
 800b070:	e7fd      	b.n	800b06e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b072:	4b0a      	ldr	r3, [pc, #40]	@ (800b09c <vPortExitCritical+0x50>)
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	3b01      	subs	r3, #1
 800b078:	4a08      	ldr	r2, [pc, #32]	@ (800b09c <vPortExitCritical+0x50>)
 800b07a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b07c:	4b07      	ldr	r3, [pc, #28]	@ (800b09c <vPortExitCritical+0x50>)
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	2b00      	cmp	r3, #0
 800b082:	d105      	bne.n	800b090 <vPortExitCritical+0x44>
 800b084:	2300      	movs	r3, #0
 800b086:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b088:	683b      	ldr	r3, [r7, #0]
 800b08a:	f383 8811 	msr	BASEPRI, r3
}
 800b08e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b090:	bf00      	nop
 800b092:	370c      	adds	r7, #12
 800b094:	46bd      	mov	sp, r7
 800b096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b09a:	4770      	bx	lr
 800b09c:	200000a0 	.word	0x200000a0

0800b0a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b0a0:	f3ef 8009 	mrs	r0, PSP
 800b0a4:	f3bf 8f6f 	isb	sy
 800b0a8:	4b15      	ldr	r3, [pc, #84]	@ (800b100 <pxCurrentTCBConst>)
 800b0aa:	681a      	ldr	r2, [r3, #0]
 800b0ac:	f01e 0f10 	tst.w	lr, #16
 800b0b0:	bf08      	it	eq
 800b0b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b0b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0ba:	6010      	str	r0, [r2, #0]
 800b0bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b0c0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800b0c4:	f380 8811 	msr	BASEPRI, r0
 800b0c8:	f3bf 8f4f 	dsb	sy
 800b0cc:	f3bf 8f6f 	isb	sy
 800b0d0:	f7fe ff84 	bl	8009fdc <vTaskSwitchContext>
 800b0d4:	f04f 0000 	mov.w	r0, #0
 800b0d8:	f380 8811 	msr	BASEPRI, r0
 800b0dc:	bc09      	pop	{r0, r3}
 800b0de:	6819      	ldr	r1, [r3, #0]
 800b0e0:	6808      	ldr	r0, [r1, #0]
 800b0e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0e6:	f01e 0f10 	tst.w	lr, #16
 800b0ea:	bf08      	it	eq
 800b0ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b0f0:	f380 8809 	msr	PSP, r0
 800b0f4:	f3bf 8f6f 	isb	sy
 800b0f8:	4770      	bx	lr
 800b0fa:	bf00      	nop
 800b0fc:	f3af 8000 	nop.w

0800b100 <pxCurrentTCBConst>:
 800b100:	20005b38 	.word	0x20005b38
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b104:	bf00      	nop
 800b106:	bf00      	nop

0800b108 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b108:	b580      	push	{r7, lr}
 800b10a:	b082      	sub	sp, #8
 800b10c:	af00      	add	r7, sp, #0
	__asm volatile
 800b10e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b112:	f383 8811 	msr	BASEPRI, r3
 800b116:	f3bf 8f6f 	isb	sy
 800b11a:	f3bf 8f4f 	dsb	sy
 800b11e:	607b      	str	r3, [r7, #4]
}
 800b120:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b122:	f7fe fea1 	bl	8009e68 <xTaskIncrementTick>
 800b126:	4603      	mov	r3, r0
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d003      	beq.n	800b134 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b12c:	4b06      	ldr	r3, [pc, #24]	@ (800b148 <xPortSysTickHandler+0x40>)
 800b12e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b132:	601a      	str	r2, [r3, #0]
 800b134:	2300      	movs	r3, #0
 800b136:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b138:	683b      	ldr	r3, [r7, #0]
 800b13a:	f383 8811 	msr	BASEPRI, r3
}
 800b13e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b140:	bf00      	nop
 800b142:	3708      	adds	r7, #8
 800b144:	46bd      	mov	sp, r7
 800b146:	bd80      	pop	{r7, pc}
 800b148:	e000ed04 	.word	0xe000ed04

0800b14c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b14c:	b480      	push	{r7}
 800b14e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b150:	4b0b      	ldr	r3, [pc, #44]	@ (800b180 <vPortSetupTimerInterrupt+0x34>)
 800b152:	2200      	movs	r2, #0
 800b154:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b156:	4b0b      	ldr	r3, [pc, #44]	@ (800b184 <vPortSetupTimerInterrupt+0x38>)
 800b158:	2200      	movs	r2, #0
 800b15a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b15c:	4b0a      	ldr	r3, [pc, #40]	@ (800b188 <vPortSetupTimerInterrupt+0x3c>)
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	4a0a      	ldr	r2, [pc, #40]	@ (800b18c <vPortSetupTimerInterrupt+0x40>)
 800b162:	fba2 2303 	umull	r2, r3, r2, r3
 800b166:	099b      	lsrs	r3, r3, #6
 800b168:	4a09      	ldr	r2, [pc, #36]	@ (800b190 <vPortSetupTimerInterrupt+0x44>)
 800b16a:	3b01      	subs	r3, #1
 800b16c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b16e:	4b04      	ldr	r3, [pc, #16]	@ (800b180 <vPortSetupTimerInterrupt+0x34>)
 800b170:	2207      	movs	r2, #7
 800b172:	601a      	str	r2, [r3, #0]
}
 800b174:	bf00      	nop
 800b176:	46bd      	mov	sp, r7
 800b178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b17c:	4770      	bx	lr
 800b17e:	bf00      	nop
 800b180:	e000e010 	.word	0xe000e010
 800b184:	e000e018 	.word	0xe000e018
 800b188:	20000004 	.word	0x20000004
 800b18c:	10624dd3 	.word	0x10624dd3
 800b190:	e000e014 	.word	0xe000e014

0800b194 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b194:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b1a4 <vPortEnableVFP+0x10>
 800b198:	6801      	ldr	r1, [r0, #0]
 800b19a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b19e:	6001      	str	r1, [r0, #0]
 800b1a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b1a2:	bf00      	nop
 800b1a4:	e000ed88 	.word	0xe000ed88

0800b1a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b1a8:	b480      	push	{r7}
 800b1aa:	b085      	sub	sp, #20
 800b1ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b1ae:	f3ef 8305 	mrs	r3, IPSR
 800b1b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	2b0f      	cmp	r3, #15
 800b1b8:	d915      	bls.n	800b1e6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b1ba:	4a18      	ldr	r2, [pc, #96]	@ (800b21c <vPortValidateInterruptPriority+0x74>)
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	4413      	add	r3, r2
 800b1c0:	781b      	ldrb	r3, [r3, #0]
 800b1c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b1c4:	4b16      	ldr	r3, [pc, #88]	@ (800b220 <vPortValidateInterruptPriority+0x78>)
 800b1c6:	781b      	ldrb	r3, [r3, #0]
 800b1c8:	7afa      	ldrb	r2, [r7, #11]
 800b1ca:	429a      	cmp	r2, r3
 800b1cc:	d20b      	bcs.n	800b1e6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800b1ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1d2:	f383 8811 	msr	BASEPRI, r3
 800b1d6:	f3bf 8f6f 	isb	sy
 800b1da:	f3bf 8f4f 	dsb	sy
 800b1de:	607b      	str	r3, [r7, #4]
}
 800b1e0:	bf00      	nop
 800b1e2:	bf00      	nop
 800b1e4:	e7fd      	b.n	800b1e2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b1e6:	4b0f      	ldr	r3, [pc, #60]	@ (800b224 <vPortValidateInterruptPriority+0x7c>)
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b1ee:	4b0e      	ldr	r3, [pc, #56]	@ (800b228 <vPortValidateInterruptPriority+0x80>)
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	429a      	cmp	r2, r3
 800b1f4:	d90b      	bls.n	800b20e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800b1f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1fa:	f383 8811 	msr	BASEPRI, r3
 800b1fe:	f3bf 8f6f 	isb	sy
 800b202:	f3bf 8f4f 	dsb	sy
 800b206:	603b      	str	r3, [r7, #0]
}
 800b208:	bf00      	nop
 800b20a:	bf00      	nop
 800b20c:	e7fd      	b.n	800b20a <vPortValidateInterruptPriority+0x62>
	}
 800b20e:	bf00      	nop
 800b210:	3714      	adds	r7, #20
 800b212:	46bd      	mov	sp, r7
 800b214:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b218:	4770      	bx	lr
 800b21a:	bf00      	nop
 800b21c:	e000e3f0 	.word	0xe000e3f0
 800b220:	20006164 	.word	0x20006164
 800b224:	e000ed0c 	.word	0xe000ed0c
 800b228:	20006168 	.word	0x20006168

0800b22c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b22c:	b580      	push	{r7, lr}
 800b22e:	b08a      	sub	sp, #40	@ 0x28
 800b230:	af00      	add	r7, sp, #0
 800b232:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b234:	2300      	movs	r3, #0
 800b236:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b238:	f7fe fd5a 	bl	8009cf0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b23c:	4b5c      	ldr	r3, [pc, #368]	@ (800b3b0 <pvPortMalloc+0x184>)
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	2b00      	cmp	r3, #0
 800b242:	d101      	bne.n	800b248 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b244:	f000 f924 	bl	800b490 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b248:	4b5a      	ldr	r3, [pc, #360]	@ (800b3b4 <pvPortMalloc+0x188>)
 800b24a:	681a      	ldr	r2, [r3, #0]
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	4013      	ands	r3, r2
 800b250:	2b00      	cmp	r3, #0
 800b252:	f040 8095 	bne.w	800b380 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d01e      	beq.n	800b29a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800b25c:	2208      	movs	r2, #8
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	4413      	add	r3, r2
 800b262:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	f003 0307 	and.w	r3, r3, #7
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d015      	beq.n	800b29a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	f023 0307 	bic.w	r3, r3, #7
 800b274:	3308      	adds	r3, #8
 800b276:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	f003 0307 	and.w	r3, r3, #7
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d00b      	beq.n	800b29a <pvPortMalloc+0x6e>
	__asm volatile
 800b282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b286:	f383 8811 	msr	BASEPRI, r3
 800b28a:	f3bf 8f6f 	isb	sy
 800b28e:	f3bf 8f4f 	dsb	sy
 800b292:	617b      	str	r3, [r7, #20]
}
 800b294:	bf00      	nop
 800b296:	bf00      	nop
 800b298:	e7fd      	b.n	800b296 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d06f      	beq.n	800b380 <pvPortMalloc+0x154>
 800b2a0:	4b45      	ldr	r3, [pc, #276]	@ (800b3b8 <pvPortMalloc+0x18c>)
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	687a      	ldr	r2, [r7, #4]
 800b2a6:	429a      	cmp	r2, r3
 800b2a8:	d86a      	bhi.n	800b380 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b2aa:	4b44      	ldr	r3, [pc, #272]	@ (800b3bc <pvPortMalloc+0x190>)
 800b2ac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b2ae:	4b43      	ldr	r3, [pc, #268]	@ (800b3bc <pvPortMalloc+0x190>)
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b2b4:	e004      	b.n	800b2c0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b2b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2b8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b2ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b2c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2c2:	685b      	ldr	r3, [r3, #4]
 800b2c4:	687a      	ldr	r2, [r7, #4]
 800b2c6:	429a      	cmp	r2, r3
 800b2c8:	d903      	bls.n	800b2d2 <pvPortMalloc+0xa6>
 800b2ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d1f1      	bne.n	800b2b6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b2d2:	4b37      	ldr	r3, [pc, #220]	@ (800b3b0 <pvPortMalloc+0x184>)
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b2d8:	429a      	cmp	r2, r3
 800b2da:	d051      	beq.n	800b380 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b2dc:	6a3b      	ldr	r3, [r7, #32]
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	2208      	movs	r2, #8
 800b2e2:	4413      	add	r3, r2
 800b2e4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b2e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2e8:	681a      	ldr	r2, [r3, #0]
 800b2ea:	6a3b      	ldr	r3, [r7, #32]
 800b2ec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b2ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2f0:	685a      	ldr	r2, [r3, #4]
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	1ad2      	subs	r2, r2, r3
 800b2f6:	2308      	movs	r3, #8
 800b2f8:	005b      	lsls	r3, r3, #1
 800b2fa:	429a      	cmp	r2, r3
 800b2fc:	d920      	bls.n	800b340 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b2fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	4413      	add	r3, r2
 800b304:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b306:	69bb      	ldr	r3, [r7, #24]
 800b308:	f003 0307 	and.w	r3, r3, #7
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d00b      	beq.n	800b328 <pvPortMalloc+0xfc>
	__asm volatile
 800b310:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b314:	f383 8811 	msr	BASEPRI, r3
 800b318:	f3bf 8f6f 	isb	sy
 800b31c:	f3bf 8f4f 	dsb	sy
 800b320:	613b      	str	r3, [r7, #16]
}
 800b322:	bf00      	nop
 800b324:	bf00      	nop
 800b326:	e7fd      	b.n	800b324 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b32a:	685a      	ldr	r2, [r3, #4]
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	1ad2      	subs	r2, r2, r3
 800b330:	69bb      	ldr	r3, [r7, #24]
 800b332:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b336:	687a      	ldr	r2, [r7, #4]
 800b338:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b33a:	69b8      	ldr	r0, [r7, #24]
 800b33c:	f000 f90a 	bl	800b554 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b340:	4b1d      	ldr	r3, [pc, #116]	@ (800b3b8 <pvPortMalloc+0x18c>)
 800b342:	681a      	ldr	r2, [r3, #0]
 800b344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b346:	685b      	ldr	r3, [r3, #4]
 800b348:	1ad3      	subs	r3, r2, r3
 800b34a:	4a1b      	ldr	r2, [pc, #108]	@ (800b3b8 <pvPortMalloc+0x18c>)
 800b34c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b34e:	4b1a      	ldr	r3, [pc, #104]	@ (800b3b8 <pvPortMalloc+0x18c>)
 800b350:	681a      	ldr	r2, [r3, #0]
 800b352:	4b1b      	ldr	r3, [pc, #108]	@ (800b3c0 <pvPortMalloc+0x194>)
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	429a      	cmp	r2, r3
 800b358:	d203      	bcs.n	800b362 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b35a:	4b17      	ldr	r3, [pc, #92]	@ (800b3b8 <pvPortMalloc+0x18c>)
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	4a18      	ldr	r2, [pc, #96]	@ (800b3c0 <pvPortMalloc+0x194>)
 800b360:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b364:	685a      	ldr	r2, [r3, #4]
 800b366:	4b13      	ldr	r3, [pc, #76]	@ (800b3b4 <pvPortMalloc+0x188>)
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	431a      	orrs	r2, r3
 800b36c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b36e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b372:	2200      	movs	r2, #0
 800b374:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b376:	4b13      	ldr	r3, [pc, #76]	@ (800b3c4 <pvPortMalloc+0x198>)
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	3301      	adds	r3, #1
 800b37c:	4a11      	ldr	r2, [pc, #68]	@ (800b3c4 <pvPortMalloc+0x198>)
 800b37e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b380:	f7fe fcc4 	bl	8009d0c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b384:	69fb      	ldr	r3, [r7, #28]
 800b386:	f003 0307 	and.w	r3, r3, #7
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d00b      	beq.n	800b3a6 <pvPortMalloc+0x17a>
	__asm volatile
 800b38e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b392:	f383 8811 	msr	BASEPRI, r3
 800b396:	f3bf 8f6f 	isb	sy
 800b39a:	f3bf 8f4f 	dsb	sy
 800b39e:	60fb      	str	r3, [r7, #12]
}
 800b3a0:	bf00      	nop
 800b3a2:	bf00      	nop
 800b3a4:	e7fd      	b.n	800b3a2 <pvPortMalloc+0x176>
	return pvReturn;
 800b3a6:	69fb      	ldr	r3, [r7, #28]
}
 800b3a8:	4618      	mov	r0, r3
 800b3aa:	3728      	adds	r7, #40	@ 0x28
 800b3ac:	46bd      	mov	sp, r7
 800b3ae:	bd80      	pop	{r7, pc}
 800b3b0:	20006d74 	.word	0x20006d74
 800b3b4:	20006d88 	.word	0x20006d88
 800b3b8:	20006d78 	.word	0x20006d78
 800b3bc:	20006d6c 	.word	0x20006d6c
 800b3c0:	20006d7c 	.word	0x20006d7c
 800b3c4:	20006d80 	.word	0x20006d80

0800b3c8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b3c8:	b580      	push	{r7, lr}
 800b3ca:	b086      	sub	sp, #24
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d04f      	beq.n	800b47a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b3da:	2308      	movs	r3, #8
 800b3dc:	425b      	negs	r3, r3
 800b3de:	697a      	ldr	r2, [r7, #20]
 800b3e0:	4413      	add	r3, r2
 800b3e2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b3e4:	697b      	ldr	r3, [r7, #20]
 800b3e6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b3e8:	693b      	ldr	r3, [r7, #16]
 800b3ea:	685a      	ldr	r2, [r3, #4]
 800b3ec:	4b25      	ldr	r3, [pc, #148]	@ (800b484 <vPortFree+0xbc>)
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	4013      	ands	r3, r2
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	d10b      	bne.n	800b40e <vPortFree+0x46>
	__asm volatile
 800b3f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3fa:	f383 8811 	msr	BASEPRI, r3
 800b3fe:	f3bf 8f6f 	isb	sy
 800b402:	f3bf 8f4f 	dsb	sy
 800b406:	60fb      	str	r3, [r7, #12]
}
 800b408:	bf00      	nop
 800b40a:	bf00      	nop
 800b40c:	e7fd      	b.n	800b40a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b40e:	693b      	ldr	r3, [r7, #16]
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	2b00      	cmp	r3, #0
 800b414:	d00b      	beq.n	800b42e <vPortFree+0x66>
	__asm volatile
 800b416:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b41a:	f383 8811 	msr	BASEPRI, r3
 800b41e:	f3bf 8f6f 	isb	sy
 800b422:	f3bf 8f4f 	dsb	sy
 800b426:	60bb      	str	r3, [r7, #8]
}
 800b428:	bf00      	nop
 800b42a:	bf00      	nop
 800b42c:	e7fd      	b.n	800b42a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b42e:	693b      	ldr	r3, [r7, #16]
 800b430:	685a      	ldr	r2, [r3, #4]
 800b432:	4b14      	ldr	r3, [pc, #80]	@ (800b484 <vPortFree+0xbc>)
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	4013      	ands	r3, r2
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d01e      	beq.n	800b47a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b43c:	693b      	ldr	r3, [r7, #16]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	2b00      	cmp	r3, #0
 800b442:	d11a      	bne.n	800b47a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b444:	693b      	ldr	r3, [r7, #16]
 800b446:	685a      	ldr	r2, [r3, #4]
 800b448:	4b0e      	ldr	r3, [pc, #56]	@ (800b484 <vPortFree+0xbc>)
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	43db      	mvns	r3, r3
 800b44e:	401a      	ands	r2, r3
 800b450:	693b      	ldr	r3, [r7, #16]
 800b452:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b454:	f7fe fc4c 	bl	8009cf0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b458:	693b      	ldr	r3, [r7, #16]
 800b45a:	685a      	ldr	r2, [r3, #4]
 800b45c:	4b0a      	ldr	r3, [pc, #40]	@ (800b488 <vPortFree+0xc0>)
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	4413      	add	r3, r2
 800b462:	4a09      	ldr	r2, [pc, #36]	@ (800b488 <vPortFree+0xc0>)
 800b464:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b466:	6938      	ldr	r0, [r7, #16]
 800b468:	f000 f874 	bl	800b554 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b46c:	4b07      	ldr	r3, [pc, #28]	@ (800b48c <vPortFree+0xc4>)
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	3301      	adds	r3, #1
 800b472:	4a06      	ldr	r2, [pc, #24]	@ (800b48c <vPortFree+0xc4>)
 800b474:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b476:	f7fe fc49 	bl	8009d0c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b47a:	bf00      	nop
 800b47c:	3718      	adds	r7, #24
 800b47e:	46bd      	mov	sp, r7
 800b480:	bd80      	pop	{r7, pc}
 800b482:	bf00      	nop
 800b484:	20006d88 	.word	0x20006d88
 800b488:	20006d78 	.word	0x20006d78
 800b48c:	20006d84 	.word	0x20006d84

0800b490 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b490:	b480      	push	{r7}
 800b492:	b085      	sub	sp, #20
 800b494:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b496:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800b49a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b49c:	4b27      	ldr	r3, [pc, #156]	@ (800b53c <prvHeapInit+0xac>)
 800b49e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	f003 0307 	and.w	r3, r3, #7
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d00c      	beq.n	800b4c4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	3307      	adds	r3, #7
 800b4ae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	f023 0307 	bic.w	r3, r3, #7
 800b4b6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b4b8:	68ba      	ldr	r2, [r7, #8]
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	1ad3      	subs	r3, r2, r3
 800b4be:	4a1f      	ldr	r2, [pc, #124]	@ (800b53c <prvHeapInit+0xac>)
 800b4c0:	4413      	add	r3, r2
 800b4c2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b4c8:	4a1d      	ldr	r2, [pc, #116]	@ (800b540 <prvHeapInit+0xb0>)
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b4ce:	4b1c      	ldr	r3, [pc, #112]	@ (800b540 <prvHeapInit+0xb0>)
 800b4d0:	2200      	movs	r2, #0
 800b4d2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	68ba      	ldr	r2, [r7, #8]
 800b4d8:	4413      	add	r3, r2
 800b4da:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b4dc:	2208      	movs	r2, #8
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	1a9b      	subs	r3, r3, r2
 800b4e2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b4e4:	68fb      	ldr	r3, [r7, #12]
 800b4e6:	f023 0307 	bic.w	r3, r3, #7
 800b4ea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	4a15      	ldr	r2, [pc, #84]	@ (800b544 <prvHeapInit+0xb4>)
 800b4f0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b4f2:	4b14      	ldr	r3, [pc, #80]	@ (800b544 <prvHeapInit+0xb4>)
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	2200      	movs	r2, #0
 800b4f8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b4fa:	4b12      	ldr	r3, [pc, #72]	@ (800b544 <prvHeapInit+0xb4>)
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	2200      	movs	r2, #0
 800b500:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b506:	683b      	ldr	r3, [r7, #0]
 800b508:	68fa      	ldr	r2, [r7, #12]
 800b50a:	1ad2      	subs	r2, r2, r3
 800b50c:	683b      	ldr	r3, [r7, #0]
 800b50e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b510:	4b0c      	ldr	r3, [pc, #48]	@ (800b544 <prvHeapInit+0xb4>)
 800b512:	681a      	ldr	r2, [r3, #0]
 800b514:	683b      	ldr	r3, [r7, #0]
 800b516:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b518:	683b      	ldr	r3, [r7, #0]
 800b51a:	685b      	ldr	r3, [r3, #4]
 800b51c:	4a0a      	ldr	r2, [pc, #40]	@ (800b548 <prvHeapInit+0xb8>)
 800b51e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b520:	683b      	ldr	r3, [r7, #0]
 800b522:	685b      	ldr	r3, [r3, #4]
 800b524:	4a09      	ldr	r2, [pc, #36]	@ (800b54c <prvHeapInit+0xbc>)
 800b526:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b528:	4b09      	ldr	r3, [pc, #36]	@ (800b550 <prvHeapInit+0xc0>)
 800b52a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b52e:	601a      	str	r2, [r3, #0]
}
 800b530:	bf00      	nop
 800b532:	3714      	adds	r7, #20
 800b534:	46bd      	mov	sp, r7
 800b536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b53a:	4770      	bx	lr
 800b53c:	2000616c 	.word	0x2000616c
 800b540:	20006d6c 	.word	0x20006d6c
 800b544:	20006d74 	.word	0x20006d74
 800b548:	20006d7c 	.word	0x20006d7c
 800b54c:	20006d78 	.word	0x20006d78
 800b550:	20006d88 	.word	0x20006d88

0800b554 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b554:	b480      	push	{r7}
 800b556:	b085      	sub	sp, #20
 800b558:	af00      	add	r7, sp, #0
 800b55a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b55c:	4b28      	ldr	r3, [pc, #160]	@ (800b600 <prvInsertBlockIntoFreeList+0xac>)
 800b55e:	60fb      	str	r3, [r7, #12]
 800b560:	e002      	b.n	800b568 <prvInsertBlockIntoFreeList+0x14>
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	60fb      	str	r3, [r7, #12]
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	687a      	ldr	r2, [r7, #4]
 800b56e:	429a      	cmp	r2, r3
 800b570:	d8f7      	bhi.n	800b562 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	685b      	ldr	r3, [r3, #4]
 800b57a:	68ba      	ldr	r2, [r7, #8]
 800b57c:	4413      	add	r3, r2
 800b57e:	687a      	ldr	r2, [r7, #4]
 800b580:	429a      	cmp	r2, r3
 800b582:	d108      	bne.n	800b596 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	685a      	ldr	r2, [r3, #4]
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	685b      	ldr	r3, [r3, #4]
 800b58c:	441a      	add	r2, r3
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	685b      	ldr	r3, [r3, #4]
 800b59e:	68ba      	ldr	r2, [r7, #8]
 800b5a0:	441a      	add	r2, r3
 800b5a2:	68fb      	ldr	r3, [r7, #12]
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	429a      	cmp	r2, r3
 800b5a8:	d118      	bne.n	800b5dc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	681a      	ldr	r2, [r3, #0]
 800b5ae:	4b15      	ldr	r3, [pc, #84]	@ (800b604 <prvInsertBlockIntoFreeList+0xb0>)
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	429a      	cmp	r2, r3
 800b5b4:	d00d      	beq.n	800b5d2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	685a      	ldr	r2, [r3, #4]
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	685b      	ldr	r3, [r3, #4]
 800b5c0:	441a      	add	r2, r3
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	681a      	ldr	r2, [r3, #0]
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	601a      	str	r2, [r3, #0]
 800b5d0:	e008      	b.n	800b5e4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b5d2:	4b0c      	ldr	r3, [pc, #48]	@ (800b604 <prvInsertBlockIntoFreeList+0xb0>)
 800b5d4:	681a      	ldr	r2, [r3, #0]
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	601a      	str	r2, [r3, #0]
 800b5da:	e003      	b.n	800b5e4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	681a      	ldr	r2, [r3, #0]
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b5e4:	68fa      	ldr	r2, [r7, #12]
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	429a      	cmp	r2, r3
 800b5ea:	d002      	beq.n	800b5f2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	687a      	ldr	r2, [r7, #4]
 800b5f0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b5f2:	bf00      	nop
 800b5f4:	3714      	adds	r7, #20
 800b5f6:	46bd      	mov	sp, r7
 800b5f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5fc:	4770      	bx	lr
 800b5fe:	bf00      	nop
 800b600:	20006d6c 	.word	0x20006d6c
 800b604:	20006d74 	.word	0x20006d74

0800b608 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800b608:	4b04      	ldr	r3, [pc, #16]	@ (800b61c <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 800b60a:	681a      	ldr	r2, [r3, #0]
 800b60c:	b10a      	cbz	r2, 800b612 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0xa>
 800b60e:	4803      	ldr	r0, [pc, #12]	@ (800b61c <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 800b610:	4770      	bx	lr
 800b612:	4a03      	ldr	r2, [pc, #12]	@ (800b620 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x18>)
 800b614:	4801      	ldr	r0, [pc, #4]	@ (800b61c <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 800b616:	6812      	ldr	r2, [r2, #0]
 800b618:	601a      	str	r2, [r3, #0]
 800b61a:	4770      	bx	lr
 800b61c:	200000ac 	.word	0x200000ac
 800b620:	200003b4 	.word	0x200003b4

0800b624 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800b624:	4a02      	ldr	r2, [pc, #8]	@ (800b630 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0xc>)
 800b626:	4b03      	ldr	r3, [pc, #12]	@ (800b634 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x10>)
 800b628:	6812      	ldr	r2, [r2, #0]
 800b62a:	601a      	str	r2, [r3, #0]
 800b62c:	4770      	bx	lr
 800b62e:	bf00      	nop
 800b630:	200003b4 	.word	0x200003b4
 800b634:	200000ac 	.word	0x200000ac

0800b638 <geometry_msgs__msg__Twist__rosidl_typesupport_introspection_c__Twist_init_function>:
 800b638:	f004 bf8c 	b.w	8010554 <geometry_msgs__msg__Twist__init>

0800b63c <geometry_msgs__msg__Twist__rosidl_typesupport_introspection_c__Twist_fini_function>:
 800b63c:	f004 bfae 	b.w	801059c <geometry_msgs__msg__Twist__fini>

0800b640 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800b640:	b510      	push	{r4, lr}
 800b642:	f000 f819 	bl	800b678 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800b646:	4c07      	ldr	r4, [pc, #28]	@ (800b664 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x24>)
 800b648:	60e0      	str	r0, [r4, #12]
 800b64a:	f000 f815 	bl	800b678 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800b64e:	4b06      	ldr	r3, [pc, #24]	@ (800b668 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 800b650:	64a0      	str	r0, [r4, #72]	@ 0x48
 800b652:	681a      	ldr	r2, [r3, #0]
 800b654:	b10a      	cbz	r2, 800b65a <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x1a>
 800b656:	4804      	ldr	r0, [pc, #16]	@ (800b668 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 800b658:	bd10      	pop	{r4, pc}
 800b65a:	4a04      	ldr	r2, [pc, #16]	@ (800b66c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x2c>)
 800b65c:	4802      	ldr	r0, [pc, #8]	@ (800b668 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 800b65e:	6812      	ldr	r2, [r2, #0]
 800b660:	601a      	str	r2, [r3, #0]
 800b662:	bd10      	pop	{r4, pc}
 800b664:	200000b8 	.word	0x200000b8
 800b668:	20000130 	.word	0x20000130
 800b66c:	200003b8 	.word	0x200003b8

0800b670 <geometry_msgs__msg__Vector3__rosidl_typesupport_introspection_c__Vector3_init_function>:
 800b670:	f004 bfa0 	b.w	80105b4 <geometry_msgs__msg__Vector3__init>

0800b674 <geometry_msgs__msg__Vector3__rosidl_typesupport_introspection_c__Vector3_fini_function>:
 800b674:	f004 bfa2 	b.w	80105bc <geometry_msgs__msg__Vector3__fini>

0800b678 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>:
 800b678:	4b04      	ldr	r3, [pc, #16]	@ (800b68c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 800b67a:	681a      	ldr	r2, [r3, #0]
 800b67c:	b10a      	cbz	r2, 800b682 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0xa>
 800b67e:	4803      	ldr	r0, [pc, #12]	@ (800b68c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 800b680:	4770      	bx	lr
 800b682:	4a03      	ldr	r2, [pc, #12]	@ (800b690 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x18>)
 800b684:	4801      	ldr	r0, [pc, #4]	@ (800b68c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 800b686:	6812      	ldr	r2, [r2, #0]
 800b688:	601a      	str	r2, [r3, #0]
 800b68a:	4770      	bx	lr
 800b68c:	200001f0 	.word	0x200001f0
 800b690:	200003b8 	.word	0x200003b8

0800b694 <get_serialized_size_geometry_msgs__msg__Twist>:
 800b694:	b570      	push	{r4, r5, r6, lr}
 800b696:	4604      	mov	r4, r0
 800b698:	b148      	cbz	r0, 800b6ae <get_serialized_size_geometry_msgs__msg__Twist+0x1a>
 800b69a:	460d      	mov	r5, r1
 800b69c:	f000 f860 	bl	800b760 <get_serialized_size_geometry_msgs__msg__Vector3>
 800b6a0:	4606      	mov	r6, r0
 800b6a2:	1829      	adds	r1, r5, r0
 800b6a4:	f104 0018 	add.w	r0, r4, #24
 800b6a8:	f000 f85a 	bl	800b760 <get_serialized_size_geometry_msgs__msg__Vector3>
 800b6ac:	4430      	add	r0, r6
 800b6ae:	bd70      	pop	{r4, r5, r6, pc}

0800b6b0 <_Twist__cdr_deserialize>:
 800b6b0:	b570      	push	{r4, r5, r6, lr}
 800b6b2:	460c      	mov	r4, r1
 800b6b4:	b189      	cbz	r1, 800b6da <_Twist__cdr_deserialize+0x2a>
 800b6b6:	4605      	mov	r5, r0
 800b6b8:	f000 f8de 	bl	800b878 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800b6bc:	6843      	ldr	r3, [r0, #4]
 800b6be:	4621      	mov	r1, r4
 800b6c0:	68db      	ldr	r3, [r3, #12]
 800b6c2:	4628      	mov	r0, r5
 800b6c4:	4798      	blx	r3
 800b6c6:	f000 f8d7 	bl	800b878 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800b6ca:	6843      	ldr	r3, [r0, #4]
 800b6cc:	f104 0118 	add.w	r1, r4, #24
 800b6d0:	4628      	mov	r0, r5
 800b6d2:	68db      	ldr	r3, [r3, #12]
 800b6d4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b6d8:	4718      	bx	r3
 800b6da:	4608      	mov	r0, r1
 800b6dc:	bd70      	pop	{r4, r5, r6, pc}
 800b6de:	bf00      	nop

0800b6e0 <_Twist__cdr_serialize>:
 800b6e0:	b510      	push	{r4, lr}
 800b6e2:	b082      	sub	sp, #8
 800b6e4:	9101      	str	r1, [sp, #4]
 800b6e6:	b190      	cbz	r0, 800b70e <_Twist__cdr_serialize+0x2e>
 800b6e8:	4604      	mov	r4, r0
 800b6ea:	f000 f8c5 	bl	800b878 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800b6ee:	6843      	ldr	r3, [r0, #4]
 800b6f0:	9901      	ldr	r1, [sp, #4]
 800b6f2:	689b      	ldr	r3, [r3, #8]
 800b6f4:	4620      	mov	r0, r4
 800b6f6:	4798      	blx	r3
 800b6f8:	f000 f8be 	bl	800b878 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800b6fc:	6843      	ldr	r3, [r0, #4]
 800b6fe:	9901      	ldr	r1, [sp, #4]
 800b700:	689b      	ldr	r3, [r3, #8]
 800b702:	f104 0018 	add.w	r0, r4, #24
 800b706:	b002      	add	sp, #8
 800b708:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b70c:	4718      	bx	r3
 800b70e:	b002      	add	sp, #8
 800b710:	bd10      	pop	{r4, pc}
 800b712:	bf00      	nop

0800b714 <_Twist__get_serialized_size>:
 800b714:	b538      	push	{r3, r4, r5, lr}
 800b716:	4604      	mov	r4, r0
 800b718:	b148      	cbz	r0, 800b72e <_Twist__get_serialized_size+0x1a>
 800b71a:	2100      	movs	r1, #0
 800b71c:	f000 f820 	bl	800b760 <get_serialized_size_geometry_msgs__msg__Vector3>
 800b720:	4605      	mov	r5, r0
 800b722:	4601      	mov	r1, r0
 800b724:	f104 0018 	add.w	r0, r4, #24
 800b728:	f000 f81a 	bl	800b760 <get_serialized_size_geometry_msgs__msg__Vector3>
 800b72c:	4428      	add	r0, r5
 800b72e:	bd38      	pop	{r3, r4, r5, pc}

0800b730 <_Twist__max_serialized_size>:
 800b730:	b510      	push	{r4, lr}
 800b732:	b082      	sub	sp, #8
 800b734:	2301      	movs	r3, #1
 800b736:	2100      	movs	r1, #0
 800b738:	f10d 0007 	add.w	r0, sp, #7
 800b73c:	f88d 3007 	strb.w	r3, [sp, #7]
 800b740:	f000 f87e 	bl	800b840 <max_serialized_size_geometry_msgs__msg__Vector3>
 800b744:	4604      	mov	r4, r0
 800b746:	4601      	mov	r1, r0
 800b748:	f10d 0007 	add.w	r0, sp, #7
 800b74c:	f000 f878 	bl	800b840 <max_serialized_size_geometry_msgs__msg__Vector3>
 800b750:	4420      	add	r0, r4
 800b752:	b002      	add	sp, #8
 800b754:	bd10      	pop	{r4, pc}
 800b756:	bf00      	nop

0800b758 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800b758:	4800      	ldr	r0, [pc, #0]	@ (800b75c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x4>)
 800b75a:	4770      	bx	lr
 800b75c:	200001fc 	.word	0x200001fc

0800b760 <get_serialized_size_geometry_msgs__msg__Vector3>:
 800b760:	b1b8      	cbz	r0, 800b792 <get_serialized_size_geometry_msgs__msg__Vector3+0x32>
 800b762:	b538      	push	{r3, r4, r5, lr}
 800b764:	460d      	mov	r5, r1
 800b766:	4628      	mov	r0, r5
 800b768:	2108      	movs	r1, #8
 800b76a:	f001 fcb1 	bl	800d0d0 <ucdr_alignment>
 800b76e:	f105 0308 	add.w	r3, r5, #8
 800b772:	181c      	adds	r4, r3, r0
 800b774:	2108      	movs	r1, #8
 800b776:	4620      	mov	r0, r4
 800b778:	f001 fcaa 	bl	800d0d0 <ucdr_alignment>
 800b77c:	3008      	adds	r0, #8
 800b77e:	4404      	add	r4, r0
 800b780:	2108      	movs	r1, #8
 800b782:	4620      	mov	r0, r4
 800b784:	f001 fca4 	bl	800d0d0 <ucdr_alignment>
 800b788:	f1c5 0508 	rsb	r5, r5, #8
 800b78c:	4428      	add	r0, r5
 800b78e:	4420      	add	r0, r4
 800b790:	bd38      	pop	{r3, r4, r5, pc}
 800b792:	4770      	bx	lr

0800b794 <_Vector3__cdr_deserialize>:
 800b794:	b538      	push	{r3, r4, r5, lr}
 800b796:	460c      	mov	r4, r1
 800b798:	b171      	cbz	r1, 800b7b8 <_Vector3__cdr_deserialize+0x24>
 800b79a:	4605      	mov	r5, r0
 800b79c:	f001 faac 	bl	800ccf8 <ucdr_deserialize_double>
 800b7a0:	f104 0108 	add.w	r1, r4, #8
 800b7a4:	4628      	mov	r0, r5
 800b7a6:	f001 faa7 	bl	800ccf8 <ucdr_deserialize_double>
 800b7aa:	f104 0110 	add.w	r1, r4, #16
 800b7ae:	4628      	mov	r0, r5
 800b7b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b7b4:	f001 baa0 	b.w	800ccf8 <ucdr_deserialize_double>
 800b7b8:	4608      	mov	r0, r1
 800b7ba:	bd38      	pop	{r3, r4, r5, pc}

0800b7bc <_Vector3__cdr_serialize>:
 800b7bc:	b198      	cbz	r0, 800b7e6 <_Vector3__cdr_serialize+0x2a>
 800b7be:	b538      	push	{r3, r4, r5, lr}
 800b7c0:	ed90 0b00 	vldr	d0, [r0]
 800b7c4:	460d      	mov	r5, r1
 800b7c6:	4604      	mov	r4, r0
 800b7c8:	4608      	mov	r0, r1
 800b7ca:	f001 f8f3 	bl	800c9b4 <ucdr_serialize_double>
 800b7ce:	ed94 0b02 	vldr	d0, [r4, #8]
 800b7d2:	4628      	mov	r0, r5
 800b7d4:	f001 f8ee 	bl	800c9b4 <ucdr_serialize_double>
 800b7d8:	ed94 0b04 	vldr	d0, [r4, #16]
 800b7dc:	4628      	mov	r0, r5
 800b7de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b7e2:	f001 b8e7 	b.w	800c9b4 <ucdr_serialize_double>
 800b7e6:	4770      	bx	lr

0800b7e8 <_Vector3__get_serialized_size>:
 800b7e8:	b198      	cbz	r0, 800b812 <_Vector3__get_serialized_size+0x2a>
 800b7ea:	b510      	push	{r4, lr}
 800b7ec:	2108      	movs	r1, #8
 800b7ee:	2000      	movs	r0, #0
 800b7f0:	f001 fc6e 	bl	800d0d0 <ucdr_alignment>
 800b7f4:	f100 0408 	add.w	r4, r0, #8
 800b7f8:	2108      	movs	r1, #8
 800b7fa:	4620      	mov	r0, r4
 800b7fc:	f001 fc68 	bl	800d0d0 <ucdr_alignment>
 800b800:	3008      	adds	r0, #8
 800b802:	4404      	add	r4, r0
 800b804:	2108      	movs	r1, #8
 800b806:	4620      	mov	r0, r4
 800b808:	f001 fc62 	bl	800d0d0 <ucdr_alignment>
 800b80c:	3008      	adds	r0, #8
 800b80e:	4420      	add	r0, r4
 800b810:	bd10      	pop	{r4, pc}
 800b812:	4770      	bx	lr

0800b814 <_Vector3__max_serialized_size>:
 800b814:	b538      	push	{r3, r4, r5, lr}
 800b816:	2108      	movs	r1, #8
 800b818:	2000      	movs	r0, #0
 800b81a:	f001 fc59 	bl	800d0d0 <ucdr_alignment>
 800b81e:	f100 0508 	add.w	r5, r0, #8
 800b822:	2108      	movs	r1, #8
 800b824:	4628      	mov	r0, r5
 800b826:	f001 fc53 	bl	800d0d0 <ucdr_alignment>
 800b82a:	f100 0408 	add.w	r4, r0, #8
 800b82e:	442c      	add	r4, r5
 800b830:	2108      	movs	r1, #8
 800b832:	4620      	mov	r0, r4
 800b834:	f001 fc4c 	bl	800d0d0 <ucdr_alignment>
 800b838:	3008      	adds	r0, #8
 800b83a:	4420      	add	r0, r4
 800b83c:	bd38      	pop	{r3, r4, r5, pc}
 800b83e:	bf00      	nop

0800b840 <max_serialized_size_geometry_msgs__msg__Vector3>:
 800b840:	b570      	push	{r4, r5, r6, lr}
 800b842:	2301      	movs	r3, #1
 800b844:	460c      	mov	r4, r1
 800b846:	7003      	strb	r3, [r0, #0]
 800b848:	2108      	movs	r1, #8
 800b84a:	4620      	mov	r0, r4
 800b84c:	f001 fc40 	bl	800d0d0 <ucdr_alignment>
 800b850:	f104 0508 	add.w	r5, r4, #8
 800b854:	1946      	adds	r6, r0, r5
 800b856:	2108      	movs	r1, #8
 800b858:	4630      	mov	r0, r6
 800b85a:	f001 fc39 	bl	800d0d0 <ucdr_alignment>
 800b85e:	f100 0508 	add.w	r5, r0, #8
 800b862:	4435      	add	r5, r6
 800b864:	2108      	movs	r1, #8
 800b866:	4628      	mov	r0, r5
 800b868:	f001 fc32 	bl	800d0d0 <ucdr_alignment>
 800b86c:	f1c4 0408 	rsb	r4, r4, #8
 800b870:	4420      	add	r0, r4
 800b872:	4428      	add	r0, r5
 800b874:	bd70      	pop	{r4, r5, r6, pc}
 800b876:	bf00      	nop

0800b878 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>:
 800b878:	4800      	ldr	r0, [pc, #0]	@ (800b87c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x4>)
 800b87a:	4770      	bx	lr
 800b87c:	20000224 	.word	0x20000224

0800b880 <rosidl_typesupport_c__get_service_type_support_handle__imu_interfaces__srv__ImuCalibration>:
 800b880:	4b04      	ldr	r3, [pc, #16]	@ (800b894 <rosidl_typesupport_c__get_service_type_support_handle__imu_interfaces__srv__ImuCalibration+0x14>)
 800b882:	681a      	ldr	r2, [r3, #0]
 800b884:	b10a      	cbz	r2, 800b88a <rosidl_typesupport_c__get_service_type_support_handle__imu_interfaces__srv__ImuCalibration+0xa>
 800b886:	4803      	ldr	r0, [pc, #12]	@ (800b894 <rosidl_typesupport_c__get_service_type_support_handle__imu_interfaces__srv__ImuCalibration+0x14>)
 800b888:	4770      	bx	lr
 800b88a:	4a03      	ldr	r2, [pc, #12]	@ (800b898 <rosidl_typesupport_c__get_service_type_support_handle__imu_interfaces__srv__ImuCalibration+0x18>)
 800b88c:	4801      	ldr	r0, [pc, #4]	@ (800b894 <rosidl_typesupport_c__get_service_type_support_handle__imu_interfaces__srv__ImuCalibration+0x14>)
 800b88e:	6812      	ldr	r2, [r2, #0]
 800b890:	601a      	str	r2, [r3, #0]
 800b892:	4770      	bx	lr
 800b894:	20000254 	.word	0x20000254
 800b898:	200003b4 	.word	0x200003b4

0800b89c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__imu_interfaces__srv__ImuCalibration_Request>:
 800b89c:	4b04      	ldr	r3, [pc, #16]	@ (800b8b0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__imu_interfaces__srv__ImuCalibration_Request+0x14>)
 800b89e:	4805      	ldr	r0, [pc, #20]	@ (800b8b4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__imu_interfaces__srv__ImuCalibration_Request+0x18>)
 800b8a0:	4905      	ldr	r1, [pc, #20]	@ (800b8b8 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__imu_interfaces__srv__ImuCalibration_Request+0x1c>)
 800b8a2:	4a06      	ldr	r2, [pc, #24]	@ (800b8bc <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__imu_interfaces__srv__ImuCalibration_Request+0x20>)
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	6003      	str	r3, [r0, #0]
 800b8a8:	600b      	str	r3, [r1, #0]
 800b8aa:	6013      	str	r3, [r2, #0]
 800b8ac:	4770      	bx	lr
 800b8ae:	bf00      	nop
 800b8b0:	200003b4 	.word	0x200003b4
 800b8b4:	20000270 	.word	0x20000270
 800b8b8:	2000027c 	.word	0x2000027c
 800b8bc:	20000254 	.word	0x20000254

0800b8c0 <imu_interfaces__srv__ImuCalibration_Request__rosidl_typesupport_introspection_c__ImuCalibration_Request_init_function>:
 800b8c0:	f004 bf48 	b.w	8010754 <imu_interfaces__srv__ImuCalibration_Request__init>

0800b8c4 <imu_interfaces__srv__ImuCalibration_Request__rosidl_typesupport_introspection_c__ImuCalibration_Request_fini_function>:
 800b8c4:	f004 bf58 	b.w	8010778 <imu_interfaces__srv__ImuCalibration_Request__fini>

0800b8c8 <imu_interfaces__srv__ImuCalibration_Response__rosidl_typesupport_introspection_c__ImuCalibration_Response_init_function>:
 800b8c8:	f004 bf5a 	b.w	8010780 <imu_interfaces__srv__ImuCalibration_Response__init>

0800b8cc <imu_interfaces__srv__ImuCalibration_Response__rosidl_typesupport_introspection_c__ImuCalibration_Response_fini_function>:
 800b8cc:	f004 bf5c 	b.w	8010788 <imu_interfaces__srv__ImuCalibration_Response__fini>

0800b8d0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__imu_interfaces__srv__ImuCalibration_Request>:
 800b8d0:	b508      	push	{r3, lr}
 800b8d2:	f004 fae1 	bl	800fe98 <rosidl_typesupport_introspection_c__get_message_type_support_handle__sensor_msgs__msg__Imu>
 800b8d6:	4b06      	ldr	r3, [pc, #24]	@ (800b8f0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__imu_interfaces__srv__ImuCalibration_Request+0x20>)
 800b8d8:	4906      	ldr	r1, [pc, #24]	@ (800b8f4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__imu_interfaces__srv__ImuCalibration_Request+0x24>)
 800b8da:	681a      	ldr	r2, [r3, #0]
 800b8dc:	60c8      	str	r0, [r1, #12]
 800b8de:	b10a      	cbz	r2, 800b8e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__imu_interfaces__srv__ImuCalibration_Request+0x14>
 800b8e0:	4803      	ldr	r0, [pc, #12]	@ (800b8f0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__imu_interfaces__srv__ImuCalibration_Request+0x20>)
 800b8e2:	bd08      	pop	{r3, pc}
 800b8e4:	4a04      	ldr	r2, [pc, #16]	@ (800b8f8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__imu_interfaces__srv__ImuCalibration_Request+0x28>)
 800b8e6:	4802      	ldr	r0, [pc, #8]	@ (800b8f0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__imu_interfaces__srv__ImuCalibration_Request+0x20>)
 800b8e8:	6812      	ldr	r2, [r2, #0]
 800b8ea:	601a      	str	r2, [r3, #0]
 800b8ec:	bd08      	pop	{r3, pc}
 800b8ee:	bf00      	nop
 800b8f0:	200002c4 	.word	0x200002c4
 800b8f4:	20000288 	.word	0x20000288
 800b8f8:	200003b8 	.word	0x200003b8

0800b8fc <rosidl_typesupport_introspection_c__get_message_type_support_handle__imu_interfaces__srv__ImuCalibration_Response>:
 800b8fc:	4b04      	ldr	r3, [pc, #16]	@ (800b910 <rosidl_typesupport_introspection_c__get_message_type_support_handle__imu_interfaces__srv__ImuCalibration_Response+0x14>)
 800b8fe:	681a      	ldr	r2, [r3, #0]
 800b900:	b10a      	cbz	r2, 800b906 <rosidl_typesupport_introspection_c__get_message_type_support_handle__imu_interfaces__srv__ImuCalibration_Response+0xa>
 800b902:	4803      	ldr	r0, [pc, #12]	@ (800b910 <rosidl_typesupport_introspection_c__get_message_type_support_handle__imu_interfaces__srv__ImuCalibration_Response+0x14>)
 800b904:	4770      	bx	lr
 800b906:	4a03      	ldr	r2, [pc, #12]	@ (800b914 <rosidl_typesupport_introspection_c__get_message_type_support_handle__imu_interfaces__srv__ImuCalibration_Response+0x18>)
 800b908:	4801      	ldr	r0, [pc, #4]	@ (800b910 <rosidl_typesupport_introspection_c__get_message_type_support_handle__imu_interfaces__srv__ImuCalibration_Response+0x14>)
 800b90a:	6812      	ldr	r2, [r2, #0]
 800b90c:	601a      	str	r2, [r3, #0]
 800b90e:	4770      	bx	lr
 800b910:	2000030c 	.word	0x2000030c
 800b914:	200003b8 	.word	0x200003b8

0800b918 <rosidl_typesupport_introspection_c__get_service_type_support_handle__imu_interfaces__srv__ImuCalibration>:
 800b918:	4b16      	ldr	r3, [pc, #88]	@ (800b974 <rosidl_typesupport_introspection_c__get_service_type_support_handle__imu_interfaces__srv__ImuCalibration+0x5c>)
 800b91a:	681a      	ldr	r2, [r3, #0]
 800b91c:	b510      	push	{r4, lr}
 800b91e:	b132      	cbz	r2, 800b92e <rosidl_typesupport_introspection_c__get_service_type_support_handle__imu_interfaces__srv__ImuCalibration+0x16>
 800b920:	685c      	ldr	r4, [r3, #4]
 800b922:	68a3      	ldr	r3, [r4, #8]
 800b924:	b153      	cbz	r3, 800b93c <rosidl_typesupport_introspection_c__get_service_type_support_handle__imu_interfaces__srv__ImuCalibration+0x24>
 800b926:	68e3      	ldr	r3, [r4, #12]
 800b928:	b1a3      	cbz	r3, 800b954 <rosidl_typesupport_introspection_c__get_service_type_support_handle__imu_interfaces__srv__ImuCalibration+0x3c>
 800b92a:	4812      	ldr	r0, [pc, #72]	@ (800b974 <rosidl_typesupport_introspection_c__get_service_type_support_handle__imu_interfaces__srv__ImuCalibration+0x5c>)
 800b92c:	bd10      	pop	{r4, pc}
 800b92e:	4a12      	ldr	r2, [pc, #72]	@ (800b978 <rosidl_typesupport_introspection_c__get_service_type_support_handle__imu_interfaces__srv__ImuCalibration+0x60>)
 800b930:	685c      	ldr	r4, [r3, #4]
 800b932:	6812      	ldr	r2, [r2, #0]
 800b934:	601a      	str	r2, [r3, #0]
 800b936:	68a3      	ldr	r3, [r4, #8]
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d1f4      	bne.n	800b926 <rosidl_typesupport_introspection_c__get_service_type_support_handle__imu_interfaces__srv__ImuCalibration+0xe>
 800b93c:	f004 faac 	bl	800fe98 <rosidl_typesupport_introspection_c__get_message_type_support_handle__sensor_msgs__msg__Imu>
 800b940:	4b0e      	ldr	r3, [pc, #56]	@ (800b97c <rosidl_typesupport_introspection_c__get_service_type_support_handle__imu_interfaces__srv__ImuCalibration+0x64>)
 800b942:	490f      	ldr	r1, [pc, #60]	@ (800b980 <rosidl_typesupport_introspection_c__get_service_type_support_handle__imu_interfaces__srv__ImuCalibration+0x68>)
 800b944:	681a      	ldr	r2, [r3, #0]
 800b946:	60c8      	str	r0, [r1, #12]
 800b948:	b17a      	cbz	r2, 800b96a <rosidl_typesupport_introspection_c__get_service_type_support_handle__imu_interfaces__srv__ImuCalibration+0x52>
 800b94a:	685b      	ldr	r3, [r3, #4]
 800b94c:	60a3      	str	r3, [r4, #8]
 800b94e:	68e3      	ldr	r3, [r4, #12]
 800b950:	2b00      	cmp	r3, #0
 800b952:	d1ea      	bne.n	800b92a <rosidl_typesupport_introspection_c__get_service_type_support_handle__imu_interfaces__srv__ImuCalibration+0x12>
 800b954:	4b0b      	ldr	r3, [pc, #44]	@ (800b984 <rosidl_typesupport_introspection_c__get_service_type_support_handle__imu_interfaces__srv__ImuCalibration+0x6c>)
 800b956:	681a      	ldr	r2, [r3, #0]
 800b958:	b11a      	cbz	r2, 800b962 <rosidl_typesupport_introspection_c__get_service_type_support_handle__imu_interfaces__srv__ImuCalibration+0x4a>
 800b95a:	685b      	ldr	r3, [r3, #4]
 800b95c:	4805      	ldr	r0, [pc, #20]	@ (800b974 <rosidl_typesupport_introspection_c__get_service_type_support_handle__imu_interfaces__srv__ImuCalibration+0x5c>)
 800b95e:	60e3      	str	r3, [r4, #12]
 800b960:	bd10      	pop	{r4, pc}
 800b962:	4a05      	ldr	r2, [pc, #20]	@ (800b978 <rosidl_typesupport_introspection_c__get_service_type_support_handle__imu_interfaces__srv__ImuCalibration+0x60>)
 800b964:	6812      	ldr	r2, [r2, #0]
 800b966:	601a      	str	r2, [r3, #0]
 800b968:	e7f7      	b.n	800b95a <rosidl_typesupport_introspection_c__get_service_type_support_handle__imu_interfaces__srv__ImuCalibration+0x42>
 800b96a:	4a03      	ldr	r2, [pc, #12]	@ (800b978 <rosidl_typesupport_introspection_c__get_service_type_support_handle__imu_interfaces__srv__ImuCalibration+0x60>)
 800b96c:	6812      	ldr	r2, [r2, #0]
 800b96e:	601a      	str	r2, [r3, #0]
 800b970:	e7eb      	b.n	800b94a <rosidl_typesupport_introspection_c__get_service_type_support_handle__imu_interfaces__srv__ImuCalibration+0x32>
 800b972:	bf00      	nop
 800b974:	20000328 	.word	0x20000328
 800b978:	200003b8 	.word	0x200003b8
 800b97c:	200002c4 	.word	0x200002c4
 800b980:	20000288 	.word	0x20000288
 800b984:	2000030c 	.word	0x2000030c

0800b988 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__imu_interfaces__srv__ImuCalibration_Request>:
 800b988:	4800      	ldr	r0, [pc, #0]	@ (800b98c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__imu_interfaces__srv__ImuCalibration_Request+0x4>)
 800b98a:	4770      	bx	lr
 800b98c:	20000350 	.word	0x20000350

0800b990 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__imu_interfaces__srv__ImuCalibration_Response>:
 800b990:	4800      	ldr	r0, [pc, #0]	@ (800b994 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__imu_interfaces__srv__ImuCalibration_Response+0x4>)
 800b992:	4770      	bx	lr
 800b994:	2000035c 	.word	0x2000035c

0800b998 <get_serialized_size_imu_interfaces__srv__ImuCalibration_Request>:
 800b998:	b108      	cbz	r0, 800b99e <get_serialized_size_imu_interfaces__srv__ImuCalibration_Request+0x6>
 800b99a:	f004 bacf 	b.w	800ff3c <get_serialized_size_sensor_msgs__msg__Imu>
 800b99e:	4770      	bx	lr

0800b9a0 <_ImuCalibration_Request__max_serialized_size>:
 800b9a0:	b500      	push	{lr}
 800b9a2:	b083      	sub	sp, #12
 800b9a4:	2301      	movs	r3, #1
 800b9a6:	2100      	movs	r1, #0
 800b9a8:	f10d 0007 	add.w	r0, sp, #7
 800b9ac:	f88d 3007 	strb.w	r3, [sp, #7]
 800b9b0:	f004 fb42 	bl	8010038 <max_serialized_size_sensor_msgs__msg__Imu>
 800b9b4:	b003      	add	sp, #12
 800b9b6:	f85d fb04 	ldr.w	pc, [sp], #4
 800b9ba:	bf00      	nop

0800b9bc <_ImuCalibration_Response__max_serialized_size>:
 800b9bc:	b508      	push	{r3, lr}
 800b9be:	2101      	movs	r1, #1
 800b9c0:	2000      	movs	r0, #0
 800b9c2:	f001 fb85 	bl	800d0d0 <ucdr_alignment>
 800b9c6:	3001      	adds	r0, #1
 800b9c8:	bd08      	pop	{r3, pc}
 800b9ca:	bf00      	nop

0800b9cc <_ImuCalibration_Response__cdr_deserialize>:
 800b9cc:	b109      	cbz	r1, 800b9d2 <_ImuCalibration_Response__cdr_deserialize+0x6>
 800b9ce:	f000 b881 	b.w	800bad4 <ucdr_deserialize_bool>
 800b9d2:	4608      	mov	r0, r1
 800b9d4:	4770      	bx	lr
 800b9d6:	bf00      	nop

0800b9d8 <_ImuCalibration_Request__get_serialized_size>:
 800b9d8:	b110      	cbz	r0, 800b9e0 <_ImuCalibration_Request__get_serialized_size+0x8>
 800b9da:	2100      	movs	r1, #0
 800b9dc:	f004 baae 	b.w	800ff3c <get_serialized_size_sensor_msgs__msg__Imu>
 800b9e0:	4770      	bx	lr
 800b9e2:	bf00      	nop

0800b9e4 <_ImuCalibration_Request__cdr_deserialize>:
 800b9e4:	b570      	push	{r4, r5, r6, lr}
 800b9e6:	460c      	mov	r4, r1
 800b9e8:	b149      	cbz	r1, 800b9fe <_ImuCalibration_Request__cdr_deserialize+0x1a>
 800b9ea:	4605      	mov	r5, r0
 800b9ec:	f004 fb5e 	bl	80100ac <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__sensor_msgs__msg__Imu>
 800b9f0:	6843      	ldr	r3, [r0, #4]
 800b9f2:	4621      	mov	r1, r4
 800b9f4:	4628      	mov	r0, r5
 800b9f6:	68db      	ldr	r3, [r3, #12]
 800b9f8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b9fc:	4718      	bx	r3
 800b9fe:	4608      	mov	r0, r1
 800ba00:	bd70      	pop	{r4, r5, r6, pc}
 800ba02:	bf00      	nop

0800ba04 <_ImuCalibration_Request__cdr_serialize>:
 800ba04:	b158      	cbz	r0, 800ba1e <_ImuCalibration_Request__cdr_serialize+0x1a>
 800ba06:	b570      	push	{r4, r5, r6, lr}
 800ba08:	460d      	mov	r5, r1
 800ba0a:	4604      	mov	r4, r0
 800ba0c:	f004 fb4e 	bl	80100ac <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__sensor_msgs__msg__Imu>
 800ba10:	6843      	ldr	r3, [r0, #4]
 800ba12:	4629      	mov	r1, r5
 800ba14:	4620      	mov	r0, r4
 800ba16:	689b      	ldr	r3, [r3, #8]
 800ba18:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ba1c:	4718      	bx	r3
 800ba1e:	4770      	bx	lr

0800ba20 <get_serialized_size_imu_interfaces__srv__ImuCalibration_Response>:
 800ba20:	b138      	cbz	r0, 800ba32 <get_serialized_size_imu_interfaces__srv__ImuCalibration_Response+0x12>
 800ba22:	b508      	push	{r3, lr}
 800ba24:	460b      	mov	r3, r1
 800ba26:	4618      	mov	r0, r3
 800ba28:	2101      	movs	r1, #1
 800ba2a:	f001 fb51 	bl	800d0d0 <ucdr_alignment>
 800ba2e:	3001      	adds	r0, #1
 800ba30:	bd08      	pop	{r3, pc}
 800ba32:	4770      	bx	lr

0800ba34 <_ImuCalibration_Response__cdr_serialize>:
 800ba34:	460a      	mov	r2, r1
 800ba36:	b118      	cbz	r0, 800ba40 <_ImuCalibration_Response__cdr_serialize+0xc>
 800ba38:	7801      	ldrb	r1, [r0, #0]
 800ba3a:	4610      	mov	r0, r2
 800ba3c:	f000 b834 	b.w	800baa8 <ucdr_serialize_bool>
 800ba40:	4770      	bx	lr
 800ba42:	bf00      	nop

0800ba44 <_ImuCalibration_Response__get_serialized_size>:
 800ba44:	b130      	cbz	r0, 800ba54 <_ImuCalibration_Response__get_serialized_size+0x10>
 800ba46:	b508      	push	{r3, lr}
 800ba48:	2101      	movs	r1, #1
 800ba4a:	2000      	movs	r0, #0
 800ba4c:	f001 fb40 	bl	800d0d0 <ucdr_alignment>
 800ba50:	3001      	adds	r0, #1
 800ba52:	bd08      	pop	{r3, pc}
 800ba54:	4770      	bx	lr
 800ba56:	bf00      	nop

0800ba58 <rosidl_typesupport_microxrcedds_c__get_service_type_support_handle__imu_interfaces__srv__ImuCalibration>:
 800ba58:	4800      	ldr	r0, [pc, #0]	@ (800ba5c <rosidl_typesupport_microxrcedds_c__get_service_type_support_handle__imu_interfaces__srv__ImuCalibration+0x4>)
 800ba5a:	4770      	bx	lr
 800ba5c:	20000344 	.word	0x20000344

0800ba60 <micro_ros_string_utilities_init>:
 800ba60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba64:	b086      	sub	sp, #24
 800ba66:	460f      	mov	r7, r1
 800ba68:	4604      	mov	r4, r0
 800ba6a:	a801      	add	r0, sp, #4
 800ba6c:	f002 fd74 	bl	800e558 <rcutils_get_default_allocator>
 800ba70:	4638      	mov	r0, r7
 800ba72:	f7f4 fbdf 	bl	8000234 <strlen>
 800ba76:	f100 0801 	add.w	r8, r0, #1
 800ba7a:	9b01      	ldr	r3, [sp, #4]
 800ba7c:	9905      	ldr	r1, [sp, #20]
 800ba7e:	4605      	mov	r5, r0
 800ba80:	4640      	mov	r0, r8
 800ba82:	4798      	blx	r3
 800ba84:	4642      	mov	r2, r8
 800ba86:	4606      	mov	r6, r0
 800ba88:	2100      	movs	r1, #0
 800ba8a:	f00e fcf3 	bl	801a474 <memset>
 800ba8e:	462a      	mov	r2, r5
 800ba90:	4639      	mov	r1, r7
 800ba92:	4630      	mov	r0, r6
 800ba94:	f00e fdb7 	bl	801a606 <memcpy>
 800ba98:	4620      	mov	r0, r4
 800ba9a:	e9c4 6500 	strd	r6, r5, [r4]
 800ba9e:	f8c4 8008 	str.w	r8, [r4, #8]
 800baa2:	b006      	add	sp, #24
 800baa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800baa8 <ucdr_serialize_bool>:
 800baa8:	b538      	push	{r3, r4, r5, lr}
 800baaa:	460d      	mov	r5, r1
 800baac:	2101      	movs	r1, #1
 800baae:	4604      	mov	r4, r0
 800bab0:	f001 fac2 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800bab4:	b148      	cbz	r0, 800baca <ucdr_serialize_bool+0x22>
 800bab6:	68a3      	ldr	r3, [r4, #8]
 800bab8:	701d      	strb	r5, [r3, #0]
 800baba:	68a2      	ldr	r2, [r4, #8]
 800babc:	6923      	ldr	r3, [r4, #16]
 800babe:	2101      	movs	r1, #1
 800bac0:	440a      	add	r2, r1
 800bac2:	440b      	add	r3, r1
 800bac4:	60a2      	str	r2, [r4, #8]
 800bac6:	6123      	str	r3, [r4, #16]
 800bac8:	7561      	strb	r1, [r4, #21]
 800baca:	7da0      	ldrb	r0, [r4, #22]
 800bacc:	f080 0001 	eor.w	r0, r0, #1
 800bad0:	bd38      	pop	{r3, r4, r5, pc}
 800bad2:	bf00      	nop

0800bad4 <ucdr_deserialize_bool>:
 800bad4:	b538      	push	{r3, r4, r5, lr}
 800bad6:	460d      	mov	r5, r1
 800bad8:	2101      	movs	r1, #1
 800bada:	4604      	mov	r4, r0
 800badc:	f001 faac 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800bae0:	b160      	cbz	r0, 800bafc <ucdr_deserialize_bool+0x28>
 800bae2:	68a2      	ldr	r2, [r4, #8]
 800bae4:	6923      	ldr	r3, [r4, #16]
 800bae6:	f812 1b01 	ldrb.w	r1, [r2], #1
 800baea:	3900      	subs	r1, #0
 800baec:	bf18      	it	ne
 800baee:	2101      	movne	r1, #1
 800baf0:	7029      	strb	r1, [r5, #0]
 800baf2:	3301      	adds	r3, #1
 800baf4:	2101      	movs	r1, #1
 800baf6:	60a2      	str	r2, [r4, #8]
 800baf8:	6123      	str	r3, [r4, #16]
 800bafa:	7561      	strb	r1, [r4, #21]
 800bafc:	7da0      	ldrb	r0, [r4, #22]
 800bafe:	f080 0001 	eor.w	r0, r0, #1
 800bb02:	bd38      	pop	{r3, r4, r5, pc}

0800bb04 <ucdr_serialize_uint8_t>:
 800bb04:	b538      	push	{r3, r4, r5, lr}
 800bb06:	460d      	mov	r5, r1
 800bb08:	2101      	movs	r1, #1
 800bb0a:	4604      	mov	r4, r0
 800bb0c:	f001 fa94 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800bb10:	b148      	cbz	r0, 800bb26 <ucdr_serialize_uint8_t+0x22>
 800bb12:	68a3      	ldr	r3, [r4, #8]
 800bb14:	701d      	strb	r5, [r3, #0]
 800bb16:	68a2      	ldr	r2, [r4, #8]
 800bb18:	6923      	ldr	r3, [r4, #16]
 800bb1a:	2101      	movs	r1, #1
 800bb1c:	440a      	add	r2, r1
 800bb1e:	440b      	add	r3, r1
 800bb20:	60a2      	str	r2, [r4, #8]
 800bb22:	6123      	str	r3, [r4, #16]
 800bb24:	7561      	strb	r1, [r4, #21]
 800bb26:	7da0      	ldrb	r0, [r4, #22]
 800bb28:	f080 0001 	eor.w	r0, r0, #1
 800bb2c:	bd38      	pop	{r3, r4, r5, pc}
 800bb2e:	bf00      	nop

0800bb30 <ucdr_deserialize_uint8_t>:
 800bb30:	b538      	push	{r3, r4, r5, lr}
 800bb32:	460d      	mov	r5, r1
 800bb34:	2101      	movs	r1, #1
 800bb36:	4604      	mov	r4, r0
 800bb38:	f001 fa7e 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800bb3c:	b150      	cbz	r0, 800bb54 <ucdr_deserialize_uint8_t+0x24>
 800bb3e:	68a3      	ldr	r3, [r4, #8]
 800bb40:	781b      	ldrb	r3, [r3, #0]
 800bb42:	702b      	strb	r3, [r5, #0]
 800bb44:	68a2      	ldr	r2, [r4, #8]
 800bb46:	6923      	ldr	r3, [r4, #16]
 800bb48:	2101      	movs	r1, #1
 800bb4a:	440a      	add	r2, r1
 800bb4c:	440b      	add	r3, r1
 800bb4e:	60a2      	str	r2, [r4, #8]
 800bb50:	6123      	str	r3, [r4, #16]
 800bb52:	7561      	strb	r1, [r4, #21]
 800bb54:	7da0      	ldrb	r0, [r4, #22]
 800bb56:	f080 0001 	eor.w	r0, r0, #1
 800bb5a:	bd38      	pop	{r3, r4, r5, pc}

0800bb5c <ucdr_serialize_uint16_t>:
 800bb5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb60:	b082      	sub	sp, #8
 800bb62:	460b      	mov	r3, r1
 800bb64:	2102      	movs	r1, #2
 800bb66:	4604      	mov	r4, r0
 800bb68:	f8ad 3006 	strh.w	r3, [sp, #6]
 800bb6c:	f001 fab8 	bl	800d0e0 <ucdr_buffer_alignment>
 800bb70:	4601      	mov	r1, r0
 800bb72:	4620      	mov	r0, r4
 800bb74:	7d67      	ldrb	r7, [r4, #21]
 800bb76:	f001 faf7 	bl	800d168 <ucdr_advance_buffer>
 800bb7a:	2102      	movs	r1, #2
 800bb7c:	4620      	mov	r0, r4
 800bb7e:	f001 fa4f 	bl	800d020 <ucdr_check_buffer_available_for>
 800bb82:	bb78      	cbnz	r0, 800bbe4 <ucdr_serialize_uint16_t+0x88>
 800bb84:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800bb88:	42ab      	cmp	r3, r5
 800bb8a:	d926      	bls.n	800bbda <ucdr_serialize_uint16_t+0x7e>
 800bb8c:	1b5e      	subs	r6, r3, r5
 800bb8e:	60a3      	str	r3, [r4, #8]
 800bb90:	6923      	ldr	r3, [r4, #16]
 800bb92:	f1c6 0802 	rsb	r8, r6, #2
 800bb96:	4433      	add	r3, r6
 800bb98:	6123      	str	r3, [r4, #16]
 800bb9a:	4641      	mov	r1, r8
 800bb9c:	4620      	mov	r0, r4
 800bb9e:	f001 fa4b 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800bba2:	2800      	cmp	r0, #0
 800bba4:	d03b      	beq.n	800bc1e <ucdr_serialize_uint16_t+0xc2>
 800bba6:	7d23      	ldrb	r3, [r4, #20]
 800bba8:	2b01      	cmp	r3, #1
 800bbaa:	d04a      	beq.n	800bc42 <ucdr_serialize_uint16_t+0xe6>
 800bbac:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800bbb0:	702b      	strb	r3, [r5, #0]
 800bbb2:	2e00      	cmp	r6, #0
 800bbb4:	d040      	beq.n	800bc38 <ucdr_serialize_uint16_t+0xdc>
 800bbb6:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800bbba:	706b      	strb	r3, [r5, #1]
 800bbbc:	6923      	ldr	r3, [r4, #16]
 800bbbe:	68a2      	ldr	r2, [r4, #8]
 800bbc0:	7da0      	ldrb	r0, [r4, #22]
 800bbc2:	3302      	adds	r3, #2
 800bbc4:	1b9e      	subs	r6, r3, r6
 800bbc6:	4442      	add	r2, r8
 800bbc8:	2302      	movs	r3, #2
 800bbca:	f080 0001 	eor.w	r0, r0, #1
 800bbce:	60a2      	str	r2, [r4, #8]
 800bbd0:	6126      	str	r6, [r4, #16]
 800bbd2:	7563      	strb	r3, [r4, #21]
 800bbd4:	b002      	add	sp, #8
 800bbd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bbda:	2102      	movs	r1, #2
 800bbdc:	4620      	mov	r0, r4
 800bbde:	f001 fa2b 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800bbe2:	b190      	cbz	r0, 800bc0a <ucdr_serialize_uint16_t+0xae>
 800bbe4:	7d23      	ldrb	r3, [r4, #20]
 800bbe6:	2b01      	cmp	r3, #1
 800bbe8:	68a3      	ldr	r3, [r4, #8]
 800bbea:	d014      	beq.n	800bc16 <ucdr_serialize_uint16_t+0xba>
 800bbec:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800bbf0:	701a      	strb	r2, [r3, #0]
 800bbf2:	68a3      	ldr	r3, [r4, #8]
 800bbf4:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800bbf8:	705a      	strb	r2, [r3, #1]
 800bbfa:	68a2      	ldr	r2, [r4, #8]
 800bbfc:	6923      	ldr	r3, [r4, #16]
 800bbfe:	3202      	adds	r2, #2
 800bc00:	3302      	adds	r3, #2
 800bc02:	2102      	movs	r1, #2
 800bc04:	60a2      	str	r2, [r4, #8]
 800bc06:	6123      	str	r3, [r4, #16]
 800bc08:	7561      	strb	r1, [r4, #21]
 800bc0a:	7da0      	ldrb	r0, [r4, #22]
 800bc0c:	f080 0001 	eor.w	r0, r0, #1
 800bc10:	b002      	add	sp, #8
 800bc12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc16:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800bc1a:	801a      	strh	r2, [r3, #0]
 800bc1c:	e7ed      	b.n	800bbfa <ucdr_serialize_uint16_t+0x9e>
 800bc1e:	68a2      	ldr	r2, [r4, #8]
 800bc20:	6923      	ldr	r3, [r4, #16]
 800bc22:	7da0      	ldrb	r0, [r4, #22]
 800bc24:	7567      	strb	r7, [r4, #21]
 800bc26:	1b92      	subs	r2, r2, r6
 800bc28:	1b9b      	subs	r3, r3, r6
 800bc2a:	f080 0001 	eor.w	r0, r0, #1
 800bc2e:	60a2      	str	r2, [r4, #8]
 800bc30:	6123      	str	r3, [r4, #16]
 800bc32:	b002      	add	sp, #8
 800bc34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc38:	68a3      	ldr	r3, [r4, #8]
 800bc3a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800bc3e:	701a      	strb	r2, [r3, #0]
 800bc40:	e7bc      	b.n	800bbbc <ucdr_serialize_uint16_t+0x60>
 800bc42:	4628      	mov	r0, r5
 800bc44:	f10d 0506 	add.w	r5, sp, #6
 800bc48:	4629      	mov	r1, r5
 800bc4a:	4632      	mov	r2, r6
 800bc4c:	f00e fcdb 	bl	801a606 <memcpy>
 800bc50:	68a0      	ldr	r0, [r4, #8]
 800bc52:	4642      	mov	r2, r8
 800bc54:	19a9      	adds	r1, r5, r6
 800bc56:	f00e fcd6 	bl	801a606 <memcpy>
 800bc5a:	e7af      	b.n	800bbbc <ucdr_serialize_uint16_t+0x60>

0800bc5c <ucdr_serialize_endian_uint16_t>:
 800bc5c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bc60:	b083      	sub	sp, #12
 800bc62:	460d      	mov	r5, r1
 800bc64:	2102      	movs	r1, #2
 800bc66:	4604      	mov	r4, r0
 800bc68:	f8ad 2006 	strh.w	r2, [sp, #6]
 800bc6c:	f001 fa38 	bl	800d0e0 <ucdr_buffer_alignment>
 800bc70:	4601      	mov	r1, r0
 800bc72:	4620      	mov	r0, r4
 800bc74:	f894 8015 	ldrb.w	r8, [r4, #21]
 800bc78:	f001 fa76 	bl	800d168 <ucdr_advance_buffer>
 800bc7c:	2102      	movs	r1, #2
 800bc7e:	4620      	mov	r0, r4
 800bc80:	f001 f9ce 	bl	800d020 <ucdr_check_buffer_available_for>
 800bc84:	bb70      	cbnz	r0, 800bce4 <ucdr_serialize_endian_uint16_t+0x88>
 800bc86:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800bc8a:	42be      	cmp	r6, r7
 800bc8c:	d925      	bls.n	800bcda <ucdr_serialize_endian_uint16_t+0x7e>
 800bc8e:	6923      	ldr	r3, [r4, #16]
 800bc90:	60a6      	str	r6, [r4, #8]
 800bc92:	1bf6      	subs	r6, r6, r7
 800bc94:	4433      	add	r3, r6
 800bc96:	f1c6 0902 	rsb	r9, r6, #2
 800bc9a:	6123      	str	r3, [r4, #16]
 800bc9c:	4649      	mov	r1, r9
 800bc9e:	4620      	mov	r0, r4
 800bca0:	f001 f9ca 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800bca4:	2800      	cmp	r0, #0
 800bca6:	d039      	beq.n	800bd1c <ucdr_serialize_endian_uint16_t+0xc0>
 800bca8:	2d01      	cmp	r5, #1
 800bcaa:	d04a      	beq.n	800bd42 <ucdr_serialize_endian_uint16_t+0xe6>
 800bcac:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800bcb0:	703b      	strb	r3, [r7, #0]
 800bcb2:	2e00      	cmp	r6, #0
 800bcb4:	d040      	beq.n	800bd38 <ucdr_serialize_endian_uint16_t+0xdc>
 800bcb6:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800bcba:	707b      	strb	r3, [r7, #1]
 800bcbc:	6923      	ldr	r3, [r4, #16]
 800bcbe:	68a2      	ldr	r2, [r4, #8]
 800bcc0:	7da0      	ldrb	r0, [r4, #22]
 800bcc2:	3302      	adds	r3, #2
 800bcc4:	444a      	add	r2, r9
 800bcc6:	1b9b      	subs	r3, r3, r6
 800bcc8:	2102      	movs	r1, #2
 800bcca:	f080 0001 	eor.w	r0, r0, #1
 800bcce:	60a2      	str	r2, [r4, #8]
 800bcd0:	6123      	str	r3, [r4, #16]
 800bcd2:	7561      	strb	r1, [r4, #21]
 800bcd4:	b003      	add	sp, #12
 800bcd6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bcda:	2102      	movs	r1, #2
 800bcdc:	4620      	mov	r0, r4
 800bcde:	f001 f9ab 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800bce2:	b188      	cbz	r0, 800bd08 <ucdr_serialize_endian_uint16_t+0xac>
 800bce4:	2d01      	cmp	r5, #1
 800bce6:	68a3      	ldr	r3, [r4, #8]
 800bce8:	d014      	beq.n	800bd14 <ucdr_serialize_endian_uint16_t+0xb8>
 800bcea:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800bcee:	701a      	strb	r2, [r3, #0]
 800bcf0:	68a3      	ldr	r3, [r4, #8]
 800bcf2:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800bcf6:	705a      	strb	r2, [r3, #1]
 800bcf8:	68a2      	ldr	r2, [r4, #8]
 800bcfa:	6923      	ldr	r3, [r4, #16]
 800bcfc:	3202      	adds	r2, #2
 800bcfe:	3302      	adds	r3, #2
 800bd00:	2102      	movs	r1, #2
 800bd02:	60a2      	str	r2, [r4, #8]
 800bd04:	6123      	str	r3, [r4, #16]
 800bd06:	7561      	strb	r1, [r4, #21]
 800bd08:	7da0      	ldrb	r0, [r4, #22]
 800bd0a:	f080 0001 	eor.w	r0, r0, #1
 800bd0e:	b003      	add	sp, #12
 800bd10:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bd14:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800bd18:	801a      	strh	r2, [r3, #0]
 800bd1a:	e7ed      	b.n	800bcf8 <ucdr_serialize_endian_uint16_t+0x9c>
 800bd1c:	68a2      	ldr	r2, [r4, #8]
 800bd1e:	6923      	ldr	r3, [r4, #16]
 800bd20:	7da0      	ldrb	r0, [r4, #22]
 800bd22:	f884 8015 	strb.w	r8, [r4, #21]
 800bd26:	1b92      	subs	r2, r2, r6
 800bd28:	1b9b      	subs	r3, r3, r6
 800bd2a:	f080 0001 	eor.w	r0, r0, #1
 800bd2e:	60a2      	str	r2, [r4, #8]
 800bd30:	6123      	str	r3, [r4, #16]
 800bd32:	b003      	add	sp, #12
 800bd34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bd38:	68a3      	ldr	r3, [r4, #8]
 800bd3a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800bd3e:	701a      	strb	r2, [r3, #0]
 800bd40:	e7bc      	b.n	800bcbc <ucdr_serialize_endian_uint16_t+0x60>
 800bd42:	f10d 0506 	add.w	r5, sp, #6
 800bd46:	4629      	mov	r1, r5
 800bd48:	4632      	mov	r2, r6
 800bd4a:	4638      	mov	r0, r7
 800bd4c:	f00e fc5b 	bl	801a606 <memcpy>
 800bd50:	68a0      	ldr	r0, [r4, #8]
 800bd52:	464a      	mov	r2, r9
 800bd54:	19a9      	adds	r1, r5, r6
 800bd56:	f00e fc56 	bl	801a606 <memcpy>
 800bd5a:	e7af      	b.n	800bcbc <ucdr_serialize_endian_uint16_t+0x60>

0800bd5c <ucdr_deserialize_uint16_t>:
 800bd5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd60:	460d      	mov	r5, r1
 800bd62:	2102      	movs	r1, #2
 800bd64:	4604      	mov	r4, r0
 800bd66:	f001 f9bb 	bl	800d0e0 <ucdr_buffer_alignment>
 800bd6a:	4601      	mov	r1, r0
 800bd6c:	4620      	mov	r0, r4
 800bd6e:	f894 8015 	ldrb.w	r8, [r4, #21]
 800bd72:	f001 f9f9 	bl	800d168 <ucdr_advance_buffer>
 800bd76:	2102      	movs	r1, #2
 800bd78:	4620      	mov	r0, r4
 800bd7a:	f001 f951 	bl	800d020 <ucdr_check_buffer_available_for>
 800bd7e:	bb60      	cbnz	r0, 800bdda <ucdr_deserialize_uint16_t+0x7e>
 800bd80:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800bd84:	42be      	cmp	r6, r7
 800bd86:	d923      	bls.n	800bdd0 <ucdr_deserialize_uint16_t+0x74>
 800bd88:	6923      	ldr	r3, [r4, #16]
 800bd8a:	60a6      	str	r6, [r4, #8]
 800bd8c:	1bf6      	subs	r6, r6, r7
 800bd8e:	4433      	add	r3, r6
 800bd90:	f1c6 0902 	rsb	r9, r6, #2
 800bd94:	6123      	str	r3, [r4, #16]
 800bd96:	4649      	mov	r1, r9
 800bd98:	4620      	mov	r0, r4
 800bd9a:	f001 f94d 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800bd9e:	2800      	cmp	r0, #0
 800bda0:	d034      	beq.n	800be0c <ucdr_deserialize_uint16_t+0xb0>
 800bda2:	7d23      	ldrb	r3, [r4, #20]
 800bda4:	2b01      	cmp	r3, #1
 800bda6:	d042      	beq.n	800be2e <ucdr_deserialize_uint16_t+0xd2>
 800bda8:	787b      	ldrb	r3, [r7, #1]
 800bdaa:	702b      	strb	r3, [r5, #0]
 800bdac:	2e00      	cmp	r6, #0
 800bdae:	d03a      	beq.n	800be26 <ucdr_deserialize_uint16_t+0xca>
 800bdb0:	783b      	ldrb	r3, [r7, #0]
 800bdb2:	706b      	strb	r3, [r5, #1]
 800bdb4:	6923      	ldr	r3, [r4, #16]
 800bdb6:	68a2      	ldr	r2, [r4, #8]
 800bdb8:	7da0      	ldrb	r0, [r4, #22]
 800bdba:	2102      	movs	r1, #2
 800bdbc:	3302      	adds	r3, #2
 800bdbe:	444a      	add	r2, r9
 800bdc0:	1b9b      	subs	r3, r3, r6
 800bdc2:	7561      	strb	r1, [r4, #21]
 800bdc4:	60a2      	str	r2, [r4, #8]
 800bdc6:	6123      	str	r3, [r4, #16]
 800bdc8:	f080 0001 	eor.w	r0, r0, #1
 800bdcc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bdd0:	2102      	movs	r1, #2
 800bdd2:	4620      	mov	r0, r4
 800bdd4:	f001 f930 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800bdd8:	b180      	cbz	r0, 800bdfc <ucdr_deserialize_uint16_t+0xa0>
 800bdda:	7d23      	ldrb	r3, [r4, #20]
 800bddc:	2b01      	cmp	r3, #1
 800bdde:	68a3      	ldr	r3, [r4, #8]
 800bde0:	d011      	beq.n	800be06 <ucdr_deserialize_uint16_t+0xaa>
 800bde2:	785b      	ldrb	r3, [r3, #1]
 800bde4:	702b      	strb	r3, [r5, #0]
 800bde6:	68a3      	ldr	r3, [r4, #8]
 800bde8:	781b      	ldrb	r3, [r3, #0]
 800bdea:	706b      	strb	r3, [r5, #1]
 800bdec:	68a2      	ldr	r2, [r4, #8]
 800bdee:	6923      	ldr	r3, [r4, #16]
 800bdf0:	3202      	adds	r2, #2
 800bdf2:	3302      	adds	r3, #2
 800bdf4:	2102      	movs	r1, #2
 800bdf6:	60a2      	str	r2, [r4, #8]
 800bdf8:	6123      	str	r3, [r4, #16]
 800bdfa:	7561      	strb	r1, [r4, #21]
 800bdfc:	7da0      	ldrb	r0, [r4, #22]
 800bdfe:	f080 0001 	eor.w	r0, r0, #1
 800be02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be06:	881b      	ldrh	r3, [r3, #0]
 800be08:	802b      	strh	r3, [r5, #0]
 800be0a:	e7ef      	b.n	800bdec <ucdr_deserialize_uint16_t+0x90>
 800be0c:	68a2      	ldr	r2, [r4, #8]
 800be0e:	6923      	ldr	r3, [r4, #16]
 800be10:	7da0      	ldrb	r0, [r4, #22]
 800be12:	f884 8015 	strb.w	r8, [r4, #21]
 800be16:	1b92      	subs	r2, r2, r6
 800be18:	1b9b      	subs	r3, r3, r6
 800be1a:	60a2      	str	r2, [r4, #8]
 800be1c:	6123      	str	r3, [r4, #16]
 800be1e:	f080 0001 	eor.w	r0, r0, #1
 800be22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be26:	68a3      	ldr	r3, [r4, #8]
 800be28:	781b      	ldrb	r3, [r3, #0]
 800be2a:	706b      	strb	r3, [r5, #1]
 800be2c:	e7c2      	b.n	800bdb4 <ucdr_deserialize_uint16_t+0x58>
 800be2e:	4639      	mov	r1, r7
 800be30:	4632      	mov	r2, r6
 800be32:	4628      	mov	r0, r5
 800be34:	f00e fbe7 	bl	801a606 <memcpy>
 800be38:	68a1      	ldr	r1, [r4, #8]
 800be3a:	464a      	mov	r2, r9
 800be3c:	19a8      	adds	r0, r5, r6
 800be3e:	f00e fbe2 	bl	801a606 <memcpy>
 800be42:	e7b7      	b.n	800bdb4 <ucdr_deserialize_uint16_t+0x58>

0800be44 <ucdr_deserialize_endian_uint16_t>:
 800be44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be48:	460e      	mov	r6, r1
 800be4a:	2102      	movs	r1, #2
 800be4c:	4604      	mov	r4, r0
 800be4e:	4615      	mov	r5, r2
 800be50:	f001 f946 	bl	800d0e0 <ucdr_buffer_alignment>
 800be54:	4601      	mov	r1, r0
 800be56:	4620      	mov	r0, r4
 800be58:	f894 9015 	ldrb.w	r9, [r4, #21]
 800be5c:	f001 f984 	bl	800d168 <ucdr_advance_buffer>
 800be60:	2102      	movs	r1, #2
 800be62:	4620      	mov	r0, r4
 800be64:	f001 f8dc 	bl	800d020 <ucdr_check_buffer_available_for>
 800be68:	bb70      	cbnz	r0, 800bec8 <ucdr_deserialize_endian_uint16_t+0x84>
 800be6a:	e9d4 7801 	ldrd	r7, r8, [r4, #4]
 800be6e:	4547      	cmp	r7, r8
 800be70:	d925      	bls.n	800bebe <ucdr_deserialize_endian_uint16_t+0x7a>
 800be72:	6923      	ldr	r3, [r4, #16]
 800be74:	60a7      	str	r7, [r4, #8]
 800be76:	eba7 0708 	sub.w	r7, r7, r8
 800be7a:	443b      	add	r3, r7
 800be7c:	f1c7 0a02 	rsb	sl, r7, #2
 800be80:	6123      	str	r3, [r4, #16]
 800be82:	4651      	mov	r1, sl
 800be84:	4620      	mov	r0, r4
 800be86:	f001 f8d7 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800be8a:	2800      	cmp	r0, #0
 800be8c:	d034      	beq.n	800bef8 <ucdr_deserialize_endian_uint16_t+0xb4>
 800be8e:	2e01      	cmp	r6, #1
 800be90:	d043      	beq.n	800bf1a <ucdr_deserialize_endian_uint16_t+0xd6>
 800be92:	f898 3001 	ldrb.w	r3, [r8, #1]
 800be96:	702b      	strb	r3, [r5, #0]
 800be98:	2f00      	cmp	r7, #0
 800be9a:	d03a      	beq.n	800bf12 <ucdr_deserialize_endian_uint16_t+0xce>
 800be9c:	f898 3000 	ldrb.w	r3, [r8]
 800bea0:	706b      	strb	r3, [r5, #1]
 800bea2:	6923      	ldr	r3, [r4, #16]
 800bea4:	68a2      	ldr	r2, [r4, #8]
 800bea6:	7da0      	ldrb	r0, [r4, #22]
 800bea8:	2102      	movs	r1, #2
 800beaa:	3302      	adds	r3, #2
 800beac:	4452      	add	r2, sl
 800beae:	1bdb      	subs	r3, r3, r7
 800beb0:	7561      	strb	r1, [r4, #21]
 800beb2:	60a2      	str	r2, [r4, #8]
 800beb4:	6123      	str	r3, [r4, #16]
 800beb6:	f080 0001 	eor.w	r0, r0, #1
 800beba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bebe:	2102      	movs	r1, #2
 800bec0:	4620      	mov	r0, r4
 800bec2:	f001 f8b9 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800bec6:	b178      	cbz	r0, 800bee8 <ucdr_deserialize_endian_uint16_t+0xa4>
 800bec8:	2e01      	cmp	r6, #1
 800beca:	68a3      	ldr	r3, [r4, #8]
 800becc:	d011      	beq.n	800bef2 <ucdr_deserialize_endian_uint16_t+0xae>
 800bece:	785b      	ldrb	r3, [r3, #1]
 800bed0:	702b      	strb	r3, [r5, #0]
 800bed2:	68a3      	ldr	r3, [r4, #8]
 800bed4:	781b      	ldrb	r3, [r3, #0]
 800bed6:	706b      	strb	r3, [r5, #1]
 800bed8:	68a2      	ldr	r2, [r4, #8]
 800beda:	6923      	ldr	r3, [r4, #16]
 800bedc:	3202      	adds	r2, #2
 800bede:	3302      	adds	r3, #2
 800bee0:	2102      	movs	r1, #2
 800bee2:	60a2      	str	r2, [r4, #8]
 800bee4:	6123      	str	r3, [r4, #16]
 800bee6:	7561      	strb	r1, [r4, #21]
 800bee8:	7da0      	ldrb	r0, [r4, #22]
 800beea:	f080 0001 	eor.w	r0, r0, #1
 800beee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bef2:	881b      	ldrh	r3, [r3, #0]
 800bef4:	802b      	strh	r3, [r5, #0]
 800bef6:	e7ef      	b.n	800bed8 <ucdr_deserialize_endian_uint16_t+0x94>
 800bef8:	68a2      	ldr	r2, [r4, #8]
 800befa:	6923      	ldr	r3, [r4, #16]
 800befc:	7da0      	ldrb	r0, [r4, #22]
 800befe:	f884 9015 	strb.w	r9, [r4, #21]
 800bf02:	1bd2      	subs	r2, r2, r7
 800bf04:	1bdb      	subs	r3, r3, r7
 800bf06:	60a2      	str	r2, [r4, #8]
 800bf08:	6123      	str	r3, [r4, #16]
 800bf0a:	f080 0001 	eor.w	r0, r0, #1
 800bf0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf12:	68a3      	ldr	r3, [r4, #8]
 800bf14:	781b      	ldrb	r3, [r3, #0]
 800bf16:	706b      	strb	r3, [r5, #1]
 800bf18:	e7c3      	b.n	800bea2 <ucdr_deserialize_endian_uint16_t+0x5e>
 800bf1a:	4641      	mov	r1, r8
 800bf1c:	463a      	mov	r2, r7
 800bf1e:	4628      	mov	r0, r5
 800bf20:	f00e fb71 	bl	801a606 <memcpy>
 800bf24:	68a1      	ldr	r1, [r4, #8]
 800bf26:	4652      	mov	r2, sl
 800bf28:	19e8      	adds	r0, r5, r7
 800bf2a:	f00e fb6c 	bl	801a606 <memcpy>
 800bf2e:	e7b8      	b.n	800bea2 <ucdr_deserialize_endian_uint16_t+0x5e>

0800bf30 <ucdr_serialize_uint32_t>:
 800bf30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf34:	b082      	sub	sp, #8
 800bf36:	4604      	mov	r4, r0
 800bf38:	9101      	str	r1, [sp, #4]
 800bf3a:	2104      	movs	r1, #4
 800bf3c:	f001 f8d0 	bl	800d0e0 <ucdr_buffer_alignment>
 800bf40:	4601      	mov	r1, r0
 800bf42:	4620      	mov	r0, r4
 800bf44:	7d67      	ldrb	r7, [r4, #21]
 800bf46:	f001 f90f 	bl	800d168 <ucdr_advance_buffer>
 800bf4a:	2104      	movs	r1, #4
 800bf4c:	4620      	mov	r0, r4
 800bf4e:	f001 f867 	bl	800d020 <ucdr_check_buffer_available_for>
 800bf52:	2800      	cmp	r0, #0
 800bf54:	d139      	bne.n	800bfca <ucdr_serialize_uint32_t+0x9a>
 800bf56:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800bf5a:	42ab      	cmp	r3, r5
 800bf5c:	d930      	bls.n	800bfc0 <ucdr_serialize_uint32_t+0x90>
 800bf5e:	1b5e      	subs	r6, r3, r5
 800bf60:	60a3      	str	r3, [r4, #8]
 800bf62:	6923      	ldr	r3, [r4, #16]
 800bf64:	f1c6 0804 	rsb	r8, r6, #4
 800bf68:	4433      	add	r3, r6
 800bf6a:	6123      	str	r3, [r4, #16]
 800bf6c:	4641      	mov	r1, r8
 800bf6e:	4620      	mov	r0, r4
 800bf70:	f001 f862 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800bf74:	2800      	cmp	r0, #0
 800bf76:	d04c      	beq.n	800c012 <ucdr_serialize_uint32_t+0xe2>
 800bf78:	7d23      	ldrb	r3, [r4, #20]
 800bf7a:	2b01      	cmp	r3, #1
 800bf7c:	d063      	beq.n	800c046 <ucdr_serialize_uint32_t+0x116>
 800bf7e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800bf82:	702b      	strb	r3, [r5, #0]
 800bf84:	2e00      	cmp	r6, #0
 800bf86:	d051      	beq.n	800c02c <ucdr_serialize_uint32_t+0xfc>
 800bf88:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800bf8c:	706b      	strb	r3, [r5, #1]
 800bf8e:	2e01      	cmp	r6, #1
 800bf90:	d050      	beq.n	800c034 <ucdr_serialize_uint32_t+0x104>
 800bf92:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800bf96:	70ab      	strb	r3, [r5, #2]
 800bf98:	2e02      	cmp	r6, #2
 800bf9a:	d04f      	beq.n	800c03c <ucdr_serialize_uint32_t+0x10c>
 800bf9c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800bfa0:	70eb      	strb	r3, [r5, #3]
 800bfa2:	6923      	ldr	r3, [r4, #16]
 800bfa4:	68a2      	ldr	r2, [r4, #8]
 800bfa6:	7da0      	ldrb	r0, [r4, #22]
 800bfa8:	3304      	adds	r3, #4
 800bfaa:	1b9e      	subs	r6, r3, r6
 800bfac:	4442      	add	r2, r8
 800bfae:	2304      	movs	r3, #4
 800bfb0:	f080 0001 	eor.w	r0, r0, #1
 800bfb4:	60a2      	str	r2, [r4, #8]
 800bfb6:	6126      	str	r6, [r4, #16]
 800bfb8:	7563      	strb	r3, [r4, #21]
 800bfba:	b002      	add	sp, #8
 800bfbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bfc0:	2104      	movs	r1, #4
 800bfc2:	4620      	mov	r0, r4
 800bfc4:	f001 f838 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800bfc8:	b1d0      	cbz	r0, 800c000 <ucdr_serialize_uint32_t+0xd0>
 800bfca:	7d23      	ldrb	r3, [r4, #20]
 800bfcc:	2b01      	cmp	r3, #1
 800bfce:	68a3      	ldr	r3, [r4, #8]
 800bfd0:	d01c      	beq.n	800c00c <ucdr_serialize_uint32_t+0xdc>
 800bfd2:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800bfd6:	701a      	strb	r2, [r3, #0]
 800bfd8:	68a3      	ldr	r3, [r4, #8]
 800bfda:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800bfde:	705a      	strb	r2, [r3, #1]
 800bfe0:	68a3      	ldr	r3, [r4, #8]
 800bfe2:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800bfe6:	709a      	strb	r2, [r3, #2]
 800bfe8:	68a3      	ldr	r3, [r4, #8]
 800bfea:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800bfee:	70da      	strb	r2, [r3, #3]
 800bff0:	68a2      	ldr	r2, [r4, #8]
 800bff2:	6923      	ldr	r3, [r4, #16]
 800bff4:	3204      	adds	r2, #4
 800bff6:	3304      	adds	r3, #4
 800bff8:	2104      	movs	r1, #4
 800bffa:	60a2      	str	r2, [r4, #8]
 800bffc:	6123      	str	r3, [r4, #16]
 800bffe:	7561      	strb	r1, [r4, #21]
 800c000:	7da0      	ldrb	r0, [r4, #22]
 800c002:	f080 0001 	eor.w	r0, r0, #1
 800c006:	b002      	add	sp, #8
 800c008:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c00c:	9a01      	ldr	r2, [sp, #4]
 800c00e:	601a      	str	r2, [r3, #0]
 800c010:	e7ee      	b.n	800bff0 <ucdr_serialize_uint32_t+0xc0>
 800c012:	68a2      	ldr	r2, [r4, #8]
 800c014:	6923      	ldr	r3, [r4, #16]
 800c016:	7da0      	ldrb	r0, [r4, #22]
 800c018:	7567      	strb	r7, [r4, #21]
 800c01a:	1b92      	subs	r2, r2, r6
 800c01c:	1b9b      	subs	r3, r3, r6
 800c01e:	f080 0001 	eor.w	r0, r0, #1
 800c022:	60a2      	str	r2, [r4, #8]
 800c024:	6123      	str	r3, [r4, #16]
 800c026:	b002      	add	sp, #8
 800c028:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c02c:	68a3      	ldr	r3, [r4, #8]
 800c02e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c032:	701a      	strb	r2, [r3, #0]
 800c034:	68a3      	ldr	r3, [r4, #8]
 800c036:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800c03a:	701a      	strb	r2, [r3, #0]
 800c03c:	68a3      	ldr	r3, [r4, #8]
 800c03e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800c042:	701a      	strb	r2, [r3, #0]
 800c044:	e7ad      	b.n	800bfa2 <ucdr_serialize_uint32_t+0x72>
 800c046:	4628      	mov	r0, r5
 800c048:	ad01      	add	r5, sp, #4
 800c04a:	4629      	mov	r1, r5
 800c04c:	4632      	mov	r2, r6
 800c04e:	f00e fada 	bl	801a606 <memcpy>
 800c052:	68a0      	ldr	r0, [r4, #8]
 800c054:	4642      	mov	r2, r8
 800c056:	19a9      	adds	r1, r5, r6
 800c058:	f00e fad5 	bl	801a606 <memcpy>
 800c05c:	e7a1      	b.n	800bfa2 <ucdr_serialize_uint32_t+0x72>
 800c05e:	bf00      	nop

0800c060 <ucdr_serialize_endian_uint32_t>:
 800c060:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c064:	b083      	sub	sp, #12
 800c066:	460d      	mov	r5, r1
 800c068:	2104      	movs	r1, #4
 800c06a:	4604      	mov	r4, r0
 800c06c:	9201      	str	r2, [sp, #4]
 800c06e:	f001 f837 	bl	800d0e0 <ucdr_buffer_alignment>
 800c072:	4601      	mov	r1, r0
 800c074:	4620      	mov	r0, r4
 800c076:	f894 8015 	ldrb.w	r8, [r4, #21]
 800c07a:	f001 f875 	bl	800d168 <ucdr_advance_buffer>
 800c07e:	2104      	movs	r1, #4
 800c080:	4620      	mov	r0, r4
 800c082:	f000 ffcd 	bl	800d020 <ucdr_check_buffer_available_for>
 800c086:	2800      	cmp	r0, #0
 800c088:	d138      	bne.n	800c0fc <ucdr_serialize_endian_uint32_t+0x9c>
 800c08a:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800c08e:	42b7      	cmp	r7, r6
 800c090:	d92f      	bls.n	800c0f2 <ucdr_serialize_endian_uint32_t+0x92>
 800c092:	6923      	ldr	r3, [r4, #16]
 800c094:	60a7      	str	r7, [r4, #8]
 800c096:	1bbf      	subs	r7, r7, r6
 800c098:	443b      	add	r3, r7
 800c09a:	f1c7 0904 	rsb	r9, r7, #4
 800c09e:	6123      	str	r3, [r4, #16]
 800c0a0:	4649      	mov	r1, r9
 800c0a2:	4620      	mov	r0, r4
 800c0a4:	f000 ffc8 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800c0a8:	2800      	cmp	r0, #0
 800c0aa:	d04a      	beq.n	800c142 <ucdr_serialize_endian_uint32_t+0xe2>
 800c0ac:	2d01      	cmp	r5, #1
 800c0ae:	d063      	beq.n	800c178 <ucdr_serialize_endian_uint32_t+0x118>
 800c0b0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800c0b4:	7033      	strb	r3, [r6, #0]
 800c0b6:	2f00      	cmp	r7, #0
 800c0b8:	d051      	beq.n	800c15e <ucdr_serialize_endian_uint32_t+0xfe>
 800c0ba:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800c0be:	7073      	strb	r3, [r6, #1]
 800c0c0:	2f01      	cmp	r7, #1
 800c0c2:	d050      	beq.n	800c166 <ucdr_serialize_endian_uint32_t+0x106>
 800c0c4:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800c0c8:	70b3      	strb	r3, [r6, #2]
 800c0ca:	2f02      	cmp	r7, #2
 800c0cc:	d04f      	beq.n	800c16e <ucdr_serialize_endian_uint32_t+0x10e>
 800c0ce:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800c0d2:	70f3      	strb	r3, [r6, #3]
 800c0d4:	6923      	ldr	r3, [r4, #16]
 800c0d6:	68a2      	ldr	r2, [r4, #8]
 800c0d8:	7da0      	ldrb	r0, [r4, #22]
 800c0da:	3304      	adds	r3, #4
 800c0dc:	444a      	add	r2, r9
 800c0de:	1bdb      	subs	r3, r3, r7
 800c0e0:	2104      	movs	r1, #4
 800c0e2:	f080 0001 	eor.w	r0, r0, #1
 800c0e6:	60a2      	str	r2, [r4, #8]
 800c0e8:	6123      	str	r3, [r4, #16]
 800c0ea:	7561      	strb	r1, [r4, #21]
 800c0ec:	b003      	add	sp, #12
 800c0ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c0f2:	2104      	movs	r1, #4
 800c0f4:	4620      	mov	r0, r4
 800c0f6:	f000 ff9f 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800c0fa:	b1c8      	cbz	r0, 800c130 <ucdr_serialize_endian_uint32_t+0xd0>
 800c0fc:	2d01      	cmp	r5, #1
 800c0fe:	68a3      	ldr	r3, [r4, #8]
 800c100:	d01c      	beq.n	800c13c <ucdr_serialize_endian_uint32_t+0xdc>
 800c102:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800c106:	701a      	strb	r2, [r3, #0]
 800c108:	68a3      	ldr	r3, [r4, #8]
 800c10a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c10e:	705a      	strb	r2, [r3, #1]
 800c110:	68a3      	ldr	r3, [r4, #8]
 800c112:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800c116:	709a      	strb	r2, [r3, #2]
 800c118:	68a3      	ldr	r3, [r4, #8]
 800c11a:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800c11e:	70da      	strb	r2, [r3, #3]
 800c120:	68a2      	ldr	r2, [r4, #8]
 800c122:	6923      	ldr	r3, [r4, #16]
 800c124:	3204      	adds	r2, #4
 800c126:	3304      	adds	r3, #4
 800c128:	2104      	movs	r1, #4
 800c12a:	60a2      	str	r2, [r4, #8]
 800c12c:	6123      	str	r3, [r4, #16]
 800c12e:	7561      	strb	r1, [r4, #21]
 800c130:	7da0      	ldrb	r0, [r4, #22]
 800c132:	f080 0001 	eor.w	r0, r0, #1
 800c136:	b003      	add	sp, #12
 800c138:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c13c:	9a01      	ldr	r2, [sp, #4]
 800c13e:	601a      	str	r2, [r3, #0]
 800c140:	e7ee      	b.n	800c120 <ucdr_serialize_endian_uint32_t+0xc0>
 800c142:	68a2      	ldr	r2, [r4, #8]
 800c144:	6923      	ldr	r3, [r4, #16]
 800c146:	7da0      	ldrb	r0, [r4, #22]
 800c148:	f884 8015 	strb.w	r8, [r4, #21]
 800c14c:	1bd2      	subs	r2, r2, r7
 800c14e:	1bdb      	subs	r3, r3, r7
 800c150:	f080 0001 	eor.w	r0, r0, #1
 800c154:	60a2      	str	r2, [r4, #8]
 800c156:	6123      	str	r3, [r4, #16]
 800c158:	b003      	add	sp, #12
 800c15a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c15e:	68a3      	ldr	r3, [r4, #8]
 800c160:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c164:	701a      	strb	r2, [r3, #0]
 800c166:	68a3      	ldr	r3, [r4, #8]
 800c168:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800c16c:	701a      	strb	r2, [r3, #0]
 800c16e:	68a3      	ldr	r3, [r4, #8]
 800c170:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800c174:	701a      	strb	r2, [r3, #0]
 800c176:	e7ad      	b.n	800c0d4 <ucdr_serialize_endian_uint32_t+0x74>
 800c178:	ad01      	add	r5, sp, #4
 800c17a:	4629      	mov	r1, r5
 800c17c:	463a      	mov	r2, r7
 800c17e:	4630      	mov	r0, r6
 800c180:	f00e fa41 	bl	801a606 <memcpy>
 800c184:	68a0      	ldr	r0, [r4, #8]
 800c186:	464a      	mov	r2, r9
 800c188:	19e9      	adds	r1, r5, r7
 800c18a:	f00e fa3c 	bl	801a606 <memcpy>
 800c18e:	e7a1      	b.n	800c0d4 <ucdr_serialize_endian_uint32_t+0x74>

0800c190 <ucdr_deserialize_uint32_t>:
 800c190:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c194:	460d      	mov	r5, r1
 800c196:	2104      	movs	r1, #4
 800c198:	4604      	mov	r4, r0
 800c19a:	f000 ffa1 	bl	800d0e0 <ucdr_buffer_alignment>
 800c19e:	4601      	mov	r1, r0
 800c1a0:	4620      	mov	r0, r4
 800c1a2:	f894 8015 	ldrb.w	r8, [r4, #21]
 800c1a6:	f000 ffdf 	bl	800d168 <ucdr_advance_buffer>
 800c1aa:	2104      	movs	r1, #4
 800c1ac:	4620      	mov	r0, r4
 800c1ae:	f000 ff37 	bl	800d020 <ucdr_check_buffer_available_for>
 800c1b2:	2800      	cmp	r0, #0
 800c1b4:	d138      	bne.n	800c228 <ucdr_deserialize_uint32_t+0x98>
 800c1b6:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800c1ba:	42b7      	cmp	r7, r6
 800c1bc:	d92f      	bls.n	800c21e <ucdr_deserialize_uint32_t+0x8e>
 800c1be:	6923      	ldr	r3, [r4, #16]
 800c1c0:	60a7      	str	r7, [r4, #8]
 800c1c2:	1bbf      	subs	r7, r7, r6
 800c1c4:	443b      	add	r3, r7
 800c1c6:	f1c7 0904 	rsb	r9, r7, #4
 800c1ca:	6123      	str	r3, [r4, #16]
 800c1cc:	4649      	mov	r1, r9
 800c1ce:	4620      	mov	r0, r4
 800c1d0:	f000 ff32 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800c1d4:	2800      	cmp	r0, #0
 800c1d6:	d046      	beq.n	800c266 <ucdr_deserialize_uint32_t+0xd6>
 800c1d8:	7d23      	ldrb	r3, [r4, #20]
 800c1da:	2b01      	cmp	r3, #1
 800c1dc:	d05c      	beq.n	800c298 <ucdr_deserialize_uint32_t+0x108>
 800c1de:	78f3      	ldrb	r3, [r6, #3]
 800c1e0:	702b      	strb	r3, [r5, #0]
 800c1e2:	2f00      	cmp	r7, #0
 800c1e4:	d04c      	beq.n	800c280 <ucdr_deserialize_uint32_t+0xf0>
 800c1e6:	78b3      	ldrb	r3, [r6, #2]
 800c1e8:	706b      	strb	r3, [r5, #1]
 800c1ea:	2f01      	cmp	r7, #1
 800c1ec:	f105 0302 	add.w	r3, r5, #2
 800c1f0:	d04a      	beq.n	800c288 <ucdr_deserialize_uint32_t+0xf8>
 800c1f2:	7873      	ldrb	r3, [r6, #1]
 800c1f4:	70ab      	strb	r3, [r5, #2]
 800c1f6:	2f02      	cmp	r7, #2
 800c1f8:	f105 0303 	add.w	r3, r5, #3
 800c1fc:	d048      	beq.n	800c290 <ucdr_deserialize_uint32_t+0x100>
 800c1fe:	7833      	ldrb	r3, [r6, #0]
 800c200:	70eb      	strb	r3, [r5, #3]
 800c202:	6923      	ldr	r3, [r4, #16]
 800c204:	68a2      	ldr	r2, [r4, #8]
 800c206:	7da0      	ldrb	r0, [r4, #22]
 800c208:	2104      	movs	r1, #4
 800c20a:	3304      	adds	r3, #4
 800c20c:	444a      	add	r2, r9
 800c20e:	1bdb      	subs	r3, r3, r7
 800c210:	7561      	strb	r1, [r4, #21]
 800c212:	60a2      	str	r2, [r4, #8]
 800c214:	6123      	str	r3, [r4, #16]
 800c216:	f080 0001 	eor.w	r0, r0, #1
 800c21a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c21e:	2104      	movs	r1, #4
 800c220:	4620      	mov	r0, r4
 800c222:	f000 ff09 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800c226:	b1b0      	cbz	r0, 800c256 <ucdr_deserialize_uint32_t+0xc6>
 800c228:	7d23      	ldrb	r3, [r4, #20]
 800c22a:	2b01      	cmp	r3, #1
 800c22c:	68a3      	ldr	r3, [r4, #8]
 800c22e:	d017      	beq.n	800c260 <ucdr_deserialize_uint32_t+0xd0>
 800c230:	78db      	ldrb	r3, [r3, #3]
 800c232:	702b      	strb	r3, [r5, #0]
 800c234:	68a3      	ldr	r3, [r4, #8]
 800c236:	789b      	ldrb	r3, [r3, #2]
 800c238:	706b      	strb	r3, [r5, #1]
 800c23a:	68a3      	ldr	r3, [r4, #8]
 800c23c:	785b      	ldrb	r3, [r3, #1]
 800c23e:	70ab      	strb	r3, [r5, #2]
 800c240:	68a3      	ldr	r3, [r4, #8]
 800c242:	781b      	ldrb	r3, [r3, #0]
 800c244:	70eb      	strb	r3, [r5, #3]
 800c246:	68a2      	ldr	r2, [r4, #8]
 800c248:	6923      	ldr	r3, [r4, #16]
 800c24a:	3204      	adds	r2, #4
 800c24c:	3304      	adds	r3, #4
 800c24e:	2104      	movs	r1, #4
 800c250:	60a2      	str	r2, [r4, #8]
 800c252:	6123      	str	r3, [r4, #16]
 800c254:	7561      	strb	r1, [r4, #21]
 800c256:	7da0      	ldrb	r0, [r4, #22]
 800c258:	f080 0001 	eor.w	r0, r0, #1
 800c25c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	602b      	str	r3, [r5, #0]
 800c264:	e7ef      	b.n	800c246 <ucdr_deserialize_uint32_t+0xb6>
 800c266:	68a2      	ldr	r2, [r4, #8]
 800c268:	6923      	ldr	r3, [r4, #16]
 800c26a:	7da0      	ldrb	r0, [r4, #22]
 800c26c:	f884 8015 	strb.w	r8, [r4, #21]
 800c270:	1bd2      	subs	r2, r2, r7
 800c272:	1bdb      	subs	r3, r3, r7
 800c274:	60a2      	str	r2, [r4, #8]
 800c276:	6123      	str	r3, [r4, #16]
 800c278:	f080 0001 	eor.w	r0, r0, #1
 800c27c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c280:	68a3      	ldr	r3, [r4, #8]
 800c282:	789b      	ldrb	r3, [r3, #2]
 800c284:	706b      	strb	r3, [r5, #1]
 800c286:	1cab      	adds	r3, r5, #2
 800c288:	68a2      	ldr	r2, [r4, #8]
 800c28a:	7852      	ldrb	r2, [r2, #1]
 800c28c:	f803 2b01 	strb.w	r2, [r3], #1
 800c290:	68a2      	ldr	r2, [r4, #8]
 800c292:	7812      	ldrb	r2, [r2, #0]
 800c294:	701a      	strb	r2, [r3, #0]
 800c296:	e7b4      	b.n	800c202 <ucdr_deserialize_uint32_t+0x72>
 800c298:	4631      	mov	r1, r6
 800c29a:	463a      	mov	r2, r7
 800c29c:	4628      	mov	r0, r5
 800c29e:	f00e f9b2 	bl	801a606 <memcpy>
 800c2a2:	68a1      	ldr	r1, [r4, #8]
 800c2a4:	464a      	mov	r2, r9
 800c2a6:	19e8      	adds	r0, r5, r7
 800c2a8:	f00e f9ad 	bl	801a606 <memcpy>
 800c2ac:	e7a9      	b.n	800c202 <ucdr_deserialize_uint32_t+0x72>
 800c2ae:	bf00      	nop

0800c2b0 <ucdr_deserialize_endian_uint32_t>:
 800c2b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c2b4:	460e      	mov	r6, r1
 800c2b6:	2104      	movs	r1, #4
 800c2b8:	4604      	mov	r4, r0
 800c2ba:	4615      	mov	r5, r2
 800c2bc:	f000 ff10 	bl	800d0e0 <ucdr_buffer_alignment>
 800c2c0:	4601      	mov	r1, r0
 800c2c2:	4620      	mov	r0, r4
 800c2c4:	f894 9015 	ldrb.w	r9, [r4, #21]
 800c2c8:	f000 ff4e 	bl	800d168 <ucdr_advance_buffer>
 800c2cc:	2104      	movs	r1, #4
 800c2ce:	4620      	mov	r0, r4
 800c2d0:	f000 fea6 	bl	800d020 <ucdr_check_buffer_available_for>
 800c2d4:	2800      	cmp	r0, #0
 800c2d6:	d13c      	bne.n	800c352 <ucdr_deserialize_endian_uint32_t+0xa2>
 800c2d8:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
 800c2dc:	42bb      	cmp	r3, r7
 800c2de:	d933      	bls.n	800c348 <ucdr_deserialize_endian_uint32_t+0x98>
 800c2e0:	eba3 0807 	sub.w	r8, r3, r7
 800c2e4:	60a3      	str	r3, [r4, #8]
 800c2e6:	6923      	ldr	r3, [r4, #16]
 800c2e8:	f1c8 0a04 	rsb	sl, r8, #4
 800c2ec:	4443      	add	r3, r8
 800c2ee:	6123      	str	r3, [r4, #16]
 800c2f0:	4651      	mov	r1, sl
 800c2f2:	4620      	mov	r0, r4
 800c2f4:	f000 fea0 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800c2f8:	2800      	cmp	r0, #0
 800c2fa:	d048      	beq.n	800c38e <ucdr_deserialize_endian_uint32_t+0xde>
 800c2fc:	2e01      	cmp	r6, #1
 800c2fe:	d061      	beq.n	800c3c4 <ucdr_deserialize_endian_uint32_t+0x114>
 800c300:	78fb      	ldrb	r3, [r7, #3]
 800c302:	702b      	strb	r3, [r5, #0]
 800c304:	f1b8 0f00 	cmp.w	r8, #0
 800c308:	d050      	beq.n	800c3ac <ucdr_deserialize_endian_uint32_t+0xfc>
 800c30a:	78bb      	ldrb	r3, [r7, #2]
 800c30c:	706b      	strb	r3, [r5, #1]
 800c30e:	f1b8 0f01 	cmp.w	r8, #1
 800c312:	f105 0302 	add.w	r3, r5, #2
 800c316:	d04d      	beq.n	800c3b4 <ucdr_deserialize_endian_uint32_t+0x104>
 800c318:	787b      	ldrb	r3, [r7, #1]
 800c31a:	70ab      	strb	r3, [r5, #2]
 800c31c:	f1b8 0f02 	cmp.w	r8, #2
 800c320:	f105 0303 	add.w	r3, r5, #3
 800c324:	d04a      	beq.n	800c3bc <ucdr_deserialize_endian_uint32_t+0x10c>
 800c326:	783b      	ldrb	r3, [r7, #0]
 800c328:	70eb      	strb	r3, [r5, #3]
 800c32a:	6923      	ldr	r3, [r4, #16]
 800c32c:	68a2      	ldr	r2, [r4, #8]
 800c32e:	7da0      	ldrb	r0, [r4, #22]
 800c330:	2104      	movs	r1, #4
 800c332:	3304      	adds	r3, #4
 800c334:	4452      	add	r2, sl
 800c336:	eba3 0308 	sub.w	r3, r3, r8
 800c33a:	7561      	strb	r1, [r4, #21]
 800c33c:	60a2      	str	r2, [r4, #8]
 800c33e:	6123      	str	r3, [r4, #16]
 800c340:	f080 0001 	eor.w	r0, r0, #1
 800c344:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c348:	2104      	movs	r1, #4
 800c34a:	4620      	mov	r0, r4
 800c34c:	f000 fe74 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800c350:	b1a8      	cbz	r0, 800c37e <ucdr_deserialize_endian_uint32_t+0xce>
 800c352:	2e01      	cmp	r6, #1
 800c354:	68a3      	ldr	r3, [r4, #8]
 800c356:	d017      	beq.n	800c388 <ucdr_deserialize_endian_uint32_t+0xd8>
 800c358:	78db      	ldrb	r3, [r3, #3]
 800c35a:	702b      	strb	r3, [r5, #0]
 800c35c:	68a3      	ldr	r3, [r4, #8]
 800c35e:	789b      	ldrb	r3, [r3, #2]
 800c360:	706b      	strb	r3, [r5, #1]
 800c362:	68a3      	ldr	r3, [r4, #8]
 800c364:	785b      	ldrb	r3, [r3, #1]
 800c366:	70ab      	strb	r3, [r5, #2]
 800c368:	68a3      	ldr	r3, [r4, #8]
 800c36a:	781b      	ldrb	r3, [r3, #0]
 800c36c:	70eb      	strb	r3, [r5, #3]
 800c36e:	68a2      	ldr	r2, [r4, #8]
 800c370:	6923      	ldr	r3, [r4, #16]
 800c372:	3204      	adds	r2, #4
 800c374:	3304      	adds	r3, #4
 800c376:	2104      	movs	r1, #4
 800c378:	60a2      	str	r2, [r4, #8]
 800c37a:	6123      	str	r3, [r4, #16]
 800c37c:	7561      	strb	r1, [r4, #21]
 800c37e:	7da0      	ldrb	r0, [r4, #22]
 800c380:	f080 0001 	eor.w	r0, r0, #1
 800c384:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c388:	681b      	ldr	r3, [r3, #0]
 800c38a:	602b      	str	r3, [r5, #0]
 800c38c:	e7ef      	b.n	800c36e <ucdr_deserialize_endian_uint32_t+0xbe>
 800c38e:	68a2      	ldr	r2, [r4, #8]
 800c390:	6923      	ldr	r3, [r4, #16]
 800c392:	7da0      	ldrb	r0, [r4, #22]
 800c394:	f884 9015 	strb.w	r9, [r4, #21]
 800c398:	eba2 0208 	sub.w	r2, r2, r8
 800c39c:	eba3 0308 	sub.w	r3, r3, r8
 800c3a0:	60a2      	str	r2, [r4, #8]
 800c3a2:	6123      	str	r3, [r4, #16]
 800c3a4:	f080 0001 	eor.w	r0, r0, #1
 800c3a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c3ac:	68a3      	ldr	r3, [r4, #8]
 800c3ae:	789b      	ldrb	r3, [r3, #2]
 800c3b0:	706b      	strb	r3, [r5, #1]
 800c3b2:	1cab      	adds	r3, r5, #2
 800c3b4:	68a2      	ldr	r2, [r4, #8]
 800c3b6:	7852      	ldrb	r2, [r2, #1]
 800c3b8:	f803 2b01 	strb.w	r2, [r3], #1
 800c3bc:	68a2      	ldr	r2, [r4, #8]
 800c3be:	7812      	ldrb	r2, [r2, #0]
 800c3c0:	701a      	strb	r2, [r3, #0]
 800c3c2:	e7b2      	b.n	800c32a <ucdr_deserialize_endian_uint32_t+0x7a>
 800c3c4:	4639      	mov	r1, r7
 800c3c6:	4642      	mov	r2, r8
 800c3c8:	4628      	mov	r0, r5
 800c3ca:	f00e f91c 	bl	801a606 <memcpy>
 800c3ce:	68a1      	ldr	r1, [r4, #8]
 800c3d0:	4652      	mov	r2, sl
 800c3d2:	eb05 0008 	add.w	r0, r5, r8
 800c3d6:	f00e f916 	bl	801a606 <memcpy>
 800c3da:	e7a6      	b.n	800c32a <ucdr_deserialize_endian_uint32_t+0x7a>

0800c3dc <ucdr_serialize_uint64_t>:
 800c3dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c3e0:	2108      	movs	r1, #8
 800c3e2:	b082      	sub	sp, #8
 800c3e4:	4604      	mov	r4, r0
 800c3e6:	e9cd 2300 	strd	r2, r3, [sp]
 800c3ea:	f000 fe79 	bl	800d0e0 <ucdr_buffer_alignment>
 800c3ee:	4601      	mov	r1, r0
 800c3f0:	4620      	mov	r0, r4
 800c3f2:	7d67      	ldrb	r7, [r4, #21]
 800c3f4:	f000 feb8 	bl	800d168 <ucdr_advance_buffer>
 800c3f8:	2108      	movs	r1, #8
 800c3fa:	4620      	mov	r0, r4
 800c3fc:	f000 fe10 	bl	800d020 <ucdr_check_buffer_available_for>
 800c400:	2800      	cmp	r0, #0
 800c402:	d14e      	bne.n	800c4a2 <ucdr_serialize_uint64_t+0xc6>
 800c404:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800c408:	42ab      	cmp	r3, r5
 800c40a:	d945      	bls.n	800c498 <ucdr_serialize_uint64_t+0xbc>
 800c40c:	1b5e      	subs	r6, r3, r5
 800c40e:	60a3      	str	r3, [r4, #8]
 800c410:	6923      	ldr	r3, [r4, #16]
 800c412:	f1c6 0808 	rsb	r8, r6, #8
 800c416:	4433      	add	r3, r6
 800c418:	6123      	str	r3, [r4, #16]
 800c41a:	4641      	mov	r1, r8
 800c41c:	4620      	mov	r0, r4
 800c41e:	f000 fe0b 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800c422:	2800      	cmp	r0, #0
 800c424:	d074      	beq.n	800c510 <ucdr_serialize_uint64_t+0x134>
 800c426:	7d23      	ldrb	r3, [r4, #20]
 800c428:	2b01      	cmp	r3, #1
 800c42a:	f000 809b 	beq.w	800c564 <ucdr_serialize_uint64_t+0x188>
 800c42e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800c432:	702b      	strb	r3, [r5, #0]
 800c434:	2e00      	cmp	r6, #0
 800c436:	d078      	beq.n	800c52a <ucdr_serialize_uint64_t+0x14e>
 800c438:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800c43c:	706b      	strb	r3, [r5, #1]
 800c43e:	2e01      	cmp	r6, #1
 800c440:	d077      	beq.n	800c532 <ucdr_serialize_uint64_t+0x156>
 800c442:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800c446:	70ab      	strb	r3, [r5, #2]
 800c448:	2e02      	cmp	r6, #2
 800c44a:	d076      	beq.n	800c53a <ucdr_serialize_uint64_t+0x15e>
 800c44c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800c450:	70eb      	strb	r3, [r5, #3]
 800c452:	2e03      	cmp	r6, #3
 800c454:	d075      	beq.n	800c542 <ucdr_serialize_uint64_t+0x166>
 800c456:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800c45a:	712b      	strb	r3, [r5, #4]
 800c45c:	2e04      	cmp	r6, #4
 800c45e:	d074      	beq.n	800c54a <ucdr_serialize_uint64_t+0x16e>
 800c460:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800c464:	716b      	strb	r3, [r5, #5]
 800c466:	2e05      	cmp	r6, #5
 800c468:	d073      	beq.n	800c552 <ucdr_serialize_uint64_t+0x176>
 800c46a:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800c46e:	71ab      	strb	r3, [r5, #6]
 800c470:	2e06      	cmp	r6, #6
 800c472:	d072      	beq.n	800c55a <ucdr_serialize_uint64_t+0x17e>
 800c474:	f89d 3000 	ldrb.w	r3, [sp]
 800c478:	71eb      	strb	r3, [r5, #7]
 800c47a:	6923      	ldr	r3, [r4, #16]
 800c47c:	68a2      	ldr	r2, [r4, #8]
 800c47e:	7da0      	ldrb	r0, [r4, #22]
 800c480:	3308      	adds	r3, #8
 800c482:	1b9e      	subs	r6, r3, r6
 800c484:	4442      	add	r2, r8
 800c486:	2308      	movs	r3, #8
 800c488:	f080 0001 	eor.w	r0, r0, #1
 800c48c:	60a2      	str	r2, [r4, #8]
 800c48e:	6126      	str	r6, [r4, #16]
 800c490:	7563      	strb	r3, [r4, #21]
 800c492:	b002      	add	sp, #8
 800c494:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c498:	2108      	movs	r1, #8
 800c49a:	4620      	mov	r0, r4
 800c49c:	f000 fdcc 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800c4a0:	b350      	cbz	r0, 800c4f8 <ucdr_serialize_uint64_t+0x11c>
 800c4a2:	7d23      	ldrb	r3, [r4, #20]
 800c4a4:	2b01      	cmp	r3, #1
 800c4a6:	d02d      	beq.n	800c504 <ucdr_serialize_uint64_t+0x128>
 800c4a8:	68a3      	ldr	r3, [r4, #8]
 800c4aa:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800c4ae:	701a      	strb	r2, [r3, #0]
 800c4b0:	68a3      	ldr	r3, [r4, #8]
 800c4b2:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c4b6:	705a      	strb	r2, [r3, #1]
 800c4b8:	68a3      	ldr	r3, [r4, #8]
 800c4ba:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800c4be:	709a      	strb	r2, [r3, #2]
 800c4c0:	68a3      	ldr	r3, [r4, #8]
 800c4c2:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800c4c6:	70da      	strb	r2, [r3, #3]
 800c4c8:	68a3      	ldr	r3, [r4, #8]
 800c4ca:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800c4ce:	711a      	strb	r2, [r3, #4]
 800c4d0:	68a3      	ldr	r3, [r4, #8]
 800c4d2:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800c4d6:	715a      	strb	r2, [r3, #5]
 800c4d8:	68a3      	ldr	r3, [r4, #8]
 800c4da:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800c4de:	719a      	strb	r2, [r3, #6]
 800c4e0:	68a3      	ldr	r3, [r4, #8]
 800c4e2:	f89d 2000 	ldrb.w	r2, [sp]
 800c4e6:	71da      	strb	r2, [r3, #7]
 800c4e8:	68a2      	ldr	r2, [r4, #8]
 800c4ea:	6923      	ldr	r3, [r4, #16]
 800c4ec:	3208      	adds	r2, #8
 800c4ee:	3308      	adds	r3, #8
 800c4f0:	2108      	movs	r1, #8
 800c4f2:	60a2      	str	r2, [r4, #8]
 800c4f4:	6123      	str	r3, [r4, #16]
 800c4f6:	7561      	strb	r1, [r4, #21]
 800c4f8:	7da0      	ldrb	r0, [r4, #22]
 800c4fa:	f080 0001 	eor.w	r0, r0, #1
 800c4fe:	b002      	add	sp, #8
 800c500:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c504:	466b      	mov	r3, sp
 800c506:	cb03      	ldmia	r3!, {r0, r1}
 800c508:	68a3      	ldr	r3, [r4, #8]
 800c50a:	6018      	str	r0, [r3, #0]
 800c50c:	6059      	str	r1, [r3, #4]
 800c50e:	e7eb      	b.n	800c4e8 <ucdr_serialize_uint64_t+0x10c>
 800c510:	68a2      	ldr	r2, [r4, #8]
 800c512:	6923      	ldr	r3, [r4, #16]
 800c514:	7da0      	ldrb	r0, [r4, #22]
 800c516:	7567      	strb	r7, [r4, #21]
 800c518:	1b92      	subs	r2, r2, r6
 800c51a:	1b9b      	subs	r3, r3, r6
 800c51c:	f080 0001 	eor.w	r0, r0, #1
 800c520:	60a2      	str	r2, [r4, #8]
 800c522:	6123      	str	r3, [r4, #16]
 800c524:	b002      	add	sp, #8
 800c526:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c52a:	68a3      	ldr	r3, [r4, #8]
 800c52c:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c530:	701a      	strb	r2, [r3, #0]
 800c532:	68a3      	ldr	r3, [r4, #8]
 800c534:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800c538:	701a      	strb	r2, [r3, #0]
 800c53a:	68a3      	ldr	r3, [r4, #8]
 800c53c:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800c540:	701a      	strb	r2, [r3, #0]
 800c542:	68a3      	ldr	r3, [r4, #8]
 800c544:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800c548:	701a      	strb	r2, [r3, #0]
 800c54a:	68a3      	ldr	r3, [r4, #8]
 800c54c:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800c550:	701a      	strb	r2, [r3, #0]
 800c552:	68a3      	ldr	r3, [r4, #8]
 800c554:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800c558:	701a      	strb	r2, [r3, #0]
 800c55a:	68a3      	ldr	r3, [r4, #8]
 800c55c:	f89d 2000 	ldrb.w	r2, [sp]
 800c560:	701a      	strb	r2, [r3, #0]
 800c562:	e78a      	b.n	800c47a <ucdr_serialize_uint64_t+0x9e>
 800c564:	4628      	mov	r0, r5
 800c566:	466d      	mov	r5, sp
 800c568:	4629      	mov	r1, r5
 800c56a:	4632      	mov	r2, r6
 800c56c:	f00e f84b 	bl	801a606 <memcpy>
 800c570:	68a0      	ldr	r0, [r4, #8]
 800c572:	4642      	mov	r2, r8
 800c574:	19a9      	adds	r1, r5, r6
 800c576:	f00e f846 	bl	801a606 <memcpy>
 800c57a:	e77e      	b.n	800c47a <ucdr_serialize_uint64_t+0x9e>

0800c57c <ucdr_serialize_int16_t>:
 800c57c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c580:	b082      	sub	sp, #8
 800c582:	460b      	mov	r3, r1
 800c584:	2102      	movs	r1, #2
 800c586:	4604      	mov	r4, r0
 800c588:	f8ad 3006 	strh.w	r3, [sp, #6]
 800c58c:	f000 fda8 	bl	800d0e0 <ucdr_buffer_alignment>
 800c590:	4601      	mov	r1, r0
 800c592:	4620      	mov	r0, r4
 800c594:	7d67      	ldrb	r7, [r4, #21]
 800c596:	f000 fde7 	bl	800d168 <ucdr_advance_buffer>
 800c59a:	2102      	movs	r1, #2
 800c59c:	4620      	mov	r0, r4
 800c59e:	f000 fd3f 	bl	800d020 <ucdr_check_buffer_available_for>
 800c5a2:	bb78      	cbnz	r0, 800c604 <ucdr_serialize_int16_t+0x88>
 800c5a4:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800c5a8:	42ab      	cmp	r3, r5
 800c5aa:	d926      	bls.n	800c5fa <ucdr_serialize_int16_t+0x7e>
 800c5ac:	1b5e      	subs	r6, r3, r5
 800c5ae:	60a3      	str	r3, [r4, #8]
 800c5b0:	6923      	ldr	r3, [r4, #16]
 800c5b2:	f1c6 0802 	rsb	r8, r6, #2
 800c5b6:	4433      	add	r3, r6
 800c5b8:	6123      	str	r3, [r4, #16]
 800c5ba:	4641      	mov	r1, r8
 800c5bc:	4620      	mov	r0, r4
 800c5be:	f000 fd3b 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800c5c2:	2800      	cmp	r0, #0
 800c5c4:	d03b      	beq.n	800c63e <ucdr_serialize_int16_t+0xc2>
 800c5c6:	7d23      	ldrb	r3, [r4, #20]
 800c5c8:	2b01      	cmp	r3, #1
 800c5ca:	d04a      	beq.n	800c662 <ucdr_serialize_int16_t+0xe6>
 800c5cc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800c5d0:	702b      	strb	r3, [r5, #0]
 800c5d2:	2e00      	cmp	r6, #0
 800c5d4:	d040      	beq.n	800c658 <ucdr_serialize_int16_t+0xdc>
 800c5d6:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800c5da:	706b      	strb	r3, [r5, #1]
 800c5dc:	6923      	ldr	r3, [r4, #16]
 800c5de:	68a2      	ldr	r2, [r4, #8]
 800c5e0:	7da0      	ldrb	r0, [r4, #22]
 800c5e2:	3302      	adds	r3, #2
 800c5e4:	1b9e      	subs	r6, r3, r6
 800c5e6:	4442      	add	r2, r8
 800c5e8:	2302      	movs	r3, #2
 800c5ea:	f080 0001 	eor.w	r0, r0, #1
 800c5ee:	60a2      	str	r2, [r4, #8]
 800c5f0:	6126      	str	r6, [r4, #16]
 800c5f2:	7563      	strb	r3, [r4, #21]
 800c5f4:	b002      	add	sp, #8
 800c5f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c5fa:	2102      	movs	r1, #2
 800c5fc:	4620      	mov	r0, r4
 800c5fe:	f000 fd1b 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800c602:	b190      	cbz	r0, 800c62a <ucdr_serialize_int16_t+0xae>
 800c604:	7d23      	ldrb	r3, [r4, #20]
 800c606:	2b01      	cmp	r3, #1
 800c608:	68a3      	ldr	r3, [r4, #8]
 800c60a:	d014      	beq.n	800c636 <ucdr_serialize_int16_t+0xba>
 800c60c:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800c610:	701a      	strb	r2, [r3, #0]
 800c612:	68a3      	ldr	r3, [r4, #8]
 800c614:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c618:	705a      	strb	r2, [r3, #1]
 800c61a:	68a2      	ldr	r2, [r4, #8]
 800c61c:	6923      	ldr	r3, [r4, #16]
 800c61e:	3202      	adds	r2, #2
 800c620:	3302      	adds	r3, #2
 800c622:	2102      	movs	r1, #2
 800c624:	60a2      	str	r2, [r4, #8]
 800c626:	6123      	str	r3, [r4, #16]
 800c628:	7561      	strb	r1, [r4, #21]
 800c62a:	7da0      	ldrb	r0, [r4, #22]
 800c62c:	f080 0001 	eor.w	r0, r0, #1
 800c630:	b002      	add	sp, #8
 800c632:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c636:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800c63a:	801a      	strh	r2, [r3, #0]
 800c63c:	e7ed      	b.n	800c61a <ucdr_serialize_int16_t+0x9e>
 800c63e:	68a2      	ldr	r2, [r4, #8]
 800c640:	6923      	ldr	r3, [r4, #16]
 800c642:	7da0      	ldrb	r0, [r4, #22]
 800c644:	7567      	strb	r7, [r4, #21]
 800c646:	1b92      	subs	r2, r2, r6
 800c648:	1b9b      	subs	r3, r3, r6
 800c64a:	f080 0001 	eor.w	r0, r0, #1
 800c64e:	60a2      	str	r2, [r4, #8]
 800c650:	6123      	str	r3, [r4, #16]
 800c652:	b002      	add	sp, #8
 800c654:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c658:	68a3      	ldr	r3, [r4, #8]
 800c65a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c65e:	701a      	strb	r2, [r3, #0]
 800c660:	e7bc      	b.n	800c5dc <ucdr_serialize_int16_t+0x60>
 800c662:	4628      	mov	r0, r5
 800c664:	f10d 0506 	add.w	r5, sp, #6
 800c668:	4629      	mov	r1, r5
 800c66a:	4632      	mov	r2, r6
 800c66c:	f00d ffcb 	bl	801a606 <memcpy>
 800c670:	68a0      	ldr	r0, [r4, #8]
 800c672:	4642      	mov	r2, r8
 800c674:	19a9      	adds	r1, r5, r6
 800c676:	f00d ffc6 	bl	801a606 <memcpy>
 800c67a:	e7af      	b.n	800c5dc <ucdr_serialize_int16_t+0x60>

0800c67c <ucdr_deserialize_int16_t>:
 800c67c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c680:	460d      	mov	r5, r1
 800c682:	2102      	movs	r1, #2
 800c684:	4604      	mov	r4, r0
 800c686:	f000 fd2b 	bl	800d0e0 <ucdr_buffer_alignment>
 800c68a:	4601      	mov	r1, r0
 800c68c:	4620      	mov	r0, r4
 800c68e:	f894 8015 	ldrb.w	r8, [r4, #21]
 800c692:	f000 fd69 	bl	800d168 <ucdr_advance_buffer>
 800c696:	2102      	movs	r1, #2
 800c698:	4620      	mov	r0, r4
 800c69a:	f000 fcc1 	bl	800d020 <ucdr_check_buffer_available_for>
 800c69e:	bb60      	cbnz	r0, 800c6fa <ucdr_deserialize_int16_t+0x7e>
 800c6a0:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800c6a4:	42be      	cmp	r6, r7
 800c6a6:	d923      	bls.n	800c6f0 <ucdr_deserialize_int16_t+0x74>
 800c6a8:	6923      	ldr	r3, [r4, #16]
 800c6aa:	60a6      	str	r6, [r4, #8]
 800c6ac:	1bf6      	subs	r6, r6, r7
 800c6ae:	4433      	add	r3, r6
 800c6b0:	f1c6 0902 	rsb	r9, r6, #2
 800c6b4:	6123      	str	r3, [r4, #16]
 800c6b6:	4649      	mov	r1, r9
 800c6b8:	4620      	mov	r0, r4
 800c6ba:	f000 fcbd 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800c6be:	2800      	cmp	r0, #0
 800c6c0:	d034      	beq.n	800c72c <ucdr_deserialize_int16_t+0xb0>
 800c6c2:	7d23      	ldrb	r3, [r4, #20]
 800c6c4:	2b01      	cmp	r3, #1
 800c6c6:	d042      	beq.n	800c74e <ucdr_deserialize_int16_t+0xd2>
 800c6c8:	787b      	ldrb	r3, [r7, #1]
 800c6ca:	702b      	strb	r3, [r5, #0]
 800c6cc:	2e00      	cmp	r6, #0
 800c6ce:	d03a      	beq.n	800c746 <ucdr_deserialize_int16_t+0xca>
 800c6d0:	783b      	ldrb	r3, [r7, #0]
 800c6d2:	706b      	strb	r3, [r5, #1]
 800c6d4:	6923      	ldr	r3, [r4, #16]
 800c6d6:	68a2      	ldr	r2, [r4, #8]
 800c6d8:	7da0      	ldrb	r0, [r4, #22]
 800c6da:	2102      	movs	r1, #2
 800c6dc:	3302      	adds	r3, #2
 800c6de:	444a      	add	r2, r9
 800c6e0:	1b9b      	subs	r3, r3, r6
 800c6e2:	7561      	strb	r1, [r4, #21]
 800c6e4:	60a2      	str	r2, [r4, #8]
 800c6e6:	6123      	str	r3, [r4, #16]
 800c6e8:	f080 0001 	eor.w	r0, r0, #1
 800c6ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c6f0:	2102      	movs	r1, #2
 800c6f2:	4620      	mov	r0, r4
 800c6f4:	f000 fca0 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800c6f8:	b180      	cbz	r0, 800c71c <ucdr_deserialize_int16_t+0xa0>
 800c6fa:	7d23      	ldrb	r3, [r4, #20]
 800c6fc:	2b01      	cmp	r3, #1
 800c6fe:	68a3      	ldr	r3, [r4, #8]
 800c700:	d011      	beq.n	800c726 <ucdr_deserialize_int16_t+0xaa>
 800c702:	785b      	ldrb	r3, [r3, #1]
 800c704:	702b      	strb	r3, [r5, #0]
 800c706:	68a3      	ldr	r3, [r4, #8]
 800c708:	781b      	ldrb	r3, [r3, #0]
 800c70a:	706b      	strb	r3, [r5, #1]
 800c70c:	68a2      	ldr	r2, [r4, #8]
 800c70e:	6923      	ldr	r3, [r4, #16]
 800c710:	3202      	adds	r2, #2
 800c712:	3302      	adds	r3, #2
 800c714:	2102      	movs	r1, #2
 800c716:	60a2      	str	r2, [r4, #8]
 800c718:	6123      	str	r3, [r4, #16]
 800c71a:	7561      	strb	r1, [r4, #21]
 800c71c:	7da0      	ldrb	r0, [r4, #22]
 800c71e:	f080 0001 	eor.w	r0, r0, #1
 800c722:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c726:	881b      	ldrh	r3, [r3, #0]
 800c728:	802b      	strh	r3, [r5, #0]
 800c72a:	e7ef      	b.n	800c70c <ucdr_deserialize_int16_t+0x90>
 800c72c:	68a2      	ldr	r2, [r4, #8]
 800c72e:	6923      	ldr	r3, [r4, #16]
 800c730:	7da0      	ldrb	r0, [r4, #22]
 800c732:	f884 8015 	strb.w	r8, [r4, #21]
 800c736:	1b92      	subs	r2, r2, r6
 800c738:	1b9b      	subs	r3, r3, r6
 800c73a:	60a2      	str	r2, [r4, #8]
 800c73c:	6123      	str	r3, [r4, #16]
 800c73e:	f080 0001 	eor.w	r0, r0, #1
 800c742:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c746:	68a3      	ldr	r3, [r4, #8]
 800c748:	781b      	ldrb	r3, [r3, #0]
 800c74a:	706b      	strb	r3, [r5, #1]
 800c74c:	e7c2      	b.n	800c6d4 <ucdr_deserialize_int16_t+0x58>
 800c74e:	4639      	mov	r1, r7
 800c750:	4632      	mov	r2, r6
 800c752:	4628      	mov	r0, r5
 800c754:	f00d ff57 	bl	801a606 <memcpy>
 800c758:	68a1      	ldr	r1, [r4, #8]
 800c75a:	464a      	mov	r2, r9
 800c75c:	19a8      	adds	r0, r5, r6
 800c75e:	f00d ff52 	bl	801a606 <memcpy>
 800c762:	e7b7      	b.n	800c6d4 <ucdr_deserialize_int16_t+0x58>

0800c764 <ucdr_serialize_int32_t>:
 800c764:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c768:	b082      	sub	sp, #8
 800c76a:	4604      	mov	r4, r0
 800c76c:	9101      	str	r1, [sp, #4]
 800c76e:	2104      	movs	r1, #4
 800c770:	f000 fcb6 	bl	800d0e0 <ucdr_buffer_alignment>
 800c774:	4601      	mov	r1, r0
 800c776:	4620      	mov	r0, r4
 800c778:	7d67      	ldrb	r7, [r4, #21]
 800c77a:	f000 fcf5 	bl	800d168 <ucdr_advance_buffer>
 800c77e:	2104      	movs	r1, #4
 800c780:	4620      	mov	r0, r4
 800c782:	f000 fc4d 	bl	800d020 <ucdr_check_buffer_available_for>
 800c786:	2800      	cmp	r0, #0
 800c788:	d139      	bne.n	800c7fe <ucdr_serialize_int32_t+0x9a>
 800c78a:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800c78e:	42ab      	cmp	r3, r5
 800c790:	d930      	bls.n	800c7f4 <ucdr_serialize_int32_t+0x90>
 800c792:	1b5e      	subs	r6, r3, r5
 800c794:	60a3      	str	r3, [r4, #8]
 800c796:	6923      	ldr	r3, [r4, #16]
 800c798:	f1c6 0804 	rsb	r8, r6, #4
 800c79c:	4433      	add	r3, r6
 800c79e:	6123      	str	r3, [r4, #16]
 800c7a0:	4641      	mov	r1, r8
 800c7a2:	4620      	mov	r0, r4
 800c7a4:	f000 fc48 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800c7a8:	2800      	cmp	r0, #0
 800c7aa:	d04c      	beq.n	800c846 <ucdr_serialize_int32_t+0xe2>
 800c7ac:	7d23      	ldrb	r3, [r4, #20]
 800c7ae:	2b01      	cmp	r3, #1
 800c7b0:	d063      	beq.n	800c87a <ucdr_serialize_int32_t+0x116>
 800c7b2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800c7b6:	702b      	strb	r3, [r5, #0]
 800c7b8:	2e00      	cmp	r6, #0
 800c7ba:	d051      	beq.n	800c860 <ucdr_serialize_int32_t+0xfc>
 800c7bc:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800c7c0:	706b      	strb	r3, [r5, #1]
 800c7c2:	2e01      	cmp	r6, #1
 800c7c4:	d050      	beq.n	800c868 <ucdr_serialize_int32_t+0x104>
 800c7c6:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800c7ca:	70ab      	strb	r3, [r5, #2]
 800c7cc:	2e02      	cmp	r6, #2
 800c7ce:	d04f      	beq.n	800c870 <ucdr_serialize_int32_t+0x10c>
 800c7d0:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800c7d4:	70eb      	strb	r3, [r5, #3]
 800c7d6:	6923      	ldr	r3, [r4, #16]
 800c7d8:	68a2      	ldr	r2, [r4, #8]
 800c7da:	7da0      	ldrb	r0, [r4, #22]
 800c7dc:	3304      	adds	r3, #4
 800c7de:	1b9e      	subs	r6, r3, r6
 800c7e0:	4442      	add	r2, r8
 800c7e2:	2304      	movs	r3, #4
 800c7e4:	f080 0001 	eor.w	r0, r0, #1
 800c7e8:	60a2      	str	r2, [r4, #8]
 800c7ea:	6126      	str	r6, [r4, #16]
 800c7ec:	7563      	strb	r3, [r4, #21]
 800c7ee:	b002      	add	sp, #8
 800c7f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7f4:	2104      	movs	r1, #4
 800c7f6:	4620      	mov	r0, r4
 800c7f8:	f000 fc1e 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800c7fc:	b1d0      	cbz	r0, 800c834 <ucdr_serialize_int32_t+0xd0>
 800c7fe:	7d23      	ldrb	r3, [r4, #20]
 800c800:	2b01      	cmp	r3, #1
 800c802:	68a3      	ldr	r3, [r4, #8]
 800c804:	d01c      	beq.n	800c840 <ucdr_serialize_int32_t+0xdc>
 800c806:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800c80a:	701a      	strb	r2, [r3, #0]
 800c80c:	68a3      	ldr	r3, [r4, #8]
 800c80e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c812:	705a      	strb	r2, [r3, #1]
 800c814:	68a3      	ldr	r3, [r4, #8]
 800c816:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800c81a:	709a      	strb	r2, [r3, #2]
 800c81c:	68a3      	ldr	r3, [r4, #8]
 800c81e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800c822:	70da      	strb	r2, [r3, #3]
 800c824:	68a2      	ldr	r2, [r4, #8]
 800c826:	6923      	ldr	r3, [r4, #16]
 800c828:	3204      	adds	r2, #4
 800c82a:	3304      	adds	r3, #4
 800c82c:	2104      	movs	r1, #4
 800c82e:	60a2      	str	r2, [r4, #8]
 800c830:	6123      	str	r3, [r4, #16]
 800c832:	7561      	strb	r1, [r4, #21]
 800c834:	7da0      	ldrb	r0, [r4, #22]
 800c836:	f080 0001 	eor.w	r0, r0, #1
 800c83a:	b002      	add	sp, #8
 800c83c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c840:	9a01      	ldr	r2, [sp, #4]
 800c842:	601a      	str	r2, [r3, #0]
 800c844:	e7ee      	b.n	800c824 <ucdr_serialize_int32_t+0xc0>
 800c846:	68a2      	ldr	r2, [r4, #8]
 800c848:	6923      	ldr	r3, [r4, #16]
 800c84a:	7da0      	ldrb	r0, [r4, #22]
 800c84c:	7567      	strb	r7, [r4, #21]
 800c84e:	1b92      	subs	r2, r2, r6
 800c850:	1b9b      	subs	r3, r3, r6
 800c852:	f080 0001 	eor.w	r0, r0, #1
 800c856:	60a2      	str	r2, [r4, #8]
 800c858:	6123      	str	r3, [r4, #16]
 800c85a:	b002      	add	sp, #8
 800c85c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c860:	68a3      	ldr	r3, [r4, #8]
 800c862:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c866:	701a      	strb	r2, [r3, #0]
 800c868:	68a3      	ldr	r3, [r4, #8]
 800c86a:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800c86e:	701a      	strb	r2, [r3, #0]
 800c870:	68a3      	ldr	r3, [r4, #8]
 800c872:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800c876:	701a      	strb	r2, [r3, #0]
 800c878:	e7ad      	b.n	800c7d6 <ucdr_serialize_int32_t+0x72>
 800c87a:	4628      	mov	r0, r5
 800c87c:	ad01      	add	r5, sp, #4
 800c87e:	4629      	mov	r1, r5
 800c880:	4632      	mov	r2, r6
 800c882:	f00d fec0 	bl	801a606 <memcpy>
 800c886:	68a0      	ldr	r0, [r4, #8]
 800c888:	4642      	mov	r2, r8
 800c88a:	19a9      	adds	r1, r5, r6
 800c88c:	f00d febb 	bl	801a606 <memcpy>
 800c890:	e7a1      	b.n	800c7d6 <ucdr_serialize_int32_t+0x72>
 800c892:	bf00      	nop

0800c894 <ucdr_deserialize_int32_t>:
 800c894:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c898:	460d      	mov	r5, r1
 800c89a:	2104      	movs	r1, #4
 800c89c:	4604      	mov	r4, r0
 800c89e:	f000 fc1f 	bl	800d0e0 <ucdr_buffer_alignment>
 800c8a2:	4601      	mov	r1, r0
 800c8a4:	4620      	mov	r0, r4
 800c8a6:	f894 8015 	ldrb.w	r8, [r4, #21]
 800c8aa:	f000 fc5d 	bl	800d168 <ucdr_advance_buffer>
 800c8ae:	2104      	movs	r1, #4
 800c8b0:	4620      	mov	r0, r4
 800c8b2:	f000 fbb5 	bl	800d020 <ucdr_check_buffer_available_for>
 800c8b6:	2800      	cmp	r0, #0
 800c8b8:	d138      	bne.n	800c92c <ucdr_deserialize_int32_t+0x98>
 800c8ba:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800c8be:	42b7      	cmp	r7, r6
 800c8c0:	d92f      	bls.n	800c922 <ucdr_deserialize_int32_t+0x8e>
 800c8c2:	6923      	ldr	r3, [r4, #16]
 800c8c4:	60a7      	str	r7, [r4, #8]
 800c8c6:	1bbf      	subs	r7, r7, r6
 800c8c8:	443b      	add	r3, r7
 800c8ca:	f1c7 0904 	rsb	r9, r7, #4
 800c8ce:	6123      	str	r3, [r4, #16]
 800c8d0:	4649      	mov	r1, r9
 800c8d2:	4620      	mov	r0, r4
 800c8d4:	f000 fbb0 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800c8d8:	2800      	cmp	r0, #0
 800c8da:	d046      	beq.n	800c96a <ucdr_deserialize_int32_t+0xd6>
 800c8dc:	7d23      	ldrb	r3, [r4, #20]
 800c8de:	2b01      	cmp	r3, #1
 800c8e0:	d05c      	beq.n	800c99c <ucdr_deserialize_int32_t+0x108>
 800c8e2:	78f3      	ldrb	r3, [r6, #3]
 800c8e4:	702b      	strb	r3, [r5, #0]
 800c8e6:	2f00      	cmp	r7, #0
 800c8e8:	d04c      	beq.n	800c984 <ucdr_deserialize_int32_t+0xf0>
 800c8ea:	78b3      	ldrb	r3, [r6, #2]
 800c8ec:	706b      	strb	r3, [r5, #1]
 800c8ee:	2f01      	cmp	r7, #1
 800c8f0:	f105 0302 	add.w	r3, r5, #2
 800c8f4:	d04a      	beq.n	800c98c <ucdr_deserialize_int32_t+0xf8>
 800c8f6:	7873      	ldrb	r3, [r6, #1]
 800c8f8:	70ab      	strb	r3, [r5, #2]
 800c8fa:	2f02      	cmp	r7, #2
 800c8fc:	f105 0303 	add.w	r3, r5, #3
 800c900:	d048      	beq.n	800c994 <ucdr_deserialize_int32_t+0x100>
 800c902:	7833      	ldrb	r3, [r6, #0]
 800c904:	70eb      	strb	r3, [r5, #3]
 800c906:	6923      	ldr	r3, [r4, #16]
 800c908:	68a2      	ldr	r2, [r4, #8]
 800c90a:	7da0      	ldrb	r0, [r4, #22]
 800c90c:	2104      	movs	r1, #4
 800c90e:	3304      	adds	r3, #4
 800c910:	444a      	add	r2, r9
 800c912:	1bdb      	subs	r3, r3, r7
 800c914:	7561      	strb	r1, [r4, #21]
 800c916:	60a2      	str	r2, [r4, #8]
 800c918:	6123      	str	r3, [r4, #16]
 800c91a:	f080 0001 	eor.w	r0, r0, #1
 800c91e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c922:	2104      	movs	r1, #4
 800c924:	4620      	mov	r0, r4
 800c926:	f000 fb87 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800c92a:	b1b0      	cbz	r0, 800c95a <ucdr_deserialize_int32_t+0xc6>
 800c92c:	7d23      	ldrb	r3, [r4, #20]
 800c92e:	2b01      	cmp	r3, #1
 800c930:	68a3      	ldr	r3, [r4, #8]
 800c932:	d017      	beq.n	800c964 <ucdr_deserialize_int32_t+0xd0>
 800c934:	78db      	ldrb	r3, [r3, #3]
 800c936:	702b      	strb	r3, [r5, #0]
 800c938:	68a3      	ldr	r3, [r4, #8]
 800c93a:	789b      	ldrb	r3, [r3, #2]
 800c93c:	706b      	strb	r3, [r5, #1]
 800c93e:	68a3      	ldr	r3, [r4, #8]
 800c940:	785b      	ldrb	r3, [r3, #1]
 800c942:	70ab      	strb	r3, [r5, #2]
 800c944:	68a3      	ldr	r3, [r4, #8]
 800c946:	781b      	ldrb	r3, [r3, #0]
 800c948:	70eb      	strb	r3, [r5, #3]
 800c94a:	68a2      	ldr	r2, [r4, #8]
 800c94c:	6923      	ldr	r3, [r4, #16]
 800c94e:	3204      	adds	r2, #4
 800c950:	3304      	adds	r3, #4
 800c952:	2104      	movs	r1, #4
 800c954:	60a2      	str	r2, [r4, #8]
 800c956:	6123      	str	r3, [r4, #16]
 800c958:	7561      	strb	r1, [r4, #21]
 800c95a:	7da0      	ldrb	r0, [r4, #22]
 800c95c:	f080 0001 	eor.w	r0, r0, #1
 800c960:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c964:	681b      	ldr	r3, [r3, #0]
 800c966:	602b      	str	r3, [r5, #0]
 800c968:	e7ef      	b.n	800c94a <ucdr_deserialize_int32_t+0xb6>
 800c96a:	68a2      	ldr	r2, [r4, #8]
 800c96c:	6923      	ldr	r3, [r4, #16]
 800c96e:	7da0      	ldrb	r0, [r4, #22]
 800c970:	f884 8015 	strb.w	r8, [r4, #21]
 800c974:	1bd2      	subs	r2, r2, r7
 800c976:	1bdb      	subs	r3, r3, r7
 800c978:	60a2      	str	r2, [r4, #8]
 800c97a:	6123      	str	r3, [r4, #16]
 800c97c:	f080 0001 	eor.w	r0, r0, #1
 800c980:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c984:	68a3      	ldr	r3, [r4, #8]
 800c986:	789b      	ldrb	r3, [r3, #2]
 800c988:	706b      	strb	r3, [r5, #1]
 800c98a:	1cab      	adds	r3, r5, #2
 800c98c:	68a2      	ldr	r2, [r4, #8]
 800c98e:	7852      	ldrb	r2, [r2, #1]
 800c990:	f803 2b01 	strb.w	r2, [r3], #1
 800c994:	68a2      	ldr	r2, [r4, #8]
 800c996:	7812      	ldrb	r2, [r2, #0]
 800c998:	701a      	strb	r2, [r3, #0]
 800c99a:	e7b4      	b.n	800c906 <ucdr_deserialize_int32_t+0x72>
 800c99c:	4631      	mov	r1, r6
 800c99e:	463a      	mov	r2, r7
 800c9a0:	4628      	mov	r0, r5
 800c9a2:	f00d fe30 	bl	801a606 <memcpy>
 800c9a6:	68a1      	ldr	r1, [r4, #8]
 800c9a8:	464a      	mov	r2, r9
 800c9aa:	19e8      	adds	r0, r5, r7
 800c9ac:	f00d fe2b 	bl	801a606 <memcpy>
 800c9b0:	e7a9      	b.n	800c906 <ucdr_deserialize_int32_t+0x72>
 800c9b2:	bf00      	nop

0800c9b4 <ucdr_serialize_double>:
 800c9b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9b8:	2108      	movs	r1, #8
 800c9ba:	b082      	sub	sp, #8
 800c9bc:	4604      	mov	r4, r0
 800c9be:	ed8d 0b00 	vstr	d0, [sp]
 800c9c2:	f000 fb8d 	bl	800d0e0 <ucdr_buffer_alignment>
 800c9c6:	4601      	mov	r1, r0
 800c9c8:	4620      	mov	r0, r4
 800c9ca:	7d67      	ldrb	r7, [r4, #21]
 800c9cc:	f000 fbcc 	bl	800d168 <ucdr_advance_buffer>
 800c9d0:	2108      	movs	r1, #8
 800c9d2:	4620      	mov	r0, r4
 800c9d4:	f000 fb24 	bl	800d020 <ucdr_check_buffer_available_for>
 800c9d8:	2800      	cmp	r0, #0
 800c9da:	d14e      	bne.n	800ca7a <ucdr_serialize_double+0xc6>
 800c9dc:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800c9e0:	42ab      	cmp	r3, r5
 800c9e2:	d945      	bls.n	800ca70 <ucdr_serialize_double+0xbc>
 800c9e4:	1b5e      	subs	r6, r3, r5
 800c9e6:	60a3      	str	r3, [r4, #8]
 800c9e8:	6923      	ldr	r3, [r4, #16]
 800c9ea:	f1c6 0808 	rsb	r8, r6, #8
 800c9ee:	4433      	add	r3, r6
 800c9f0:	6123      	str	r3, [r4, #16]
 800c9f2:	4641      	mov	r1, r8
 800c9f4:	4620      	mov	r0, r4
 800c9f6:	f000 fb1f 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800c9fa:	2800      	cmp	r0, #0
 800c9fc:	d074      	beq.n	800cae8 <ucdr_serialize_double+0x134>
 800c9fe:	7d23      	ldrb	r3, [r4, #20]
 800ca00:	2b01      	cmp	r3, #1
 800ca02:	f000 809b 	beq.w	800cb3c <ucdr_serialize_double+0x188>
 800ca06:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800ca0a:	702b      	strb	r3, [r5, #0]
 800ca0c:	2e00      	cmp	r6, #0
 800ca0e:	d078      	beq.n	800cb02 <ucdr_serialize_double+0x14e>
 800ca10:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800ca14:	706b      	strb	r3, [r5, #1]
 800ca16:	2e01      	cmp	r6, #1
 800ca18:	d077      	beq.n	800cb0a <ucdr_serialize_double+0x156>
 800ca1a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800ca1e:	70ab      	strb	r3, [r5, #2]
 800ca20:	2e02      	cmp	r6, #2
 800ca22:	d076      	beq.n	800cb12 <ucdr_serialize_double+0x15e>
 800ca24:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800ca28:	70eb      	strb	r3, [r5, #3]
 800ca2a:	2e03      	cmp	r6, #3
 800ca2c:	d075      	beq.n	800cb1a <ucdr_serialize_double+0x166>
 800ca2e:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800ca32:	712b      	strb	r3, [r5, #4]
 800ca34:	2e04      	cmp	r6, #4
 800ca36:	d074      	beq.n	800cb22 <ucdr_serialize_double+0x16e>
 800ca38:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800ca3c:	716b      	strb	r3, [r5, #5]
 800ca3e:	2e05      	cmp	r6, #5
 800ca40:	d073      	beq.n	800cb2a <ucdr_serialize_double+0x176>
 800ca42:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800ca46:	71ab      	strb	r3, [r5, #6]
 800ca48:	2e06      	cmp	r6, #6
 800ca4a:	d072      	beq.n	800cb32 <ucdr_serialize_double+0x17e>
 800ca4c:	f89d 3000 	ldrb.w	r3, [sp]
 800ca50:	71eb      	strb	r3, [r5, #7]
 800ca52:	6923      	ldr	r3, [r4, #16]
 800ca54:	68a2      	ldr	r2, [r4, #8]
 800ca56:	7da0      	ldrb	r0, [r4, #22]
 800ca58:	3308      	adds	r3, #8
 800ca5a:	1b9e      	subs	r6, r3, r6
 800ca5c:	4442      	add	r2, r8
 800ca5e:	2308      	movs	r3, #8
 800ca60:	f080 0001 	eor.w	r0, r0, #1
 800ca64:	60a2      	str	r2, [r4, #8]
 800ca66:	6126      	str	r6, [r4, #16]
 800ca68:	7563      	strb	r3, [r4, #21]
 800ca6a:	b002      	add	sp, #8
 800ca6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca70:	2108      	movs	r1, #8
 800ca72:	4620      	mov	r0, r4
 800ca74:	f000 fae0 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800ca78:	b350      	cbz	r0, 800cad0 <ucdr_serialize_double+0x11c>
 800ca7a:	7d23      	ldrb	r3, [r4, #20]
 800ca7c:	2b01      	cmp	r3, #1
 800ca7e:	d02d      	beq.n	800cadc <ucdr_serialize_double+0x128>
 800ca80:	68a3      	ldr	r3, [r4, #8]
 800ca82:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800ca86:	701a      	strb	r2, [r3, #0]
 800ca88:	68a3      	ldr	r3, [r4, #8]
 800ca8a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800ca8e:	705a      	strb	r2, [r3, #1]
 800ca90:	68a3      	ldr	r3, [r4, #8]
 800ca92:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800ca96:	709a      	strb	r2, [r3, #2]
 800ca98:	68a3      	ldr	r3, [r4, #8]
 800ca9a:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800ca9e:	70da      	strb	r2, [r3, #3]
 800caa0:	68a3      	ldr	r3, [r4, #8]
 800caa2:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800caa6:	711a      	strb	r2, [r3, #4]
 800caa8:	68a3      	ldr	r3, [r4, #8]
 800caaa:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800caae:	715a      	strb	r2, [r3, #5]
 800cab0:	68a3      	ldr	r3, [r4, #8]
 800cab2:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800cab6:	719a      	strb	r2, [r3, #6]
 800cab8:	68a3      	ldr	r3, [r4, #8]
 800caba:	f89d 2000 	ldrb.w	r2, [sp]
 800cabe:	71da      	strb	r2, [r3, #7]
 800cac0:	68a2      	ldr	r2, [r4, #8]
 800cac2:	6923      	ldr	r3, [r4, #16]
 800cac4:	3208      	adds	r2, #8
 800cac6:	3308      	adds	r3, #8
 800cac8:	2108      	movs	r1, #8
 800caca:	60a2      	str	r2, [r4, #8]
 800cacc:	6123      	str	r3, [r4, #16]
 800cace:	7561      	strb	r1, [r4, #21]
 800cad0:	7da0      	ldrb	r0, [r4, #22]
 800cad2:	f080 0001 	eor.w	r0, r0, #1
 800cad6:	b002      	add	sp, #8
 800cad8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cadc:	466b      	mov	r3, sp
 800cade:	cb03      	ldmia	r3!, {r0, r1}
 800cae0:	68a3      	ldr	r3, [r4, #8]
 800cae2:	6018      	str	r0, [r3, #0]
 800cae4:	6059      	str	r1, [r3, #4]
 800cae6:	e7eb      	b.n	800cac0 <ucdr_serialize_double+0x10c>
 800cae8:	68a2      	ldr	r2, [r4, #8]
 800caea:	6923      	ldr	r3, [r4, #16]
 800caec:	7da0      	ldrb	r0, [r4, #22]
 800caee:	7567      	strb	r7, [r4, #21]
 800caf0:	1b92      	subs	r2, r2, r6
 800caf2:	1b9b      	subs	r3, r3, r6
 800caf4:	f080 0001 	eor.w	r0, r0, #1
 800caf8:	60a2      	str	r2, [r4, #8]
 800cafa:	6123      	str	r3, [r4, #16]
 800cafc:	b002      	add	sp, #8
 800cafe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb02:	68a3      	ldr	r3, [r4, #8]
 800cb04:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800cb08:	701a      	strb	r2, [r3, #0]
 800cb0a:	68a3      	ldr	r3, [r4, #8]
 800cb0c:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800cb10:	701a      	strb	r2, [r3, #0]
 800cb12:	68a3      	ldr	r3, [r4, #8]
 800cb14:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800cb18:	701a      	strb	r2, [r3, #0]
 800cb1a:	68a3      	ldr	r3, [r4, #8]
 800cb1c:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800cb20:	701a      	strb	r2, [r3, #0]
 800cb22:	68a3      	ldr	r3, [r4, #8]
 800cb24:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800cb28:	701a      	strb	r2, [r3, #0]
 800cb2a:	68a3      	ldr	r3, [r4, #8]
 800cb2c:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800cb30:	701a      	strb	r2, [r3, #0]
 800cb32:	68a3      	ldr	r3, [r4, #8]
 800cb34:	f89d 2000 	ldrb.w	r2, [sp]
 800cb38:	701a      	strb	r2, [r3, #0]
 800cb3a:	e78a      	b.n	800ca52 <ucdr_serialize_double+0x9e>
 800cb3c:	4628      	mov	r0, r5
 800cb3e:	466d      	mov	r5, sp
 800cb40:	4629      	mov	r1, r5
 800cb42:	4632      	mov	r2, r6
 800cb44:	f00d fd5f 	bl	801a606 <memcpy>
 800cb48:	68a0      	ldr	r0, [r4, #8]
 800cb4a:	4642      	mov	r2, r8
 800cb4c:	19a9      	adds	r1, r5, r6
 800cb4e:	f00d fd5a 	bl	801a606 <memcpy>
 800cb52:	e77e      	b.n	800ca52 <ucdr_serialize_double+0x9e>

0800cb54 <ucdr_serialize_endian_double>:
 800cb54:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cb58:	460e      	mov	r6, r1
 800cb5a:	b083      	sub	sp, #12
 800cb5c:	2108      	movs	r1, #8
 800cb5e:	4604      	mov	r4, r0
 800cb60:	ed8d 0b00 	vstr	d0, [sp]
 800cb64:	f000 fabc 	bl	800d0e0 <ucdr_buffer_alignment>
 800cb68:	4601      	mov	r1, r0
 800cb6a:	4620      	mov	r0, r4
 800cb6c:	f894 8015 	ldrb.w	r8, [r4, #21]
 800cb70:	f000 fafa 	bl	800d168 <ucdr_advance_buffer>
 800cb74:	2108      	movs	r1, #8
 800cb76:	4620      	mov	r0, r4
 800cb78:	f000 fa52 	bl	800d020 <ucdr_check_buffer_available_for>
 800cb7c:	2800      	cmp	r0, #0
 800cb7e:	d14d      	bne.n	800cc1c <ucdr_serialize_endian_double+0xc8>
 800cb80:	e9d4 5701 	ldrd	r5, r7, [r4, #4]
 800cb84:	42bd      	cmp	r5, r7
 800cb86:	d944      	bls.n	800cc12 <ucdr_serialize_endian_double+0xbe>
 800cb88:	6923      	ldr	r3, [r4, #16]
 800cb8a:	60a5      	str	r5, [r4, #8]
 800cb8c:	1bed      	subs	r5, r5, r7
 800cb8e:	442b      	add	r3, r5
 800cb90:	f1c5 0908 	rsb	r9, r5, #8
 800cb94:	6123      	str	r3, [r4, #16]
 800cb96:	4649      	mov	r1, r9
 800cb98:	4620      	mov	r0, r4
 800cb9a:	f000 fa4d 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800cb9e:	2800      	cmp	r0, #0
 800cba0:	d072      	beq.n	800cc88 <ucdr_serialize_endian_double+0x134>
 800cba2:	2e01      	cmp	r6, #1
 800cba4:	f000 809b 	beq.w	800ccde <ucdr_serialize_endian_double+0x18a>
 800cba8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800cbac:	703b      	strb	r3, [r7, #0]
 800cbae:	2d00      	cmp	r5, #0
 800cbb0:	d078      	beq.n	800cca4 <ucdr_serialize_endian_double+0x150>
 800cbb2:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800cbb6:	707b      	strb	r3, [r7, #1]
 800cbb8:	2d01      	cmp	r5, #1
 800cbba:	d077      	beq.n	800ccac <ucdr_serialize_endian_double+0x158>
 800cbbc:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800cbc0:	70bb      	strb	r3, [r7, #2]
 800cbc2:	2d02      	cmp	r5, #2
 800cbc4:	d076      	beq.n	800ccb4 <ucdr_serialize_endian_double+0x160>
 800cbc6:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800cbca:	70fb      	strb	r3, [r7, #3]
 800cbcc:	2d03      	cmp	r5, #3
 800cbce:	d075      	beq.n	800ccbc <ucdr_serialize_endian_double+0x168>
 800cbd0:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800cbd4:	713b      	strb	r3, [r7, #4]
 800cbd6:	2d04      	cmp	r5, #4
 800cbd8:	d074      	beq.n	800ccc4 <ucdr_serialize_endian_double+0x170>
 800cbda:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800cbde:	717b      	strb	r3, [r7, #5]
 800cbe0:	2d05      	cmp	r5, #5
 800cbe2:	d073      	beq.n	800cccc <ucdr_serialize_endian_double+0x178>
 800cbe4:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800cbe8:	71bb      	strb	r3, [r7, #6]
 800cbea:	2d06      	cmp	r5, #6
 800cbec:	d072      	beq.n	800ccd4 <ucdr_serialize_endian_double+0x180>
 800cbee:	f89d 3000 	ldrb.w	r3, [sp]
 800cbf2:	71fb      	strb	r3, [r7, #7]
 800cbf4:	6923      	ldr	r3, [r4, #16]
 800cbf6:	68a2      	ldr	r2, [r4, #8]
 800cbf8:	7da0      	ldrb	r0, [r4, #22]
 800cbfa:	3308      	adds	r3, #8
 800cbfc:	1b5d      	subs	r5, r3, r5
 800cbfe:	444a      	add	r2, r9
 800cc00:	2308      	movs	r3, #8
 800cc02:	f080 0001 	eor.w	r0, r0, #1
 800cc06:	60a2      	str	r2, [r4, #8]
 800cc08:	6125      	str	r5, [r4, #16]
 800cc0a:	7563      	strb	r3, [r4, #21]
 800cc0c:	b003      	add	sp, #12
 800cc0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cc12:	2108      	movs	r1, #8
 800cc14:	4620      	mov	r0, r4
 800cc16:	f000 fa0f 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800cc1a:	b348      	cbz	r0, 800cc70 <ucdr_serialize_endian_double+0x11c>
 800cc1c:	2e01      	cmp	r6, #1
 800cc1e:	d02d      	beq.n	800cc7c <ucdr_serialize_endian_double+0x128>
 800cc20:	68a3      	ldr	r3, [r4, #8]
 800cc22:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800cc26:	701a      	strb	r2, [r3, #0]
 800cc28:	68a3      	ldr	r3, [r4, #8]
 800cc2a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800cc2e:	705a      	strb	r2, [r3, #1]
 800cc30:	68a3      	ldr	r3, [r4, #8]
 800cc32:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800cc36:	709a      	strb	r2, [r3, #2]
 800cc38:	68a3      	ldr	r3, [r4, #8]
 800cc3a:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800cc3e:	70da      	strb	r2, [r3, #3]
 800cc40:	68a3      	ldr	r3, [r4, #8]
 800cc42:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800cc46:	711a      	strb	r2, [r3, #4]
 800cc48:	68a3      	ldr	r3, [r4, #8]
 800cc4a:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800cc4e:	715a      	strb	r2, [r3, #5]
 800cc50:	68a3      	ldr	r3, [r4, #8]
 800cc52:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800cc56:	719a      	strb	r2, [r3, #6]
 800cc58:	68a3      	ldr	r3, [r4, #8]
 800cc5a:	f89d 2000 	ldrb.w	r2, [sp]
 800cc5e:	71da      	strb	r2, [r3, #7]
 800cc60:	68a2      	ldr	r2, [r4, #8]
 800cc62:	6923      	ldr	r3, [r4, #16]
 800cc64:	3208      	adds	r2, #8
 800cc66:	3308      	adds	r3, #8
 800cc68:	2108      	movs	r1, #8
 800cc6a:	60a2      	str	r2, [r4, #8]
 800cc6c:	6123      	str	r3, [r4, #16]
 800cc6e:	7561      	strb	r1, [r4, #21]
 800cc70:	7da0      	ldrb	r0, [r4, #22]
 800cc72:	f080 0001 	eor.w	r0, r0, #1
 800cc76:	b003      	add	sp, #12
 800cc78:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cc7c:	466b      	mov	r3, sp
 800cc7e:	cb03      	ldmia	r3!, {r0, r1}
 800cc80:	68a3      	ldr	r3, [r4, #8]
 800cc82:	6018      	str	r0, [r3, #0]
 800cc84:	6059      	str	r1, [r3, #4]
 800cc86:	e7eb      	b.n	800cc60 <ucdr_serialize_endian_double+0x10c>
 800cc88:	68a2      	ldr	r2, [r4, #8]
 800cc8a:	6923      	ldr	r3, [r4, #16]
 800cc8c:	7da0      	ldrb	r0, [r4, #22]
 800cc8e:	f884 8015 	strb.w	r8, [r4, #21]
 800cc92:	1b52      	subs	r2, r2, r5
 800cc94:	1b5b      	subs	r3, r3, r5
 800cc96:	f080 0001 	eor.w	r0, r0, #1
 800cc9a:	60a2      	str	r2, [r4, #8]
 800cc9c:	6123      	str	r3, [r4, #16]
 800cc9e:	b003      	add	sp, #12
 800cca0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cca4:	68a3      	ldr	r3, [r4, #8]
 800cca6:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800ccaa:	701a      	strb	r2, [r3, #0]
 800ccac:	68a3      	ldr	r3, [r4, #8]
 800ccae:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800ccb2:	701a      	strb	r2, [r3, #0]
 800ccb4:	68a3      	ldr	r3, [r4, #8]
 800ccb6:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800ccba:	701a      	strb	r2, [r3, #0]
 800ccbc:	68a3      	ldr	r3, [r4, #8]
 800ccbe:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800ccc2:	701a      	strb	r2, [r3, #0]
 800ccc4:	68a3      	ldr	r3, [r4, #8]
 800ccc6:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800ccca:	701a      	strb	r2, [r3, #0]
 800cccc:	68a3      	ldr	r3, [r4, #8]
 800ccce:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800ccd2:	701a      	strb	r2, [r3, #0]
 800ccd4:	68a3      	ldr	r3, [r4, #8]
 800ccd6:	f89d 2000 	ldrb.w	r2, [sp]
 800ccda:	701a      	strb	r2, [r3, #0]
 800ccdc:	e78a      	b.n	800cbf4 <ucdr_serialize_endian_double+0xa0>
 800ccde:	466e      	mov	r6, sp
 800cce0:	4631      	mov	r1, r6
 800cce2:	462a      	mov	r2, r5
 800cce4:	4638      	mov	r0, r7
 800cce6:	f00d fc8e 	bl	801a606 <memcpy>
 800ccea:	68a0      	ldr	r0, [r4, #8]
 800ccec:	464a      	mov	r2, r9
 800ccee:	1971      	adds	r1, r6, r5
 800ccf0:	f00d fc89 	bl	801a606 <memcpy>
 800ccf4:	e77e      	b.n	800cbf4 <ucdr_serialize_endian_double+0xa0>
 800ccf6:	bf00      	nop

0800ccf8 <ucdr_deserialize_double>:
 800ccf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ccfc:	460d      	mov	r5, r1
 800ccfe:	2108      	movs	r1, #8
 800cd00:	4604      	mov	r4, r0
 800cd02:	f000 f9ed 	bl	800d0e0 <ucdr_buffer_alignment>
 800cd06:	4601      	mov	r1, r0
 800cd08:	4620      	mov	r0, r4
 800cd0a:	f894 9015 	ldrb.w	r9, [r4, #21]
 800cd0e:	f000 fa2b 	bl	800d168 <ucdr_advance_buffer>
 800cd12:	2108      	movs	r1, #8
 800cd14:	4620      	mov	r0, r4
 800cd16:	f000 f983 	bl	800d020 <ucdr_check_buffer_available_for>
 800cd1a:	2800      	cmp	r0, #0
 800cd1c:	d151      	bne.n	800cdc2 <ucdr_deserialize_double+0xca>
 800cd1e:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800cd22:	42be      	cmp	r6, r7
 800cd24:	d948      	bls.n	800cdb8 <ucdr_deserialize_double+0xc0>
 800cd26:	6923      	ldr	r3, [r4, #16]
 800cd28:	60a6      	str	r6, [r4, #8]
 800cd2a:	1bf6      	subs	r6, r6, r7
 800cd2c:	4433      	add	r3, r6
 800cd2e:	f1c6 0808 	rsb	r8, r6, #8
 800cd32:	6123      	str	r3, [r4, #16]
 800cd34:	4641      	mov	r1, r8
 800cd36:	4620      	mov	r0, r4
 800cd38:	f000 f97e 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800cd3c:	2800      	cmp	r0, #0
 800cd3e:	d06d      	beq.n	800ce1c <ucdr_deserialize_double+0x124>
 800cd40:	7d23      	ldrb	r3, [r4, #20]
 800cd42:	2b01      	cmp	r3, #1
 800cd44:	f000 8093 	beq.w	800ce6e <ucdr_deserialize_double+0x176>
 800cd48:	79fb      	ldrb	r3, [r7, #7]
 800cd4a:	702b      	strb	r3, [r5, #0]
 800cd4c:	2e00      	cmp	r6, #0
 800cd4e:	d072      	beq.n	800ce36 <ucdr_deserialize_double+0x13e>
 800cd50:	79bb      	ldrb	r3, [r7, #6]
 800cd52:	706b      	strb	r3, [r5, #1]
 800cd54:	2e01      	cmp	r6, #1
 800cd56:	f105 0302 	add.w	r3, r5, #2
 800cd5a:	d070      	beq.n	800ce3e <ucdr_deserialize_double+0x146>
 800cd5c:	797b      	ldrb	r3, [r7, #5]
 800cd5e:	70ab      	strb	r3, [r5, #2]
 800cd60:	2e02      	cmp	r6, #2
 800cd62:	f105 0303 	add.w	r3, r5, #3
 800cd66:	d06e      	beq.n	800ce46 <ucdr_deserialize_double+0x14e>
 800cd68:	793b      	ldrb	r3, [r7, #4]
 800cd6a:	70eb      	strb	r3, [r5, #3]
 800cd6c:	2e03      	cmp	r6, #3
 800cd6e:	f105 0304 	add.w	r3, r5, #4
 800cd72:	d06c      	beq.n	800ce4e <ucdr_deserialize_double+0x156>
 800cd74:	78fb      	ldrb	r3, [r7, #3]
 800cd76:	712b      	strb	r3, [r5, #4]
 800cd78:	2e04      	cmp	r6, #4
 800cd7a:	f105 0305 	add.w	r3, r5, #5
 800cd7e:	d06a      	beq.n	800ce56 <ucdr_deserialize_double+0x15e>
 800cd80:	78bb      	ldrb	r3, [r7, #2]
 800cd82:	716b      	strb	r3, [r5, #5]
 800cd84:	2e05      	cmp	r6, #5
 800cd86:	f105 0306 	add.w	r3, r5, #6
 800cd8a:	d068      	beq.n	800ce5e <ucdr_deserialize_double+0x166>
 800cd8c:	787b      	ldrb	r3, [r7, #1]
 800cd8e:	71ab      	strb	r3, [r5, #6]
 800cd90:	2e06      	cmp	r6, #6
 800cd92:	f105 0307 	add.w	r3, r5, #7
 800cd96:	d066      	beq.n	800ce66 <ucdr_deserialize_double+0x16e>
 800cd98:	783b      	ldrb	r3, [r7, #0]
 800cd9a:	71eb      	strb	r3, [r5, #7]
 800cd9c:	6923      	ldr	r3, [r4, #16]
 800cd9e:	68a2      	ldr	r2, [r4, #8]
 800cda0:	7da0      	ldrb	r0, [r4, #22]
 800cda2:	3308      	adds	r3, #8
 800cda4:	1b9e      	subs	r6, r3, r6
 800cda6:	2308      	movs	r3, #8
 800cda8:	4442      	add	r2, r8
 800cdaa:	7563      	strb	r3, [r4, #21]
 800cdac:	60a2      	str	r2, [r4, #8]
 800cdae:	6126      	str	r6, [r4, #16]
 800cdb0:	f080 0001 	eor.w	r0, r0, #1
 800cdb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cdb8:	2108      	movs	r1, #8
 800cdba:	4620      	mov	r0, r4
 800cdbc:	f000 f93c 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800cdc0:	b310      	cbz	r0, 800ce08 <ucdr_deserialize_double+0x110>
 800cdc2:	7d23      	ldrb	r3, [r4, #20]
 800cdc4:	2b01      	cmp	r3, #1
 800cdc6:	68a3      	ldr	r3, [r4, #8]
 800cdc8:	d023      	beq.n	800ce12 <ucdr_deserialize_double+0x11a>
 800cdca:	79db      	ldrb	r3, [r3, #7]
 800cdcc:	702b      	strb	r3, [r5, #0]
 800cdce:	68a3      	ldr	r3, [r4, #8]
 800cdd0:	799b      	ldrb	r3, [r3, #6]
 800cdd2:	706b      	strb	r3, [r5, #1]
 800cdd4:	68a3      	ldr	r3, [r4, #8]
 800cdd6:	795b      	ldrb	r3, [r3, #5]
 800cdd8:	70ab      	strb	r3, [r5, #2]
 800cdda:	68a3      	ldr	r3, [r4, #8]
 800cddc:	791b      	ldrb	r3, [r3, #4]
 800cdde:	70eb      	strb	r3, [r5, #3]
 800cde0:	68a3      	ldr	r3, [r4, #8]
 800cde2:	78db      	ldrb	r3, [r3, #3]
 800cde4:	712b      	strb	r3, [r5, #4]
 800cde6:	68a3      	ldr	r3, [r4, #8]
 800cde8:	789b      	ldrb	r3, [r3, #2]
 800cdea:	716b      	strb	r3, [r5, #5]
 800cdec:	68a3      	ldr	r3, [r4, #8]
 800cdee:	785b      	ldrb	r3, [r3, #1]
 800cdf0:	71ab      	strb	r3, [r5, #6]
 800cdf2:	68a3      	ldr	r3, [r4, #8]
 800cdf4:	781b      	ldrb	r3, [r3, #0]
 800cdf6:	71eb      	strb	r3, [r5, #7]
 800cdf8:	68a2      	ldr	r2, [r4, #8]
 800cdfa:	6923      	ldr	r3, [r4, #16]
 800cdfc:	3208      	adds	r2, #8
 800cdfe:	3308      	adds	r3, #8
 800ce00:	2108      	movs	r1, #8
 800ce02:	60a2      	str	r2, [r4, #8]
 800ce04:	6123      	str	r3, [r4, #16]
 800ce06:	7561      	strb	r1, [r4, #21]
 800ce08:	7da0      	ldrb	r0, [r4, #22]
 800ce0a:	f080 0001 	eor.w	r0, r0, #1
 800ce0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce12:	681a      	ldr	r2, [r3, #0]
 800ce14:	685b      	ldr	r3, [r3, #4]
 800ce16:	606b      	str	r3, [r5, #4]
 800ce18:	602a      	str	r2, [r5, #0]
 800ce1a:	e7ed      	b.n	800cdf8 <ucdr_deserialize_double+0x100>
 800ce1c:	68a2      	ldr	r2, [r4, #8]
 800ce1e:	6923      	ldr	r3, [r4, #16]
 800ce20:	7da0      	ldrb	r0, [r4, #22]
 800ce22:	f884 9015 	strb.w	r9, [r4, #21]
 800ce26:	1b92      	subs	r2, r2, r6
 800ce28:	1b9b      	subs	r3, r3, r6
 800ce2a:	60a2      	str	r2, [r4, #8]
 800ce2c:	6123      	str	r3, [r4, #16]
 800ce2e:	f080 0001 	eor.w	r0, r0, #1
 800ce32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce36:	68a3      	ldr	r3, [r4, #8]
 800ce38:	799b      	ldrb	r3, [r3, #6]
 800ce3a:	706b      	strb	r3, [r5, #1]
 800ce3c:	1cab      	adds	r3, r5, #2
 800ce3e:	68a2      	ldr	r2, [r4, #8]
 800ce40:	7952      	ldrb	r2, [r2, #5]
 800ce42:	f803 2b01 	strb.w	r2, [r3], #1
 800ce46:	68a2      	ldr	r2, [r4, #8]
 800ce48:	7912      	ldrb	r2, [r2, #4]
 800ce4a:	f803 2b01 	strb.w	r2, [r3], #1
 800ce4e:	68a2      	ldr	r2, [r4, #8]
 800ce50:	78d2      	ldrb	r2, [r2, #3]
 800ce52:	f803 2b01 	strb.w	r2, [r3], #1
 800ce56:	68a2      	ldr	r2, [r4, #8]
 800ce58:	7892      	ldrb	r2, [r2, #2]
 800ce5a:	f803 2b01 	strb.w	r2, [r3], #1
 800ce5e:	68a2      	ldr	r2, [r4, #8]
 800ce60:	7852      	ldrb	r2, [r2, #1]
 800ce62:	f803 2b01 	strb.w	r2, [r3], #1
 800ce66:	68a2      	ldr	r2, [r4, #8]
 800ce68:	7812      	ldrb	r2, [r2, #0]
 800ce6a:	701a      	strb	r2, [r3, #0]
 800ce6c:	e796      	b.n	800cd9c <ucdr_deserialize_double+0xa4>
 800ce6e:	4639      	mov	r1, r7
 800ce70:	4632      	mov	r2, r6
 800ce72:	4628      	mov	r0, r5
 800ce74:	f00d fbc7 	bl	801a606 <memcpy>
 800ce78:	68a1      	ldr	r1, [r4, #8]
 800ce7a:	4642      	mov	r2, r8
 800ce7c:	19a8      	adds	r0, r5, r6
 800ce7e:	f00d fbc2 	bl	801a606 <memcpy>
 800ce82:	e78b      	b.n	800cd9c <ucdr_deserialize_double+0xa4>

0800ce84 <ucdr_deserialize_endian_double>:
 800ce84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ce88:	460f      	mov	r7, r1
 800ce8a:	2108      	movs	r1, #8
 800ce8c:	4604      	mov	r4, r0
 800ce8e:	4615      	mov	r5, r2
 800ce90:	f000 f926 	bl	800d0e0 <ucdr_buffer_alignment>
 800ce94:	4601      	mov	r1, r0
 800ce96:	4620      	mov	r0, r4
 800ce98:	f894 9015 	ldrb.w	r9, [r4, #21]
 800ce9c:	f000 f964 	bl	800d168 <ucdr_advance_buffer>
 800cea0:	2108      	movs	r1, #8
 800cea2:	4620      	mov	r0, r4
 800cea4:	f000 f8bc 	bl	800d020 <ucdr_check_buffer_available_for>
 800cea8:	2800      	cmp	r0, #0
 800ceaa:	d159      	bne.n	800cf60 <ucdr_deserialize_endian_double+0xdc>
 800ceac:	e9d4 6801 	ldrd	r6, r8, [r4, #4]
 800ceb0:	4546      	cmp	r6, r8
 800ceb2:	d950      	bls.n	800cf56 <ucdr_deserialize_endian_double+0xd2>
 800ceb4:	6923      	ldr	r3, [r4, #16]
 800ceb6:	60a6      	str	r6, [r4, #8]
 800ceb8:	eba6 0608 	sub.w	r6, r6, r8
 800cebc:	4433      	add	r3, r6
 800cebe:	f1c6 0a08 	rsb	sl, r6, #8
 800cec2:	6123      	str	r3, [r4, #16]
 800cec4:	4651      	mov	r1, sl
 800cec6:	4620      	mov	r0, r4
 800cec8:	f000 f8b6 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800cecc:	2800      	cmp	r0, #0
 800cece:	d073      	beq.n	800cfb8 <ucdr_deserialize_endian_double+0x134>
 800ced0:	2f01      	cmp	r7, #1
 800ced2:	f000 809a 	beq.w	800d00a <ucdr_deserialize_endian_double+0x186>
 800ced6:	f898 3007 	ldrb.w	r3, [r8, #7]
 800ceda:	702b      	strb	r3, [r5, #0]
 800cedc:	2e00      	cmp	r6, #0
 800cede:	d078      	beq.n	800cfd2 <ucdr_deserialize_endian_double+0x14e>
 800cee0:	f898 3006 	ldrb.w	r3, [r8, #6]
 800cee4:	706b      	strb	r3, [r5, #1]
 800cee6:	2e01      	cmp	r6, #1
 800cee8:	f105 0302 	add.w	r3, r5, #2
 800ceec:	d075      	beq.n	800cfda <ucdr_deserialize_endian_double+0x156>
 800ceee:	f898 3005 	ldrb.w	r3, [r8, #5]
 800cef2:	70ab      	strb	r3, [r5, #2]
 800cef4:	2e02      	cmp	r6, #2
 800cef6:	f105 0303 	add.w	r3, r5, #3
 800cefa:	d072      	beq.n	800cfe2 <ucdr_deserialize_endian_double+0x15e>
 800cefc:	f898 3004 	ldrb.w	r3, [r8, #4]
 800cf00:	70eb      	strb	r3, [r5, #3]
 800cf02:	2e03      	cmp	r6, #3
 800cf04:	f105 0304 	add.w	r3, r5, #4
 800cf08:	d06f      	beq.n	800cfea <ucdr_deserialize_endian_double+0x166>
 800cf0a:	f898 3003 	ldrb.w	r3, [r8, #3]
 800cf0e:	712b      	strb	r3, [r5, #4]
 800cf10:	2e04      	cmp	r6, #4
 800cf12:	f105 0305 	add.w	r3, r5, #5
 800cf16:	d06c      	beq.n	800cff2 <ucdr_deserialize_endian_double+0x16e>
 800cf18:	f898 3002 	ldrb.w	r3, [r8, #2]
 800cf1c:	716b      	strb	r3, [r5, #5]
 800cf1e:	2e05      	cmp	r6, #5
 800cf20:	f105 0306 	add.w	r3, r5, #6
 800cf24:	d069      	beq.n	800cffa <ucdr_deserialize_endian_double+0x176>
 800cf26:	f898 3001 	ldrb.w	r3, [r8, #1]
 800cf2a:	71ab      	strb	r3, [r5, #6]
 800cf2c:	2e06      	cmp	r6, #6
 800cf2e:	f105 0307 	add.w	r3, r5, #7
 800cf32:	d066      	beq.n	800d002 <ucdr_deserialize_endian_double+0x17e>
 800cf34:	f898 3000 	ldrb.w	r3, [r8]
 800cf38:	71eb      	strb	r3, [r5, #7]
 800cf3a:	6923      	ldr	r3, [r4, #16]
 800cf3c:	68a2      	ldr	r2, [r4, #8]
 800cf3e:	7da0      	ldrb	r0, [r4, #22]
 800cf40:	3308      	adds	r3, #8
 800cf42:	1b9e      	subs	r6, r3, r6
 800cf44:	2308      	movs	r3, #8
 800cf46:	4452      	add	r2, sl
 800cf48:	7563      	strb	r3, [r4, #21]
 800cf4a:	60a2      	str	r2, [r4, #8]
 800cf4c:	6126      	str	r6, [r4, #16]
 800cf4e:	f080 0001 	eor.w	r0, r0, #1
 800cf52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf56:	2108      	movs	r1, #8
 800cf58:	4620      	mov	r0, r4
 800cf5a:	f000 f86d 	bl	800d038 <ucdr_check_final_buffer_behavior>
 800cf5e:	b308      	cbz	r0, 800cfa4 <ucdr_deserialize_endian_double+0x120>
 800cf60:	2f01      	cmp	r7, #1
 800cf62:	68a3      	ldr	r3, [r4, #8]
 800cf64:	d023      	beq.n	800cfae <ucdr_deserialize_endian_double+0x12a>
 800cf66:	79db      	ldrb	r3, [r3, #7]
 800cf68:	702b      	strb	r3, [r5, #0]
 800cf6a:	68a3      	ldr	r3, [r4, #8]
 800cf6c:	799b      	ldrb	r3, [r3, #6]
 800cf6e:	706b      	strb	r3, [r5, #1]
 800cf70:	68a3      	ldr	r3, [r4, #8]
 800cf72:	795b      	ldrb	r3, [r3, #5]
 800cf74:	70ab      	strb	r3, [r5, #2]
 800cf76:	68a3      	ldr	r3, [r4, #8]
 800cf78:	791b      	ldrb	r3, [r3, #4]
 800cf7a:	70eb      	strb	r3, [r5, #3]
 800cf7c:	68a3      	ldr	r3, [r4, #8]
 800cf7e:	78db      	ldrb	r3, [r3, #3]
 800cf80:	712b      	strb	r3, [r5, #4]
 800cf82:	68a3      	ldr	r3, [r4, #8]
 800cf84:	789b      	ldrb	r3, [r3, #2]
 800cf86:	716b      	strb	r3, [r5, #5]
 800cf88:	68a3      	ldr	r3, [r4, #8]
 800cf8a:	785b      	ldrb	r3, [r3, #1]
 800cf8c:	71ab      	strb	r3, [r5, #6]
 800cf8e:	68a3      	ldr	r3, [r4, #8]
 800cf90:	781b      	ldrb	r3, [r3, #0]
 800cf92:	71eb      	strb	r3, [r5, #7]
 800cf94:	68a2      	ldr	r2, [r4, #8]
 800cf96:	6923      	ldr	r3, [r4, #16]
 800cf98:	3208      	adds	r2, #8
 800cf9a:	3308      	adds	r3, #8
 800cf9c:	2108      	movs	r1, #8
 800cf9e:	60a2      	str	r2, [r4, #8]
 800cfa0:	6123      	str	r3, [r4, #16]
 800cfa2:	7561      	strb	r1, [r4, #21]
 800cfa4:	7da0      	ldrb	r0, [r4, #22]
 800cfa6:	f080 0001 	eor.w	r0, r0, #1
 800cfaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cfae:	681a      	ldr	r2, [r3, #0]
 800cfb0:	685b      	ldr	r3, [r3, #4]
 800cfb2:	606b      	str	r3, [r5, #4]
 800cfb4:	602a      	str	r2, [r5, #0]
 800cfb6:	e7ed      	b.n	800cf94 <ucdr_deserialize_endian_double+0x110>
 800cfb8:	68a2      	ldr	r2, [r4, #8]
 800cfba:	6923      	ldr	r3, [r4, #16]
 800cfbc:	7da0      	ldrb	r0, [r4, #22]
 800cfbe:	f884 9015 	strb.w	r9, [r4, #21]
 800cfc2:	1b92      	subs	r2, r2, r6
 800cfc4:	1b9b      	subs	r3, r3, r6
 800cfc6:	60a2      	str	r2, [r4, #8]
 800cfc8:	6123      	str	r3, [r4, #16]
 800cfca:	f080 0001 	eor.w	r0, r0, #1
 800cfce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cfd2:	68a3      	ldr	r3, [r4, #8]
 800cfd4:	799b      	ldrb	r3, [r3, #6]
 800cfd6:	706b      	strb	r3, [r5, #1]
 800cfd8:	1cab      	adds	r3, r5, #2
 800cfda:	68a2      	ldr	r2, [r4, #8]
 800cfdc:	7952      	ldrb	r2, [r2, #5]
 800cfde:	f803 2b01 	strb.w	r2, [r3], #1
 800cfe2:	68a2      	ldr	r2, [r4, #8]
 800cfe4:	7912      	ldrb	r2, [r2, #4]
 800cfe6:	f803 2b01 	strb.w	r2, [r3], #1
 800cfea:	68a2      	ldr	r2, [r4, #8]
 800cfec:	78d2      	ldrb	r2, [r2, #3]
 800cfee:	f803 2b01 	strb.w	r2, [r3], #1
 800cff2:	68a2      	ldr	r2, [r4, #8]
 800cff4:	7892      	ldrb	r2, [r2, #2]
 800cff6:	f803 2b01 	strb.w	r2, [r3], #1
 800cffa:	68a2      	ldr	r2, [r4, #8]
 800cffc:	7852      	ldrb	r2, [r2, #1]
 800cffe:	f803 2b01 	strb.w	r2, [r3], #1
 800d002:	68a2      	ldr	r2, [r4, #8]
 800d004:	7812      	ldrb	r2, [r2, #0]
 800d006:	701a      	strb	r2, [r3, #0]
 800d008:	e797      	b.n	800cf3a <ucdr_deserialize_endian_double+0xb6>
 800d00a:	4641      	mov	r1, r8
 800d00c:	4632      	mov	r2, r6
 800d00e:	4628      	mov	r0, r5
 800d010:	f00d faf9 	bl	801a606 <memcpy>
 800d014:	68a1      	ldr	r1, [r4, #8]
 800d016:	4652      	mov	r2, sl
 800d018:	19a8      	adds	r0, r5, r6
 800d01a:	f00d faf4 	bl	801a606 <memcpy>
 800d01e:	e78c      	b.n	800cf3a <ucdr_deserialize_endian_double+0xb6>

0800d020 <ucdr_check_buffer_available_for>:
 800d020:	7d83      	ldrb	r3, [r0, #22]
 800d022:	b93b      	cbnz	r3, 800d034 <ucdr_check_buffer_available_for+0x14>
 800d024:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
 800d028:	4419      	add	r1, r3
 800d02a:	4288      	cmp	r0, r1
 800d02c:	bf34      	ite	cc
 800d02e:	2000      	movcc	r0, #0
 800d030:	2001      	movcs	r0, #1
 800d032:	4770      	bx	lr
 800d034:	2000      	movs	r0, #0
 800d036:	4770      	bx	lr

0800d038 <ucdr_check_final_buffer_behavior>:
 800d038:	7d83      	ldrb	r3, [r0, #22]
 800d03a:	b943      	cbnz	r3, 800d04e <ucdr_check_final_buffer_behavior+0x16>
 800d03c:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 800d040:	4291      	cmp	r1, r2
 800d042:	b510      	push	{r4, lr}
 800d044:	4604      	mov	r4, r0
 800d046:	d205      	bcs.n	800d054 <ucdr_check_final_buffer_behavior+0x1c>
 800d048:	2301      	movs	r3, #1
 800d04a:	4618      	mov	r0, r3
 800d04c:	bd10      	pop	{r4, pc}
 800d04e:	2300      	movs	r3, #0
 800d050:	4618      	mov	r0, r3
 800d052:	4770      	bx	lr
 800d054:	6982      	ldr	r2, [r0, #24]
 800d056:	b13a      	cbz	r2, 800d068 <ucdr_check_final_buffer_behavior+0x30>
 800d058:	69c1      	ldr	r1, [r0, #28]
 800d05a:	4790      	blx	r2
 800d05c:	f080 0301 	eor.w	r3, r0, #1
 800d060:	b2db      	uxtb	r3, r3
 800d062:	75a0      	strb	r0, [r4, #22]
 800d064:	4618      	mov	r0, r3
 800d066:	bd10      	pop	{r4, pc}
 800d068:	2001      	movs	r0, #1
 800d06a:	75a0      	strb	r0, [r4, #22]
 800d06c:	e7fa      	b.n	800d064 <ucdr_check_final_buffer_behavior+0x2c>
 800d06e:	bf00      	nop

0800d070 <ucdr_set_on_full_buffer_callback>:
 800d070:	e9c0 1206 	strd	r1, r2, [r0, #24]
 800d074:	4770      	bx	lr
 800d076:	bf00      	nop

0800d078 <ucdr_init_buffer_origin_offset_endian>:
 800d078:	b410      	push	{r4}
 800d07a:	9c01      	ldr	r4, [sp, #4]
 800d07c:	6001      	str	r1, [r0, #0]
 800d07e:	440a      	add	r2, r1
 800d080:	6042      	str	r2, [r0, #4]
 800d082:	190a      	adds	r2, r1, r4
 800d084:	441c      	add	r4, r3
 800d086:	e9c0 3403 	strd	r3, r4, [r0, #12]
 800d08a:	6082      	str	r2, [r0, #8]
 800d08c:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800d090:	7503      	strb	r3, [r0, #20]
 800d092:	2200      	movs	r2, #0
 800d094:	e9c0 2206 	strd	r2, r2, [r0, #24]
 800d098:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d09c:	7542      	strb	r2, [r0, #21]
 800d09e:	7582      	strb	r2, [r0, #22]
 800d0a0:	4770      	bx	lr
 800d0a2:	bf00      	nop

0800d0a4 <ucdr_init_buffer_origin_offset>:
 800d0a4:	b510      	push	{r4, lr}
 800d0a6:	b082      	sub	sp, #8
 800d0a8:	9c04      	ldr	r4, [sp, #16]
 800d0aa:	9400      	str	r4, [sp, #0]
 800d0ac:	2401      	movs	r4, #1
 800d0ae:	9401      	str	r4, [sp, #4]
 800d0b0:	f7ff ffe2 	bl	800d078 <ucdr_init_buffer_origin_offset_endian>
 800d0b4:	b002      	add	sp, #8
 800d0b6:	bd10      	pop	{r4, pc}

0800d0b8 <ucdr_init_buffer_origin>:
 800d0b8:	b510      	push	{r4, lr}
 800d0ba:	b082      	sub	sp, #8
 800d0bc:	2400      	movs	r4, #0
 800d0be:	9400      	str	r4, [sp, #0]
 800d0c0:	f7ff fff0 	bl	800d0a4 <ucdr_init_buffer_origin_offset>
 800d0c4:	b002      	add	sp, #8
 800d0c6:	bd10      	pop	{r4, pc}

0800d0c8 <ucdr_init_buffer>:
 800d0c8:	2300      	movs	r3, #0
 800d0ca:	f7ff bff5 	b.w	800d0b8 <ucdr_init_buffer_origin>
 800d0ce:	bf00      	nop

0800d0d0 <ucdr_alignment>:
 800d0d0:	fbb0 f3f1 	udiv	r3, r0, r1
 800d0d4:	fb03 0011 	mls	r0, r3, r1, r0
 800d0d8:	1a08      	subs	r0, r1, r0
 800d0da:	3901      	subs	r1, #1
 800d0dc:	4008      	ands	r0, r1
 800d0de:	4770      	bx	lr

0800d0e0 <ucdr_buffer_alignment>:
 800d0e0:	7d43      	ldrb	r3, [r0, #21]
 800d0e2:	428b      	cmp	r3, r1
 800d0e4:	d208      	bcs.n	800d0f8 <ucdr_buffer_alignment+0x18>
 800d0e6:	6900      	ldr	r0, [r0, #16]
 800d0e8:	fbb0 f3f1 	udiv	r3, r0, r1
 800d0ec:	fb01 0013 	mls	r0, r1, r3, r0
 800d0f0:	1a08      	subs	r0, r1, r0
 800d0f2:	3901      	subs	r1, #1
 800d0f4:	4008      	ands	r0, r1
 800d0f6:	4770      	bx	lr
 800d0f8:	2000      	movs	r0, #0
 800d0fa:	4770      	bx	lr

0800d0fc <ucdr_align_to>:
 800d0fc:	b538      	push	{r3, r4, r5, lr}
 800d0fe:	4604      	mov	r4, r0
 800d100:	460d      	mov	r5, r1
 800d102:	f7ff ffed 	bl	800d0e0 <ucdr_buffer_alignment>
 800d106:	68a3      	ldr	r3, [r4, #8]
 800d108:	6921      	ldr	r1, [r4, #16]
 800d10a:	7565      	strb	r5, [r4, #21]
 800d10c:	181a      	adds	r2, r3, r0
 800d10e:	6863      	ldr	r3, [r4, #4]
 800d110:	4293      	cmp	r3, r2
 800d112:	4408      	add	r0, r1
 800d114:	bf28      	it	cs
 800d116:	4613      	movcs	r3, r2
 800d118:	6120      	str	r0, [r4, #16]
 800d11a:	60a3      	str	r3, [r4, #8]
 800d11c:	bd38      	pop	{r3, r4, r5, pc}
 800d11e:	bf00      	nop

0800d120 <ucdr_buffer_length>:
 800d120:	6882      	ldr	r2, [r0, #8]
 800d122:	6800      	ldr	r0, [r0, #0]
 800d124:	1a10      	subs	r0, r2, r0
 800d126:	4770      	bx	lr

0800d128 <ucdr_buffer_remaining>:
 800d128:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
 800d12c:	1a10      	subs	r0, r2, r0
 800d12e:	4770      	bx	lr

0800d130 <ucdr_check_final_buffer_behavior_array>:
 800d130:	b538      	push	{r3, r4, r5, lr}
 800d132:	7d83      	ldrb	r3, [r0, #22]
 800d134:	b963      	cbnz	r3, 800d150 <ucdr_check_final_buffer_behavior_array+0x20>
 800d136:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
 800d13a:	429a      	cmp	r2, r3
 800d13c:	4604      	mov	r4, r0
 800d13e:	460d      	mov	r5, r1
 800d140:	d308      	bcc.n	800d154 <ucdr_check_final_buffer_behavior_array+0x24>
 800d142:	b139      	cbz	r1, 800d154 <ucdr_check_final_buffer_behavior_array+0x24>
 800d144:	6983      	ldr	r3, [r0, #24]
 800d146:	b163      	cbz	r3, 800d162 <ucdr_check_final_buffer_behavior_array+0x32>
 800d148:	69c1      	ldr	r1, [r0, #28]
 800d14a:	4798      	blx	r3
 800d14c:	75a0      	strb	r0, [r4, #22]
 800d14e:	b108      	cbz	r0, 800d154 <ucdr_check_final_buffer_behavior_array+0x24>
 800d150:	2000      	movs	r0, #0
 800d152:	bd38      	pop	{r3, r4, r5, pc}
 800d154:	4620      	mov	r0, r4
 800d156:	f7ff ffe7 	bl	800d128 <ucdr_buffer_remaining>
 800d15a:	42a8      	cmp	r0, r5
 800d15c:	bf28      	it	cs
 800d15e:	4628      	movcs	r0, r5
 800d160:	bd38      	pop	{r3, r4, r5, pc}
 800d162:	2301      	movs	r3, #1
 800d164:	7583      	strb	r3, [r0, #22]
 800d166:	e7f3      	b.n	800d150 <ucdr_check_final_buffer_behavior_array+0x20>

0800d168 <ucdr_advance_buffer>:
 800d168:	b538      	push	{r3, r4, r5, lr}
 800d16a:	4604      	mov	r4, r0
 800d16c:	460d      	mov	r5, r1
 800d16e:	f7ff ff57 	bl	800d020 <ucdr_check_buffer_available_for>
 800d172:	b178      	cbz	r0, 800d194 <ucdr_advance_buffer+0x2c>
 800d174:	6923      	ldr	r3, [r4, #16]
 800d176:	68a2      	ldr	r2, [r4, #8]
 800d178:	442b      	add	r3, r5
 800d17a:	6123      	str	r3, [r4, #16]
 800d17c:	2301      	movs	r3, #1
 800d17e:	442a      	add	r2, r5
 800d180:	7563      	strb	r3, [r4, #21]
 800d182:	60a2      	str	r2, [r4, #8]
 800d184:	bd38      	pop	{r3, r4, r5, pc}
 800d186:	68a2      	ldr	r2, [r4, #8]
 800d188:	6923      	ldr	r3, [r4, #16]
 800d18a:	4402      	add	r2, r0
 800d18c:	4403      	add	r3, r0
 800d18e:	1a2d      	subs	r5, r5, r0
 800d190:	60a2      	str	r2, [r4, #8]
 800d192:	6123      	str	r3, [r4, #16]
 800d194:	4629      	mov	r1, r5
 800d196:	2201      	movs	r2, #1
 800d198:	4620      	mov	r0, r4
 800d19a:	f7ff ffc9 	bl	800d130 <ucdr_check_final_buffer_behavior_array>
 800d19e:	2800      	cmp	r0, #0
 800d1a0:	d1f1      	bne.n	800d186 <ucdr_advance_buffer+0x1e>
 800d1a2:	2301      	movs	r3, #1
 800d1a4:	7563      	strb	r3, [r4, #21]
 800d1a6:	bd38      	pop	{r3, r4, r5, pc}

0800d1a8 <rcl_get_zero_initialized_init_options>:
 800d1a8:	2000      	movs	r0, #0
 800d1aa:	4770      	bx	lr

0800d1ac <rcl_init_options_init>:
 800d1ac:	b084      	sub	sp, #16
 800d1ae:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d1b0:	b097      	sub	sp, #92	@ 0x5c
 800d1b2:	ae1d      	add	r6, sp, #116	@ 0x74
 800d1b4:	e886 000e 	stmia.w	r6, {r1, r2, r3}
 800d1b8:	2800      	cmp	r0, #0
 800d1ba:	d058      	beq.n	800d26e <rcl_init_options_init+0xc2>
 800d1bc:	6803      	ldr	r3, [r0, #0]
 800d1be:	4605      	mov	r5, r0
 800d1c0:	b133      	cbz	r3, 800d1d0 <rcl_init_options_init+0x24>
 800d1c2:	2464      	movs	r4, #100	@ 0x64
 800d1c4:	4620      	mov	r0, r4
 800d1c6:	b017      	add	sp, #92	@ 0x5c
 800d1c8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800d1cc:	b004      	add	sp, #16
 800d1ce:	4770      	bx	lr
 800d1d0:	4630      	mov	r0, r6
 800d1d2:	f001 f9cf 	bl	800e574 <rcutils_allocator_is_valid>
 800d1d6:	2800      	cmp	r0, #0
 800d1d8:	d049      	beq.n	800d26e <rcl_init_options_init+0xc2>
 800d1da:	46b4      	mov	ip, r6
 800d1dc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800d1e0:	ac11      	add	r4, sp, #68	@ 0x44
 800d1e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d1e4:	f8dc 3000 	ldr.w	r3, [ip]
 800d1e8:	6023      	str	r3, [r4, #0]
 800d1ea:	9921      	ldr	r1, [sp, #132]	@ 0x84
 800d1ec:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d1ee:	2050      	movs	r0, #80	@ 0x50
 800d1f0:	4798      	blx	r3
 800d1f2:	4604      	mov	r4, r0
 800d1f4:	6028      	str	r0, [r5, #0]
 800d1f6:	2800      	cmp	r0, #0
 800d1f8:	d03b      	beq.n	800d272 <rcl_init_options_init+0xc6>
 800d1fa:	f10d 0c44 	add.w	ip, sp, #68	@ 0x44
 800d1fe:	4686      	mov	lr, r0
 800d200:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800d204:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800d208:	f8dc 3000 	ldr.w	r3, [ip]
 800d20c:	f8ce 3000 	str.w	r3, [lr]
 800d210:	a802      	add	r0, sp, #8
 800d212:	f001 fa41 	bl	800e698 <rmw_get_zero_initialized_init_options>
 800d216:	f10d 0e08 	add.w	lr, sp, #8
 800d21a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800d21e:	f104 0c18 	add.w	ip, r4, #24
 800d222:	682f      	ldr	r7, [r5, #0]
 800d224:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d228:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800d22c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d230:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800d234:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d238:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800d23c:	ac20      	add	r4, sp, #128	@ 0x80
 800d23e:	e88c 0003 	stmia.w	ip, {r0, r1}
 800d242:	e894 0003 	ldmia.w	r4, {r0, r1}
 800d246:	e88d 0003 	stmia.w	sp, {r0, r1}
 800d24a:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800d24e:	f107 0018 	add.w	r0, r7, #24
 800d252:	f001 fa4f 	bl	800e6f4 <rmw_init_options_init>
 800d256:	4604      	mov	r4, r0
 800d258:	2800      	cmp	r0, #0
 800d25a:	d0b3      	beq.n	800d1c4 <rcl_init_options_init+0x18>
 800d25c:	9921      	ldr	r1, [sp, #132]	@ 0x84
 800d25e:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800d260:	6828      	ldr	r0, [r5, #0]
 800d262:	4798      	blx	r3
 800d264:	4620      	mov	r0, r4
 800d266:	f007 f9a5 	bl	80145b4 <rcl_convert_rmw_ret_to_rcl_ret>
 800d26a:	4604      	mov	r4, r0
 800d26c:	e7aa      	b.n	800d1c4 <rcl_init_options_init+0x18>
 800d26e:	240b      	movs	r4, #11
 800d270:	e7a8      	b.n	800d1c4 <rcl_init_options_init+0x18>
 800d272:	240a      	movs	r4, #10
 800d274:	e7a6      	b.n	800d1c4 <rcl_init_options_init+0x18>
 800d276:	bf00      	nop

0800d278 <rcl_init_options_fini>:
 800d278:	b530      	push	{r4, r5, lr}
 800d27a:	b087      	sub	sp, #28
 800d27c:	b1f0      	cbz	r0, 800d2bc <rcl_init_options_fini+0x44>
 800d27e:	6803      	ldr	r3, [r0, #0]
 800d280:	4604      	mov	r4, r0
 800d282:	b1db      	cbz	r3, 800d2bc <rcl_init_options_fini+0x44>
 800d284:	469c      	mov	ip, r3
 800d286:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800d28a:	f10d 0e04 	add.w	lr, sp, #4
 800d28e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800d292:	f8dc 3000 	ldr.w	r3, [ip]
 800d296:	f8ce 3000 	str.w	r3, [lr]
 800d29a:	a801      	add	r0, sp, #4
 800d29c:	f001 f96a 	bl	800e574 <rcutils_allocator_is_valid>
 800d2a0:	b160      	cbz	r0, 800d2bc <rcl_init_options_fini+0x44>
 800d2a2:	6820      	ldr	r0, [r4, #0]
 800d2a4:	3018      	adds	r0, #24
 800d2a6:	f001 fad5 	bl	800e854 <rmw_init_options_fini>
 800d2aa:	4605      	mov	r5, r0
 800d2ac:	b950      	cbnz	r0, 800d2c4 <rcl_init_options_fini+0x4c>
 800d2ae:	6820      	ldr	r0, [r4, #0]
 800d2b0:	9b02      	ldr	r3, [sp, #8]
 800d2b2:	9905      	ldr	r1, [sp, #20]
 800d2b4:	4798      	blx	r3
 800d2b6:	4628      	mov	r0, r5
 800d2b8:	b007      	add	sp, #28
 800d2ba:	bd30      	pop	{r4, r5, pc}
 800d2bc:	250b      	movs	r5, #11
 800d2be:	4628      	mov	r0, r5
 800d2c0:	b007      	add	sp, #28
 800d2c2:	bd30      	pop	{r4, r5, pc}
 800d2c4:	f007 f976 	bl	80145b4 <rcl_convert_rmw_ret_to_rcl_ret>
 800d2c8:	4605      	mov	r5, r0
 800d2ca:	e7f8      	b.n	800d2be <rcl_init_options_fini+0x46>

0800d2cc <rcl_init_options_copy>:
 800d2cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d2d0:	b094      	sub	sp, #80	@ 0x50
 800d2d2:	2800      	cmp	r0, #0
 800d2d4:	d058      	beq.n	800d388 <rcl_init_options_copy+0xbc>
 800d2d6:	4604      	mov	r4, r0
 800d2d8:	6800      	ldr	r0, [r0, #0]
 800d2da:	2800      	cmp	r0, #0
 800d2dc:	d054      	beq.n	800d388 <rcl_init_options_copy+0xbc>
 800d2de:	460e      	mov	r6, r1
 800d2e0:	f001 f948 	bl	800e574 <rcutils_allocator_is_valid>
 800d2e4:	2800      	cmp	r0, #0
 800d2e6:	d04f      	beq.n	800d388 <rcl_init_options_copy+0xbc>
 800d2e8:	2e00      	cmp	r6, #0
 800d2ea:	d04d      	beq.n	800d388 <rcl_init_options_copy+0xbc>
 800d2ec:	6833      	ldr	r3, [r6, #0]
 800d2ee:	b123      	cbz	r3, 800d2fa <rcl_init_options_copy+0x2e>
 800d2f0:	2464      	movs	r4, #100	@ 0x64
 800d2f2:	4620      	mov	r0, r4
 800d2f4:	b014      	add	sp, #80	@ 0x50
 800d2f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d2fa:	6827      	ldr	r7, [r4, #0]
 800d2fc:	46bc      	mov	ip, r7
 800d2fe:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800d302:	ad0f      	add	r5, sp, #60	@ 0x3c
 800d304:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800d306:	f8dc 3000 	ldr.w	r3, [ip]
 800d30a:	f8d7 8000 	ldr.w	r8, [r7]
 800d30e:	602b      	str	r3, [r5, #0]
 800d310:	4619      	mov	r1, r3
 800d312:	2050      	movs	r0, #80	@ 0x50
 800d314:	47c0      	blx	r8
 800d316:	4605      	mov	r5, r0
 800d318:	6030      	str	r0, [r6, #0]
 800d31a:	b3d0      	cbz	r0, 800d392 <rcl_init_options_copy+0xc6>
 800d31c:	f10d 0c3c 	add.w	ip, sp, #60	@ 0x3c
 800d320:	4686      	mov	lr, r0
 800d322:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800d326:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800d32a:	f8dc 3000 	ldr.w	r3, [ip]
 800d32e:	f8ce 3000 	str.w	r3, [lr]
 800d332:	4668      	mov	r0, sp
 800d334:	f001 f9b0 	bl	800e698 <rmw_get_zero_initialized_init_options>
 800d338:	46ee      	mov	lr, sp
 800d33a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800d33e:	f105 0c18 	add.w	ip, r5, #24
 800d342:	6824      	ldr	r4, [r4, #0]
 800d344:	6835      	ldr	r5, [r6, #0]
 800d346:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d34a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800d34e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d352:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800d356:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d35a:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800d35e:	e88c 0003 	stmia.w	ip, {r0, r1}
 800d362:	f104 0018 	add.w	r0, r4, #24
 800d366:	f105 0118 	add.w	r1, r5, #24
 800d36a:	f001 fa2b 	bl	800e7c4 <rmw_init_options_copy>
 800d36e:	4604      	mov	r4, r0
 800d370:	2800      	cmp	r0, #0
 800d372:	d0be      	beq.n	800d2f2 <rcl_init_options_copy+0x26>
 800d374:	f001 f90c 	bl	800e590 <rcutils_get_error_string>
 800d378:	f001 f922 	bl	800e5c0 <rcutils_reset_error>
 800d37c:	4630      	mov	r0, r6
 800d37e:	f7ff ff7b 	bl	800d278 <rcl_init_options_fini>
 800d382:	b140      	cbz	r0, 800d396 <rcl_init_options_copy+0xca>
 800d384:	4604      	mov	r4, r0
 800d386:	e7b4      	b.n	800d2f2 <rcl_init_options_copy+0x26>
 800d388:	240b      	movs	r4, #11
 800d38a:	4620      	mov	r0, r4
 800d38c:	b014      	add	sp, #80	@ 0x50
 800d38e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d392:	240a      	movs	r4, #10
 800d394:	e7ad      	b.n	800d2f2 <rcl_init_options_copy+0x26>
 800d396:	4620      	mov	r0, r4
 800d398:	b014      	add	sp, #80	@ 0x50
 800d39a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d39e:	f007 b909 	b.w	80145b4 <rcl_convert_rmw_ret_to_rcl_ret>
 800d3a2:	bf00      	nop

0800d3a4 <rcl_init_options_set_domain_id>:
 800d3a4:	b120      	cbz	r0, 800d3b0 <rcl_init_options_set_domain_id+0xc>
 800d3a6:	6803      	ldr	r3, [r0, #0]
 800d3a8:	b113      	cbz	r3, 800d3b0 <rcl_init_options_set_domain_id+0xc>
 800d3aa:	6259      	str	r1, [r3, #36]	@ 0x24
 800d3ac:	2000      	movs	r0, #0
 800d3ae:	4770      	bx	lr
 800d3b0:	200b      	movs	r0, #11
 800d3b2:	4770      	bx	lr

0800d3b4 <rcl_get_zero_initialized_publisher>:
 800d3b4:	4b01      	ldr	r3, [pc, #4]	@ (800d3bc <rcl_get_zero_initialized_publisher+0x8>)
 800d3b6:	6818      	ldr	r0, [r3, #0]
 800d3b8:	4770      	bx	lr
 800d3ba:	bf00      	nop
 800d3bc:	0801c0bc 	.word	0x0801c0bc

0800d3c0 <rcl_publisher_init>:
 800d3c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d3c4:	b088      	sub	sp, #32
 800d3c6:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800d3c8:	2d00      	cmp	r5, #0
 800d3ca:	d069      	beq.n	800d4a0 <rcl_publisher_init+0xe0>
 800d3cc:	f105 0950 	add.w	r9, r5, #80	@ 0x50
 800d3d0:	4604      	mov	r4, r0
 800d3d2:	4648      	mov	r0, r9
 800d3d4:	460e      	mov	r6, r1
 800d3d6:	4690      	mov	r8, r2
 800d3d8:	461f      	mov	r7, r3
 800d3da:	f001 f8cb 	bl	800e574 <rcutils_allocator_is_valid>
 800d3de:	2800      	cmp	r0, #0
 800d3e0:	d05e      	beq.n	800d4a0 <rcl_publisher_init+0xe0>
 800d3e2:	2c00      	cmp	r4, #0
 800d3e4:	d05c      	beq.n	800d4a0 <rcl_publisher_init+0xe0>
 800d3e6:	f8d4 a000 	ldr.w	sl, [r4]
 800d3ea:	f1ba 0f00 	cmp.w	sl, #0
 800d3ee:	d004      	beq.n	800d3fa <rcl_publisher_init+0x3a>
 800d3f0:	2764      	movs	r7, #100	@ 0x64
 800d3f2:	4638      	mov	r0, r7
 800d3f4:	b008      	add	sp, #32
 800d3f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d3fa:	4630      	mov	r0, r6
 800d3fc:	f007 fbd4 	bl	8014ba8 <rcl_node_is_valid>
 800d400:	2800      	cmp	r0, #0
 800d402:	d052      	beq.n	800d4aa <rcl_publisher_init+0xea>
 800d404:	f1b8 0f00 	cmp.w	r8, #0
 800d408:	d04a      	beq.n	800d4a0 <rcl_publisher_init+0xe0>
 800d40a:	2f00      	cmp	r7, #0
 800d40c:	d048      	beq.n	800d4a0 <rcl_publisher_init+0xe0>
 800d40e:	e9cd aa03 	strd	sl, sl, [sp, #12]
 800d412:	aa07      	add	r2, sp, #28
 800d414:	9205      	str	r2, [sp, #20]
 800d416:	f105 0358 	add.w	r3, r5, #88	@ 0x58
 800d41a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d41e:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800d422:	f8cd a01c 	str.w	sl, [sp, #28]
 800d426:	4639      	mov	r1, r7
 800d428:	e899 000c 	ldmia.w	r9, {r2, r3}
 800d42c:	4630      	mov	r0, r6
 800d42e:	f007 fc0f 	bl	8014c50 <rcl_node_resolve_name>
 800d432:	4607      	mov	r7, r0
 800d434:	2800      	cmp	r0, #0
 800d436:	d14f      	bne.n	800d4d8 <rcl_publisher_init+0x118>
 800d438:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 800d43a:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800d43c:	20c8      	movs	r0, #200	@ 0xc8
 800d43e:	4798      	blx	r3
 800d440:	6020      	str	r0, [r4, #0]
 800d442:	2800      	cmp	r0, #0
 800d444:	d04e      	beq.n	800d4e4 <rcl_publisher_init+0x124>
 800d446:	4630      	mov	r0, r6
 800d448:	f007 fbd0 	bl	8014bec <rcl_node_get_rmw_handle>
 800d44c:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 800d450:	9300      	str	r3, [sp, #0]
 800d452:	9a07      	ldr	r2, [sp, #28]
 800d454:	6827      	ldr	r7, [r4, #0]
 800d456:	462b      	mov	r3, r5
 800d458:	4641      	mov	r1, r8
 800d45a:	f001 fd23 	bl	800eea4 <rmw_create_publisher>
 800d45e:	6823      	ldr	r3, [r4, #0]
 800d460:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
 800d464:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800d468:	b370      	cbz	r0, 800d4c8 <rcl_publisher_init+0x108>
 800d46a:	f103 0170 	add.w	r1, r3, #112	@ 0x70
 800d46e:	f001 fdf7 	bl	800f060 <rmw_publisher_get_actual_qos>
 800d472:	6823      	ldr	r3, [r4, #0]
 800d474:	4607      	mov	r7, r0
 800d476:	b9d0      	cbnz	r0, 800d4ae <rcl_publisher_init+0xee>
 800d478:	f895 2048 	ldrb.w	r2, [r5, #72]	@ 0x48
 800d47c:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
 800d480:	4629      	mov	r1, r5
 800d482:	2270      	movs	r2, #112	@ 0x70
 800d484:	4618      	mov	r0, r3
 800d486:	f00d f8be 	bl	801a606 <memcpy>
 800d48a:	6832      	ldr	r2, [r6, #0]
 800d48c:	f8c0 20c0 	str.w	r2, [r0, #192]	@ 0xc0
 800d490:	9807      	ldr	r0, [sp, #28]
 800d492:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 800d494:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800d496:	4798      	blx	r3
 800d498:	4638      	mov	r0, r7
 800d49a:	b008      	add	sp, #32
 800d49c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d4a0:	270b      	movs	r7, #11
 800d4a2:	4638      	mov	r0, r7
 800d4a4:	b008      	add	sp, #32
 800d4a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d4aa:	27c8      	movs	r7, #200	@ 0xc8
 800d4ac:	e7a1      	b.n	800d3f2 <rcl_publisher_init+0x32>
 800d4ae:	b18b      	cbz	r3, 800d4d4 <rcl_publisher_init+0x114>
 800d4b0:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800d4b4:	b142      	cbz	r2, 800d4c8 <rcl_publisher_init+0x108>
 800d4b6:	4630      	mov	r0, r6
 800d4b8:	f007 fb98 	bl	8014bec <rcl_node_get_rmw_handle>
 800d4bc:	6823      	ldr	r3, [r4, #0]
 800d4be:	f8d3 10c4 	ldr.w	r1, [r3, #196]	@ 0xc4
 800d4c2:	f001 fddd 	bl	800f080 <rmw_destroy_publisher>
 800d4c6:	6823      	ldr	r3, [r4, #0]
 800d4c8:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 800d4ca:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800d4cc:	4618      	mov	r0, r3
 800d4ce:	4790      	blx	r2
 800d4d0:	2300      	movs	r3, #0
 800d4d2:	6023      	str	r3, [r4, #0]
 800d4d4:	2701      	movs	r7, #1
 800d4d6:	e7db      	b.n	800d490 <rcl_publisher_init+0xd0>
 800d4d8:	2867      	cmp	r0, #103	@ 0x67
 800d4da:	d0d9      	beq.n	800d490 <rcl_publisher_init+0xd0>
 800d4dc:	2869      	cmp	r0, #105	@ 0x69
 800d4de:	d003      	beq.n	800d4e8 <rcl_publisher_init+0x128>
 800d4e0:	280a      	cmp	r0, #10
 800d4e2:	d1f7      	bne.n	800d4d4 <rcl_publisher_init+0x114>
 800d4e4:	270a      	movs	r7, #10
 800d4e6:	e7d3      	b.n	800d490 <rcl_publisher_init+0xd0>
 800d4e8:	2767      	movs	r7, #103	@ 0x67
 800d4ea:	e7d1      	b.n	800d490 <rcl_publisher_init+0xd0>

0800d4ec <rcl_publisher_get_default_options>:
 800d4ec:	b570      	push	{r4, r5, r6, lr}
 800d4ee:	4d14      	ldr	r5, [pc, #80]	@ (800d540 <rcl_publisher_get_default_options+0x54>)
 800d4f0:	4914      	ldr	r1, [pc, #80]	@ (800d544 <rcl_publisher_get_default_options+0x58>)
 800d4f2:	b088      	sub	sp, #32
 800d4f4:	4604      	mov	r4, r0
 800d4f6:	2250      	movs	r2, #80	@ 0x50
 800d4f8:	4628      	mov	r0, r5
 800d4fa:	f00d f884 	bl	801a606 <memcpy>
 800d4fe:	a802      	add	r0, sp, #8
 800d500:	f001 f82a 	bl	800e558 <rcutils_get_default_allocator>
 800d504:	f10d 0c08 	add.w	ip, sp, #8
 800d508:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800d50c:	f105 0e50 	add.w	lr, r5, #80	@ 0x50
 800d510:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800d514:	466e      	mov	r6, sp
 800d516:	f8dc 3000 	ldr.w	r3, [ip]
 800d51a:	f8ce 3000 	str.w	r3, [lr]
 800d51e:	4630      	mov	r0, r6
 800d520:	f001 f8ca 	bl	800e6b8 <rmw_get_default_publisher_options>
 800d524:	e896 0003 	ldmia.w	r6, {r0, r1}
 800d528:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 800d52c:	e883 0003 	stmia.w	r3, {r0, r1}
 800d530:	2270      	movs	r2, #112	@ 0x70
 800d532:	4629      	mov	r1, r5
 800d534:	4620      	mov	r0, r4
 800d536:	f00d f866 	bl	801a606 <memcpy>
 800d53a:	4620      	mov	r0, r4
 800d53c:	b008      	add	sp, #32
 800d53e:	bd70      	pop	{r4, r5, r6, pc}
 800d540:	20006d90 	.word	0x20006d90
 800d544:	0801c0c0 	.word	0x0801c0c0

0800d548 <rcl_publish>:
 800d548:	b1f8      	cbz	r0, 800d58a <rcl_publish+0x42>
 800d54a:	6803      	ldr	r3, [r0, #0]
 800d54c:	b570      	push	{r4, r5, r6, lr}
 800d54e:	4604      	mov	r4, r0
 800d550:	b1b3      	cbz	r3, 800d580 <rcl_publish+0x38>
 800d552:	4616      	mov	r6, r2
 800d554:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800d558:	b192      	cbz	r2, 800d580 <rcl_publish+0x38>
 800d55a:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800d55e:	460d      	mov	r5, r1
 800d560:	f007 f846 	bl	80145f0 <rcl_context_is_valid>
 800d564:	b160      	cbz	r0, 800d580 <rcl_publish+0x38>
 800d566:	6823      	ldr	r3, [r4, #0]
 800d568:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800d56c:	b140      	cbz	r0, 800d580 <rcl_publish+0x38>
 800d56e:	b155      	cbz	r5, 800d586 <rcl_publish+0x3e>
 800d570:	4632      	mov	r2, r6
 800d572:	4629      	mov	r1, r5
 800d574:	f001 fc36 	bl	800ede4 <rmw_publish>
 800d578:	3800      	subs	r0, #0
 800d57a:	bf18      	it	ne
 800d57c:	2001      	movne	r0, #1
 800d57e:	bd70      	pop	{r4, r5, r6, pc}
 800d580:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800d584:	bd70      	pop	{r4, r5, r6, pc}
 800d586:	200b      	movs	r0, #11
 800d588:	bd70      	pop	{r4, r5, r6, pc}
 800d58a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800d58e:	4770      	bx	lr

0800d590 <rcl_publisher_is_valid>:
 800d590:	b1a0      	cbz	r0, 800d5bc <rcl_publisher_is_valid+0x2c>
 800d592:	6803      	ldr	r3, [r0, #0]
 800d594:	b510      	push	{r4, lr}
 800d596:	4604      	mov	r4, r0
 800d598:	b173      	cbz	r3, 800d5b8 <rcl_publisher_is_valid+0x28>
 800d59a:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800d59e:	b15a      	cbz	r2, 800d5b8 <rcl_publisher_is_valid+0x28>
 800d5a0:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800d5a4:	f007 f824 	bl	80145f0 <rcl_context_is_valid>
 800d5a8:	b130      	cbz	r0, 800d5b8 <rcl_publisher_is_valid+0x28>
 800d5aa:	6823      	ldr	r3, [r4, #0]
 800d5ac:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800d5b0:	3800      	subs	r0, #0
 800d5b2:	bf18      	it	ne
 800d5b4:	2001      	movne	r0, #1
 800d5b6:	bd10      	pop	{r4, pc}
 800d5b8:	2000      	movs	r0, #0
 800d5ba:	bd10      	pop	{r4, pc}
 800d5bc:	2000      	movs	r0, #0
 800d5be:	4770      	bx	lr

0800d5c0 <rcl_publisher_is_valid_except_context>:
 800d5c0:	b130      	cbz	r0, 800d5d0 <rcl_publisher_is_valid_except_context+0x10>
 800d5c2:	6800      	ldr	r0, [r0, #0]
 800d5c4:	b120      	cbz	r0, 800d5d0 <rcl_publisher_is_valid_except_context+0x10>
 800d5c6:	f8d0 00c4 	ldr.w	r0, [r0, #196]	@ 0xc4
 800d5ca:	3800      	subs	r0, #0
 800d5cc:	bf18      	it	ne
 800d5ce:	2001      	movne	r0, #1
 800d5d0:	4770      	bx	lr
 800d5d2:	bf00      	nop

0800d5d4 <_rclc_check_for_new_data>:
 800d5d4:	2800      	cmp	r0, #0
 800d5d6:	d046      	beq.n	800d666 <_rclc_check_for_new_data+0x92>
 800d5d8:	b510      	push	{r4, lr}
 800d5da:	7802      	ldrb	r2, [r0, #0]
 800d5dc:	b084      	sub	sp, #16
 800d5de:	4603      	mov	r3, r0
 800d5e0:	2a0a      	cmp	r2, #10
 800d5e2:	d842      	bhi.n	800d66a <_rclc_check_for_new_data+0x96>
 800d5e4:	e8df f002 	tbb	[pc, r2]
 800d5e8:	14181212 	.word	0x14181212
 800d5ec:	06060614 	.word	0x06060614
 800d5f0:	2e1a      	.short	0x2e1a
 800d5f2:	16          	.byte	0x16
 800d5f3:	00          	.byte	0x00
 800d5f4:	6a0a      	ldr	r2, [r1, #32]
 800d5f6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800d5f8:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800d5fc:	2000      	movs	r0, #0
 800d5fe:	1a12      	subs	r2, r2, r0
 800d600:	bf18      	it	ne
 800d602:	2201      	movne	r2, #1
 800d604:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 800d608:	b004      	add	sp, #16
 800d60a:	bd10      	pop	{r4, pc}
 800d60c:	680a      	ldr	r2, [r1, #0]
 800d60e:	e7f2      	b.n	800d5f6 <_rclc_check_for_new_data+0x22>
 800d610:	698a      	ldr	r2, [r1, #24]
 800d612:	e7f0      	b.n	800d5f6 <_rclc_check_for_new_data+0x22>
 800d614:	688a      	ldr	r2, [r1, #8]
 800d616:	e7ee      	b.n	800d5f6 <_rclc_check_for_new_data+0x22>
 800d618:	690a      	ldr	r2, [r1, #16]
 800d61a:	e7ec      	b.n	800d5f6 <_rclc_check_for_new_data+0x22>
 800d61c:	685c      	ldr	r4, [r3, #4]
 800d61e:	4608      	mov	r0, r1
 800d620:	f104 0244 	add.w	r2, r4, #68	@ 0x44
 800d624:	f104 0143 	add.w	r1, r4, #67	@ 0x43
 800d628:	f104 0342 	add.w	r3, r4, #66	@ 0x42
 800d62c:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800d630:	9300      	str	r3, [sp, #0]
 800d632:	f104 0240 	add.w	r2, r4, #64	@ 0x40
 800d636:	f104 0341 	add.w	r3, r4, #65	@ 0x41
 800d63a:	f104 0110 	add.w	r1, r4, #16
 800d63e:	f009 f9b7 	bl	80169b0 <rcl_action_client_wait_set_get_entities_ready>
 800d642:	e7e1      	b.n	800d608 <_rclc_check_for_new_data+0x34>
 800d644:	685c      	ldr	r4, [r3, #4]
 800d646:	f104 0223 	add.w	r2, r4, #35	@ 0x23
 800d64a:	f104 0322 	add.w	r3, r4, #34	@ 0x22
 800d64e:	e9cd 3200 	strd	r3, r2, [sp]
 800d652:	4608      	mov	r0, r1
 800d654:	f104 0321 	add.w	r3, r4, #33	@ 0x21
 800d658:	f104 0220 	add.w	r2, r4, #32
 800d65c:	f104 0110 	add.w	r1, r4, #16
 800d660:	f009 fbbe 	bl	8016de0 <rcl_action_server_wait_set_get_entities_ready>
 800d664:	e7d0      	b.n	800d608 <_rclc_check_for_new_data+0x34>
 800d666:	200b      	movs	r0, #11
 800d668:	4770      	bx	lr
 800d66a:	2001      	movs	r0, #1
 800d66c:	e7cc      	b.n	800d608 <_rclc_check_for_new_data+0x34>
 800d66e:	bf00      	nop

0800d670 <_rclc_take_new_data>:
 800d670:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d672:	b09b      	sub	sp, #108	@ 0x6c
 800d674:	2800      	cmp	r0, #0
 800d676:	f000 8088 	beq.w	800d78a <_rclc_take_new_data+0x11a>
 800d67a:	7803      	ldrb	r3, [r0, #0]
 800d67c:	4604      	mov	r4, r0
 800d67e:	2b0a      	cmp	r3, #10
 800d680:	f200 8167 	bhi.w	800d952 <_rclc_take_new_data+0x2e2>
 800d684:	e8df f003 	tbb	[pc, r3]
 800d688:	44152d2d 	.word	0x44152d2d
 800d68c:	19191944 	.word	0x19191944
 800d690:	065a      	.short	0x065a
 800d692:	15          	.byte	0x15
 800d693:	00          	.byte	0x00
 800d694:	6840      	ldr	r0, [r0, #4]
 800d696:	f890 3020 	ldrb.w	r3, [r0, #32]
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	f040 80b2 	bne.w	800d804 <_rclc_take_new_data+0x194>
 800d6a0:	f890 3022 	ldrb.w	r3, [r0, #34]	@ 0x22
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	f040 80e4 	bne.w	800d872 <_rclc_take_new_data+0x202>
 800d6aa:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d16f      	bne.n	800d792 <_rclc_take_new_data+0x122>
 800d6b2:	2500      	movs	r5, #0
 800d6b4:	4628      	mov	r0, r5
 800d6b6:	b01b      	add	sp, #108	@ 0x6c
 800d6b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d6ba:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800d6bc:	6a0b      	ldr	r3, [r1, #32]
 800d6be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d6c2:	2b00      	cmp	r3, #0
 800d6c4:	d0f5      	beq.n	800d6b2 <_rclc_take_new_data+0x42>
 800d6c6:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800d6ca:	f104 0110 	add.w	r1, r4, #16
 800d6ce:	f007 fd1b 	bl	8015108 <rcl_take_request>
 800d6d2:	4605      	mov	r5, r0
 800d6d4:	2800      	cmp	r0, #0
 800d6d6:	d0ec      	beq.n	800d6b2 <_rclc_take_new_data+0x42>
 800d6d8:	f240 2359 	movw	r3, #601	@ 0x259
 800d6dc:	4298      	cmp	r0, r3
 800d6de:	d013      	beq.n	800d708 <_rclc_take_new_data+0x98>
 800d6e0:	e029      	b.n	800d736 <_rclc_take_new_data+0xc6>
 800d6e2:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800d6e4:	680b      	ldr	r3, [r1, #0]
 800d6e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d0e1      	beq.n	800d6b2 <_rclc_take_new_data+0x42>
 800d6ee:	e9d0 0101 	ldrd	r0, r1, [r0, #4]
 800d6f2:	2300      	movs	r3, #0
 800d6f4:	aa0a      	add	r2, sp, #40	@ 0x28
 800d6f6:	f007 fd69 	bl	80151cc <rcl_take>
 800d6fa:	4605      	mov	r5, r0
 800d6fc:	2800      	cmp	r0, #0
 800d6fe:	d0d9      	beq.n	800d6b4 <_rclc_take_new_data+0x44>
 800d700:	f240 1391 	movw	r3, #401	@ 0x191
 800d704:	4298      	cmp	r0, r3
 800d706:	d116      	bne.n	800d736 <_rclc_take_new_data+0xc6>
 800d708:	2300      	movs	r3, #0
 800d70a:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 800d70e:	e7d1      	b.n	800d6b4 <_rclc_take_new_data+0x44>
 800d710:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800d712:	698b      	ldr	r3, [r1, #24]
 800d714:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d718:	2b00      	cmp	r3, #0
 800d71a:	d0ca      	beq.n	800d6b2 <_rclc_take_new_data+0x42>
 800d71c:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800d720:	f104 0110 	add.w	r1, r4, #16
 800d724:	f006 fef4 	bl	8014510 <rcl_take_response>
 800d728:	4605      	mov	r5, r0
 800d72a:	2800      	cmp	r0, #0
 800d72c:	d0c1      	beq.n	800d6b2 <_rclc_take_new_data+0x42>
 800d72e:	f240 13f5 	movw	r3, #501	@ 0x1f5
 800d732:	4298      	cmp	r0, r3
 800d734:	d0be      	beq.n	800d6b4 <_rclc_take_new_data+0x44>
 800d736:	f000 ff43 	bl	800e5c0 <rcutils_reset_error>
 800d73a:	e7bb      	b.n	800d6b4 <_rclc_take_new_data+0x44>
 800d73c:	6840      	ldr	r0, [r0, #4]
 800d73e:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800d742:	2b00      	cmp	r3, #0
 800d744:	d17d      	bne.n	800d842 <_rclc_take_new_data+0x1d2>
 800d746:	69c3      	ldr	r3, [r0, #28]
 800d748:	b11b      	cbz	r3, 800d752 <_rclc_take_new_data+0xe2>
 800d74a:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800d74e:	2b00      	cmp	r3, #0
 800d750:	d144      	bne.n	800d7dc <_rclc_take_new_data+0x16c>
 800d752:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800d756:	2b00      	cmp	r3, #0
 800d758:	f040 80ac 	bne.w	800d8b4 <_rclc_take_new_data+0x244>
 800d75c:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800d760:	2b00      	cmp	r3, #0
 800d762:	d0a6      	beq.n	800d6b2 <_rclc_take_new_data+0x42>
 800d764:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 800d766:	a90a      	add	r1, sp, #40	@ 0x28
 800d768:	3010      	adds	r0, #16
 800d76a:	f008 fff9 	bl	8016760 <rcl_action_take_result_response>
 800d76e:	4605      	mov	r5, r0
 800d770:	2800      	cmp	r0, #0
 800d772:	d1e0      	bne.n	800d736 <_rclc_take_new_data+0xc6>
 800d774:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d778:	6860      	ldr	r0, [r4, #4]
 800d77a:	f009 fc55 	bl	8017028 <rclc_action_find_handle_by_result_request_sequence_number>
 800d77e:	2800      	cmp	r0, #0
 800d780:	d098      	beq.n	800d6b4 <_rclc_take_new_data+0x44>
 800d782:	2301      	movs	r3, #1
 800d784:	f880 3023 	strb.w	r3, [r0, #35]	@ 0x23
 800d788:	e794      	b.n	800d6b4 <_rclc_take_new_data+0x44>
 800d78a:	250b      	movs	r5, #11
 800d78c:	4628      	mov	r0, r5
 800d78e:	b01b      	add	sp, #108	@ 0x6c
 800d790:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d792:	ae04      	add	r6, sp, #16
 800d794:	aa0a      	add	r2, sp, #40	@ 0x28
 800d796:	3010      	adds	r0, #16
 800d798:	4631      	mov	r1, r6
 800d79a:	f009 fa55 	bl	8016c48 <rcl_action_take_cancel_request>
 800d79e:	4605      	mov	r5, r0
 800d7a0:	2800      	cmp	r0, #0
 800d7a2:	d1c8      	bne.n	800d736 <_rclc_take_new_data+0xc6>
 800d7a4:	6860      	ldr	r0, [r4, #4]
 800d7a6:	a90a      	add	r1, sp, #40	@ 0x28
 800d7a8:	f009 fbfc 	bl	8016fa4 <rclc_action_find_goal_handle_by_uuid>
 800d7ac:	4607      	mov	r7, r0
 800d7ae:	2800      	cmp	r0, #0
 800d7b0:	f000 80bb 	beq.w	800d92a <_rclc_take_new_data+0x2ba>
 800d7b4:	f990 0008 	ldrsb.w	r0, [r0, #8]
 800d7b8:	2101      	movs	r1, #1
 800d7ba:	f009 fb7d 	bl	8016eb8 <rcl_action_transition_goal_state>
 800d7be:	2803      	cmp	r0, #3
 800d7c0:	4684      	mov	ip, r0
 800d7c2:	f040 80a7 	bne.w	800d914 <_rclc_take_new_data+0x2a4>
 800d7c6:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800d7c8:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 800d7cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d7ce:	e896 0003 	ldmia.w	r6, {r0, r1}
 800d7d2:	e884 0003 	stmia.w	r4, {r0, r1}
 800d7d6:	f887 c008 	strb.w	ip, [r7, #8]
 800d7da:	e76b      	b.n	800d6b4 <_rclc_take_new_data+0x44>
 800d7dc:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800d7de:	3010      	adds	r0, #16
 800d7e0:	f009 f83e 	bl	8016860 <rcl_action_take_feedback>
 800d7e4:	4605      	mov	r5, r0
 800d7e6:	2800      	cmp	r0, #0
 800d7e8:	d1a5      	bne.n	800d736 <_rclc_take_new_data+0xc6>
 800d7ea:	6860      	ldr	r0, [r4, #4]
 800d7ec:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800d7ee:	f009 fbd9 	bl	8016fa4 <rclc_action_find_goal_handle_by_uuid>
 800d7f2:	4603      	mov	r3, r0
 800d7f4:	2800      	cmp	r0, #0
 800d7f6:	f000 80a3 	beq.w	800d940 <_rclc_take_new_data+0x2d0>
 800d7fa:	2201      	movs	r2, #1
 800d7fc:	6860      	ldr	r0, [r4, #4]
 800d7fe:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 800d802:	e7a6      	b.n	800d752 <_rclc_take_new_data+0xe2>
 800d804:	f009 fba8 	bl	8016f58 <rclc_action_take_goal_handle>
 800d808:	4606      	mov	r6, r0
 800d80a:	6860      	ldr	r0, [r4, #4]
 800d80c:	2e00      	cmp	r6, #0
 800d80e:	f43f af47 	beq.w	800d6a0 <_rclc_take_new_data+0x30>
 800d812:	6070      	str	r0, [r6, #4]
 800d814:	69f2      	ldr	r2, [r6, #28]
 800d816:	f106 0128 	add.w	r1, r6, #40	@ 0x28
 800d81a:	3010      	adds	r0, #16
 800d81c:	f009 f95c 	bl	8016ad8 <rcl_action_take_goal_request>
 800d820:	4605      	mov	r5, r0
 800d822:	2800      	cmp	r0, #0
 800d824:	f040 808e 	bne.w	800d944 <_rclc_take_new_data+0x2d4>
 800d828:	69f7      	ldr	r7, [r6, #28]
 800d82a:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800d82c:	7235      	strb	r5, [r6, #8]
 800d82e:	f8c6 0009 	str.w	r0, [r6, #9]
 800d832:	f8c6 100d 	str.w	r1, [r6, #13]
 800d836:	6860      	ldr	r0, [r4, #4]
 800d838:	f8c6 2011 	str.w	r2, [r6, #17]
 800d83c:	f8c6 3015 	str.w	r3, [r6, #21]
 800d840:	e72e      	b.n	800d6a0 <_rclc_take_new_data+0x30>
 800d842:	aa04      	add	r2, sp, #16
 800d844:	a90a      	add	r1, sp, #40	@ 0x28
 800d846:	3010      	adds	r0, #16
 800d848:	f008 ff12 	bl	8016670 <rcl_action_take_goal_response>
 800d84c:	4605      	mov	r5, r0
 800d84e:	2800      	cmp	r0, #0
 800d850:	f47f af71 	bne.w	800d736 <_rclc_take_new_data+0xc6>
 800d854:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d858:	6860      	ldr	r0, [r4, #4]
 800d85a:	f009 fbd3 	bl	8017004 <rclc_action_find_handle_by_goal_request_sequence_number>
 800d85e:	b130      	cbz	r0, 800d86e <_rclc_take_new_data+0x1fe>
 800d860:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800d864:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800d868:	2201      	movs	r2, #1
 800d86a:	f880 2020 	strb.w	r2, [r0, #32]
 800d86e:	6860      	ldr	r0, [r4, #4]
 800d870:	e769      	b.n	800d746 <_rclc_take_new_data+0xd6>
 800d872:	aa04      	add	r2, sp, #16
 800d874:	3010      	adds	r0, #16
 800d876:	a90a      	add	r1, sp, #40	@ 0x28
 800d878:	f009 f9a6 	bl	8016bc8 <rcl_action_take_result_request>
 800d87c:	4605      	mov	r5, r0
 800d87e:	2800      	cmp	r0, #0
 800d880:	f47f af59 	bne.w	800d736 <_rclc_take_new_data+0xc6>
 800d884:	6860      	ldr	r0, [r4, #4]
 800d886:	a904      	add	r1, sp, #16
 800d888:	f009 fb8c 	bl	8016fa4 <rclc_action_find_goal_handle_by_uuid>
 800d88c:	4607      	mov	r7, r0
 800d88e:	b160      	cbz	r0, 800d8aa <_rclc_take_new_data+0x23a>
 800d890:	ad0a      	add	r5, sp, #40	@ 0x28
 800d892:	f100 0640 	add.w	r6, r0, #64	@ 0x40
 800d896:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d898:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800d89a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800d89e:	f04f 0c02 	mov.w	ip, #2
 800d8a2:	e886 0003 	stmia.w	r6, {r0, r1}
 800d8a6:	f887 c008 	strb.w	ip, [r7, #8]
 800d8aa:	6860      	ldr	r0, [r4, #4]
 800d8ac:	2300      	movs	r3, #0
 800d8ae:	f880 3022 	strb.w	r3, [r0, #34]	@ 0x22
 800d8b2:	e6fa      	b.n	800d6aa <_rclc_take_new_data+0x3a>
 800d8b4:	f100 0230 	add.w	r2, r0, #48	@ 0x30
 800d8b8:	a90a      	add	r1, sp, #40	@ 0x28
 800d8ba:	3010      	adds	r0, #16
 800d8bc:	f008 ff90 	bl	80167e0 <rcl_action_take_cancel_response>
 800d8c0:	4605      	mov	r5, r0
 800d8c2:	2800      	cmp	r0, #0
 800d8c4:	f47f af37 	bne.w	800d736 <_rclc_take_new_data+0xc6>
 800d8c8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d8cc:	6860      	ldr	r0, [r4, #4]
 800d8ce:	f009 fbbd 	bl	801704c <rclc_action_find_handle_by_cancel_request_sequence_number>
 800d8d2:	4606      	mov	r6, r0
 800d8d4:	6860      	ldr	r0, [r4, #4]
 800d8d6:	2e00      	cmp	r6, #0
 800d8d8:	f43f af40 	beq.w	800d75c <_rclc_take_new_data+0xec>
 800d8dc:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800d8de:	2701      	movs	r7, #1
 800d8e0:	84b7      	strh	r7, [r6, #36]	@ 0x24
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	f43f af3a 	beq.w	800d75c <_rclc_take_new_data+0xec>
 800d8e8:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800d8ea:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800d8ee:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800d8f2:	f009 fb57 	bl	8016fa4 <rclc_action_find_goal_handle_by_uuid>
 800d8f6:	b138      	cbz	r0, 800d908 <_rclc_take_new_data+0x298>
 800d8f8:	6860      	ldr	r0, [r4, #4]
 800d8fa:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800d8fc:	f886 7025 	strb.w	r7, [r6, #37]	@ 0x25
 800d900:	3501      	adds	r5, #1
 800d902:	42ab      	cmp	r3, r5
 800d904:	d8f0      	bhi.n	800d8e8 <_rclc_take_new_data+0x278>
 800d906:	e729      	b.n	800d75c <_rclc_take_new_data+0xec>
 800d908:	6860      	ldr	r0, [r4, #4]
 800d90a:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800d90c:	3501      	adds	r5, #1
 800d90e:	42ab      	cmp	r3, r5
 800d910:	d8ea      	bhi.n	800d8e8 <_rclc_take_new_data+0x278>
 800d912:	e723      	b.n	800d75c <_rclc_take_new_data+0xec>
 800d914:	ab06      	add	r3, sp, #24
 800d916:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d918:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800d91c:	2103      	movs	r1, #3
 800d91e:	e896 000c 	ldmia.w	r6, {r2, r3}
 800d922:	6860      	ldr	r0, [r4, #4]
 800d924:	f009 fc08 	bl	8017138 <rclc_action_server_goal_cancel_reject>
 800d928:	e6c4      	b.n	800d6b4 <_rclc_take_new_data+0x44>
 800d92a:	ab06      	add	r3, sp, #24
 800d92c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d92e:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800d932:	2102      	movs	r1, #2
 800d934:	e896 000c 	ldmia.w	r6, {r2, r3}
 800d938:	6860      	ldr	r0, [r4, #4]
 800d93a:	f009 fbfd 	bl	8017138 <rclc_action_server_goal_cancel_reject>
 800d93e:	e6b9      	b.n	800d6b4 <_rclc_take_new_data+0x44>
 800d940:	6860      	ldr	r0, [r4, #4]
 800d942:	e706      	b.n	800d752 <_rclc_take_new_data+0xe2>
 800d944:	6860      	ldr	r0, [r4, #4]
 800d946:	4631      	mov	r1, r6
 800d948:	f009 fb16 	bl	8016f78 <rclc_action_remove_used_goal_handle>
 800d94c:	f000 fe38 	bl	800e5c0 <rcutils_reset_error>
 800d950:	e6b0      	b.n	800d6b4 <_rclc_take_new_data+0x44>
 800d952:	2501      	movs	r5, #1
 800d954:	e6ae      	b.n	800d6b4 <_rclc_take_new_data+0x44>
 800d956:	bf00      	nop

0800d958 <_rclc_execute.part.0>:
 800d958:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d95a:	7803      	ldrb	r3, [r0, #0]
 800d95c:	b087      	sub	sp, #28
 800d95e:	4604      	mov	r4, r0
 800d960:	2b0a      	cmp	r3, #10
 800d962:	f200 8136 	bhi.w	800dbd2 <_rclc_execute.part.0+0x27a>
 800d966:	e8df f003 	tbb	[pc, r3]
 800d96a:	435e      	.short	0x435e
 800d96c:	06a1664f 	.word	0x06a1664f
 800d970:	6c1e0606 	.word	0x6c1e0606
 800d974:	59          	.byte	0x59
 800d975:	00          	.byte	0x00
 800d976:	2b06      	cmp	r3, #6
 800d978:	f000 8122 	beq.w	800dbc0 <_rclc_execute.part.0+0x268>
 800d97c:	2b07      	cmp	r3, #7
 800d97e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800d980:	f040 8118 	bne.w	800dbb4 <_rclc_execute.part.0+0x25c>
 800d984:	e9d0 120a 	ldrd	r1, r2, [r0, #40]	@ 0x28
 800d988:	6880      	ldr	r0, [r0, #8]
 800d98a:	4798      	blx	r3
 800d98c:	f104 0110 	add.w	r1, r4, #16
 800d990:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800d992:	6860      	ldr	r0, [r4, #4]
 800d994:	f007 fbf8 	bl	8015188 <rcl_send_response>
 800d998:	2800      	cmp	r0, #0
 800d99a:	d033      	beq.n	800da04 <_rclc_execute.part.0+0xac>
 800d99c:	9005      	str	r0, [sp, #20]
 800d99e:	f000 fe0f 	bl	800e5c0 <rcutils_reset_error>
 800d9a2:	9805      	ldr	r0, [sp, #20]
 800d9a4:	e02e      	b.n	800da04 <_rclc_execute.part.0+0xac>
 800d9a6:	6840      	ldr	r0, [r0, #4]
 800d9a8:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	f000 8086 	beq.w	800dabe <_rclc_execute.part.0+0x166>
 800d9b2:	2600      	movs	r6, #0
 800d9b4:	2701      	movs	r7, #1
 800d9b6:	e004      	b.n	800d9c2 <_rclc_execute.part.0+0x6a>
 800d9b8:	f009 faa8 	bl	8016f0c <rclc_action_send_result_request>
 800d9bc:	b998      	cbnz	r0, 800d9e6 <_rclc_execute.part.0+0x8e>
 800d9be:	722f      	strb	r7, [r5, #8]
 800d9c0:	6860      	ldr	r0, [r4, #4]
 800d9c2:	f009 fb55 	bl	8017070 <rclc_action_find_first_handle_with_goal_response>
 800d9c6:	4605      	mov	r5, r0
 800d9c8:	2800      	cmp	r0, #0
 800d9ca:	d077      	beq.n	800dabc <_rclc_execute.part.0+0x164>
 800d9cc:	6863      	ldr	r3, [r4, #4]
 800d9ce:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800d9d0:	699b      	ldr	r3, [r3, #24]
 800d9d2:	f895 1021 	ldrb.w	r1, [r5, #33]	@ 0x21
 800d9d6:	f885 6020 	strb.w	r6, [r5, #32]
 800d9da:	4798      	blx	r3
 800d9dc:	f895 3021 	ldrb.w	r3, [r5, #33]	@ 0x21
 800d9e0:	4628      	mov	r0, r5
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	d1e8      	bne.n	800d9b8 <_rclc_execute.part.0+0x60>
 800d9e6:	6860      	ldr	r0, [r4, #4]
 800d9e8:	4629      	mov	r1, r5
 800d9ea:	f009 fac5 	bl	8016f78 <rclc_action_remove_used_goal_handle>
 800d9ee:	e7e7      	b.n	800d9c0 <_rclc_execute.part.0+0x68>
 800d9f0:	f890 5039 	ldrb.w	r5, [r0, #57]	@ 0x39
 800d9f4:	e9d0 130b 	ldrd	r1, r3, [r0, #44]	@ 0x2c
 800d9f8:	2d00      	cmp	r5, #0
 800d9fa:	f000 80c9 	beq.w	800db90 <_rclc_execute.part.0+0x238>
 800d9fe:	6880      	ldr	r0, [r0, #8]
 800da00:	4798      	blx	r3
 800da02:	2000      	movs	r0, #0
 800da04:	b007      	add	sp, #28
 800da06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da08:	6840      	ldr	r0, [r0, #4]
 800da0a:	f007 feef 	bl	80157ec <rcl_timer_call>
 800da0e:	f240 3321 	movw	r3, #801	@ 0x321
 800da12:	4298      	cmp	r0, r3
 800da14:	d004      	beq.n	800da20 <_rclc_execute.part.0+0xc8>
 800da16:	2800      	cmp	r0, #0
 800da18:	d0f4      	beq.n	800da04 <_rclc_execute.part.0+0xac>
 800da1a:	e7bf      	b.n	800d99c <_rclc_execute.part.0+0x44>
 800da1c:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800da1e:	4798      	blx	r3
 800da20:	2000      	movs	r0, #0
 800da22:	b007      	add	sp, #28
 800da24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da26:	f890 5039 	ldrb.w	r5, [r0, #57]	@ 0x39
 800da2a:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800da2c:	b925      	cbnz	r5, 800da38 <_rclc_execute.part.0+0xe0>
 800da2e:	4628      	mov	r0, r5
 800da30:	4798      	blx	r3
 800da32:	4628      	mov	r0, r5
 800da34:	e7e6      	b.n	800da04 <_rclc_execute.part.0+0xac>
 800da36:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800da38:	68a0      	ldr	r0, [r4, #8]
 800da3a:	4798      	blx	r3
 800da3c:	2000      	movs	r0, #0
 800da3e:	b007      	add	sp, #28
 800da40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da42:	6840      	ldr	r0, [r0, #4]
 800da44:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800da48:	bb3b      	cbnz	r3, 800da9a <_rclc_execute.part.0+0x142>
 800da4a:	f890 3020 	ldrb.w	r3, [r0, #32]
 800da4e:	2b00      	cmp	r3, #0
 800da50:	d07b      	beq.n	800db4a <_rclc_execute.part.0+0x1f2>
 800da52:	f640 0634 	movw	r6, #2100	@ 0x834
 800da56:	2701      	movs	r7, #1
 800da58:	e007      	b.n	800da6a <_rclc_execute.part.0+0x112>
 800da5a:	4628      	mov	r0, r5
 800da5c:	f009 fb20 	bl	80170a0 <rclc_action_server_response_goal_request>
 800da60:	6860      	ldr	r0, [r4, #4]
 800da62:	4629      	mov	r1, r5
 800da64:	f009 fa88 	bl	8016f78 <rclc_action_remove_used_goal_handle>
 800da68:	6860      	ldr	r0, [r4, #4]
 800da6a:	2100      	movs	r1, #0
 800da6c:	f009 fab2 	bl	8016fd4 <rclc_action_find_first_handle_by_status>
 800da70:	4605      	mov	r5, r0
 800da72:	2800      	cmp	r0, #0
 800da74:	d066      	beq.n	800db44 <_rclc_execute.part.0+0x1ec>
 800da76:	6863      	ldr	r3, [r4, #4]
 800da78:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800da7a:	699b      	ldr	r3, [r3, #24]
 800da7c:	4798      	blx	r3
 800da7e:	42b0      	cmp	r0, r6
 800da80:	f04f 0100 	mov.w	r1, #0
 800da84:	d1e9      	bne.n	800da5a <_rclc_execute.part.0+0x102>
 800da86:	2101      	movs	r1, #1
 800da88:	4628      	mov	r0, r5
 800da8a:	f009 fb09 	bl	80170a0 <rclc_action_server_response_goal_request>
 800da8e:	722f      	strb	r7, [r5, #8]
 800da90:	e7ea      	b.n	800da68 <_rclc_execute.part.0+0x110>
 800da92:	6848      	ldr	r0, [r1, #4]
 800da94:	f009 fa70 	bl	8016f78 <rclc_action_remove_used_goal_handle>
 800da98:	6860      	ldr	r0, [r4, #4]
 800da9a:	f009 faa7 	bl	8016fec <rclc_action_find_first_terminated_handle>
 800da9e:	4601      	mov	r1, r0
 800daa0:	2800      	cmp	r0, #0
 800daa2:	d1f6      	bne.n	800da92 <_rclc_execute.part.0+0x13a>
 800daa4:	6860      	ldr	r0, [r4, #4]
 800daa6:	f880 1024 	strb.w	r1, [r0, #36]	@ 0x24
 800daaa:	e7ce      	b.n	800da4a <_rclc_execute.part.0+0xf2>
 800daac:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800daae:	6880      	ldr	r0, [r0, #8]
 800dab0:	f104 0110 	add.w	r1, r4, #16
 800dab4:	4798      	blx	r3
 800dab6:	2000      	movs	r0, #0
 800dab8:	b007      	add	sp, #28
 800daba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dabc:	6860      	ldr	r0, [r4, #4]
 800dabe:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800dac2:	b18b      	cbz	r3, 800dae8 <_rclc_execute.part.0+0x190>
 800dac4:	68c5      	ldr	r5, [r0, #12]
 800dac6:	b32d      	cbz	r5, 800db14 <_rclc_execute.part.0+0x1bc>
 800dac8:	2600      	movs	r6, #0
 800daca:	f895 3022 	ldrb.w	r3, [r5, #34]	@ 0x22
 800dace:	b143      	cbz	r3, 800dae2 <_rclc_execute.part.0+0x18a>
 800dad0:	69c3      	ldr	r3, [r0, #28]
 800dad2:	f885 6022 	strb.w	r6, [r5, #34]	@ 0x22
 800dad6:	b123      	cbz	r3, 800dae2 <_rclc_execute.part.0+0x18a>
 800dad8:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800dada:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800dadc:	4628      	mov	r0, r5
 800dade:	4798      	blx	r3
 800dae0:	6860      	ldr	r0, [r4, #4]
 800dae2:	682d      	ldr	r5, [r5, #0]
 800dae4:	2d00      	cmp	r5, #0
 800dae6:	d1f0      	bne.n	800daca <_rclc_execute.part.0+0x172>
 800dae8:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800daec:	b193      	cbz	r3, 800db14 <_rclc_execute.part.0+0x1bc>
 800daee:	68c5      	ldr	r5, [r0, #12]
 800daf0:	b185      	cbz	r5, 800db14 <_rclc_execute.part.0+0x1bc>
 800daf2:	2600      	movs	r6, #0
 800daf4:	f895 3024 	ldrb.w	r3, [r5, #36]	@ 0x24
 800daf8:	b14b      	cbz	r3, 800db0e <_rclc_execute.part.0+0x1b6>
 800dafa:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800dafc:	f885 6024 	strb.w	r6, [r5, #36]	@ 0x24
 800db00:	b12b      	cbz	r3, 800db0e <_rclc_execute.part.0+0x1b6>
 800db02:	4628      	mov	r0, r5
 800db04:	f895 1025 	ldrb.w	r1, [r5, #37]	@ 0x25
 800db08:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800db0a:	4798      	blx	r3
 800db0c:	6860      	ldr	r0, [r4, #4]
 800db0e:	682d      	ldr	r5, [r5, #0]
 800db10:	2d00      	cmp	r5, #0
 800db12:	d1ef      	bne.n	800daf4 <_rclc_execute.part.0+0x19c>
 800db14:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800db18:	2b00      	cmp	r3, #0
 800db1a:	d081      	beq.n	800da20 <_rclc_execute.part.0+0xc8>
 800db1c:	2700      	movs	r7, #0
 800db1e:	e00b      	b.n	800db38 <_rclc_execute.part.0+0x1e0>
 800db20:	6863      	ldr	r3, [r4, #4]
 800db22:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800db24:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800db26:	6a1e      	ldr	r6, [r3, #32]
 800db28:	f885 7023 	strb.w	r7, [r5, #35]	@ 0x23
 800db2c:	47b0      	blx	r6
 800db2e:	6860      	ldr	r0, [r4, #4]
 800db30:	4629      	mov	r1, r5
 800db32:	f009 fa21 	bl	8016f78 <rclc_action_remove_used_goal_handle>
 800db36:	6860      	ldr	r0, [r4, #4]
 800db38:	f009 faa6 	bl	8017088 <rclc_action_find_first_handle_with_result_response>
 800db3c:	4605      	mov	r5, r0
 800db3e:	2800      	cmp	r0, #0
 800db40:	d1ee      	bne.n	800db20 <_rclc_execute.part.0+0x1c8>
 800db42:	e76d      	b.n	800da20 <_rclc_execute.part.0+0xc8>
 800db44:	6860      	ldr	r0, [r4, #4]
 800db46:	f880 5020 	strb.w	r5, [r0, #32]
 800db4a:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800db4e:	2b00      	cmp	r3, #0
 800db50:	f43f af66 	beq.w	800da20 <_rclc_execute.part.0+0xc8>
 800db54:	68c5      	ldr	r5, [r0, #12]
 800db56:	b1b5      	cbz	r5, 800db86 <_rclc_execute.part.0+0x22e>
 800db58:	2602      	movs	r6, #2
 800db5a:	e001      	b.n	800db60 <_rclc_execute.part.0+0x208>
 800db5c:	682d      	ldr	r5, [r5, #0]
 800db5e:	b195      	cbz	r5, 800db86 <_rclc_execute.part.0+0x22e>
 800db60:	f995 3008 	ldrsb.w	r3, [r5, #8]
 800db64:	2b03      	cmp	r3, #3
 800db66:	d1f9      	bne.n	800db5c <_rclc_execute.part.0+0x204>
 800db68:	69c3      	ldr	r3, [r0, #28]
 800db6a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800db6c:	4628      	mov	r0, r5
 800db6e:	4798      	blx	r3
 800db70:	4603      	mov	r3, r0
 800db72:	f105 0260 	add.w	r2, r5, #96	@ 0x60
 800db76:	4628      	mov	r0, r5
 800db78:	f885 3025 	strb.w	r3, [r5, #37]	@ 0x25
 800db7c:	b163      	cbz	r3, 800db98 <_rclc_execute.part.0+0x240>
 800db7e:	f009 faaf 	bl	80170e0 <rclc_action_server_goal_cancel_accept>
 800db82:	6860      	ldr	r0, [r4, #4]
 800db84:	e7ea      	b.n	800db5c <_rclc_execute.part.0+0x204>
 800db86:	2300      	movs	r3, #0
 800db88:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800db8c:	4618      	mov	r0, r3
 800db8e:	e739      	b.n	800da04 <_rclc_execute.part.0+0xac>
 800db90:	4628      	mov	r0, r5
 800db92:	4798      	blx	r3
 800db94:	4628      	mov	r0, r5
 800db96:	e735      	b.n	800da04 <_rclc_execute.part.0+0xac>
 800db98:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 800db9a:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800db9e:	f105 0758 	add.w	r7, r5, #88	@ 0x58
 800dba2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dba6:	6860      	ldr	r0, [r4, #4]
 800dba8:	2101      	movs	r1, #1
 800dbaa:	f009 fac5 	bl	8017138 <rclc_action_server_goal_cancel_reject>
 800dbae:	722e      	strb	r6, [r5, #8]
 800dbb0:	6860      	ldr	r0, [r4, #4]
 800dbb2:	e7d3      	b.n	800db5c <_rclc_execute.part.0+0x204>
 800dbb4:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800dbb6:	6880      	ldr	r0, [r0, #8]
 800dbb8:	4798      	blx	r3
 800dbba:	f104 0110 	add.w	r1, r4, #16
 800dbbe:	e6e7      	b.n	800d990 <_rclc_execute.part.0+0x38>
 800dbc0:	f100 0110 	add.w	r1, r0, #16
 800dbc4:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800dbc6:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 800dbc8:	6880      	ldr	r0, [r0, #8]
 800dbca:	9105      	str	r1, [sp, #20]
 800dbcc:	4798      	blx	r3
 800dbce:	9905      	ldr	r1, [sp, #20]
 800dbd0:	e6de      	b.n	800d990 <_rclc_execute.part.0+0x38>
 800dbd2:	2001      	movs	r0, #1
 800dbd4:	e716      	b.n	800da04 <_rclc_execute.part.0+0xac>
 800dbd6:	bf00      	nop

0800dbd8 <rclc_executor_trigger_any>:
 800dbd8:	2800      	cmp	r0, #0
 800dbda:	d03f      	beq.n	800dc5c <rclc_executor_trigger_any+0x84>
 800dbdc:	2900      	cmp	r1, #0
 800dbde:	d03e      	beq.n	800dc5e <rclc_executor_trigger_any+0x86>
 800dbe0:	4603      	mov	r3, r0
 800dbe2:	f890 0038 	ldrb.w	r0, [r0, #56]	@ 0x38
 800dbe6:	2200      	movs	r2, #0
 800dbe8:	2800      	cmp	r0, #0
 800dbea:	d037      	beq.n	800dc5c <rclc_executor_trigger_any+0x84>
 800dbec:	b430      	push	{r4, r5}
 800dbee:	f893 c000 	ldrb.w	ip, [r3]
 800dbf2:	f1bc 0f08 	cmp.w	ip, #8
 800dbf6:	d11e      	bne.n	800dc36 <rclc_executor_trigger_any+0x5e>
 800dbf8:	685c      	ldr	r4, [r3, #4]
 800dbfa:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 800dbfc:	f035 457f 	bics.w	r5, r5, #4278190080	@ 0xff000000
 800dc00:	d105      	bne.n	800dc0e <rclc_executor_trigger_any+0x36>
 800dc02:	f894 0044 	ldrb.w	r0, [r4, #68]	@ 0x44
 800dc06:	b910      	cbnz	r0, 800dc0e <rclc_executor_trigger_any+0x36>
 800dc08:	f894 0043 	ldrb.w	r0, [r4, #67]	@ 0x43
 800dc0c:	b128      	cbz	r0, 800dc1a <rclc_executor_trigger_any+0x42>
 800dc0e:	bc30      	pop	{r4, r5}
 800dc10:	4770      	bx	lr
 800dc12:	f893 0039 	ldrb.w	r0, [r3, #57]	@ 0x39
 800dc16:	2800      	cmp	r0, #0
 800dc18:	d1f9      	bne.n	800dc0e <rclc_executor_trigger_any+0x36>
 800dc1a:	3201      	adds	r2, #1
 800dc1c:	4291      	cmp	r1, r2
 800dc1e:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800dc22:	d018      	beq.n	800dc56 <rclc_executor_trigger_any+0x7e>
 800dc24:	f893 0038 	ldrb.w	r0, [r3, #56]	@ 0x38
 800dc28:	2800      	cmp	r0, #0
 800dc2a:	d0f0      	beq.n	800dc0e <rclc_executor_trigger_any+0x36>
 800dc2c:	f893 c000 	ldrb.w	ip, [r3]
 800dc30:	f1bc 0f08 	cmp.w	ip, #8
 800dc34:	d0e0      	beq.n	800dbf8 <rclc_executor_trigger_any+0x20>
 800dc36:	f1bc 0f09 	cmp.w	ip, #9
 800dc3a:	d1ea      	bne.n	800dc12 <rclc_executor_trigger_any+0x3a>
 800dc3c:	685c      	ldr	r4, [r3, #4]
 800dc3e:	6a25      	ldr	r5, [r4, #32]
 800dc40:	2d00      	cmp	r5, #0
 800dc42:	d1e4      	bne.n	800dc0e <rclc_executor_trigger_any+0x36>
 800dc44:	f894 0024 	ldrb.w	r0, [r4, #36]	@ 0x24
 800dc48:	2800      	cmp	r0, #0
 800dc4a:	d1e0      	bne.n	800dc0e <rclc_executor_trigger_any+0x36>
 800dc4c:	3201      	adds	r2, #1
 800dc4e:	4291      	cmp	r1, r2
 800dc50:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800dc54:	d1e6      	bne.n	800dc24 <rclc_executor_trigger_any+0x4c>
 800dc56:	2000      	movs	r0, #0
 800dc58:	bc30      	pop	{r4, r5}
 800dc5a:	4770      	bx	lr
 800dc5c:	4770      	bx	lr
 800dc5e:	4608      	mov	r0, r1
 800dc60:	4770      	bx	lr
 800dc62:	bf00      	nop

0800dc64 <rclc_executor_get_zero_initialized_executor>:
 800dc64:	b510      	push	{r4, lr}
 800dc66:	4903      	ldr	r1, [pc, #12]	@ (800dc74 <rclc_executor_get_zero_initialized_executor+0x10>)
 800dc68:	4604      	mov	r4, r0
 800dc6a:	2288      	movs	r2, #136	@ 0x88
 800dc6c:	f00c fccb 	bl	801a606 <memcpy>
 800dc70:	4620      	mov	r0, r4
 800dc72:	bd10      	pop	{r4, pc}
 800dc74:	0801c110 	.word	0x0801c110

0800dc78 <rclc_executor_init>:
 800dc78:	2800      	cmp	r0, #0
 800dc7a:	d05f      	beq.n	800dd3c <rclc_executor_init+0xc4>
 800dc7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc80:	460c      	mov	r4, r1
 800dc82:	b0b0      	sub	sp, #192	@ 0xc0
 800dc84:	2900      	cmp	r1, #0
 800dc86:	d051      	beq.n	800dd2c <rclc_executor_init+0xb4>
 800dc88:	4605      	mov	r5, r0
 800dc8a:	4618      	mov	r0, r3
 800dc8c:	4616      	mov	r6, r2
 800dc8e:	461f      	mov	r7, r3
 800dc90:	f000 fc70 	bl	800e574 <rcutils_allocator_is_valid>
 800dc94:	2800      	cmp	r0, #0
 800dc96:	d049      	beq.n	800dd2c <rclc_executor_init+0xb4>
 800dc98:	2e00      	cmp	r6, #0
 800dc9a:	d047      	beq.n	800dd2c <rclc_executor_init+0xb4>
 800dc9c:	492c      	ldr	r1, [pc, #176]	@ (800dd50 <rclc_executor_init+0xd8>)
 800dc9e:	2288      	movs	r2, #136	@ 0x88
 800dca0:	a80e      	add	r0, sp, #56	@ 0x38
 800dca2:	f00c fcb0 	bl	801a606 <memcpy>
 800dca6:	a90e      	add	r1, sp, #56	@ 0x38
 800dca8:	2288      	movs	r2, #136	@ 0x88
 800dcaa:	4628      	mov	r0, r5
 800dcac:	f00c fcab 	bl	801a606 <memcpy>
 800dcb0:	602c      	str	r4, [r5, #0]
 800dcb2:	4668      	mov	r0, sp
 800dcb4:	60ae      	str	r6, [r5, #8]
 800dcb6:	466c      	mov	r4, sp
 800dcb8:	f007 ff0a 	bl	8015ad0 <rcl_get_zero_initialized_wait_set>
 800dcbc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800dcbe:	f105 0c14 	add.w	ip, r5, #20
 800dcc2:	f8d7 8000 	ldr.w	r8, [r7]
 800dcc6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800dcca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800dccc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800dcd0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800dcd2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800dcd6:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 800dd48 <rclc_executor_init+0xd0>
 800dcda:	6823      	ldr	r3, [r4, #0]
 800dcdc:	f8cc 3000 	str.w	r3, [ip]
 800dce0:	6939      	ldr	r1, [r7, #16]
 800dce2:	612f      	str	r7, [r5, #16]
 800dce4:	ed85 7b1a 	vstr	d7, [r5, #104]	@ 0x68
 800dce8:	01b0      	lsls	r0, r6, #6
 800dcea:	47c0      	blx	r8
 800dcec:	6068      	str	r0, [r5, #4]
 800dcee:	b338      	cbz	r0, 800dd40 <rclc_executor_init+0xc8>
 800dcf0:	2400      	movs	r4, #0
 800dcf2:	e000      	b.n	800dcf6 <rclc_executor_init+0x7e>
 800dcf4:	6868      	ldr	r0, [r5, #4]
 800dcf6:	eb00 1084 	add.w	r0, r0, r4, lsl #6
 800dcfa:	4631      	mov	r1, r6
 800dcfc:	3401      	adds	r4, #1
 800dcfe:	f000 faa3 	bl	800e248 <rclc_executor_handle_init>
 800dd02:	42a6      	cmp	r6, r4
 800dd04:	d1f6      	bne.n	800dcf4 <rclc_executor_init+0x7c>
 800dd06:	f105 0048 	add.w	r0, r5, #72	@ 0x48
 800dd0a:	f000 fa93 	bl	800e234 <rclc_executor_handle_counters_zero_init>
 800dd0e:	4a11      	ldr	r2, [pc, #68]	@ (800dd54 <rclc_executor_init+0xdc>)
 800dd10:	686b      	ldr	r3, [r5, #4]
 800dd12:	2000      	movs	r0, #0
 800dd14:	e9c5 201e 	strd	r2, r0, [r5, #120]	@ 0x78
 800dd18:	b163      	cbz	r3, 800dd34 <rclc_executor_init+0xbc>
 800dd1a:	692b      	ldr	r3, [r5, #16]
 800dd1c:	b153      	cbz	r3, 800dd34 <rclc_executor_init+0xbc>
 800dd1e:	68ab      	ldr	r3, [r5, #8]
 800dd20:	b143      	cbz	r3, 800dd34 <rclc_executor_init+0xbc>
 800dd22:	f885 0080 	strb.w	r0, [r5, #128]	@ 0x80
 800dd26:	b030      	add	sp, #192	@ 0xc0
 800dd28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd2c:	200b      	movs	r0, #11
 800dd2e:	b030      	add	sp, #192	@ 0xc0
 800dd30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd34:	4618      	mov	r0, r3
 800dd36:	b030      	add	sp, #192	@ 0xc0
 800dd38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd3c:	200b      	movs	r0, #11
 800dd3e:	4770      	bx	lr
 800dd40:	200a      	movs	r0, #10
 800dd42:	e7f4      	b.n	800dd2e <rclc_executor_init+0xb6>
 800dd44:	f3af 8000 	nop.w
 800dd48:	3b9aca00 	.word	0x3b9aca00
 800dd4c:	00000000 	.word	0x00000000
 800dd50:	0801c110 	.word	0x0801c110
 800dd54:	0800dbd9 	.word	0x0800dbd9

0800dd58 <rclc_executor_add_timer>:
 800dd58:	b300      	cbz	r0, 800dd9c <rclc_executor_add_timer+0x44>
 800dd5a:	b1f9      	cbz	r1, 800dd9c <rclc_executor_add_timer+0x44>
 800dd5c:	b538      	push	{r3, r4, r5, lr}
 800dd5e:	e9d0 2302 	ldrd	r2, r3, [r0, #8]
 800dd62:	4293      	cmp	r3, r2
 800dd64:	4604      	mov	r4, r0
 800dd66:	d301      	bcc.n	800dd6c <rclc_executor_add_timer+0x14>
 800dd68:	2001      	movs	r0, #1
 800dd6a:	bd38      	pop	{r3, r4, r5, pc}
 800dd6c:	6840      	ldr	r0, [r0, #4]
 800dd6e:	eb00 1283 	add.w	r2, r0, r3, lsl #6
 800dd72:	019d      	lsls	r5, r3, #6
 800dd74:	6051      	str	r1, [r2, #4]
 800dd76:	2102      	movs	r1, #2
 800dd78:	5341      	strh	r1, [r0, r5]
 800dd7a:	3301      	adds	r3, #1
 800dd7c:	2000      	movs	r0, #0
 800dd7e:	2101      	movs	r1, #1
 800dd80:	f104 0514 	add.w	r5, r4, #20
 800dd84:	62d0      	str	r0, [r2, #44]	@ 0x2c
 800dd86:	8711      	strh	r1, [r2, #56]	@ 0x38
 800dd88:	4628      	mov	r0, r5
 800dd8a:	60e3      	str	r3, [r4, #12]
 800dd8c:	f007 feb4 	bl	8015af8 <rcl_wait_set_is_valid>
 800dd90:	b930      	cbnz	r0, 800dda0 <rclc_executor_add_timer+0x48>
 800dd92:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800dd94:	3301      	adds	r3, #1
 800dd96:	2000      	movs	r0, #0
 800dd98:	64e3      	str	r3, [r4, #76]	@ 0x4c
 800dd9a:	bd38      	pop	{r3, r4, r5, pc}
 800dd9c:	200b      	movs	r0, #11
 800dd9e:	4770      	bx	lr
 800dda0:	4628      	mov	r0, r5
 800dda2:	f007 feaf 	bl	8015b04 <rcl_wait_set_fini>
 800dda6:	2800      	cmp	r0, #0
 800dda8:	d0f3      	beq.n	800dd92 <rclc_executor_add_timer+0x3a>
 800ddaa:	bd38      	pop	{r3, r4, r5, pc}

0800ddac <rclc_executor_add_service>:
 800ddac:	b370      	cbz	r0, 800de0c <rclc_executor_add_service+0x60>
 800ddae:	b369      	cbz	r1, 800de0c <rclc_executor_add_service+0x60>
 800ddb0:	b362      	cbz	r2, 800de0c <rclc_executor_add_service+0x60>
 800ddb2:	b35b      	cbz	r3, 800de0c <rclc_executor_add_service+0x60>
 800ddb4:	b538      	push	{r3, r4, r5, lr}
 800ddb6:	4604      	mov	r4, r0
 800ddb8:	9804      	ldr	r0, [sp, #16]
 800ddba:	b378      	cbz	r0, 800de1c <rclc_executor_add_service+0x70>
 800ddbc:	e9d4 5002 	ldrd	r5, r0, [r4, #8]
 800ddc0:	42a8      	cmp	r0, r5
 800ddc2:	d301      	bcc.n	800ddc8 <rclc_executor_add_service+0x1c>
 800ddc4:	2001      	movs	r0, #1
 800ddc6:	bd38      	pop	{r3, r4, r5, pc}
 800ddc8:	6865      	ldr	r5, [r4, #4]
 800ddca:	eb05 1c80 	add.w	ip, r5, r0, lsl #6
 800ddce:	ea4f 1e80 	mov.w	lr, r0, lsl #6
 800ddd2:	f8cc 3028 	str.w	r3, [ip, #40]	@ 0x28
 800ddd6:	9b04      	ldr	r3, [sp, #16]
 800ddd8:	f8cc 3030 	str.w	r3, [ip, #48]	@ 0x30
 800dddc:	2305      	movs	r3, #5
 800ddde:	e9cc 1201 	strd	r1, r2, [ip, #4]
 800dde2:	3001      	adds	r0, #1
 800dde4:	f825 300e 	strh.w	r3, [r5, lr]
 800dde8:	2201      	movs	r2, #1
 800ddea:	2300      	movs	r3, #0
 800ddec:	f104 0514 	add.w	r5, r4, #20
 800ddf0:	f88c 2038 	strb.w	r2, [ip, #56]	@ 0x38
 800ddf4:	f8cc 302c 	str.w	r3, [ip, #44]	@ 0x2c
 800ddf8:	60e0      	str	r0, [r4, #12]
 800ddfa:	4628      	mov	r0, r5
 800ddfc:	f007 fe7c 	bl	8015af8 <rcl_wait_set_is_valid>
 800de00:	b930      	cbnz	r0, 800de10 <rclc_executor_add_service+0x64>
 800de02:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800de04:	3301      	adds	r3, #1
 800de06:	2000      	movs	r0, #0
 800de08:	6563      	str	r3, [r4, #84]	@ 0x54
 800de0a:	bd38      	pop	{r3, r4, r5, pc}
 800de0c:	200b      	movs	r0, #11
 800de0e:	4770      	bx	lr
 800de10:	4628      	mov	r0, r5
 800de12:	f007 fe77 	bl	8015b04 <rcl_wait_set_fini>
 800de16:	2800      	cmp	r0, #0
 800de18:	d0f3      	beq.n	800de02 <rclc_executor_add_service+0x56>
 800de1a:	e7d4      	b.n	800ddc6 <rclc_executor_add_service+0x1a>
 800de1c:	200b      	movs	r0, #11
 800de1e:	bd38      	pop	{r3, r4, r5, pc}

0800de20 <rclc_executor_prepare>:
 800de20:	2800      	cmp	r0, #0
 800de22:	d044      	beq.n	800deae <rclc_executor_prepare+0x8e>
 800de24:	b5f0      	push	{r4, r5, r6, r7, lr}
 800de26:	f100 0514 	add.w	r5, r0, #20
 800de2a:	b09b      	sub	sp, #108	@ 0x6c
 800de2c:	4604      	mov	r4, r0
 800de2e:	4628      	mov	r0, r5
 800de30:	f007 fe62 	bl	8015af8 <rcl_wait_set_is_valid>
 800de34:	b110      	cbz	r0, 800de3c <rclc_executor_prepare+0x1c>
 800de36:	2000      	movs	r0, #0
 800de38:	b01b      	add	sp, #108	@ 0x6c
 800de3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800de3c:	4628      	mov	r0, r5
 800de3e:	f007 fe61 	bl	8015b04 <rcl_wait_set_fini>
 800de42:	2800      	cmp	r0, #0
 800de44:	d130      	bne.n	800dea8 <rclc_executor_prepare+0x88>
 800de46:	a80c      	add	r0, sp, #48	@ 0x30
 800de48:	f007 fe42 	bl	8015ad0 <rcl_get_zero_initialized_wait_set>
 800de4c:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 800de50:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800de54:	46ae      	mov	lr, r5
 800de56:	6927      	ldr	r7, [r4, #16]
 800de58:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800de5c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800de60:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800de64:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800de68:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800de6c:	f8dc 3000 	ldr.w	r3, [ip]
 800de70:	f8ce 3000 	str.w	r3, [lr]
 800de74:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800de76:	ae04      	add	r6, sp, #16
 800de78:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800de7a:	683b      	ldr	r3, [r7, #0]
 800de7c:	6822      	ldr	r2, [r4, #0]
 800de7e:	6033      	str	r3, [r6, #0]
 800de80:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800de82:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 800de84:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800de88:	e9d4 3213 	ldrd	r3, r2, [r4, #76]	@ 0x4c
 800de8c:	e9cd 2100 	strd	r2, r1, [sp]
 800de90:	4628      	mov	r0, r5
 800de92:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 800de94:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800de96:	f008 f933 	bl	8016100 <rcl_wait_set_init>
 800de9a:	2800      	cmp	r0, #0
 800de9c:	d0cc      	beq.n	800de38 <rclc_executor_prepare+0x18>
 800de9e:	900b      	str	r0, [sp, #44]	@ 0x2c
 800dea0:	f000 fb8e 	bl	800e5c0 <rcutils_reset_error>
 800dea4:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800dea6:	e7c7      	b.n	800de38 <rclc_executor_prepare+0x18>
 800dea8:	f000 fb8a 	bl	800e5c0 <rcutils_reset_error>
 800deac:	e7cb      	b.n	800de46 <rclc_executor_prepare+0x26>
 800deae:	200b      	movs	r0, #11
 800deb0:	4770      	bx	lr
 800deb2:	bf00      	nop

0800deb4 <rclc_executor_spin_some.part.0>:
 800deb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800deb8:	f100 0614 	add.w	r6, r0, #20
 800debc:	b083      	sub	sp, #12
 800debe:	4691      	mov	r9, r2
 800dec0:	4698      	mov	r8, r3
 800dec2:	4605      	mov	r5, r0
 800dec4:	f7ff ffac 	bl	800de20 <rclc_executor_prepare>
 800dec8:	4630      	mov	r0, r6
 800deca:	f007 fee7 	bl	8015c9c <rcl_wait_set_clear>
 800dece:	4607      	mov	r7, r0
 800ded0:	2800      	cmp	r0, #0
 800ded2:	f040 80ed 	bne.w	800e0b0 <rclc_executor_spin_some.part.0+0x1fc>
 800ded6:	68ab      	ldr	r3, [r5, #8]
 800ded8:	4604      	mov	r4, r0
 800deda:	b303      	cbz	r3, 800df1e <rclc_executor_spin_some.part.0+0x6a>
 800dedc:	6869      	ldr	r1, [r5, #4]
 800dede:	eb01 1c84 	add.w	ip, r1, r4, lsl #6
 800dee2:	01a2      	lsls	r2, r4, #6
 800dee4:	f89c 3038 	ldrb.w	r3, [ip, #56]	@ 0x38
 800dee8:	b1cb      	cbz	r3, 800df1e <rclc_executor_spin_some.part.0+0x6a>
 800deea:	5c8b      	ldrb	r3, [r1, r2]
 800deec:	2b0a      	cmp	r3, #10
 800deee:	f200 80d8 	bhi.w	800e0a2 <rclc_executor_spin_some.part.0+0x1ee>
 800def2:	e8df f003 	tbb	[pc, r3]
 800def6:	9c9c      	.short	0x9c9c
 800def8:	068c8ca7 	.word	0x068c8ca7
 800defc:	bdc90606 	.word	0xbdc90606
 800df00:	b2          	.byte	0xb2
 800df01:	00          	.byte	0x00
 800df02:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800df06:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800df0a:	4630      	mov	r0, r6
 800df0c:	f008 fa0e 	bl	801632c <rcl_wait_set_add_service>
 800df10:	2800      	cmp	r0, #0
 800df12:	f040 8086 	bne.w	800e022 <rclc_executor_spin_some.part.0+0x16e>
 800df16:	68ab      	ldr	r3, [r5, #8]
 800df18:	3401      	adds	r4, #1
 800df1a:	429c      	cmp	r4, r3
 800df1c:	d3de      	bcc.n	800dedc <rclc_executor_spin_some.part.0+0x28>
 800df1e:	4643      	mov	r3, r8
 800df20:	464a      	mov	r2, r9
 800df22:	4630      	mov	r0, r6
 800df24:	f008 fa30 	bl	8016388 <rcl_wait>
 800df28:	f895 3080 	ldrb.w	r3, [r5, #128]	@ 0x80
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	f000 80c7 	beq.w	800e0c0 <rclc_executor_spin_some.part.0+0x20c>
 800df32:	2b01      	cmp	r3, #1
 800df34:	f040 80b5 	bne.w	800e0a2 <rclc_executor_spin_some.part.0+0x1ee>
 800df38:	68ab      	ldr	r3, [r5, #8]
 800df3a:	2b00      	cmp	r3, #0
 800df3c:	f000 8159 	beq.w	800e1f2 <rclc_executor_spin_some.part.0+0x33e>
 800df40:	2400      	movs	r4, #0
 800df42:	46a0      	mov	r8, r4
 800df44:	f240 1991 	movw	r9, #401	@ 0x191
 800df48:	e00a      	b.n	800df60 <rclc_executor_spin_some.part.0+0xac>
 800df4a:	f7ff fb43 	bl	800d5d4 <_rclc_check_for_new_data>
 800df4e:	4604      	mov	r4, r0
 800df50:	b110      	cbz	r0, 800df58 <rclc_executor_spin_some.part.0+0xa4>
 800df52:	4548      	cmp	r0, r9
 800df54:	f040 80b2 	bne.w	800e0bc <rclc_executor_spin_some.part.0+0x208>
 800df58:	68ab      	ldr	r3, [r5, #8]
 800df5a:	4598      	cmp	r8, r3
 800df5c:	f080 8126 	bcs.w	800e1ac <rclc_executor_spin_some.part.0+0x2f8>
 800df60:	686a      	ldr	r2, [r5, #4]
 800df62:	eb02 1088 	add.w	r0, r2, r8, lsl #6
 800df66:	4631      	mov	r1, r6
 800df68:	f890 c038 	ldrb.w	ip, [r0, #56]	@ 0x38
 800df6c:	f108 0801 	add.w	r8, r8, #1
 800df70:	f1bc 0f00 	cmp.w	ip, #0
 800df74:	d1e9      	bne.n	800df4a <rclc_executor_spin_some.part.0+0x96>
 800df76:	4619      	mov	r1, r3
 800df78:	4610      	mov	r0, r2
 800df7a:	e9d5 321e 	ldrd	r3, r2, [r5, #120]	@ 0x78
 800df7e:	4798      	blx	r3
 800df80:	2800      	cmp	r0, #0
 800df82:	f000 809b 	beq.w	800e0bc <rclc_executor_spin_some.part.0+0x208>
 800df86:	68ab      	ldr	r3, [r5, #8]
 800df88:	2b00      	cmp	r3, #0
 800df8a:	f000 8097 	beq.w	800e0bc <rclc_executor_spin_some.part.0+0x208>
 800df8e:	f04f 0800 	mov.w	r8, #0
 800df92:	f240 1991 	movw	r9, #401	@ 0x191
 800df96:	e009      	b.n	800dfac <rclc_executor_spin_some.part.0+0xf8>
 800df98:	f7ff fb6a 	bl	800d670 <_rclc_take_new_data>
 800df9c:	4604      	mov	r4, r0
 800df9e:	b110      	cbz	r0, 800dfa6 <rclc_executor_spin_some.part.0+0xf2>
 800dfa0:	4548      	cmp	r0, r9
 800dfa2:	f040 808b 	bne.w	800e0bc <rclc_executor_spin_some.part.0+0x208>
 800dfa6:	68ab      	ldr	r3, [r5, #8]
 800dfa8:	4598      	cmp	r8, r3
 800dfaa:	d209      	bcs.n	800dfc0 <rclc_executor_spin_some.part.0+0x10c>
 800dfac:	6868      	ldr	r0, [r5, #4]
 800dfae:	eb00 1088 	add.w	r0, r0, r8, lsl #6
 800dfb2:	4631      	mov	r1, r6
 800dfb4:	f890 2038 	ldrb.w	r2, [r0, #56]	@ 0x38
 800dfb8:	f108 0801 	add.w	r8, r8, #1
 800dfbc:	2a00      	cmp	r2, #0
 800dfbe:	d1eb      	bne.n	800df98 <rclc_executor_spin_some.part.0+0xe4>
 800dfc0:	2600      	movs	r6, #0
 800dfc2:	b97b      	cbnz	r3, 800dfe4 <rclc_executor_spin_some.part.0+0x130>
 800dfc4:	e07a      	b.n	800e0bc <rclc_executor_spin_some.part.0+0x208>
 800dfc6:	f812 200c 	ldrb.w	r2, [r2, ip]
 800dfca:	2a08      	cmp	r2, #8
 800dfcc:	f000 80fd 	beq.w	800e1ca <rclc_executor_spin_some.part.0+0x316>
 800dfd0:	2a09      	cmp	r2, #9
 800dfd2:	f000 80ef 	beq.w	800e1b4 <rclc_executor_spin_some.part.0+0x300>
 800dfd6:	f890 2039 	ldrb.w	r2, [r0, #57]	@ 0x39
 800dfda:	b98a      	cbnz	r2, 800e000 <rclc_executor_spin_some.part.0+0x14c>
 800dfdc:	3601      	adds	r6, #1
 800dfde:	429e      	cmp	r6, r3
 800dfe0:	d262      	bcs.n	800e0a8 <rclc_executor_spin_some.part.0+0x1f4>
 800dfe2:	2400      	movs	r4, #0
 800dfe4:	686a      	ldr	r2, [r5, #4]
 800dfe6:	eb02 1086 	add.w	r0, r2, r6, lsl #6
 800dfea:	ea4f 1c86 	mov.w	ip, r6, lsl #6
 800dfee:	f890 1038 	ldrb.w	r1, [r0, #56]	@ 0x38
 800dff2:	2900      	cmp	r1, #0
 800dff4:	d062      	beq.n	800e0bc <rclc_executor_spin_some.part.0+0x208>
 800dff6:	7841      	ldrb	r1, [r0, #1]
 800dff8:	2900      	cmp	r1, #0
 800dffa:	d0e4      	beq.n	800dfc6 <rclc_executor_spin_some.part.0+0x112>
 800dffc:	2901      	cmp	r1, #1
 800dffe:	d1ed      	bne.n	800dfdc <rclc_executor_spin_some.part.0+0x128>
 800e000:	f7ff fcaa 	bl	800d958 <_rclc_execute.part.0>
 800e004:	2800      	cmp	r0, #0
 800e006:	f040 80b6 	bne.w	800e176 <rclc_executor_spin_some.part.0+0x2c2>
 800e00a:	68ab      	ldr	r3, [r5, #8]
 800e00c:	e7e6      	b.n	800dfdc <rclc_executor_spin_some.part.0+0x128>
 800e00e:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800e012:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800e016:	4630      	mov	r0, r6
 800e018:	f008 f95c 	bl	80162d4 <rcl_wait_set_add_client>
 800e01c:	2800      	cmp	r0, #0
 800e01e:	f43f af7a 	beq.w	800df16 <rclc_executor_spin_some.part.0+0x62>
 800e022:	9001      	str	r0, [sp, #4]
 800e024:	f000 facc 	bl	800e5c0 <rcutils_reset_error>
 800e028:	9801      	ldr	r0, [sp, #4]
 800e02a:	4607      	mov	r7, r0
 800e02c:	e03c      	b.n	800e0a8 <rclc_executor_spin_some.part.0+0x1f4>
 800e02e:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800e032:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800e036:	4630      	mov	r0, r6
 800e038:	f007 fe04 	bl	8015c44 <rcl_wait_set_add_subscription>
 800e03c:	2800      	cmp	r0, #0
 800e03e:	f43f af6a 	beq.w	800df16 <rclc_executor_spin_some.part.0+0x62>
 800e042:	e7ee      	b.n	800e022 <rclc_executor_spin_some.part.0+0x16e>
 800e044:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800e048:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800e04c:	4630      	mov	r0, r6
 800e04e:	f008 f911 	bl	8016274 <rcl_wait_set_add_timer>
 800e052:	2800      	cmp	r0, #0
 800e054:	f43f af5f 	beq.w	800df16 <rclc_executor_spin_some.part.0+0x62>
 800e058:	e7e3      	b.n	800e022 <rclc_executor_spin_some.part.0+0x16e>
 800e05a:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800e05e:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800e062:	4630      	mov	r0, r6
 800e064:	f008 f8da 	bl	801621c <rcl_wait_set_add_guard_condition>
 800e068:	2800      	cmp	r0, #0
 800e06a:	f43f af54 	beq.w	800df16 <rclc_executor_spin_some.part.0+0x62>
 800e06e:	e7d8      	b.n	800e022 <rclc_executor_spin_some.part.0+0x16e>
 800e070:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800e074:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800e078:	3110      	adds	r1, #16
 800e07a:	4630      	mov	r0, r6
 800e07c:	f008 fe5c 	bl	8016d38 <rcl_action_wait_set_add_action_server>
 800e080:	2800      	cmp	r0, #0
 800e082:	f43f af48 	beq.w	800df16 <rclc_executor_spin_some.part.0+0x62>
 800e086:	e7cc      	b.n	800e022 <rclc_executor_spin_some.part.0+0x16e>
 800e088:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800e08c:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800e090:	3110      	adds	r1, #16
 800e092:	2300      	movs	r3, #0
 800e094:	4630      	mov	r0, r6
 800e096:	f008 fc27 	bl	80168e8 <rcl_action_wait_set_add_action_client>
 800e09a:	2800      	cmp	r0, #0
 800e09c:	f43f af3b 	beq.w	800df16 <rclc_executor_spin_some.part.0+0x62>
 800e0a0:	e7bf      	b.n	800e022 <rclc_executor_spin_some.part.0+0x16e>
 800e0a2:	f000 fa8d 	bl	800e5c0 <rcutils_reset_error>
 800e0a6:	2701      	movs	r7, #1
 800e0a8:	4638      	mov	r0, r7
 800e0aa:	b003      	add	sp, #12
 800e0ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0b0:	f000 fa86 	bl	800e5c0 <rcutils_reset_error>
 800e0b4:	4638      	mov	r0, r7
 800e0b6:	b003      	add	sp, #12
 800e0b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0bc:	4627      	mov	r7, r4
 800e0be:	e7f3      	b.n	800e0a8 <rclc_executor_spin_some.part.0+0x1f4>
 800e0c0:	68ab      	ldr	r3, [r5, #8]
 800e0c2:	2b00      	cmp	r3, #0
 800e0c4:	f000 8092 	beq.w	800e1ec <rclc_executor_spin_some.part.0+0x338>
 800e0c8:	2400      	movs	r4, #0
 800e0ca:	46a0      	mov	r8, r4
 800e0cc:	f240 1991 	movw	r9, #401	@ 0x191
 800e0d0:	e008      	b.n	800e0e4 <rclc_executor_spin_some.part.0+0x230>
 800e0d2:	f7ff fa7f 	bl	800d5d4 <_rclc_check_for_new_data>
 800e0d6:	4604      	mov	r4, r0
 800e0d8:	b108      	cbz	r0, 800e0de <rclc_executor_spin_some.part.0+0x22a>
 800e0da:	4548      	cmp	r0, r9
 800e0dc:	d1ee      	bne.n	800e0bc <rclc_executor_spin_some.part.0+0x208>
 800e0de:	68ab      	ldr	r3, [r5, #8]
 800e0e0:	4598      	cmp	r8, r3
 800e0e2:	d265      	bcs.n	800e1b0 <rclc_executor_spin_some.part.0+0x2fc>
 800e0e4:	686a      	ldr	r2, [r5, #4]
 800e0e6:	eb02 1088 	add.w	r0, r2, r8, lsl #6
 800e0ea:	4631      	mov	r1, r6
 800e0ec:	f890 c038 	ldrb.w	ip, [r0, #56]	@ 0x38
 800e0f0:	f108 0801 	add.w	r8, r8, #1
 800e0f4:	f1bc 0f00 	cmp.w	ip, #0
 800e0f8:	d1eb      	bne.n	800e0d2 <rclc_executor_spin_some.part.0+0x21e>
 800e0fa:	4619      	mov	r1, r3
 800e0fc:	4610      	mov	r0, r2
 800e0fe:	e9d5 321e 	ldrd	r3, r2, [r5, #120]	@ 0x78
 800e102:	4798      	blx	r3
 800e104:	2800      	cmp	r0, #0
 800e106:	d0d9      	beq.n	800e0bc <rclc_executor_spin_some.part.0+0x208>
 800e108:	68ab      	ldr	r3, [r5, #8]
 800e10a:	2b00      	cmp	r3, #0
 800e10c:	d0d6      	beq.n	800e0bc <rclc_executor_spin_some.part.0+0x208>
 800e10e:	f04f 0800 	mov.w	r8, #0
 800e112:	f240 1991 	movw	r9, #401	@ 0x191
 800e116:	f240 2a59 	movw	sl, #601	@ 0x259
 800e11a:	e00e      	b.n	800e13a <rclc_executor_spin_some.part.0+0x286>
 800e11c:	f813 300b 	ldrb.w	r3, [r3, fp]
 800e120:	2b08      	cmp	r3, #8
 800e122:	d033      	beq.n	800e18c <rclc_executor_spin_some.part.0+0x2d8>
 800e124:	2b09      	cmp	r3, #9
 800e126:	d028      	beq.n	800e17a <rclc_executor_spin_some.part.0+0x2c6>
 800e128:	f890 3039 	ldrb.w	r3, [r0, #57]	@ 0x39
 800e12c:	b9fb      	cbnz	r3, 800e16e <rclc_executor_spin_some.part.0+0x2ba>
 800e12e:	68ab      	ldr	r3, [r5, #8]
 800e130:	f108 0801 	add.w	r8, r8, #1
 800e134:	4598      	cmp	r8, r3
 800e136:	d2b7      	bcs.n	800e0a8 <rclc_executor_spin_some.part.0+0x1f4>
 800e138:	2400      	movs	r4, #0
 800e13a:	6868      	ldr	r0, [r5, #4]
 800e13c:	eb00 1088 	add.w	r0, r0, r8, lsl #6
 800e140:	ea4f 1b88 	mov.w	fp, r8, lsl #6
 800e144:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800e148:	2b00      	cmp	r3, #0
 800e14a:	d0b7      	beq.n	800e0bc <rclc_executor_spin_some.part.0+0x208>
 800e14c:	4631      	mov	r1, r6
 800e14e:	f7ff fa8f 	bl	800d670 <_rclc_take_new_data>
 800e152:	b118      	cbz	r0, 800e15c <rclc_executor_spin_some.part.0+0x2a8>
 800e154:	4548      	cmp	r0, r9
 800e156:	d001      	beq.n	800e15c <rclc_executor_spin_some.part.0+0x2a8>
 800e158:	4550      	cmp	r0, sl
 800e15a:	d10c      	bne.n	800e176 <rclc_executor_spin_some.part.0+0x2c2>
 800e15c:	686b      	ldr	r3, [r5, #4]
 800e15e:	eb13 000b 	adds.w	r0, r3, fp
 800e162:	d021      	beq.n	800e1a8 <rclc_executor_spin_some.part.0+0x2f4>
 800e164:	7842      	ldrb	r2, [r0, #1]
 800e166:	2a00      	cmp	r2, #0
 800e168:	d0d8      	beq.n	800e11c <rclc_executor_spin_some.part.0+0x268>
 800e16a:	2a01      	cmp	r2, #1
 800e16c:	d1df      	bne.n	800e12e <rclc_executor_spin_some.part.0+0x27a>
 800e16e:	f7ff fbf3 	bl	800d958 <_rclc_execute.part.0>
 800e172:	2800      	cmp	r0, #0
 800e174:	d0db      	beq.n	800e12e <rclc_executor_spin_some.part.0+0x27a>
 800e176:	4607      	mov	r7, r0
 800e178:	e796      	b.n	800e0a8 <rclc_executor_spin_some.part.0+0x1f4>
 800e17a:	6843      	ldr	r3, [r0, #4]
 800e17c:	6a1a      	ldr	r2, [r3, #32]
 800e17e:	2a00      	cmp	r2, #0
 800e180:	d1f5      	bne.n	800e16e <rclc_executor_spin_some.part.0+0x2ba>
 800e182:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800e186:	2b00      	cmp	r3, #0
 800e188:	d0d1      	beq.n	800e12e <rclc_executor_spin_some.part.0+0x27a>
 800e18a:	e7f0      	b.n	800e16e <rclc_executor_spin_some.part.0+0x2ba>
 800e18c:	6843      	ldr	r3, [r0, #4]
 800e18e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800e190:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800e194:	d1eb      	bne.n	800e16e <rclc_executor_spin_some.part.0+0x2ba>
 800e196:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800e19a:	2a00      	cmp	r2, #0
 800e19c:	d1e7      	bne.n	800e16e <rclc_executor_spin_some.part.0+0x2ba>
 800e19e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800e1a2:	2b00      	cmp	r3, #0
 800e1a4:	d0c3      	beq.n	800e12e <rclc_executor_spin_some.part.0+0x27a>
 800e1a6:	e7e2      	b.n	800e16e <rclc_executor_spin_some.part.0+0x2ba>
 800e1a8:	270b      	movs	r7, #11
 800e1aa:	e77d      	b.n	800e0a8 <rclc_executor_spin_some.part.0+0x1f4>
 800e1ac:	686a      	ldr	r2, [r5, #4]
 800e1ae:	e6e2      	b.n	800df76 <rclc_executor_spin_some.part.0+0xc2>
 800e1b0:	686a      	ldr	r2, [r5, #4]
 800e1b2:	e7a2      	b.n	800e0fa <rclc_executor_spin_some.part.0+0x246>
 800e1b4:	6842      	ldr	r2, [r0, #4]
 800e1b6:	6a11      	ldr	r1, [r2, #32]
 800e1b8:	2900      	cmp	r1, #0
 800e1ba:	f47f af21 	bne.w	800e000 <rclc_executor_spin_some.part.0+0x14c>
 800e1be:	f892 2024 	ldrb.w	r2, [r2, #36]	@ 0x24
 800e1c2:	2a00      	cmp	r2, #0
 800e1c4:	f43f af0a 	beq.w	800dfdc <rclc_executor_spin_some.part.0+0x128>
 800e1c8:	e71a      	b.n	800e000 <rclc_executor_spin_some.part.0+0x14c>
 800e1ca:	6842      	ldr	r2, [r0, #4]
 800e1cc:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 800e1ce:	f031 417f 	bics.w	r1, r1, #4278190080	@ 0xff000000
 800e1d2:	f47f af15 	bne.w	800e000 <rclc_executor_spin_some.part.0+0x14c>
 800e1d6:	f892 1044 	ldrb.w	r1, [r2, #68]	@ 0x44
 800e1da:	2900      	cmp	r1, #0
 800e1dc:	f47f af10 	bne.w	800e000 <rclc_executor_spin_some.part.0+0x14c>
 800e1e0:	f892 2043 	ldrb.w	r2, [r2, #67]	@ 0x43
 800e1e4:	2a00      	cmp	r2, #0
 800e1e6:	f43f aef9 	beq.w	800dfdc <rclc_executor_spin_some.part.0+0x128>
 800e1ea:	e709      	b.n	800e000 <rclc_executor_spin_some.part.0+0x14c>
 800e1ec:	686a      	ldr	r2, [r5, #4]
 800e1ee:	461c      	mov	r4, r3
 800e1f0:	e783      	b.n	800e0fa <rclc_executor_spin_some.part.0+0x246>
 800e1f2:	686a      	ldr	r2, [r5, #4]
 800e1f4:	461c      	mov	r4, r3
 800e1f6:	e6be      	b.n	800df76 <rclc_executor_spin_some.part.0+0xc2>

0800e1f8 <rclc_executor_spin>:
 800e1f8:	b1d0      	cbz	r0, 800e230 <rclc_executor_spin+0x38>
 800e1fa:	b510      	push	{r4, lr}
 800e1fc:	4604      	mov	r4, r0
 800e1fe:	b082      	sub	sp, #8
 800e200:	e9d4 231a 	ldrd	r2, r3, [r4, #104]	@ 0x68
 800e204:	6820      	ldr	r0, [r4, #0]
 800e206:	e9cd 2300 	strd	r2, r3, [sp]
 800e20a:	f006 f9f1 	bl	80145f0 <rcl_context_is_valid>
 800e20e:	4601      	mov	r1, r0
 800e210:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e214:	4620      	mov	r0, r4
 800e216:	b131      	cbz	r1, 800e226 <rclc_executor_spin+0x2e>
 800e218:	f7ff fe4c 	bl	800deb4 <rclc_executor_spin_some.part.0>
 800e21c:	f030 0302 	bics.w	r3, r0, #2
 800e220:	d0ee      	beq.n	800e200 <rclc_executor_spin+0x8>
 800e222:	b002      	add	sp, #8
 800e224:	bd10      	pop	{r4, pc}
 800e226:	f000 f9cb 	bl	800e5c0 <rcutils_reset_error>
 800e22a:	2001      	movs	r0, #1
 800e22c:	b002      	add	sp, #8
 800e22e:	bd10      	pop	{r4, pc}
 800e230:	200b      	movs	r0, #11
 800e232:	4770      	bx	lr

0800e234 <rclc_executor_handle_counters_zero_init>:
 800e234:	b130      	cbz	r0, 800e244 <rclc_executor_handle_counters_zero_init+0x10>
 800e236:	b508      	push	{r3, lr}
 800e238:	2220      	movs	r2, #32
 800e23a:	2100      	movs	r1, #0
 800e23c:	f00c f91a 	bl	801a474 <memset>
 800e240:	2000      	movs	r0, #0
 800e242:	bd08      	pop	{r3, pc}
 800e244:	200b      	movs	r0, #11
 800e246:	4770      	bx	lr

0800e248 <rclc_executor_handle_init>:
 800e248:	b168      	cbz	r0, 800e266 <rclc_executor_handle_init+0x1e>
 800e24a:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 800e270 <rclc_executor_handle_init+0x28>
 800e24e:	2300      	movs	r3, #0
 800e250:	220b      	movs	r2, #11
 800e252:	ed80 7b0a 	vstr	d7, [r0, #40]	@ 0x28
 800e256:	e9c0 3301 	strd	r3, r3, [r0, #4]
 800e25a:	e9c0 310c 	strd	r3, r1, [r0, #48]	@ 0x30
 800e25e:	8002      	strh	r2, [r0, #0]
 800e260:	8703      	strh	r3, [r0, #56]	@ 0x38
 800e262:	4618      	mov	r0, r3
 800e264:	4770      	bx	lr
 800e266:	200b      	movs	r0, #11
 800e268:	4770      	bx	lr
 800e26a:	bf00      	nop
 800e26c:	f3af 8000 	nop.w
	...

0800e278 <rclc_support_init_with_options>:
 800e278:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e27c:	b083      	sub	sp, #12
 800e27e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800e280:	b340      	cbz	r0, 800e2d4 <rclc_support_init_with_options+0x5c>
 800e282:	461d      	mov	r5, r3
 800e284:	b333      	cbz	r3, 800e2d4 <rclc_support_init_with_options+0x5c>
 800e286:	b32e      	cbz	r6, 800e2d4 <rclc_support_init_with_options+0x5c>
 800e288:	46e9      	mov	r9, sp
 800e28a:	4604      	mov	r4, r0
 800e28c:	4648      	mov	r0, r9
 800e28e:	460f      	mov	r7, r1
 800e290:	4690      	mov	r8, r2
 800e292:	f006 f9a3 	bl	80145dc <rcl_get_zero_initialized_context>
 800e296:	e899 0003 	ldmia.w	r9, {r0, r1}
 800e29a:	462a      	mov	r2, r5
 800e29c:	e884 0003 	stmia.w	r4, {r0, r1}
 800e2a0:	4623      	mov	r3, r4
 800e2a2:	4641      	mov	r1, r8
 800e2a4:	4638      	mov	r0, r7
 800e2a6:	f006 fa09 	bl	80146bc <rcl_init>
 800e2aa:	4605      	mov	r5, r0
 800e2ac:	b960      	cbnz	r0, 800e2c8 <rclc_support_init_with_options+0x50>
 800e2ae:	60a6      	str	r6, [r4, #8]
 800e2b0:	4632      	mov	r2, r6
 800e2b2:	f104 010c 	add.w	r1, r4, #12
 800e2b6:	2003      	movs	r0, #3
 800e2b8:	f007 f808 	bl	80152cc <rcl_clock_init>
 800e2bc:	4605      	mov	r5, r0
 800e2be:	b918      	cbnz	r0, 800e2c8 <rclc_support_init_with_options+0x50>
 800e2c0:	4628      	mov	r0, r5
 800e2c2:	b003      	add	sp, #12
 800e2c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e2c8:	f000 f97a 	bl	800e5c0 <rcutils_reset_error>
 800e2cc:	4628      	mov	r0, r5
 800e2ce:	b003      	add	sp, #12
 800e2d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e2d4:	250b      	movs	r5, #11
 800e2d6:	4628      	mov	r0, r5
 800e2d8:	b003      	add	sp, #12
 800e2da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e2de:	bf00      	nop

0800e2e0 <rclc_node_init_default>:
 800e2e0:	b3b8      	cbz	r0, 800e352 <rclc_node_init_default+0x72>
 800e2e2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e2e6:	460d      	mov	r5, r1
 800e2e8:	b0a1      	sub	sp, #132	@ 0x84
 800e2ea:	b329      	cbz	r1, 800e338 <rclc_node_init_default+0x58>
 800e2ec:	4616      	mov	r6, r2
 800e2ee:	b31a      	cbz	r2, 800e338 <rclc_node_init_default+0x58>
 800e2f0:	461f      	mov	r7, r3
 800e2f2:	b30b      	cbz	r3, 800e338 <rclc_node_init_default+0x58>
 800e2f4:	f10d 0810 	add.w	r8, sp, #16
 800e2f8:	4604      	mov	r4, r0
 800e2fa:	4640      	mov	r0, r8
 800e2fc:	f006 fb04 	bl	8014908 <rcl_get_zero_initialized_node>
 800e300:	e898 0003 	ldmia.w	r8, {r0, r1}
 800e304:	f10d 0918 	add.w	r9, sp, #24
 800e308:	e884 0003 	stmia.w	r4, {r0, r1}
 800e30c:	4648      	mov	r0, r9
 800e30e:	f006 fc73 	bl	8014bf8 <rcl_node_get_default_options>
 800e312:	4640      	mov	r0, r8
 800e314:	f006 faf8 	bl	8014908 <rcl_get_zero_initialized_node>
 800e318:	f8cd 9000 	str.w	r9, [sp]
 800e31c:	e898 0003 	ldmia.w	r8, {r0, r1}
 800e320:	463b      	mov	r3, r7
 800e322:	e884 0003 	stmia.w	r4, {r0, r1}
 800e326:	4632      	mov	r2, r6
 800e328:	4629      	mov	r1, r5
 800e32a:	4620      	mov	r0, r4
 800e32c:	f006 faf6 	bl	801491c <rcl_node_init>
 800e330:	b930      	cbnz	r0, 800e340 <rclc_node_init_default+0x60>
 800e332:	b021      	add	sp, #132	@ 0x84
 800e334:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e338:	200b      	movs	r0, #11
 800e33a:	b021      	add	sp, #132	@ 0x84
 800e33c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e340:	9003      	str	r0, [sp, #12]
 800e342:	f000 f93d 	bl	800e5c0 <rcutils_reset_error>
 800e346:	f000 f93b 	bl	800e5c0 <rcutils_reset_error>
 800e34a:	9803      	ldr	r0, [sp, #12]
 800e34c:	b021      	add	sp, #132	@ 0x84
 800e34e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e352:	200b      	movs	r0, #11
 800e354:	4770      	bx	lr
 800e356:	bf00      	nop

0800e358 <rclc_publisher_init_default>:
 800e358:	b368      	cbz	r0, 800e3b6 <rclc_publisher_init_default+0x5e>
 800e35a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e35e:	460d      	mov	r5, r1
 800e360:	b0a0      	sub	sp, #128	@ 0x80
 800e362:	b321      	cbz	r1, 800e3ae <rclc_publisher_init_default+0x56>
 800e364:	4616      	mov	r6, r2
 800e366:	b312      	cbz	r2, 800e3ae <rclc_publisher_init_default+0x56>
 800e368:	461f      	mov	r7, r3
 800e36a:	b303      	cbz	r3, 800e3ae <rclc_publisher_init_default+0x56>
 800e36c:	4604      	mov	r4, r0
 800e36e:	f7ff f821 	bl	800d3b4 <rcl_get_zero_initialized_publisher>
 800e372:	f10d 0810 	add.w	r8, sp, #16
 800e376:	6020      	str	r0, [r4, #0]
 800e378:	4640      	mov	r0, r8
 800e37a:	f7ff f8b7 	bl	800d4ec <rcl_publisher_get_default_options>
 800e37e:	490f      	ldr	r1, [pc, #60]	@ (800e3bc <rclc_publisher_init_default+0x64>)
 800e380:	2250      	movs	r2, #80	@ 0x50
 800e382:	4640      	mov	r0, r8
 800e384:	f00c f93f 	bl	801a606 <memcpy>
 800e388:	f8cd 8000 	str.w	r8, [sp]
 800e38c:	463b      	mov	r3, r7
 800e38e:	4632      	mov	r2, r6
 800e390:	4629      	mov	r1, r5
 800e392:	4620      	mov	r0, r4
 800e394:	f7ff f814 	bl	800d3c0 <rcl_publisher_init>
 800e398:	b910      	cbnz	r0, 800e3a0 <rclc_publisher_init_default+0x48>
 800e39a:	b020      	add	sp, #128	@ 0x80
 800e39c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e3a0:	9003      	str	r0, [sp, #12]
 800e3a2:	f000 f90d 	bl	800e5c0 <rcutils_reset_error>
 800e3a6:	9803      	ldr	r0, [sp, #12]
 800e3a8:	b020      	add	sp, #128	@ 0x80
 800e3aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e3ae:	200b      	movs	r0, #11
 800e3b0:	b020      	add	sp, #128	@ 0x80
 800e3b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e3b6:	200b      	movs	r0, #11
 800e3b8:	4770      	bx	lr
 800e3ba:	bf00      	nop
 800e3bc:	0801c198 	.word	0x0801c198

0800e3c0 <rclc_publisher_init_best_effort>:
 800e3c0:	b368      	cbz	r0, 800e41e <rclc_publisher_init_best_effort+0x5e>
 800e3c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e3c6:	460d      	mov	r5, r1
 800e3c8:	b0a0      	sub	sp, #128	@ 0x80
 800e3ca:	b321      	cbz	r1, 800e416 <rclc_publisher_init_best_effort+0x56>
 800e3cc:	4616      	mov	r6, r2
 800e3ce:	b312      	cbz	r2, 800e416 <rclc_publisher_init_best_effort+0x56>
 800e3d0:	461f      	mov	r7, r3
 800e3d2:	b303      	cbz	r3, 800e416 <rclc_publisher_init_best_effort+0x56>
 800e3d4:	4604      	mov	r4, r0
 800e3d6:	f7fe ffed 	bl	800d3b4 <rcl_get_zero_initialized_publisher>
 800e3da:	f10d 0810 	add.w	r8, sp, #16
 800e3de:	6020      	str	r0, [r4, #0]
 800e3e0:	4640      	mov	r0, r8
 800e3e2:	f7ff f883 	bl	800d4ec <rcl_publisher_get_default_options>
 800e3e6:	490f      	ldr	r1, [pc, #60]	@ (800e424 <rclc_publisher_init_best_effort+0x64>)
 800e3e8:	2250      	movs	r2, #80	@ 0x50
 800e3ea:	4640      	mov	r0, r8
 800e3ec:	f00c f90b 	bl	801a606 <memcpy>
 800e3f0:	f8cd 8000 	str.w	r8, [sp]
 800e3f4:	463b      	mov	r3, r7
 800e3f6:	4632      	mov	r2, r6
 800e3f8:	4629      	mov	r1, r5
 800e3fa:	4620      	mov	r0, r4
 800e3fc:	f7fe ffe0 	bl	800d3c0 <rcl_publisher_init>
 800e400:	b910      	cbnz	r0, 800e408 <rclc_publisher_init_best_effort+0x48>
 800e402:	b020      	add	sp, #128	@ 0x80
 800e404:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e408:	9003      	str	r0, [sp, #12]
 800e40a:	f000 f8d9 	bl	800e5c0 <rcutils_reset_error>
 800e40e:	9803      	ldr	r0, [sp, #12]
 800e410:	b020      	add	sp, #128	@ 0x80
 800e412:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e416:	200b      	movs	r0, #11
 800e418:	b020      	add	sp, #128	@ 0x80
 800e41a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e41e:	200b      	movs	r0, #11
 800e420:	4770      	bx	lr
 800e422:	bf00      	nop
 800e424:	0801c1e8 	.word	0x0801c1e8

0800e428 <rclc_service_init_default>:
 800e428:	b368      	cbz	r0, 800e486 <rclc_service_init_default+0x5e>
 800e42a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e42e:	460d      	mov	r5, r1
 800e430:	b09e      	sub	sp, #120	@ 0x78
 800e432:	b321      	cbz	r1, 800e47e <rclc_service_init_default+0x56>
 800e434:	4616      	mov	r6, r2
 800e436:	b312      	cbz	r2, 800e47e <rclc_service_init_default+0x56>
 800e438:	461f      	mov	r7, r3
 800e43a:	b303      	cbz	r3, 800e47e <rclc_service_init_default+0x56>
 800e43c:	4604      	mov	r4, r0
 800e43e:	f006 fdab 	bl	8014f98 <rcl_get_zero_initialized_service>
 800e442:	f10d 0810 	add.w	r8, sp, #16
 800e446:	6020      	str	r0, [r4, #0]
 800e448:	4640      	mov	r0, r8
 800e44a:	f006 fe33 	bl	80150b4 <rcl_service_get_default_options>
 800e44e:	490f      	ldr	r1, [pc, #60]	@ (800e48c <rclc_service_init_default+0x64>)
 800e450:	2250      	movs	r2, #80	@ 0x50
 800e452:	4640      	mov	r0, r8
 800e454:	f00c f8d7 	bl	801a606 <memcpy>
 800e458:	f8cd 8000 	str.w	r8, [sp]
 800e45c:	463b      	mov	r3, r7
 800e45e:	4632      	mov	r2, r6
 800e460:	4629      	mov	r1, r5
 800e462:	4620      	mov	r0, r4
 800e464:	f006 fd9e 	bl	8014fa4 <rcl_service_init>
 800e468:	b910      	cbnz	r0, 800e470 <rclc_service_init_default+0x48>
 800e46a:	b01e      	add	sp, #120	@ 0x78
 800e46c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e470:	9003      	str	r0, [sp, #12]
 800e472:	f000 f8a5 	bl	800e5c0 <rcutils_reset_error>
 800e476:	9803      	ldr	r0, [sp, #12]
 800e478:	b01e      	add	sp, #120	@ 0x78
 800e47a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e47e:	200b      	movs	r0, #11
 800e480:	b01e      	add	sp, #120	@ 0x78
 800e482:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e486:	200b      	movs	r0, #11
 800e488:	4770      	bx	lr
 800e48a:	bf00      	nop
 800e48c:	0801c238 	.word	0x0801c238

0800e490 <rclc_timer_init_default>:
 800e490:	b360      	cbz	r0, 800e4ec <rclc_timer_init_default+0x5c>
 800e492:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e496:	460e      	mov	r6, r1
 800e498:	b08a      	sub	sp, #40	@ 0x28
 800e49a:	b319      	cbz	r1, 800e4e4 <rclc_timer_init_default+0x54>
 800e49c:	4690      	mov	r8, r2
 800e49e:	461f      	mov	r7, r3
 800e4a0:	4605      	mov	r5, r0
 800e4a2:	f007 f8f1 	bl	8015688 <rcl_get_zero_initialized_timer>
 800e4a6:	68b4      	ldr	r4, [r6, #8]
 800e4a8:	6028      	str	r0, [r5, #0]
 800e4aa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800e4ac:	f10d 0c0c 	add.w	ip, sp, #12
 800e4b0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e4b4:	6823      	ldr	r3, [r4, #0]
 800e4b6:	f8cc 3000 	str.w	r3, [ip]
 800e4ba:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e4bc:	9302      	str	r3, [sp, #8]
 800e4be:	e9cd 8700 	strd	r8, r7, [sp]
 800e4c2:	4628      	mov	r0, r5
 800e4c4:	4632      	mov	r2, r6
 800e4c6:	f106 010c 	add.w	r1, r6, #12
 800e4ca:	f007 f8e5 	bl	8015698 <rcl_timer_init>
 800e4ce:	b910      	cbnz	r0, 800e4d6 <rclc_timer_init_default+0x46>
 800e4d0:	b00a      	add	sp, #40	@ 0x28
 800e4d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e4d6:	9009      	str	r0, [sp, #36]	@ 0x24
 800e4d8:	f000 f872 	bl	800e5c0 <rcutils_reset_error>
 800e4dc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e4de:	b00a      	add	sp, #40	@ 0x28
 800e4e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e4e4:	200b      	movs	r0, #11
 800e4e6:	b00a      	add	sp, #40	@ 0x28
 800e4e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e4ec:	200b      	movs	r0, #11
 800e4ee:	4770      	bx	lr

0800e4f0 <__default_zero_allocate>:
 800e4f0:	f00b bad6 	b.w	8019aa0 <calloc>

0800e4f4 <__default_reallocate>:
 800e4f4:	f00b bc74 	b.w	8019de0 <realloc>

0800e4f8 <__default_deallocate>:
 800e4f8:	f00b bb50 	b.w	8019b9c <free>

0800e4fc <__default_allocate>:
 800e4fc:	f00b bb46 	b.w	8019b8c <malloc>

0800e500 <rcutils_get_zero_initialized_allocator>:
 800e500:	b510      	push	{r4, lr}
 800e502:	4c05      	ldr	r4, [pc, #20]	@ (800e518 <rcutils_get_zero_initialized_allocator+0x18>)
 800e504:	4686      	mov	lr, r0
 800e506:	4684      	mov	ip, r0
 800e508:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800e50a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e50e:	6823      	ldr	r3, [r4, #0]
 800e510:	f8cc 3000 	str.w	r3, [ip]
 800e514:	4670      	mov	r0, lr
 800e516:	bd10      	pop	{r4, pc}
 800e518:	0801c288 	.word	0x0801c288

0800e51c <rcutils_set_default_allocator>:
 800e51c:	b1a8      	cbz	r0, 800e54a <rcutils_set_default_allocator+0x2e>
 800e51e:	6802      	ldr	r2, [r0, #0]
 800e520:	b1a2      	cbz	r2, 800e54c <rcutils_set_default_allocator+0x30>
 800e522:	6841      	ldr	r1, [r0, #4]
 800e524:	b1a1      	cbz	r1, 800e550 <rcutils_set_default_allocator+0x34>
 800e526:	b410      	push	{r4}
 800e528:	68c4      	ldr	r4, [r0, #12]
 800e52a:	b164      	cbz	r4, 800e546 <rcutils_set_default_allocator+0x2a>
 800e52c:	6880      	ldr	r0, [r0, #8]
 800e52e:	b138      	cbz	r0, 800e540 <rcutils_set_default_allocator+0x24>
 800e530:	4b08      	ldr	r3, [pc, #32]	@ (800e554 <rcutils_set_default_allocator+0x38>)
 800e532:	601a      	str	r2, [r3, #0]
 800e534:	2200      	movs	r2, #0
 800e536:	e9c3 4203 	strd	r4, r2, [r3, #12]
 800e53a:	e9c3 1001 	strd	r1, r0, [r3, #4]
 800e53e:	2001      	movs	r0, #1
 800e540:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e544:	4770      	bx	lr
 800e546:	4620      	mov	r0, r4
 800e548:	e7fa      	b.n	800e540 <rcutils_set_default_allocator+0x24>
 800e54a:	4770      	bx	lr
 800e54c:	4610      	mov	r0, r2
 800e54e:	4770      	bx	lr
 800e550:	4608      	mov	r0, r1
 800e552:	4770      	bx	lr
 800e554:	200003a0 	.word	0x200003a0

0800e558 <rcutils_get_default_allocator>:
 800e558:	b510      	push	{r4, lr}
 800e55a:	4c05      	ldr	r4, [pc, #20]	@ (800e570 <rcutils_get_default_allocator+0x18>)
 800e55c:	4686      	mov	lr, r0
 800e55e:	4684      	mov	ip, r0
 800e560:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800e562:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e566:	6823      	ldr	r3, [r4, #0]
 800e568:	f8cc 3000 	str.w	r3, [ip]
 800e56c:	4670      	mov	r0, lr
 800e56e:	bd10      	pop	{r4, pc}
 800e570:	200003a0 	.word	0x200003a0

0800e574 <rcutils_allocator_is_valid>:
 800e574:	b158      	cbz	r0, 800e58e <rcutils_allocator_is_valid+0x1a>
 800e576:	6803      	ldr	r3, [r0, #0]
 800e578:	b143      	cbz	r3, 800e58c <rcutils_allocator_is_valid+0x18>
 800e57a:	6843      	ldr	r3, [r0, #4]
 800e57c:	b133      	cbz	r3, 800e58c <rcutils_allocator_is_valid+0x18>
 800e57e:	68c3      	ldr	r3, [r0, #12]
 800e580:	b123      	cbz	r3, 800e58c <rcutils_allocator_is_valid+0x18>
 800e582:	6880      	ldr	r0, [r0, #8]
 800e584:	3800      	subs	r0, #0
 800e586:	bf18      	it	ne
 800e588:	2001      	movne	r0, #1
 800e58a:	4770      	bx	lr
 800e58c:	4618      	mov	r0, r3
 800e58e:	4770      	bx	lr

0800e590 <rcutils_get_error_string>:
 800e590:	4b06      	ldr	r3, [pc, #24]	@ (800e5ac <rcutils_get_error_string+0x1c>)
 800e592:	781b      	ldrb	r3, [r3, #0]
 800e594:	b13b      	cbz	r3, 800e5a6 <rcutils_get_error_string+0x16>
 800e596:	4b06      	ldr	r3, [pc, #24]	@ (800e5b0 <rcutils_get_error_string+0x20>)
 800e598:	781a      	ldrb	r2, [r3, #0]
 800e59a:	b90a      	cbnz	r2, 800e5a0 <rcutils_get_error_string+0x10>
 800e59c:	2201      	movs	r2, #1
 800e59e:	701a      	strb	r2, [r3, #0]
 800e5a0:	4b04      	ldr	r3, [pc, #16]	@ (800e5b4 <rcutils_get_error_string+0x24>)
 800e5a2:	7818      	ldrb	r0, [r3, #0]
 800e5a4:	4770      	bx	lr
 800e5a6:	4b04      	ldr	r3, [pc, #16]	@ (800e5b8 <rcutils_get_error_string+0x28>)
 800e5a8:	7818      	ldrb	r0, [r3, #0]
 800e5aa:	4770      	bx	lr
 800e5ac:	20006e00 	.word	0x20006e00
 800e5b0:	20006e19 	.word	0x20006e19
 800e5b4:	20006e18 	.word	0x20006e18
 800e5b8:	0801be40 	.word	0x0801be40
 800e5bc:	00000000 	.word	0x00000000

0800e5c0 <rcutils_reset_error>:
 800e5c0:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 800e5e0 <rcutils_reset_error+0x20>
 800e5c4:	4a08      	ldr	r2, [pc, #32]	@ (800e5e8 <rcutils_reset_error+0x28>)
 800e5c6:	4809      	ldr	r0, [pc, #36]	@ (800e5ec <rcutils_reset_error+0x2c>)
 800e5c8:	4909      	ldr	r1, [pc, #36]	@ (800e5f0 <rcutils_reset_error+0x30>)
 800e5ca:	2300      	movs	r3, #0
 800e5cc:	8013      	strh	r3, [r2, #0]
 800e5ce:	ed82 7b02 	vstr	d7, [r2, #8]
 800e5d2:	4a08      	ldr	r2, [pc, #32]	@ (800e5f4 <rcutils_reset_error+0x34>)
 800e5d4:	7003      	strb	r3, [r0, #0]
 800e5d6:	700b      	strb	r3, [r1, #0]
 800e5d8:	7013      	strb	r3, [r2, #0]
 800e5da:	4770      	bx	lr
 800e5dc:	f3af 8000 	nop.w
	...
 800e5e8:	20006e08 	.word	0x20006e08
 800e5ec:	20006e19 	.word	0x20006e19
 800e5f0:	20006e18 	.word	0x20006e18
 800e5f4:	20006e00 	.word	0x20006e00

0800e5f8 <rcutils_system_time_now>:
 800e5f8:	b308      	cbz	r0, 800e63e <rcutils_system_time_now+0x46>
 800e5fa:	b570      	push	{r4, r5, r6, lr}
 800e5fc:	b084      	sub	sp, #16
 800e5fe:	4604      	mov	r4, r0
 800e600:	4669      	mov	r1, sp
 800e602:	2001      	movs	r0, #1
 800e604:	f7f4 faf4 	bl	8002bf0 <clock_gettime>
 800e608:	e9dd 3500 	ldrd	r3, r5, [sp]
 800e60c:	2d00      	cmp	r5, #0
 800e60e:	db13      	blt.n	800e638 <rcutils_system_time_now+0x40>
 800e610:	9902      	ldr	r1, [sp, #8]
 800e612:	2900      	cmp	r1, #0
 800e614:	db0d      	blt.n	800e632 <rcutils_system_time_now+0x3a>
 800e616:	4e0b      	ldr	r6, [pc, #44]	@ (800e644 <rcutils_system_time_now+0x4c>)
 800e618:	fba3 3206 	umull	r3, r2, r3, r6
 800e61c:	185b      	adds	r3, r3, r1
 800e61e:	fb06 2205 	mla	r2, r6, r5, r2
 800e622:	f04f 0000 	mov.w	r0, #0
 800e626:	eb42 72e1 	adc.w	r2, r2, r1, asr #31
 800e62a:	e9c4 3200 	strd	r3, r2, [r4]
 800e62e:	b004      	add	sp, #16
 800e630:	bd70      	pop	{r4, r5, r6, pc}
 800e632:	ea53 0205 	orrs.w	r2, r3, r5
 800e636:	d1ee      	bne.n	800e616 <rcutils_system_time_now+0x1e>
 800e638:	2002      	movs	r0, #2
 800e63a:	b004      	add	sp, #16
 800e63c:	bd70      	pop	{r4, r5, r6, pc}
 800e63e:	200b      	movs	r0, #11
 800e640:	4770      	bx	lr
 800e642:	bf00      	nop
 800e644:	3b9aca00 	.word	0x3b9aca00

0800e648 <rcutils_steady_time_now>:
 800e648:	b308      	cbz	r0, 800e68e <rcutils_steady_time_now+0x46>
 800e64a:	b570      	push	{r4, r5, r6, lr}
 800e64c:	b084      	sub	sp, #16
 800e64e:	4604      	mov	r4, r0
 800e650:	4669      	mov	r1, sp
 800e652:	2000      	movs	r0, #0
 800e654:	f7f4 facc 	bl	8002bf0 <clock_gettime>
 800e658:	e9dd 3500 	ldrd	r3, r5, [sp]
 800e65c:	2d00      	cmp	r5, #0
 800e65e:	db13      	blt.n	800e688 <rcutils_steady_time_now+0x40>
 800e660:	9902      	ldr	r1, [sp, #8]
 800e662:	2900      	cmp	r1, #0
 800e664:	db0d      	blt.n	800e682 <rcutils_steady_time_now+0x3a>
 800e666:	4e0b      	ldr	r6, [pc, #44]	@ (800e694 <rcutils_steady_time_now+0x4c>)
 800e668:	fba3 3206 	umull	r3, r2, r3, r6
 800e66c:	185b      	adds	r3, r3, r1
 800e66e:	fb06 2205 	mla	r2, r6, r5, r2
 800e672:	f04f 0000 	mov.w	r0, #0
 800e676:	eb42 72e1 	adc.w	r2, r2, r1, asr #31
 800e67a:	e9c4 3200 	strd	r3, r2, [r4]
 800e67e:	b004      	add	sp, #16
 800e680:	bd70      	pop	{r4, r5, r6, pc}
 800e682:	ea53 0205 	orrs.w	r2, r3, r5
 800e686:	d1ee      	bne.n	800e666 <rcutils_steady_time_now+0x1e>
 800e688:	2002      	movs	r0, #2
 800e68a:	b004      	add	sp, #16
 800e68c:	bd70      	pop	{r4, r5, r6, pc}
 800e68e:	200b      	movs	r0, #11
 800e690:	4770      	bx	lr
 800e692:	bf00      	nop
 800e694:	3b9aca00 	.word	0x3b9aca00

0800e698 <rmw_get_zero_initialized_init_options>:
 800e698:	b510      	push	{r4, lr}
 800e69a:	2238      	movs	r2, #56	@ 0x38
 800e69c:	4604      	mov	r4, r0
 800e69e:	2100      	movs	r1, #0
 800e6a0:	f00b fee8 	bl	801a474 <memset>
 800e6a4:	f104 0010 	add.w	r0, r4, #16
 800e6a8:	f000 f80a 	bl	800e6c0 <rmw_get_default_security_options>
 800e6ac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e6b0:	60e3      	str	r3, [r4, #12]
 800e6b2:	4620      	mov	r0, r4
 800e6b4:	bd10      	pop	{r4, pc}
 800e6b6:	bf00      	nop

0800e6b8 <rmw_get_default_publisher_options>:
 800e6b8:	2200      	movs	r2, #0
 800e6ba:	6002      	str	r2, [r0, #0]
 800e6bc:	7102      	strb	r2, [r0, #4]
 800e6be:	4770      	bx	lr

0800e6c0 <rmw_get_default_security_options>:
 800e6c0:	2200      	movs	r2, #0
 800e6c2:	7002      	strb	r2, [r0, #0]
 800e6c4:	6042      	str	r2, [r0, #4]
 800e6c6:	4770      	bx	lr

0800e6c8 <rmw_uros_set_custom_transport>:
 800e6c8:	b470      	push	{r4, r5, r6}
 800e6ca:	e9dd 5603 	ldrd	r5, r6, [sp, #12]
 800e6ce:	b162      	cbz	r2, 800e6ea <rmw_uros_set_custom_transport+0x22>
 800e6d0:	b15b      	cbz	r3, 800e6ea <rmw_uros_set_custom_transport+0x22>
 800e6d2:	b155      	cbz	r5, 800e6ea <rmw_uros_set_custom_transport+0x22>
 800e6d4:	b14e      	cbz	r6, 800e6ea <rmw_uros_set_custom_transport+0x22>
 800e6d6:	4c06      	ldr	r4, [pc, #24]	@ (800e6f0 <rmw_uros_set_custom_transport+0x28>)
 800e6d8:	7020      	strb	r0, [r4, #0]
 800e6da:	e9c4 1201 	strd	r1, r2, [r4, #4]
 800e6de:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800e6e2:	6166      	str	r6, [r4, #20]
 800e6e4:	2000      	movs	r0, #0
 800e6e6:	bc70      	pop	{r4, r5, r6}
 800e6e8:	4770      	bx	lr
 800e6ea:	200b      	movs	r0, #11
 800e6ec:	bc70      	pop	{r4, r5, r6}
 800e6ee:	4770      	bx	lr
 800e6f0:	20006e1c 	.word	0x20006e1c

0800e6f4 <rmw_init_options_init>:
 800e6f4:	b084      	sub	sp, #16
 800e6f6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e6f8:	b083      	sub	sp, #12
 800e6fa:	ad09      	add	r5, sp, #36	@ 0x24
 800e6fc:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 800e700:	b130      	cbz	r0, 800e710 <rmw_init_options_init+0x1c>
 800e702:	4604      	mov	r4, r0
 800e704:	4628      	mov	r0, r5
 800e706:	f7ff ff35 	bl	800e574 <rcutils_allocator_is_valid>
 800e70a:	b108      	cbz	r0, 800e710 <rmw_init_options_init+0x1c>
 800e70c:	68a6      	ldr	r6, [r4, #8]
 800e70e:	b12e      	cbz	r6, 800e71c <rmw_init_options_init+0x28>
 800e710:	200b      	movs	r0, #11
 800e712:	b003      	add	sp, #12
 800e714:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800e718:	b004      	add	sp, #16
 800e71a:	4770      	bx	lr
 800e71c:	2200      	movs	r2, #0
 800e71e:	2300      	movs	r3, #0
 800e720:	e9c4 2300 	strd	r2, r3, [r4]
 800e724:	4b22      	ldr	r3, [pc, #136]	@ (800e7b0 <rmw_init_options_init+0xbc>)
 800e726:	f8df e098 	ldr.w	lr, [pc, #152]	@ 800e7c0 <rmw_init_options_init+0xcc>
 800e72a:	681b      	ldr	r3, [r3, #0]
 800e72c:	60a3      	str	r3, [r4, #8]
 800e72e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e730:	f104 0c20 	add.w	ip, r4, #32
 800e734:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e738:	466f      	mov	r7, sp
 800e73a:	682b      	ldr	r3, [r5, #0]
 800e73c:	f8cc 3000 	str.w	r3, [ip]
 800e740:	4638      	mov	r0, r7
 800e742:	f8c4 e01c 	str.w	lr, [r4, #28]
 800e746:	60e6      	str	r6, [r4, #12]
 800e748:	f7ff ffba 	bl	800e6c0 <rmw_get_default_security_options>
 800e74c:	e897 0003 	ldmia.w	r7, {r0, r1}
 800e750:	f104 0310 	add.w	r3, r4, #16
 800e754:	e883 0003 	stmia.w	r3, {r0, r1}
 800e758:	2203      	movs	r2, #3
 800e75a:	4816      	ldr	r0, [pc, #88]	@ (800e7b4 <rmw_init_options_init+0xc0>)
 800e75c:	4916      	ldr	r1, [pc, #88]	@ (800e7b8 <rmw_init_options_init+0xc4>)
 800e75e:	7626      	strb	r6, [r4, #24]
 800e760:	f000 ffbc 	bl	800f6dc <rmw_uxrce_init_init_options_impl_memory>
 800e764:	4813      	ldr	r0, [pc, #76]	@ (800e7b4 <rmw_init_options_init+0xc0>)
 800e766:	f009 fb1b 	bl	8017da0 <get_memory>
 800e76a:	b1f0      	cbz	r0, 800e7aa <rmw_init_options_init+0xb6>
 800e76c:	4a13      	ldr	r2, [pc, #76]	@ (800e7bc <rmw_init_options_init+0xc8>)
 800e76e:	6883      	ldr	r3, [r0, #8]
 800e770:	6851      	ldr	r1, [r2, #4]
 800e772:	7810      	ldrb	r0, [r2, #0]
 800e774:	6363      	str	r3, [r4, #52]	@ 0x34
 800e776:	7418      	strb	r0, [r3, #16]
 800e778:	6159      	str	r1, [r3, #20]
 800e77a:	68d1      	ldr	r1, [r2, #12]
 800e77c:	61d9      	str	r1, [r3, #28]
 800e77e:	6911      	ldr	r1, [r2, #16]
 800e780:	6219      	str	r1, [r3, #32]
 800e782:	6951      	ldr	r1, [r2, #20]
 800e784:	6892      	ldr	r2, [r2, #8]
 800e786:	619a      	str	r2, [r3, #24]
 800e788:	6259      	str	r1, [r3, #36]	@ 0x24
 800e78a:	f004 fd07 	bl	801319c <uxr_nanos>
 800e78e:	f00b fabb 	bl	8019d08 <srand>
 800e792:	f00b fae7 	bl	8019d64 <rand>
 800e796:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e798:	6298      	str	r0, [r3, #40]	@ 0x28
 800e79a:	2800      	cmp	r0, #0
 800e79c:	d0f9      	beq.n	800e792 <rmw_init_options_init+0x9e>
 800e79e:	2000      	movs	r0, #0
 800e7a0:	b003      	add	sp, #12
 800e7a2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800e7a6:	b004      	add	sp, #16
 800e7a8:	4770      	bx	lr
 800e7aa:	2001      	movs	r0, #1
 800e7ac:	e7b1      	b.n	800e712 <rmw_init_options_init+0x1e>
 800e7ae:	bf00      	nop
 800e7b0:	0801d080 	.word	0x0801d080
 800e7b4:	2000b93c 	.word	0x2000b93c
 800e7b8:	20007110 	.word	0x20007110
 800e7bc:	20006e1c 	.word	0x20006e1c
 800e7c0:	0801c29c 	.word	0x0801c29c

0800e7c4 <rmw_init_options_copy>:
 800e7c4:	b570      	push	{r4, r5, r6, lr}
 800e7c6:	b158      	cbz	r0, 800e7e0 <rmw_init_options_copy+0x1c>
 800e7c8:	460d      	mov	r5, r1
 800e7ca:	b149      	cbz	r1, 800e7e0 <rmw_init_options_copy+0x1c>
 800e7cc:	4604      	mov	r4, r0
 800e7ce:	6880      	ldr	r0, [r0, #8]
 800e7d0:	b120      	cbz	r0, 800e7dc <rmw_init_options_copy+0x18>
 800e7d2:	4b1e      	ldr	r3, [pc, #120]	@ (800e84c <rmw_init_options_copy+0x88>)
 800e7d4:	6819      	ldr	r1, [r3, #0]
 800e7d6:	f7f1 fd23 	bl	8000220 <strcmp>
 800e7da:	bb90      	cbnz	r0, 800e842 <rmw_init_options_copy+0x7e>
 800e7dc:	68ab      	ldr	r3, [r5, #8]
 800e7de:	b113      	cbz	r3, 800e7e6 <rmw_init_options_copy+0x22>
 800e7e0:	250b      	movs	r5, #11
 800e7e2:	4628      	mov	r0, r5
 800e7e4:	bd70      	pop	{r4, r5, r6, pc}
 800e7e6:	4623      	mov	r3, r4
 800e7e8:	462a      	mov	r2, r5
 800e7ea:	f104 0630 	add.w	r6, r4, #48	@ 0x30
 800e7ee:	f8d3 c000 	ldr.w	ip, [r3]
 800e7f2:	6858      	ldr	r0, [r3, #4]
 800e7f4:	6899      	ldr	r1, [r3, #8]
 800e7f6:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 800e7fa:	f8c2 e00c 	str.w	lr, [r2, #12]
 800e7fe:	3310      	adds	r3, #16
 800e800:	42b3      	cmp	r3, r6
 800e802:	f8c2 c000 	str.w	ip, [r2]
 800e806:	6050      	str	r0, [r2, #4]
 800e808:	6091      	str	r1, [r2, #8]
 800e80a:	f102 0210 	add.w	r2, r2, #16
 800e80e:	d1ee      	bne.n	800e7ee <rmw_init_options_copy+0x2a>
 800e810:	6819      	ldr	r1, [r3, #0]
 800e812:	685b      	ldr	r3, [r3, #4]
 800e814:	480e      	ldr	r0, [pc, #56]	@ (800e850 <rmw_init_options_copy+0x8c>)
 800e816:	6053      	str	r3, [r2, #4]
 800e818:	6011      	str	r1, [r2, #0]
 800e81a:	f009 fac1 	bl	8017da0 <get_memory>
 800e81e:	b198      	cbz	r0, 800e848 <rmw_init_options_copy+0x84>
 800e820:	6883      	ldr	r3, [r0, #8]
 800e822:	636b      	str	r3, [r5, #52]	@ 0x34
 800e824:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800e826:	f102 0c10 	add.w	ip, r2, #16
 800e82a:	f103 0410 	add.w	r4, r3, #16
 800e82e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800e832:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e834:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 800e838:	2500      	movs	r5, #0
 800e83a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800e83e:	4628      	mov	r0, r5
 800e840:	bd70      	pop	{r4, r5, r6, pc}
 800e842:	250c      	movs	r5, #12
 800e844:	4628      	mov	r0, r5
 800e846:	bd70      	pop	{r4, r5, r6, pc}
 800e848:	2501      	movs	r5, #1
 800e84a:	e7ca      	b.n	800e7e2 <rmw_init_options_copy+0x1e>
 800e84c:	0801d080 	.word	0x0801d080
 800e850:	2000b93c 	.word	0x2000b93c

0800e854 <rmw_init_options_fini>:
 800e854:	2800      	cmp	r0, #0
 800e856:	d03d      	beq.n	800e8d4 <rmw_init_options_fini+0x80>
 800e858:	b510      	push	{r4, lr}
 800e85a:	4604      	mov	r4, r0
 800e85c:	b08e      	sub	sp, #56	@ 0x38
 800e85e:	3020      	adds	r0, #32
 800e860:	f7ff fe88 	bl	800e574 <rcutils_allocator_is_valid>
 800e864:	b360      	cbz	r0, 800e8c0 <rmw_init_options_fini+0x6c>
 800e866:	68a0      	ldr	r0, [r4, #8]
 800e868:	b120      	cbz	r0, 800e874 <rmw_init_options_fini+0x20>
 800e86a:	4b1c      	ldr	r3, [pc, #112]	@ (800e8dc <rmw_init_options_fini+0x88>)
 800e86c:	6819      	ldr	r1, [r3, #0]
 800e86e:	f7f1 fcd7 	bl	8000220 <strcmp>
 800e872:	bb68      	cbnz	r0, 800e8d0 <rmw_init_options_fini+0x7c>
 800e874:	4b1a      	ldr	r3, [pc, #104]	@ (800e8e0 <rmw_init_options_fini+0x8c>)
 800e876:	6819      	ldr	r1, [r3, #0]
 800e878:	b331      	cbz	r1, 800e8c8 <rmw_init_options_fini+0x74>
 800e87a:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800e87c:	e001      	b.n	800e882 <rmw_init_options_fini+0x2e>
 800e87e:	6849      	ldr	r1, [r1, #4]
 800e880:	b311      	cbz	r1, 800e8c8 <rmw_init_options_fini+0x74>
 800e882:	688b      	ldr	r3, [r1, #8]
 800e884:	429a      	cmp	r2, r3
 800e886:	d1fa      	bne.n	800e87e <rmw_init_options_fini+0x2a>
 800e888:	4815      	ldr	r0, [pc, #84]	@ (800e8e0 <rmw_init_options_fini+0x8c>)
 800e88a:	f009 fa99 	bl	8017dc0 <put_memory>
 800e88e:	4668      	mov	r0, sp
 800e890:	f7ff ff02 	bl	800e698 <rmw_get_zero_initialized_init_options>
 800e894:	46ee      	mov	lr, sp
 800e896:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800e89a:	46a4      	mov	ip, r4
 800e89c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e8a0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800e8a4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e8a8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800e8ac:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e8b0:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800e8b4:	e88c 0003 	stmia.w	ip, {r0, r1}
 800e8b8:	2300      	movs	r3, #0
 800e8ba:	4618      	mov	r0, r3
 800e8bc:	b00e      	add	sp, #56	@ 0x38
 800e8be:	bd10      	pop	{r4, pc}
 800e8c0:	230b      	movs	r3, #11
 800e8c2:	4618      	mov	r0, r3
 800e8c4:	b00e      	add	sp, #56	@ 0x38
 800e8c6:	bd10      	pop	{r4, pc}
 800e8c8:	2301      	movs	r3, #1
 800e8ca:	4618      	mov	r0, r3
 800e8cc:	b00e      	add	sp, #56	@ 0x38
 800e8ce:	bd10      	pop	{r4, pc}
 800e8d0:	230c      	movs	r3, #12
 800e8d2:	e7f2      	b.n	800e8ba <rmw_init_options_fini+0x66>
 800e8d4:	230b      	movs	r3, #11
 800e8d6:	4618      	mov	r0, r3
 800e8d8:	4770      	bx	lr
 800e8da:	bf00      	nop
 800e8dc:	0801d080 	.word	0x0801d080
 800e8e0:	2000b93c 	.word	0x2000b93c

0800e8e4 <rmw_init>:
 800e8e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e8e8:	b083      	sub	sp, #12
 800e8ea:	2800      	cmp	r0, #0
 800e8ec:	f000 80d3 	beq.w	800ea96 <rmw_init+0x1b2>
 800e8f0:	460e      	mov	r6, r1
 800e8f2:	2900      	cmp	r1, #0
 800e8f4:	f000 80cf 	beq.w	800ea96 <rmw_init+0x1b2>
 800e8f8:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800e8fa:	4605      	mov	r5, r0
 800e8fc:	2b00      	cmp	r3, #0
 800e8fe:	f000 80ca 	beq.w	800ea96 <rmw_init+0x1b2>
 800e902:	4b78      	ldr	r3, [pc, #480]	@ (800eae4 <rmw_init+0x200>)
 800e904:	6880      	ldr	r0, [r0, #8]
 800e906:	681f      	ldr	r7, [r3, #0]
 800e908:	b128      	cbz	r0, 800e916 <rmw_init+0x32>
 800e90a:	4639      	mov	r1, r7
 800e90c:	f7f1 fc88 	bl	8000220 <strcmp>
 800e910:	2800      	cmp	r0, #0
 800e912:	f040 80ca 	bne.w	800eaaa <rmw_init+0x1c6>
 800e916:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e91a:	4c73      	ldr	r4, [pc, #460]	@ (800eae8 <rmw_init+0x204>)
 800e91c:	4973      	ldr	r1, [pc, #460]	@ (800eaec <rmw_init+0x208>)
 800e91e:	4874      	ldr	r0, [pc, #464]	@ (800eaf0 <rmw_init+0x20c>)
 800e920:	60b7      	str	r7, [r6, #8]
 800e922:	e9c6 2300 	strd	r2, r3, [r6]
 800e926:	68eb      	ldr	r3, [r5, #12]
 800e928:	64b3      	str	r3, [r6, #72]	@ 0x48
 800e92a:	2201      	movs	r2, #1
 800e92c:	f000 fe76 	bl	800f61c <rmw_uxrce_init_session_memory>
 800e930:	4620      	mov	r0, r4
 800e932:	4970      	ldr	r1, [pc, #448]	@ (800eaf4 <rmw_init+0x210>)
 800e934:	2204      	movs	r2, #4
 800e936:	f000 feb1 	bl	800f69c <rmw_uxrce_init_static_input_buffer_memory>
 800e93a:	f04f 0800 	mov.w	r8, #0
 800e93e:	486c      	ldr	r0, [pc, #432]	@ (800eaf0 <rmw_init+0x20c>)
 800e940:	f884 800d 	strb.w	r8, [r4, #13]
 800e944:	f009 fa2c 	bl	8017da0 <get_memory>
 800e948:	2800      	cmp	r0, #0
 800e94a:	f000 80a9 	beq.w	800eaa0 <rmw_init+0x1bc>
 800e94e:	6884      	ldr	r4, [r0, #8]
 800e950:	6b68      	ldr	r0, [r5, #52]	@ 0x34
 800e952:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 800e954:	f890 c010 	ldrb.w	ip, [r0, #16]
 800e958:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
 800e95c:	9101      	str	r1, [sp, #4]
 800e95e:	6a00      	ldr	r0, [r0, #32]
 800e960:	9000      	str	r0, [sp, #0]
 800e962:	f104 0910 	add.w	r9, r4, #16
 800e966:	4661      	mov	r1, ip
 800e968:	4648      	mov	r0, r9
 800e96a:	f002 fb4d 	bl	8011008 <uxr_set_custom_transport_callbacks>
 800e96e:	f504 5380 	add.w	r3, r4, #4096	@ 0x1000
 800e972:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800e976:	e9c4 22e3 	strd	r2, r2, [r4, #908]	@ 0x38c
 800e97a:	f504 725e 	add.w	r2, r4, #888	@ 0x378
 800e97e:	e9c4 22e1 	strd	r2, r2, [r4, #900]	@ 0x384
 800e982:	495d      	ldr	r1, [pc, #372]	@ (800eaf8 <rmw_init+0x214>)
 800e984:	f8c3 8594 	str.w	r8, [r3, #1428]	@ 0x594
 800e988:	f8c3 8598 	str.w	r8, [r3, #1432]	@ 0x598
 800e98c:	f8c3 859c 	str.w	r8, [r3, #1436]	@ 0x59c
 800e990:	f8c3 85a0 	str.w	r8, [r3, #1440]	@ 0x5a0
 800e994:	4859      	ldr	r0, [pc, #356]	@ (800eafc <rmw_init+0x218>)
 800e996:	e9c4 78da 	strd	r7, r8, [r4, #872]	@ 0x368
 800e99a:	2201      	movs	r2, #1
 800e99c:	64f4      	str	r4, [r6, #76]	@ 0x4c
 800e99e:	f000 fe1d 	bl	800f5dc <rmw_uxrce_init_node_memory>
 800e9a2:	4957      	ldr	r1, [pc, #348]	@ (800eb00 <rmw_init+0x21c>)
 800e9a4:	4857      	ldr	r0, [pc, #348]	@ (800eb04 <rmw_init+0x220>)
 800e9a6:	2205      	movs	r2, #5
 800e9a8:	f000 fdf8 	bl	800f59c <rmw_uxrce_init_subscription_memory>
 800e9ac:	4956      	ldr	r1, [pc, #344]	@ (800eb08 <rmw_init+0x224>)
 800e9ae:	4857      	ldr	r0, [pc, #348]	@ (800eb0c <rmw_init+0x228>)
 800e9b0:	220a      	movs	r2, #10
 800e9b2:	f000 fdd3 	bl	800f55c <rmw_uxrce_init_publisher_memory>
 800e9b6:	4956      	ldr	r1, [pc, #344]	@ (800eb10 <rmw_init+0x22c>)
 800e9b8:	4856      	ldr	r0, [pc, #344]	@ (800eb14 <rmw_init+0x230>)
 800e9ba:	2202      	movs	r2, #2
 800e9bc:	f000 fd8e 	bl	800f4dc <rmw_uxrce_init_service_memory>
 800e9c0:	4955      	ldr	r1, [pc, #340]	@ (800eb18 <rmw_init+0x234>)
 800e9c2:	4856      	ldr	r0, [pc, #344]	@ (800eb1c <rmw_init+0x238>)
 800e9c4:	2201      	movs	r2, #1
 800e9c6:	f000 fda9 	bl	800f51c <rmw_uxrce_init_client_memory>
 800e9ca:	4955      	ldr	r1, [pc, #340]	@ (800eb20 <rmw_init+0x23c>)
 800e9cc:	4855      	ldr	r0, [pc, #340]	@ (800eb24 <rmw_init+0x240>)
 800e9ce:	220f      	movs	r2, #15
 800e9d0:	f000 fe44 	bl	800f65c <rmw_uxrce_init_topic_memory>
 800e9d4:	4954      	ldr	r1, [pc, #336]	@ (800eb28 <rmw_init+0x244>)
 800e9d6:	4855      	ldr	r0, [pc, #340]	@ (800eb2c <rmw_init+0x248>)
 800e9d8:	2203      	movs	r2, #3
 800e9da:	f000 fe7f 	bl	800f6dc <rmw_uxrce_init_init_options_impl_memory>
 800e9de:	4954      	ldr	r1, [pc, #336]	@ (800eb30 <rmw_init+0x24c>)
 800e9e0:	4854      	ldr	r0, [pc, #336]	@ (800eb34 <rmw_init+0x250>)
 800e9e2:	2204      	movs	r2, #4
 800e9e4:	f000 fe9a 	bl	800f71c <rmw_uxrce_init_wait_set_memory>
 800e9e8:	4953      	ldr	r1, [pc, #332]	@ (800eb38 <rmw_init+0x254>)
 800e9ea:	4854      	ldr	r0, [pc, #336]	@ (800eb3c <rmw_init+0x258>)
 800e9ec:	2204      	movs	r2, #4
 800e9ee:	f000 feb5 	bl	800f75c <rmw_uxrce_init_guard_condition_memory>
 800e9f2:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 800e9f4:	6cf0      	ldr	r0, [r6, #76]	@ 0x4c
 800e9f6:	4642      	mov	r2, r8
 800e9f8:	f000 fd2a 	bl	800f450 <rmw_uxrce_transport_init>
 800e9fc:	4607      	mov	r7, r0
 800e9fe:	2800      	cmp	r0, #0
 800ea00:	d158      	bne.n	800eab4 <rmw_init+0x1d0>
 800ea02:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800ea04:	f504 7528 	add.w	r5, r4, #672	@ 0x2a0
 800ea08:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ea0a:	f504 7122 	add.w	r1, r4, #648	@ 0x288
 800ea0e:	4628      	mov	r0, r5
 800ea10:	f002 fd2e 	bl	8011470 <uxr_init_session>
 800ea14:	494a      	ldr	r1, [pc, #296]	@ (800eb40 <rmw_init+0x25c>)
 800ea16:	4622      	mov	r2, r4
 800ea18:	4628      	mov	r0, r5
 800ea1a:	f002 fd4d 	bl	80114b8 <uxr_set_topic_callback>
 800ea1e:	4949      	ldr	r1, [pc, #292]	@ (800eb44 <rmw_init+0x260>)
 800ea20:	463a      	mov	r2, r7
 800ea22:	4628      	mov	r0, r5
 800ea24:	f002 fd44 	bl	80114b0 <uxr_set_status_callback>
 800ea28:	4947      	ldr	r1, [pc, #284]	@ (800eb48 <rmw_init+0x264>)
 800ea2a:	463a      	mov	r2, r7
 800ea2c:	4628      	mov	r0, r5
 800ea2e:	f002 fd47 	bl	80114c0 <uxr_set_request_callback>
 800ea32:	4946      	ldr	r1, [pc, #280]	@ (800eb4c <rmw_init+0x268>)
 800ea34:	463a      	mov	r2, r7
 800ea36:	4628      	mov	r0, r5
 800ea38:	f002 fd46 	bl	80114c8 <uxr_set_reply_callback>
 800ea3c:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 800ea40:	2304      	movs	r3, #4
 800ea42:	0092      	lsls	r2, r2, #2
 800ea44:	f504 7165 	add.w	r1, r4, #916	@ 0x394
 800ea48:	4628      	mov	r0, r5
 800ea4a:	f002 fd7b 	bl	8011544 <uxr_create_input_reliable_stream>
 800ea4e:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 800ea52:	f8c4 0374 	str.w	r0, [r4, #884]	@ 0x374
 800ea56:	0092      	lsls	r2, r2, #2
 800ea58:	2304      	movs	r3, #4
 800ea5a:	f604 3194 	addw	r1, r4, #2964	@ 0xb94
 800ea5e:	4628      	mov	r0, r5
 800ea60:	f002 fd48 	bl	80114f4 <uxr_create_output_reliable_stream>
 800ea64:	f8c4 0378 	str.w	r0, [r4, #888]	@ 0x378
 800ea68:	4628      	mov	r0, r5
 800ea6a:	f002 fd65 	bl	8011538 <uxr_create_input_best_effort_stream>
 800ea6e:	f504 519c 	add.w	r1, r4, #4992	@ 0x1380
 800ea72:	f8c4 0380 	str.w	r0, [r4, #896]	@ 0x380
 800ea76:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 800ea7a:	3114      	adds	r1, #20
 800ea7c:	4628      	mov	r0, r5
 800ea7e:	f002 fd27 	bl	80114d0 <uxr_create_output_best_effort_stream>
 800ea82:	f8c4 037c 	str.w	r0, [r4, #892]	@ 0x37c
 800ea86:	4628      	mov	r0, r5
 800ea88:	f003 fb1a 	bl	80120c0 <uxr_create_session>
 800ea8c:	b1f8      	cbz	r0, 800eace <rmw_init+0x1ea>
 800ea8e:	4638      	mov	r0, r7
 800ea90:	b003      	add	sp, #12
 800ea92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ea96:	270b      	movs	r7, #11
 800ea98:	4638      	mov	r0, r7
 800ea9a:	b003      	add	sp, #12
 800ea9c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eaa0:	2701      	movs	r7, #1
 800eaa2:	4638      	mov	r0, r7
 800eaa4:	b003      	add	sp, #12
 800eaa6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eaaa:	270c      	movs	r7, #12
 800eaac:	4638      	mov	r0, r7
 800eaae:	b003      	add	sp, #12
 800eab0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eab4:	4648      	mov	r0, r9
 800eab6:	f002 fae9 	bl	801108c <uxr_close_custom_transport>
 800eaba:	480d      	ldr	r0, [pc, #52]	@ (800eaf0 <rmw_init+0x20c>)
 800eabc:	4621      	mov	r1, r4
 800eabe:	f009 f97f 	bl	8017dc0 <put_memory>
 800eac2:	4638      	mov	r0, r7
 800eac4:	f8c6 804c 	str.w	r8, [r6, #76]	@ 0x4c
 800eac8:	b003      	add	sp, #12
 800eaca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eace:	4648      	mov	r0, r9
 800ead0:	f002 fadc 	bl	801108c <uxr_close_custom_transport>
 800ead4:	4806      	ldr	r0, [pc, #24]	@ (800eaf0 <rmw_init+0x20c>)
 800ead6:	4621      	mov	r1, r4
 800ead8:	f009 f972 	bl	8017dc0 <put_memory>
 800eadc:	64f7      	str	r7, [r6, #76]	@ 0x4c
 800eade:	2701      	movs	r7, #1
 800eae0:	e7d5      	b.n	800ea8e <rmw_init+0x1aa>
 800eae2:	bf00      	nop
 800eae4:	0801d080 	.word	0x0801d080
 800eae8:	2000b98c 	.word	0x2000b98c
 800eaec:	20007c38 	.word	0x20007c38
 800eaf0:	2000b97c 	.word	0x2000b97c
 800eaf4:	200091e0 	.word	0x200091e0
 800eaf8:	20007194 	.word	0x20007194
 800eafc:	2000b94c 	.word	0x2000b94c
 800eb00:	2000b2e0 	.word	0x2000b2e0
 800eb04:	2000b99c 	.word	0x2000b99c
 800eb08:	20007238 	.word	0x20007238
 800eb0c:	2000b95c 	.word	0x2000b95c
 800eb10:	20007aa8 	.word	0x20007aa8
 800eb14:	2000b96c 	.word	0x2000b96c
 800eb18:	20006fc8 	.word	0x20006fc8
 800eb1c:	20006fb4 	.word	0x20006fb4
 800eb20:	2000b718 	.word	0x2000b718
 800eb24:	2000b9ac 	.word	0x2000b9ac
 800eb28:	20007110 	.word	0x20007110
 800eb2c:	2000b93c 	.word	0x2000b93c
 800eb30:	2000b8bc 	.word	0x2000b8bc
 800eb34:	2000b9bc 	.word	0x2000b9bc
 800eb38:	20007090 	.word	0x20007090
 800eb3c:	2000b92c 	.word	0x2000b92c
 800eb40:	08017bd9 	.word	0x08017bd9
 800eb44:	08017bd1 	.word	0x08017bd1
 800eb48:	08017c71 	.word	0x08017c71
 800eb4c:	08017d0d 	.word	0x08017d0d

0800eb50 <rmw_context_fini>:
 800eb50:	4b17      	ldr	r3, [pc, #92]	@ (800ebb0 <rmw_context_fini+0x60>)
 800eb52:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 800eb54:	b570      	push	{r4, r5, r6, lr}
 800eb56:	681c      	ldr	r4, [r3, #0]
 800eb58:	4605      	mov	r5, r0
 800eb5a:	b334      	cbz	r4, 800ebaa <rmw_context_fini+0x5a>
 800eb5c:	2600      	movs	r6, #0
 800eb5e:	e9d4 4001 	ldrd	r4, r0, [r4, #4]
 800eb62:	6902      	ldr	r2, [r0, #16]
 800eb64:	428a      	cmp	r2, r1
 800eb66:	d018      	beq.n	800eb9a <rmw_context_fini+0x4a>
 800eb68:	2c00      	cmp	r4, #0
 800eb6a:	d1f8      	bne.n	800eb5e <rmw_context_fini+0xe>
 800eb6c:	b189      	cbz	r1, 800eb92 <rmw_context_fini+0x42>
 800eb6e:	f8d1 3388 	ldr.w	r3, [r1, #904]	@ 0x388
 800eb72:	789b      	ldrb	r3, [r3, #2]
 800eb74:	2b01      	cmp	r3, #1
 800eb76:	f501 7028 	add.w	r0, r1, #672	@ 0x2a0
 800eb7a:	bf14      	ite	ne
 800eb7c:	210a      	movne	r1, #10
 800eb7e:	2100      	moveq	r1, #0
 800eb80:	f003 fa76 	bl	8012070 <uxr_delete_session_retries>
 800eb84:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 800eb86:	f000 fe09 	bl	800f79c <rmw_uxrce_fini_session_memory>
 800eb8a:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 800eb8c:	3010      	adds	r0, #16
 800eb8e:	f002 fa7d 	bl	801108c <uxr_close_custom_transport>
 800eb92:	2300      	movs	r3, #0
 800eb94:	64eb      	str	r3, [r5, #76]	@ 0x4c
 800eb96:	4630      	mov	r0, r6
 800eb98:	bd70      	pop	{r4, r5, r6, pc}
 800eb9a:	3018      	adds	r0, #24
 800eb9c:	f000 f89c 	bl	800ecd8 <rmw_destroy_node>
 800eba0:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800eba2:	4606      	mov	r6, r0
 800eba4:	2c00      	cmp	r4, #0
 800eba6:	d1da      	bne.n	800eb5e <rmw_context_fini+0xe>
 800eba8:	e7e0      	b.n	800eb6c <rmw_context_fini+0x1c>
 800ebaa:	4626      	mov	r6, r4
 800ebac:	e7de      	b.n	800eb6c <rmw_context_fini+0x1c>
 800ebae:	bf00      	nop
 800ebb0:	2000b94c 	.word	0x2000b94c

0800ebb4 <create_node>:
 800ebb4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ebb8:	b083      	sub	sp, #12
 800ebba:	2b00      	cmp	r3, #0
 800ebbc:	d05f      	beq.n	800ec7e <create_node+0xca>
 800ebbe:	4606      	mov	r6, r0
 800ebc0:	4835      	ldr	r0, [pc, #212]	@ (800ec98 <create_node+0xe4>)
 800ebc2:	460f      	mov	r7, r1
 800ebc4:	4690      	mov	r8, r2
 800ebc6:	461d      	mov	r5, r3
 800ebc8:	f009 f8ea 	bl	8017da0 <get_memory>
 800ebcc:	2800      	cmp	r0, #0
 800ebce:	d056      	beq.n	800ec7e <create_node+0xca>
 800ebd0:	6884      	ldr	r4, [r0, #8]
 800ebd2:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800ebd4:	6123      	str	r3, [r4, #16]
 800ebd6:	f009 f94b 	bl	8017e70 <rmw_get_implementation_identifier>
 800ebda:	f104 092c 	add.w	r9, r4, #44	@ 0x2c
 800ebde:	e9c4 0406 	strd	r0, r4, [r4, #24]
 800ebe2:	f8c4 9020 	str.w	r9, [r4, #32]
 800ebe6:	4630      	mov	r0, r6
 800ebe8:	f7f1 fb24 	bl	8000234 <strlen>
 800ebec:	1c42      	adds	r2, r0, #1
 800ebee:	2a3c      	cmp	r2, #60	@ 0x3c
 800ebf0:	f104 0518 	add.w	r5, r4, #24
 800ebf4:	d840      	bhi.n	800ec78 <create_node+0xc4>
 800ebf6:	4648      	mov	r0, r9
 800ebf8:	4631      	mov	r1, r6
 800ebfa:	f104 0968 	add.w	r9, r4, #104	@ 0x68
 800ebfe:	f00b fd02 	bl	801a606 <memcpy>
 800ec02:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
 800ec06:	4638      	mov	r0, r7
 800ec08:	f7f1 fb14 	bl	8000234 <strlen>
 800ec0c:	1c42      	adds	r2, r0, #1
 800ec0e:	2a3c      	cmp	r2, #60	@ 0x3c
 800ec10:	d832      	bhi.n	800ec78 <create_node+0xc4>
 800ec12:	4639      	mov	r1, r7
 800ec14:	4648      	mov	r0, r9
 800ec16:	f00b fcf6 	bl	801a606 <memcpy>
 800ec1a:	6923      	ldr	r3, [r4, #16]
 800ec1c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ec20:	2101      	movs	r1, #1
 800ec22:	f8b3 0594 	ldrh.w	r0, [r3, #1428]	@ 0x594
 800ec26:	1842      	adds	r2, r0, r1
 800ec28:	f8a3 2594 	strh.w	r2, [r3, #1428]	@ 0x594
 800ec2c:	f002 fa32 	bl	8011094 <uxr_object_id>
 800ec30:	6160      	str	r0, [r4, #20]
 800ec32:	783b      	ldrb	r3, [r7, #0]
 800ec34:	2b2f      	cmp	r3, #47	@ 0x2f
 800ec36:	d127      	bne.n	800ec88 <create_node+0xd4>
 800ec38:	787b      	ldrb	r3, [r7, #1]
 800ec3a:	bb2b      	cbnz	r3, 800ec88 <create_node+0xd4>
 800ec3c:	4a17      	ldr	r2, [pc, #92]	@ (800ec9c <create_node+0xe8>)
 800ec3e:	4818      	ldr	r0, [pc, #96]	@ (800eca0 <create_node+0xec>)
 800ec40:	4633      	mov	r3, r6
 800ec42:	213c      	movs	r1, #60	@ 0x3c
 800ec44:	f00b faa8 	bl	801a198 <sniprintf>
 800ec48:	6920      	ldr	r0, [r4, #16]
 800ec4a:	4915      	ldr	r1, [pc, #84]	@ (800eca0 <create_node+0xec>)
 800ec4c:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 800ec50:	9100      	str	r1, [sp, #0]
 800ec52:	2106      	movs	r1, #6
 800ec54:	9101      	str	r1, [sp, #4]
 800ec56:	6811      	ldr	r1, [r2, #0]
 800ec58:	6962      	ldr	r2, [r4, #20]
 800ec5a:	fa1f f388 	uxth.w	r3, r8
 800ec5e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800ec62:	f002 f80d 	bl	8010c80 <uxr_buffer_create_participant_bin>
 800ec66:	4602      	mov	r2, r0
 800ec68:	6920      	ldr	r0, [r4, #16]
 800ec6a:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800ec6e:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800ec72:	f000 ff0b 	bl	800fa8c <run_xrce_session>
 800ec76:	b918      	cbnz	r0, 800ec80 <create_node+0xcc>
 800ec78:	4628      	mov	r0, r5
 800ec7a:	f000 fd95 	bl	800f7a8 <rmw_uxrce_fini_node_memory>
 800ec7e:	2500      	movs	r5, #0
 800ec80:	4628      	mov	r0, r5
 800ec82:	b003      	add	sp, #12
 800ec84:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ec88:	4a06      	ldr	r2, [pc, #24]	@ (800eca4 <create_node+0xf0>)
 800ec8a:	9600      	str	r6, [sp, #0]
 800ec8c:	463b      	mov	r3, r7
 800ec8e:	213c      	movs	r1, #60	@ 0x3c
 800ec90:	4803      	ldr	r0, [pc, #12]	@ (800eca0 <create_node+0xec>)
 800ec92:	f00b fa81 	bl	801a198 <sniprintf>
 800ec96:	e7d7      	b.n	800ec48 <create_node+0x94>
 800ec98:	2000b94c 	.word	0x2000b94c
 800ec9c:	0801c2b8 	.word	0x0801c2b8
 800eca0:	20006e38 	.word	0x20006e38
 800eca4:	0801c2a0 	.word	0x0801c2a0

0800eca8 <rmw_create_node>:
 800eca8:	b199      	cbz	r1, 800ecd2 <rmw_create_node+0x2a>
 800ecaa:	780b      	ldrb	r3, [r1, #0]
 800ecac:	468c      	mov	ip, r1
 800ecae:	b183      	cbz	r3, 800ecd2 <rmw_create_node+0x2a>
 800ecb0:	b410      	push	{r4}
 800ecb2:	4614      	mov	r4, r2
 800ecb4:	b14a      	cbz	r2, 800ecca <rmw_create_node+0x22>
 800ecb6:	7813      	ldrb	r3, [r2, #0]
 800ecb8:	b13b      	cbz	r3, 800ecca <rmw_create_node+0x22>
 800ecba:	6c82      	ldr	r2, [r0, #72]	@ 0x48
 800ecbc:	4603      	mov	r3, r0
 800ecbe:	4621      	mov	r1, r4
 800ecc0:	4660      	mov	r0, ip
 800ecc2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ecc6:	f7ff bf75 	b.w	800ebb4 <create_node>
 800ecca:	2000      	movs	r0, #0
 800eccc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ecd0:	4770      	bx	lr
 800ecd2:	2000      	movs	r0, #0
 800ecd4:	4770      	bx	lr
 800ecd6:	bf00      	nop

0800ecd8 <rmw_destroy_node>:
 800ecd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ecda:	b328      	cbz	r0, 800ed28 <rmw_destroy_node+0x50>
 800ecdc:	4607      	mov	r7, r0
 800ecde:	6800      	ldr	r0, [r0, #0]
 800ece0:	b120      	cbz	r0, 800ecec <rmw_destroy_node+0x14>
 800ece2:	4b36      	ldr	r3, [pc, #216]	@ (800edbc <rmw_destroy_node+0xe4>)
 800ece4:	6819      	ldr	r1, [r3, #0]
 800ece6:	f7f1 fa9b 	bl	8000220 <strcmp>
 800ecea:	b9e8      	cbnz	r0, 800ed28 <rmw_destroy_node+0x50>
 800ecec:	687d      	ldr	r5, [r7, #4]
 800ecee:	b1dd      	cbz	r5, 800ed28 <rmw_destroy_node+0x50>
 800ecf0:	4b33      	ldr	r3, [pc, #204]	@ (800edc0 <rmw_destroy_node+0xe8>)
 800ecf2:	681c      	ldr	r4, [r3, #0]
 800ecf4:	2c00      	cmp	r4, #0
 800ecf6:	d05f      	beq.n	800edb8 <rmw_destroy_node+0xe0>
 800ecf8:	2600      	movs	r6, #0
 800ecfa:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800ecfe:	f8d1 3080 	ldr.w	r3, [r1, #128]	@ 0x80
 800ed02:	429d      	cmp	r5, r3
 800ed04:	d013      	beq.n	800ed2e <rmw_destroy_node+0x56>
 800ed06:	2c00      	cmp	r4, #0
 800ed08:	d1f7      	bne.n	800ecfa <rmw_destroy_node+0x22>
 800ed0a:	4b2e      	ldr	r3, [pc, #184]	@ (800edc4 <rmw_destroy_node+0xec>)
 800ed0c:	681c      	ldr	r4, [r3, #0]
 800ed0e:	b1c4      	cbz	r4, 800ed42 <rmw_destroy_node+0x6a>
 800ed10:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800ed14:	6a0b      	ldr	r3, [r1, #32]
 800ed16:	429d      	cmp	r5, r3
 800ed18:	d1f9      	bne.n	800ed0e <rmw_destroy_node+0x36>
 800ed1a:	317c      	adds	r1, #124	@ 0x7c
 800ed1c:	4638      	mov	r0, r7
 800ed1e:	f000 fb37 	bl	800f390 <rmw_destroy_subscription>
 800ed22:	2801      	cmp	r0, #1
 800ed24:	4606      	mov	r6, r0
 800ed26:	d1f2      	bne.n	800ed0e <rmw_destroy_node+0x36>
 800ed28:	2601      	movs	r6, #1
 800ed2a:	4630      	mov	r0, r6
 800ed2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ed2e:	3184      	adds	r1, #132	@ 0x84
 800ed30:	4638      	mov	r0, r7
 800ed32:	f000 f9a5 	bl	800f080 <rmw_destroy_publisher>
 800ed36:	2801      	cmp	r0, #1
 800ed38:	4606      	mov	r6, r0
 800ed3a:	d0f5      	beq.n	800ed28 <rmw_destroy_node+0x50>
 800ed3c:	2c00      	cmp	r4, #0
 800ed3e:	d1dc      	bne.n	800ecfa <rmw_destroy_node+0x22>
 800ed40:	e7e3      	b.n	800ed0a <rmw_destroy_node+0x32>
 800ed42:	4b21      	ldr	r3, [pc, #132]	@ (800edc8 <rmw_destroy_node+0xf0>)
 800ed44:	681c      	ldr	r4, [r3, #0]
 800ed46:	b16c      	cbz	r4, 800ed64 <rmw_destroy_node+0x8c>
 800ed48:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800ed4c:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 800ed4e:	429d      	cmp	r5, r3
 800ed50:	d1f9      	bne.n	800ed46 <rmw_destroy_node+0x6e>
 800ed52:	317c      	adds	r1, #124	@ 0x7c
 800ed54:	4638      	mov	r0, r7
 800ed56:	f000 fab7 	bl	800f2c8 <rmw_destroy_service>
 800ed5a:	2801      	cmp	r0, #1
 800ed5c:	4606      	mov	r6, r0
 800ed5e:	d0e3      	beq.n	800ed28 <rmw_destroy_node+0x50>
 800ed60:	2c00      	cmp	r4, #0
 800ed62:	d1f1      	bne.n	800ed48 <rmw_destroy_node+0x70>
 800ed64:	4b19      	ldr	r3, [pc, #100]	@ (800edcc <rmw_destroy_node+0xf4>)
 800ed66:	681c      	ldr	r4, [r3, #0]
 800ed68:	b16c      	cbz	r4, 800ed86 <rmw_destroy_node+0xae>
 800ed6a:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800ed6e:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 800ed70:	429d      	cmp	r5, r3
 800ed72:	d1f9      	bne.n	800ed68 <rmw_destroy_node+0x90>
 800ed74:	317c      	adds	r1, #124	@ 0x7c
 800ed76:	4638      	mov	r0, r7
 800ed78:	f009 f836 	bl	8017de8 <rmw_destroy_client>
 800ed7c:	2801      	cmp	r0, #1
 800ed7e:	4606      	mov	r6, r0
 800ed80:	d0d2      	beq.n	800ed28 <rmw_destroy_node+0x50>
 800ed82:	2c00      	cmp	r4, #0
 800ed84:	d1f1      	bne.n	800ed6a <rmw_destroy_node+0x92>
 800ed86:	6928      	ldr	r0, [r5, #16]
 800ed88:	696a      	ldr	r2, [r5, #20]
 800ed8a:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800ed8e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800ed92:	6819      	ldr	r1, [r3, #0]
 800ed94:	f001 ff28 	bl	8010be8 <uxr_buffer_delete_entity>
 800ed98:	4602      	mov	r2, r0
 800ed9a:	6928      	ldr	r0, [r5, #16]
 800ed9c:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800eda0:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800eda4:	f000 fe72 	bl	800fa8c <run_xrce_session>
 800eda8:	2800      	cmp	r0, #0
 800edaa:	bf08      	it	eq
 800edac:	2602      	moveq	r6, #2
 800edae:	4638      	mov	r0, r7
 800edb0:	f000 fcfa 	bl	800f7a8 <rmw_uxrce_fini_node_memory>
 800edb4:	4630      	mov	r0, r6
 800edb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800edb8:	4626      	mov	r6, r4
 800edba:	e7a6      	b.n	800ed0a <rmw_destroy_node+0x32>
 800edbc:	0801d080 	.word	0x0801d080
 800edc0:	2000b95c 	.word	0x2000b95c
 800edc4:	2000b99c 	.word	0x2000b99c
 800edc8:	2000b96c 	.word	0x2000b96c
 800edcc:	20006fb4 	.word	0x20006fb4

0800edd0 <rmw_node_get_graph_guard_condition>:
 800edd0:	6843      	ldr	r3, [r0, #4]
 800edd2:	6918      	ldr	r0, [r3, #16]
 800edd4:	f500 705a 	add.w	r0, r0, #872	@ 0x368
 800edd8:	4770      	bx	lr
 800edda:	bf00      	nop

0800eddc <flush_session>:
 800eddc:	6fc9      	ldr	r1, [r1, #124]	@ 0x7c
 800edde:	f002 bfa9 	b.w	8011d34 <uxr_run_session_until_confirm_delivery>
 800ede2:	bf00      	nop

0800ede4 <rmw_publish>:
 800ede4:	2800      	cmp	r0, #0
 800ede6:	d053      	beq.n	800ee90 <rmw_publish+0xac>
 800ede8:	b570      	push	{r4, r5, r6, lr}
 800edea:	460d      	mov	r5, r1
 800edec:	b08e      	sub	sp, #56	@ 0x38
 800edee:	2900      	cmp	r1, #0
 800edf0:	d04b      	beq.n	800ee8a <rmw_publish+0xa6>
 800edf2:	4604      	mov	r4, r0
 800edf4:	6800      	ldr	r0, [r0, #0]
 800edf6:	f000 ff63 	bl	800fcc0 <is_uxrce_rmw_identifier_valid>
 800edfa:	2800      	cmp	r0, #0
 800edfc:	d045      	beq.n	800ee8a <rmw_publish+0xa6>
 800edfe:	6866      	ldr	r6, [r4, #4]
 800ee00:	2e00      	cmp	r6, #0
 800ee02:	d042      	beq.n	800ee8a <rmw_publish+0xa6>
 800ee04:	69b4      	ldr	r4, [r6, #24]
 800ee06:	4628      	mov	r0, r5
 800ee08:	6923      	ldr	r3, [r4, #16]
 800ee0a:	4798      	blx	r3
 800ee0c:	69f3      	ldr	r3, [r6, #28]
 800ee0e:	9005      	str	r0, [sp, #20]
 800ee10:	b113      	cbz	r3, 800ee18 <rmw_publish+0x34>
 800ee12:	a805      	add	r0, sp, #20
 800ee14:	4798      	blx	r3
 800ee16:	9805      	ldr	r0, [sp, #20]
 800ee18:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800ee1c:	691b      	ldr	r3, [r3, #16]
 800ee1e:	9000      	str	r0, [sp, #0]
 800ee20:	6972      	ldr	r2, [r6, #20]
 800ee22:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800ee24:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800ee28:	ab06      	add	r3, sp, #24
 800ee2a:	f004 fa57 	bl	80132dc <uxr_prepare_output_stream>
 800ee2e:	b1d8      	cbz	r0, 800ee68 <rmw_publish+0x84>
 800ee30:	68a3      	ldr	r3, [r4, #8]
 800ee32:	a906      	add	r1, sp, #24
 800ee34:	4628      	mov	r0, r5
 800ee36:	4798      	blx	r3
 800ee38:	6a33      	ldr	r3, [r6, #32]
 800ee3a:	4604      	mov	r4, r0
 800ee3c:	b10b      	cbz	r3, 800ee42 <rmw_publish+0x5e>
 800ee3e:	a806      	add	r0, sp, #24
 800ee40:	4798      	blx	r3
 800ee42:	f896 307a 	ldrb.w	r3, [r6, #122]	@ 0x7a
 800ee46:	2b01      	cmp	r3, #1
 800ee48:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800ee4c:	d022      	beq.n	800ee94 <rmw_publish+0xb0>
 800ee4e:	6918      	ldr	r0, [r3, #16]
 800ee50:	6ff1      	ldr	r1, [r6, #124]	@ 0x7c
 800ee52:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800ee56:	f002 ff6d 	bl	8011d34 <uxr_run_session_until_confirm_delivery>
 800ee5a:	4020      	ands	r0, r4
 800ee5c:	b2c4      	uxtb	r4, r0
 800ee5e:	f084 0001 	eor.w	r0, r4, #1
 800ee62:	b2c0      	uxtb	r0, r0
 800ee64:	b00e      	add	sp, #56	@ 0x38
 800ee66:	bd70      	pop	{r4, r5, r6, pc}
 800ee68:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800ee6c:	6918      	ldr	r0, [r3, #16]
 800ee6e:	9b05      	ldr	r3, [sp, #20]
 800ee70:	9300      	str	r3, [sp, #0]
 800ee72:	4b0b      	ldr	r3, [pc, #44]	@ (800eea0 <rmw_publish+0xbc>)
 800ee74:	9301      	str	r3, [sp, #4]
 800ee76:	9602      	str	r6, [sp, #8]
 800ee78:	6972      	ldr	r2, [r6, #20]
 800ee7a:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800ee7c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800ee80:	ab06      	add	r3, sp, #24
 800ee82:	f004 fa5b 	bl	801333c <uxr_prepare_output_stream_fragmented>
 800ee86:	2800      	cmp	r0, #0
 800ee88:	d1d2      	bne.n	800ee30 <rmw_publish+0x4c>
 800ee8a:	2001      	movs	r0, #1
 800ee8c:	b00e      	add	sp, #56	@ 0x38
 800ee8e:	bd70      	pop	{r4, r5, r6, pc}
 800ee90:	2001      	movs	r0, #1
 800ee92:	4770      	bx	lr
 800ee94:	6918      	ldr	r0, [r3, #16]
 800ee96:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800ee9a:	f002 fb8b 	bl	80115b4 <uxr_flash_output_streams>
 800ee9e:	e7de      	b.n	800ee5e <rmw_publish+0x7a>
 800eea0:	0800eddd 	.word	0x0800eddd

0800eea4 <rmw_create_publisher>:
 800eea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eea8:	b087      	sub	sp, #28
 800eeaa:	2800      	cmp	r0, #0
 800eeac:	f000 80cc 	beq.w	800f048 <rmw_create_publisher+0x1a4>
 800eeb0:	460e      	mov	r6, r1
 800eeb2:	2900      	cmp	r1, #0
 800eeb4:	f000 80c8 	beq.w	800f048 <rmw_create_publisher+0x1a4>
 800eeb8:	4604      	mov	r4, r0
 800eeba:	6800      	ldr	r0, [r0, #0]
 800eebc:	4615      	mov	r5, r2
 800eebe:	4698      	mov	r8, r3
 800eec0:	f000 fefe 	bl	800fcc0 <is_uxrce_rmw_identifier_valid>
 800eec4:	2800      	cmp	r0, #0
 800eec6:	f000 80bf 	beq.w	800f048 <rmw_create_publisher+0x1a4>
 800eeca:	2d00      	cmp	r5, #0
 800eecc:	f000 80bc 	beq.w	800f048 <rmw_create_publisher+0x1a4>
 800eed0:	782b      	ldrb	r3, [r5, #0]
 800eed2:	2b00      	cmp	r3, #0
 800eed4:	f000 80b8 	beq.w	800f048 <rmw_create_publisher+0x1a4>
 800eed8:	f1b8 0f00 	cmp.w	r8, #0
 800eedc:	f000 80b4 	beq.w	800f048 <rmw_create_publisher+0x1a4>
 800eee0:	485c      	ldr	r0, [pc, #368]	@ (800f054 <rmw_create_publisher+0x1b0>)
 800eee2:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800eee6:	f008 ff5b 	bl	8017da0 <get_memory>
 800eeea:	2800      	cmp	r0, #0
 800eeec:	f000 80ac 	beq.w	800f048 <rmw_create_publisher+0x1a4>
 800eef0:	6884      	ldr	r4, [r0, #8]
 800eef2:	f8c4 4088 	str.w	r4, [r4, #136]	@ 0x88
 800eef6:	f008 ffbb 	bl	8017e70 <rmw_get_implementation_identifier>
 800eefa:	f104 0a9c 	add.w	sl, r4, #156	@ 0x9c
 800eefe:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 800ef02:	f8c4 a08c 	str.w	sl, [r4, #140]	@ 0x8c
 800ef06:	4628      	mov	r0, r5
 800ef08:	f7f1 f994 	bl	8000234 <strlen>
 800ef0c:	3001      	adds	r0, #1
 800ef0e:	283c      	cmp	r0, #60	@ 0x3c
 800ef10:	f104 0784 	add.w	r7, r4, #132	@ 0x84
 800ef14:	f200 8091 	bhi.w	800f03a <rmw_create_publisher+0x196>
 800ef18:	4a4f      	ldr	r2, [pc, #316]	@ (800f058 <rmw_create_publisher+0x1b4>)
 800ef1a:	462b      	mov	r3, r5
 800ef1c:	213c      	movs	r1, #60	@ 0x3c
 800ef1e:	4650      	mov	r0, sl
 800ef20:	f00b f93a 	bl	801a198 <sniprintf>
 800ef24:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800ef28:	67e3      	str	r3, [r4, #124]	@ 0x7c
 800ef2a:	4641      	mov	r1, r8
 800ef2c:	f8c4 9080 	str.w	r9, [r4, #128]	@ 0x80
 800ef30:	2250      	movs	r2, #80	@ 0x50
 800ef32:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800ef36:	f00b fb66 	bl	801a606 <memcpy>
 800ef3a:	f898 3008 	ldrb.w	r3, [r8, #8]
 800ef3e:	4947      	ldr	r1, [pc, #284]	@ (800f05c <rmw_create_publisher+0x1b8>)
 800ef40:	2b02      	cmp	r3, #2
 800ef42:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ef46:	bf0c      	ite	eq
 800ef48:	f8d3 337c 	ldreq.w	r3, [r3, #892]	@ 0x37c
 800ef4c:	f8d3 3378 	ldrne.w	r3, [r3, #888]	@ 0x378
 800ef50:	67a3      	str	r3, [r4, #120]	@ 0x78
 800ef52:	2300      	movs	r3, #0
 800ef54:	e9c4 3307 	strd	r3, r3, [r4, #28]
 800ef58:	4630      	mov	r0, r6
 800ef5a:	f000 febf 	bl	800fcdc <get_message_typesupport_handle>
 800ef5e:	2800      	cmp	r0, #0
 800ef60:	d06b      	beq.n	800f03a <rmw_create_publisher+0x196>
 800ef62:	6842      	ldr	r2, [r0, #4]
 800ef64:	61a2      	str	r2, [r4, #24]
 800ef66:	2a00      	cmp	r2, #0
 800ef68:	d067      	beq.n	800f03a <rmw_create_publisher+0x196>
 800ef6a:	4629      	mov	r1, r5
 800ef6c:	4643      	mov	r3, r8
 800ef6e:	4648      	mov	r0, r9
 800ef70:	f008 ff84 	bl	8017e7c <create_topic>
 800ef74:	6260      	str	r0, [r4, #36]	@ 0x24
 800ef76:	2800      	cmp	r0, #0
 800ef78:	d063      	beq.n	800f042 <rmw_create_publisher+0x19e>
 800ef7a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ef7e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ef82:	2103      	movs	r1, #3
 800ef84:	f8b3 0598 	ldrh.w	r0, [r3, #1432]	@ 0x598
 800ef88:	1c42      	adds	r2, r0, #1
 800ef8a:	f8a3 2598 	strh.w	r2, [r3, #1432]	@ 0x598
 800ef8e:	f002 f881 	bl	8011094 <uxr_object_id>
 800ef92:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 800ef96:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ef9a:	6120      	str	r0, [r4, #16]
 800ef9c:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800efa0:	6910      	ldr	r0, [r2, #16]
 800efa2:	2506      	movs	r5, #6
 800efa4:	9500      	str	r5, [sp, #0]
 800efa6:	6819      	ldr	r1, [r3, #0]
 800efa8:	6922      	ldr	r2, [r4, #16]
 800efaa:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800efae:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800efb2:	f001 fecd 	bl	8010d50 <uxr_buffer_create_publisher_bin>
 800efb6:	4602      	mov	r2, r0
 800efb8:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800efbc:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800efc0:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800efc4:	f000 fd62 	bl	800fa8c <run_xrce_session>
 800efc8:	b3b8      	cbz	r0, 800f03a <rmw_create_publisher+0x196>
 800efca:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800efce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800efd2:	2105      	movs	r1, #5
 800efd4:	f8b3 059a 	ldrh.w	r0, [r3, #1434]	@ 0x59a
 800efd8:	1c42      	adds	r2, r0, #1
 800efda:	f8a3 259a 	strh.w	r2, [r3, #1434]	@ 0x59a
 800efde:	f002 f859 	bl	8011094 <uxr_object_id>
 800efe2:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800efe6:	6160      	str	r0, [r4, #20]
 800efe8:	691e      	ldr	r6, [r3, #16]
 800efea:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800efee:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 800eff2:	f10d 0a10 	add.w	sl, sp, #16
 800eff6:	4641      	mov	r1, r8
 800eff8:	4650      	mov	r0, sl
 800effa:	f8d3 8384 	ldr.w	r8, [r3, #900]	@ 0x384
 800effe:	f000 fd61 	bl	800fac4 <convert_qos_profile>
 800f002:	9503      	str	r5, [sp, #12]
 800f004:	e89a 0003 	ldmia.w	sl, {r0, r1}
 800f008:	9001      	str	r0, [sp, #4]
 800f00a:	f8ad 1008 	strh.w	r1, [sp, #8]
 800f00e:	f8db 3010 	ldr.w	r3, [fp, #16]
 800f012:	9300      	str	r3, [sp, #0]
 800f014:	f506 7628 	add.w	r6, r6, #672	@ 0x2a0
 800f018:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 800f01c:	f8d8 1000 	ldr.w	r1, [r8]
 800f020:	4630      	mov	r0, r6
 800f022:	f001 fec5 	bl	8010db0 <uxr_buffer_create_datawriter_bin>
 800f026:	4602      	mov	r2, r0
 800f028:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800f02c:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800f030:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800f034:	f000 fd2a 	bl	800fa8c <run_xrce_session>
 800f038:	b938      	cbnz	r0, 800f04a <rmw_create_publisher+0x1a6>
 800f03a:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800f03c:	b108      	cbz	r0, 800f042 <rmw_create_publisher+0x19e>
 800f03e:	f000 fc23 	bl	800f888 <rmw_uxrce_fini_topic_memory>
 800f042:	4638      	mov	r0, r7
 800f044:	f000 fbc8 	bl	800f7d8 <rmw_uxrce_fini_publisher_memory>
 800f048:	2700      	movs	r7, #0
 800f04a:	4638      	mov	r0, r7
 800f04c:	b007      	add	sp, #28
 800f04e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f052:	bf00      	nop
 800f054:	2000b95c 	.word	0x2000b95c
 800f058:	0801c2b8 	.word	0x0801c2b8
 800f05c:	0801bc20 	.word	0x0801bc20

0800f060 <rmw_publisher_get_actual_qos>:
 800f060:	b150      	cbz	r0, 800f078 <rmw_publisher_get_actual_qos+0x18>
 800f062:	b508      	push	{r3, lr}
 800f064:	460b      	mov	r3, r1
 800f066:	b149      	cbz	r1, 800f07c <rmw_publisher_get_actual_qos+0x1c>
 800f068:	6841      	ldr	r1, [r0, #4]
 800f06a:	2250      	movs	r2, #80	@ 0x50
 800f06c:	3128      	adds	r1, #40	@ 0x28
 800f06e:	4618      	mov	r0, r3
 800f070:	f00b fac9 	bl	801a606 <memcpy>
 800f074:	2000      	movs	r0, #0
 800f076:	bd08      	pop	{r3, pc}
 800f078:	200b      	movs	r0, #11
 800f07a:	4770      	bx	lr
 800f07c:	200b      	movs	r0, #11
 800f07e:	bd08      	pop	{r3, pc}

0800f080 <rmw_destroy_publisher>:
 800f080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f082:	b128      	cbz	r0, 800f090 <rmw_destroy_publisher+0x10>
 800f084:	4604      	mov	r4, r0
 800f086:	6800      	ldr	r0, [r0, #0]
 800f088:	460d      	mov	r5, r1
 800f08a:	f000 fe19 	bl	800fcc0 <is_uxrce_rmw_identifier_valid>
 800f08e:	b910      	cbnz	r0, 800f096 <rmw_destroy_publisher+0x16>
 800f090:	2401      	movs	r4, #1
 800f092:	4620      	mov	r0, r4
 800f094:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f096:	6863      	ldr	r3, [r4, #4]
 800f098:	2b00      	cmp	r3, #0
 800f09a:	d0f9      	beq.n	800f090 <rmw_destroy_publisher+0x10>
 800f09c:	2d00      	cmp	r5, #0
 800f09e:	d0f7      	beq.n	800f090 <rmw_destroy_publisher+0x10>
 800f0a0:	6828      	ldr	r0, [r5, #0]
 800f0a2:	f000 fe0d 	bl	800fcc0 <is_uxrce_rmw_identifier_valid>
 800f0a6:	2800      	cmp	r0, #0
 800f0a8:	d0f2      	beq.n	800f090 <rmw_destroy_publisher+0x10>
 800f0aa:	686c      	ldr	r4, [r5, #4]
 800f0ac:	2c00      	cmp	r4, #0
 800f0ae:	d0ef      	beq.n	800f090 <rmw_destroy_publisher+0x10>
 800f0b0:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800f0b2:	f8d4 7080 	ldr.w	r7, [r4, #128]	@ 0x80
 800f0b6:	f008 ff31 	bl	8017f1c <destroy_topic>
 800f0ba:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800f0be:	6962      	ldr	r2, [r4, #20]
 800f0c0:	6918      	ldr	r0, [r3, #16]
 800f0c2:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800f0c6:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f0ca:	6819      	ldr	r1, [r3, #0]
 800f0cc:	f001 fd8c 	bl	8010be8 <uxr_buffer_delete_entity>
 800f0d0:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800f0d4:	6922      	ldr	r2, [r4, #16]
 800f0d6:	691b      	ldr	r3, [r3, #16]
 800f0d8:	f8d3 1388 	ldr.w	r1, [r3, #904]	@ 0x388
 800f0dc:	4604      	mov	r4, r0
 800f0de:	6809      	ldr	r1, [r1, #0]
 800f0e0:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800f0e4:	f001 fd80 	bl	8010be8 <uxr_buffer_delete_entity>
 800f0e8:	693e      	ldr	r6, [r7, #16]
 800f0ea:	4622      	mov	r2, r4
 800f0ec:	f8d6 3390 	ldr.w	r3, [r6, #912]	@ 0x390
 800f0f0:	f8d6 1388 	ldr.w	r1, [r6, #904]	@ 0x388
 800f0f4:	4604      	mov	r4, r0
 800f0f6:	4630      	mov	r0, r6
 800f0f8:	f000 fcc8 	bl	800fa8c <run_xrce_session>
 800f0fc:	693e      	ldr	r6, [r7, #16]
 800f0fe:	4622      	mov	r2, r4
 800f100:	f8d6 3390 	ldr.w	r3, [r6, #912]	@ 0x390
 800f104:	f8d6 1388 	ldr.w	r1, [r6, #904]	@ 0x388
 800f108:	4604      	mov	r4, r0
 800f10a:	4630      	mov	r0, r6
 800f10c:	f000 fcbe 	bl	800fa8c <run_xrce_session>
 800f110:	b12c      	cbz	r4, 800f11e <rmw_destroy_publisher+0x9e>
 800f112:	b120      	cbz	r0, 800f11e <rmw_destroy_publisher+0x9e>
 800f114:	2400      	movs	r4, #0
 800f116:	4628      	mov	r0, r5
 800f118:	f000 fb5e 	bl	800f7d8 <rmw_uxrce_fini_publisher_memory>
 800f11c:	e7b9      	b.n	800f092 <rmw_destroy_publisher+0x12>
 800f11e:	2402      	movs	r4, #2
 800f120:	e7f9      	b.n	800f116 <rmw_destroy_publisher+0x96>
 800f122:	bf00      	nop

0800f124 <rmw_create_service>:
 800f124:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f128:	b091      	sub	sp, #68	@ 0x44
 800f12a:	2800      	cmp	r0, #0
 800f12c:	f000 80ba 	beq.w	800f2a4 <rmw_create_service+0x180>
 800f130:	4689      	mov	r9, r1
 800f132:	2900      	cmp	r1, #0
 800f134:	f000 80b6 	beq.w	800f2a4 <rmw_create_service+0x180>
 800f138:	4606      	mov	r6, r0
 800f13a:	6800      	ldr	r0, [r0, #0]
 800f13c:	4614      	mov	r4, r2
 800f13e:	461d      	mov	r5, r3
 800f140:	f000 fdbe 	bl	800fcc0 <is_uxrce_rmw_identifier_valid>
 800f144:	2800      	cmp	r0, #0
 800f146:	f000 80ad 	beq.w	800f2a4 <rmw_create_service+0x180>
 800f14a:	2c00      	cmp	r4, #0
 800f14c:	f000 80aa 	beq.w	800f2a4 <rmw_create_service+0x180>
 800f150:	7823      	ldrb	r3, [r4, #0]
 800f152:	2b00      	cmp	r3, #0
 800f154:	f000 80a6 	beq.w	800f2a4 <rmw_create_service+0x180>
 800f158:	2d00      	cmp	r5, #0
 800f15a:	f000 80a3 	beq.w	800f2a4 <rmw_create_service+0x180>
 800f15e:	4854      	ldr	r0, [pc, #336]	@ (800f2b0 <rmw_create_service+0x18c>)
 800f160:	f8d6 8004 	ldr.w	r8, [r6, #4]
 800f164:	f008 fe1c 	bl	8017da0 <get_memory>
 800f168:	4606      	mov	r6, r0
 800f16a:	2800      	cmp	r0, #0
 800f16c:	f000 809b 	beq.w	800f2a6 <rmw_create_service+0x182>
 800f170:	6887      	ldr	r7, [r0, #8]
 800f172:	f8c7 7080 	str.w	r7, [r7, #128]	@ 0x80
 800f176:	f008 fe7b 	bl	8017e70 <rmw_get_implementation_identifier>
 800f17a:	f107 0a88 	add.w	sl, r7, #136	@ 0x88
 800f17e:	67f8      	str	r0, [r7, #124]	@ 0x7c
 800f180:	f8c7 a084 	str.w	sl, [r7, #132]	@ 0x84
 800f184:	4620      	mov	r0, r4
 800f186:	f7f1 f855 	bl	8000234 <strlen>
 800f18a:	1c42      	adds	r2, r0, #1
 800f18c:	2a3c      	cmp	r2, #60	@ 0x3c
 800f18e:	f107 067c 	add.w	r6, r7, #124	@ 0x7c
 800f192:	f200 8084 	bhi.w	800f29e <rmw_create_service+0x17a>
 800f196:	4621      	mov	r1, r4
 800f198:	4650      	mov	r0, sl
 800f19a:	f00b fa34 	bl	801a606 <memcpy>
 800f19e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800f1a2:	4629      	mov	r1, r5
 800f1a4:	f8c7 8078 	str.w	r8, [r7, #120]	@ 0x78
 800f1a8:	677b      	str	r3, [r7, #116]	@ 0x74
 800f1aa:	2250      	movs	r2, #80	@ 0x50
 800f1ac:	f107 0020 	add.w	r0, r7, #32
 800f1b0:	f00b fa29 	bl	801a606 <memcpy>
 800f1b4:	493f      	ldr	r1, [pc, #252]	@ (800f2b4 <rmw_create_service+0x190>)
 800f1b6:	4648      	mov	r0, r9
 800f1b8:	f000 fd9c 	bl	800fcf4 <get_service_typesupport_handle>
 800f1bc:	2800      	cmp	r0, #0
 800f1be:	d06e      	beq.n	800f29e <rmw_create_service+0x17a>
 800f1c0:	6843      	ldr	r3, [r0, #4]
 800f1c2:	617b      	str	r3, [r7, #20]
 800f1c4:	2b00      	cmp	r3, #0
 800f1c6:	d06a      	beq.n	800f29e <rmw_create_service+0x17a>
 800f1c8:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800f1cc:	f8df a0ec 	ldr.w	sl, [pc, #236]	@ 800f2bc <rmw_create_service+0x198>
 800f1d0:	f8df 90ec 	ldr.w	r9, [pc, #236]	@ 800f2c0 <rmw_create_service+0x19c>
 800f1d4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f1d8:	2108      	movs	r1, #8
 800f1da:	f8b3 05a2 	ldrh.w	r0, [r3, #1442]	@ 0x5a2
 800f1de:	1c42      	adds	r2, r0, #1
 800f1e0:	f8a3 25a2 	strh.w	r2, [r3, #1442]	@ 0x5a2
 800f1e4:	f001 ff56 	bl	8011094 <uxr_object_id>
 800f1e8:	2364      	movs	r3, #100	@ 0x64
 800f1ea:	6138      	str	r0, [r7, #16]
 800f1ec:	4652      	mov	r2, sl
 800f1ee:	6978      	ldr	r0, [r7, #20]
 800f1f0:	4649      	mov	r1, r9
 800f1f2:	f000 fcb3 	bl	800fb5c <generate_service_types>
 800f1f6:	2800      	cmp	r0, #0
 800f1f8:	d051      	beq.n	800f29e <rmw_create_service+0x17a>
 800f1fa:	f8df b0c8 	ldr.w	fp, [pc, #200]	@ 800f2c4 <rmw_create_service+0x1a0>
 800f1fe:	4a2e      	ldr	r2, [pc, #184]	@ (800f2b8 <rmw_create_service+0x194>)
 800f200:	233c      	movs	r3, #60	@ 0x3c
 800f202:	4659      	mov	r1, fp
 800f204:	4620      	mov	r0, r4
 800f206:	f000 fc77 	bl	800faf8 <generate_service_topics>
 800f20a:	2800      	cmp	r0, #0
 800f20c:	d047      	beq.n	800f29e <rmw_create_service+0x17a>
 800f20e:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800f212:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 800f216:	a80c      	add	r0, sp, #48	@ 0x30
 800f218:	4629      	mov	r1, r5
 800f21a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f21e:	f000 fc51 	bl	800fac4 <convert_qos_profile>
 800f222:	4a25      	ldr	r2, [pc, #148]	@ (800f2b8 <rmw_create_service+0x194>)
 800f224:	9400      	str	r4, [sp, #0]
 800f226:	e9cd b203 	strd	fp, r2, [sp, #12]
 800f22a:	e9cd 9a01 	strd	r9, sl, [sp, #4]
 800f22e:	a80c      	add	r0, sp, #48	@ 0x30
 800f230:	c803      	ldmia	r0, {r0, r1}
 800f232:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f234:	9005      	str	r0, [sp, #20]
 800f236:	9a08      	ldr	r2, [sp, #32]
 800f238:	f8ad 1018 	strh.w	r1, [sp, #24]
 800f23c:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800f240:	2306      	movs	r3, #6
 800f242:	9307      	str	r3, [sp, #28]
 800f244:	6811      	ldr	r1, [r2, #0]
 800f246:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800f24a:	693a      	ldr	r2, [r7, #16]
 800f24c:	f001 fe26 	bl	8010e9c <uxr_buffer_create_replier_bin>
 800f250:	4602      	mov	r2, r0
 800f252:	f8d8 0010 	ldr.w	r0, [r8, #16]
 800f256:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800f25a:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800f25e:	f000 fc15 	bl	800fa8c <run_xrce_session>
 800f262:	b1e0      	cbz	r0, 800f29e <rmw_create_service+0x17a>
 800f264:	7a2b      	ldrb	r3, [r5, #8]
 800f266:	f8d8 0010 	ldr.w	r0, [r8, #16]
 800f26a:	2200      	movs	r2, #0
 800f26c:	2b02      	cmp	r3, #2
 800f26e:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800f272:	e9cd 120e 	strd	r1, r2, [sp, #56]	@ 0x38
 800f276:	bf0c      	ite	eq
 800f278:	e9d0 23df 	ldrdeq	r2, r3, [r0, #892]	@ 0x37c
 800f27c:	e9d0 32dd 	ldrdne	r3, r2, [r0, #884]	@ 0x374
 800f280:	673a      	str	r2, [r7, #112]	@ 0x70
 800f282:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f284:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 800f288:	ab0e      	add	r3, sp, #56	@ 0x38
 800f28a:	9300      	str	r3, [sp, #0]
 800f28c:	6811      	ldr	r1, [r2, #0]
 800f28e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f290:	693a      	ldr	r2, [r7, #16]
 800f292:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f296:	f001 ff2d 	bl	80110f4 <uxr_buffer_request_data>
 800f29a:	8338      	strh	r0, [r7, #24]
 800f29c:	e003      	b.n	800f2a6 <rmw_create_service+0x182>
 800f29e:	4630      	mov	r0, r6
 800f2a0:	f000 fac6 	bl	800f830 <rmw_uxrce_fini_service_memory>
 800f2a4:	2600      	movs	r6, #0
 800f2a6:	4630      	mov	r0, r6
 800f2a8:	b011      	add	sp, #68	@ 0x44
 800f2aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f2ae:	bf00      	nop
 800f2b0:	2000b96c 	.word	0x2000b96c
 800f2b4:	0801bc20 	.word	0x0801bc20
 800f2b8:	20006f14 	.word	0x20006f14
 800f2bc:	20006f50 	.word	0x20006f50
 800f2c0:	20006eb0 	.word	0x20006eb0
 800f2c4:	20006e74 	.word	0x20006e74

0800f2c8 <rmw_destroy_service>:
 800f2c8:	b570      	push	{r4, r5, r6, lr}
 800f2ca:	b128      	cbz	r0, 800f2d8 <rmw_destroy_service+0x10>
 800f2cc:	4604      	mov	r4, r0
 800f2ce:	6800      	ldr	r0, [r0, #0]
 800f2d0:	460d      	mov	r5, r1
 800f2d2:	f000 fcf5 	bl	800fcc0 <is_uxrce_rmw_identifier_valid>
 800f2d6:	b910      	cbnz	r0, 800f2de <rmw_destroy_service+0x16>
 800f2d8:	2401      	movs	r4, #1
 800f2da:	4620      	mov	r0, r4
 800f2dc:	bd70      	pop	{r4, r5, r6, pc}
 800f2de:	6863      	ldr	r3, [r4, #4]
 800f2e0:	2b00      	cmp	r3, #0
 800f2e2:	d0f9      	beq.n	800f2d8 <rmw_destroy_service+0x10>
 800f2e4:	2d00      	cmp	r5, #0
 800f2e6:	d0f7      	beq.n	800f2d8 <rmw_destroy_service+0x10>
 800f2e8:	6828      	ldr	r0, [r5, #0]
 800f2ea:	f000 fce9 	bl	800fcc0 <is_uxrce_rmw_identifier_valid>
 800f2ee:	2800      	cmp	r0, #0
 800f2f0:	d0f2      	beq.n	800f2d8 <rmw_destroy_service+0x10>
 800f2f2:	686e      	ldr	r6, [r5, #4]
 800f2f4:	2e00      	cmp	r6, #0
 800f2f6:	d0ef      	beq.n	800f2d8 <rmw_destroy_service+0x10>
 800f2f8:	6864      	ldr	r4, [r4, #4]
 800f2fa:	6932      	ldr	r2, [r6, #16]
 800f2fc:	6920      	ldr	r0, [r4, #16]
 800f2fe:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800f302:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f306:	6819      	ldr	r1, [r3, #0]
 800f308:	f001 ff2e 	bl	8011168 <uxr_buffer_cancel_data>
 800f30c:	4602      	mov	r2, r0
 800f30e:	6920      	ldr	r0, [r4, #16]
 800f310:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800f314:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800f318:	f000 fbb8 	bl	800fa8c <run_xrce_session>
 800f31c:	6920      	ldr	r0, [r4, #16]
 800f31e:	6932      	ldr	r2, [r6, #16]
 800f320:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800f324:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f328:	6819      	ldr	r1, [r3, #0]
 800f32a:	f001 fc5d 	bl	8010be8 <uxr_buffer_delete_entity>
 800f32e:	4602      	mov	r2, r0
 800f330:	6920      	ldr	r0, [r4, #16]
 800f332:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800f336:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800f33a:	f000 fba7 	bl	800fa8c <run_xrce_session>
 800f33e:	2800      	cmp	r0, #0
 800f340:	4628      	mov	r0, r5
 800f342:	bf14      	ite	ne
 800f344:	2400      	movne	r4, #0
 800f346:	2402      	moveq	r4, #2
 800f348:	f000 fa72 	bl	800f830 <rmw_uxrce_fini_service_memory>
 800f34c:	e7c5      	b.n	800f2da <rmw_destroy_service+0x12>
 800f34e:	bf00      	nop

0800f350 <rmw_service_response_publisher_get_actual_qos>:
 800f350:	b150      	cbz	r0, 800f368 <rmw_service_response_publisher_get_actual_qos+0x18>
 800f352:	b508      	push	{r3, lr}
 800f354:	460b      	mov	r3, r1
 800f356:	b149      	cbz	r1, 800f36c <rmw_service_response_publisher_get_actual_qos+0x1c>
 800f358:	6841      	ldr	r1, [r0, #4]
 800f35a:	2250      	movs	r2, #80	@ 0x50
 800f35c:	3120      	adds	r1, #32
 800f35e:	4618      	mov	r0, r3
 800f360:	f00b f951 	bl	801a606 <memcpy>
 800f364:	2000      	movs	r0, #0
 800f366:	bd08      	pop	{r3, pc}
 800f368:	200b      	movs	r0, #11
 800f36a:	4770      	bx	lr
 800f36c:	200b      	movs	r0, #11
 800f36e:	bd08      	pop	{r3, pc}

0800f370 <rmw_service_request_subscription_get_actual_qos>:
 800f370:	b150      	cbz	r0, 800f388 <rmw_service_request_subscription_get_actual_qos+0x18>
 800f372:	b508      	push	{r3, lr}
 800f374:	460b      	mov	r3, r1
 800f376:	b149      	cbz	r1, 800f38c <rmw_service_request_subscription_get_actual_qos+0x1c>
 800f378:	6841      	ldr	r1, [r0, #4]
 800f37a:	2250      	movs	r2, #80	@ 0x50
 800f37c:	3120      	adds	r1, #32
 800f37e:	4618      	mov	r0, r3
 800f380:	f00b f941 	bl	801a606 <memcpy>
 800f384:	2000      	movs	r0, #0
 800f386:	bd08      	pop	{r3, pc}
 800f388:	200b      	movs	r0, #11
 800f38a:	4770      	bx	lr
 800f38c:	200b      	movs	r0, #11
 800f38e:	bd08      	pop	{r3, pc}

0800f390 <rmw_destroy_subscription>:
 800f390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f392:	b128      	cbz	r0, 800f3a0 <rmw_destroy_subscription+0x10>
 800f394:	4604      	mov	r4, r0
 800f396:	6800      	ldr	r0, [r0, #0]
 800f398:	460d      	mov	r5, r1
 800f39a:	f000 fc91 	bl	800fcc0 <is_uxrce_rmw_identifier_valid>
 800f39e:	b910      	cbnz	r0, 800f3a6 <rmw_destroy_subscription+0x16>
 800f3a0:	2401      	movs	r4, #1
 800f3a2:	4620      	mov	r0, r4
 800f3a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f3a6:	6863      	ldr	r3, [r4, #4]
 800f3a8:	2b00      	cmp	r3, #0
 800f3aa:	d0f9      	beq.n	800f3a0 <rmw_destroy_subscription+0x10>
 800f3ac:	2d00      	cmp	r5, #0
 800f3ae:	d0f7      	beq.n	800f3a0 <rmw_destroy_subscription+0x10>
 800f3b0:	6828      	ldr	r0, [r5, #0]
 800f3b2:	f000 fc85 	bl	800fcc0 <is_uxrce_rmw_identifier_valid>
 800f3b6:	2800      	cmp	r0, #0
 800f3b8:	d0f2      	beq.n	800f3a0 <rmw_destroy_subscription+0x10>
 800f3ba:	686c      	ldr	r4, [r5, #4]
 800f3bc:	2c00      	cmp	r4, #0
 800f3be:	d0ef      	beq.n	800f3a0 <rmw_destroy_subscription+0x10>
 800f3c0:	6a26      	ldr	r6, [r4, #32]
 800f3c2:	6962      	ldr	r2, [r4, #20]
 800f3c4:	6930      	ldr	r0, [r6, #16]
 800f3c6:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800f3ca:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f3ce:	6819      	ldr	r1, [r3, #0]
 800f3d0:	f001 feca 	bl	8011168 <uxr_buffer_cancel_data>
 800f3d4:	4602      	mov	r2, r0
 800f3d6:	6930      	ldr	r0, [r6, #16]
 800f3d8:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800f3dc:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800f3e0:	f000 fb54 	bl	800fa8c <run_xrce_session>
 800f3e4:	69e0      	ldr	r0, [r4, #28]
 800f3e6:	f008 fd99 	bl	8017f1c <destroy_topic>
 800f3ea:	6a23      	ldr	r3, [r4, #32]
 800f3ec:	6962      	ldr	r2, [r4, #20]
 800f3ee:	6918      	ldr	r0, [r3, #16]
 800f3f0:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800f3f4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f3f8:	6819      	ldr	r1, [r3, #0]
 800f3fa:	f001 fbf5 	bl	8010be8 <uxr_buffer_delete_entity>
 800f3fe:	6a23      	ldr	r3, [r4, #32]
 800f400:	6922      	ldr	r2, [r4, #16]
 800f402:	691b      	ldr	r3, [r3, #16]
 800f404:	f8d3 1388 	ldr.w	r1, [r3, #904]	@ 0x388
 800f408:	4604      	mov	r4, r0
 800f40a:	6809      	ldr	r1, [r1, #0]
 800f40c:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800f410:	f001 fbea 	bl	8010be8 <uxr_buffer_delete_entity>
 800f414:	6937      	ldr	r7, [r6, #16]
 800f416:	4622      	mov	r2, r4
 800f418:	f8d7 3390 	ldr.w	r3, [r7, #912]	@ 0x390
 800f41c:	f8d7 1388 	ldr.w	r1, [r7, #904]	@ 0x388
 800f420:	4604      	mov	r4, r0
 800f422:	4638      	mov	r0, r7
 800f424:	f000 fb32 	bl	800fa8c <run_xrce_session>
 800f428:	6936      	ldr	r6, [r6, #16]
 800f42a:	4622      	mov	r2, r4
 800f42c:	f8d6 3390 	ldr.w	r3, [r6, #912]	@ 0x390
 800f430:	f8d6 1388 	ldr.w	r1, [r6, #904]	@ 0x388
 800f434:	4604      	mov	r4, r0
 800f436:	4630      	mov	r0, r6
 800f438:	f000 fb28 	bl	800fa8c <run_xrce_session>
 800f43c:	b12c      	cbz	r4, 800f44a <rmw_destroy_subscription+0xba>
 800f43e:	b120      	cbz	r0, 800f44a <rmw_destroy_subscription+0xba>
 800f440:	2400      	movs	r4, #0
 800f442:	4628      	mov	r0, r5
 800f444:	f000 f9de 	bl	800f804 <rmw_uxrce_fini_subscription_memory>
 800f448:	e7ab      	b.n	800f3a2 <rmw_destroy_subscription+0x12>
 800f44a:	2402      	movs	r4, #2
 800f44c:	e7f9      	b.n	800f442 <rmw_destroy_subscription+0xb2>
 800f44e:	bf00      	nop

0800f450 <rmw_uxrce_transport_init>:
 800f450:	b508      	push	{r3, lr}
 800f452:	b108      	cbz	r0, 800f458 <rmw_uxrce_transport_init+0x8>
 800f454:	f100 0210 	add.w	r2, r0, #16
 800f458:	b139      	cbz	r1, 800f46a <rmw_uxrce_transport_init+0x1a>
 800f45a:	6949      	ldr	r1, [r1, #20]
 800f45c:	4610      	mov	r0, r2
 800f45e:	f001 fde1 	bl	8011024 <uxr_init_custom_transport>
 800f462:	f080 0001 	eor.w	r0, r0, #1
 800f466:	b2c0      	uxtb	r0, r0
 800f468:	bd08      	pop	{r3, pc}
 800f46a:	4b04      	ldr	r3, [pc, #16]	@ (800f47c <rmw_uxrce_transport_init+0x2c>)
 800f46c:	4610      	mov	r0, r2
 800f46e:	6859      	ldr	r1, [r3, #4]
 800f470:	f001 fdd8 	bl	8011024 <uxr_init_custom_transport>
 800f474:	f080 0001 	eor.w	r0, r0, #1
 800f478:	b2c0      	uxtb	r0, r0
 800f47a:	bd08      	pop	{r3, pc}
 800f47c:	20006e1c 	.word	0x20006e1c

0800f480 <rmw_uros_epoch_millis>:
 800f480:	4b05      	ldr	r3, [pc, #20]	@ (800f498 <rmw_uros_epoch_millis+0x18>)
 800f482:	681b      	ldr	r3, [r3, #0]
 800f484:	b123      	cbz	r3, 800f490 <rmw_uros_epoch_millis+0x10>
 800f486:	6898      	ldr	r0, [r3, #8]
 800f488:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f48c:	f002 b876 	b.w	801157c <uxr_epoch_millis>
 800f490:	2000      	movs	r0, #0
 800f492:	2100      	movs	r1, #0
 800f494:	4770      	bx	lr
 800f496:	bf00      	nop
 800f498:	2000b97c 	.word	0x2000b97c

0800f49c <rmw_uros_epoch_nanos>:
 800f49c:	4b05      	ldr	r3, [pc, #20]	@ (800f4b4 <rmw_uros_epoch_nanos+0x18>)
 800f49e:	681b      	ldr	r3, [r3, #0]
 800f4a0:	b123      	cbz	r3, 800f4ac <rmw_uros_epoch_nanos+0x10>
 800f4a2:	6898      	ldr	r0, [r3, #8]
 800f4a4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f4a8:	f002 b87a 	b.w	80115a0 <uxr_epoch_nanos>
 800f4ac:	2000      	movs	r0, #0
 800f4ae:	2100      	movs	r1, #0
 800f4b0:	4770      	bx	lr
 800f4b2:	bf00      	nop
 800f4b4:	2000b97c 	.word	0x2000b97c

0800f4b8 <rmw_uros_sync_session>:
 800f4b8:	b508      	push	{r3, lr}
 800f4ba:	4b07      	ldr	r3, [pc, #28]	@ (800f4d8 <rmw_uros_sync_session+0x20>)
 800f4bc:	681b      	ldr	r3, [r3, #0]
 800f4be:	b14b      	cbz	r3, 800f4d4 <rmw_uros_sync_session+0x1c>
 800f4c0:	4601      	mov	r1, r0
 800f4c2:	6898      	ldr	r0, [r3, #8]
 800f4c4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f4c8:	f002 fcae 	bl	8011e28 <uxr_sync_session>
 800f4cc:	f080 0001 	eor.w	r0, r0, #1
 800f4d0:	b2c0      	uxtb	r0, r0
 800f4d2:	bd08      	pop	{r3, pc}
 800f4d4:	2001      	movs	r0, #1
 800f4d6:	bd08      	pop	{r3, pc}
 800f4d8:	2000b97c 	.word	0x2000b97c

0800f4dc <rmw_uxrce_init_service_memory>:
 800f4dc:	b1e2      	cbz	r2, 800f518 <rmw_uxrce_init_service_memory+0x3c>
 800f4de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f4e2:	7b05      	ldrb	r5, [r0, #12]
 800f4e4:	4606      	mov	r6, r0
 800f4e6:	b9ad      	cbnz	r5, 800f514 <rmw_uxrce_init_service_memory+0x38>
 800f4e8:	23c8      	movs	r3, #200	@ 0xc8
 800f4ea:	e9c0 5500 	strd	r5, r5, [r0]
 800f4ee:	6083      	str	r3, [r0, #8]
 800f4f0:	f240 1301 	movw	r3, #257	@ 0x101
 800f4f4:	4617      	mov	r7, r2
 800f4f6:	8183      	strh	r3, [r0, #12]
 800f4f8:	460c      	mov	r4, r1
 800f4fa:	46a8      	mov	r8, r5
 800f4fc:	4621      	mov	r1, r4
 800f4fe:	4630      	mov	r0, r6
 800f500:	3501      	adds	r5, #1
 800f502:	f008 fc5d 	bl	8017dc0 <put_memory>
 800f506:	42af      	cmp	r7, r5
 800f508:	60a4      	str	r4, [r4, #8]
 800f50a:	f884 800c 	strb.w	r8, [r4, #12]
 800f50e:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800f512:	d1f3      	bne.n	800f4fc <rmw_uxrce_init_service_memory+0x20>
 800f514:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f518:	4770      	bx	lr
 800f51a:	bf00      	nop

0800f51c <rmw_uxrce_init_client_memory>:
 800f51c:	b1e2      	cbz	r2, 800f558 <rmw_uxrce_init_client_memory+0x3c>
 800f51e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f522:	7b05      	ldrb	r5, [r0, #12]
 800f524:	4606      	mov	r6, r0
 800f526:	b9ad      	cbnz	r5, 800f554 <rmw_uxrce_init_client_memory+0x38>
 800f528:	23c8      	movs	r3, #200	@ 0xc8
 800f52a:	e9c0 5500 	strd	r5, r5, [r0]
 800f52e:	6083      	str	r3, [r0, #8]
 800f530:	f240 1301 	movw	r3, #257	@ 0x101
 800f534:	4617      	mov	r7, r2
 800f536:	8183      	strh	r3, [r0, #12]
 800f538:	460c      	mov	r4, r1
 800f53a:	46a8      	mov	r8, r5
 800f53c:	4621      	mov	r1, r4
 800f53e:	4630      	mov	r0, r6
 800f540:	3501      	adds	r5, #1
 800f542:	f008 fc3d 	bl	8017dc0 <put_memory>
 800f546:	42af      	cmp	r7, r5
 800f548:	60a4      	str	r4, [r4, #8]
 800f54a:	f884 800c 	strb.w	r8, [r4, #12]
 800f54e:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800f552:	d1f3      	bne.n	800f53c <rmw_uxrce_init_client_memory+0x20>
 800f554:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f558:	4770      	bx	lr
 800f55a:	bf00      	nop

0800f55c <rmw_uxrce_init_publisher_memory>:
 800f55c:	b1e2      	cbz	r2, 800f598 <rmw_uxrce_init_publisher_memory+0x3c>
 800f55e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f562:	7b05      	ldrb	r5, [r0, #12]
 800f564:	4606      	mov	r6, r0
 800f566:	b9ad      	cbnz	r5, 800f594 <rmw_uxrce_init_publisher_memory+0x38>
 800f568:	23d8      	movs	r3, #216	@ 0xd8
 800f56a:	e9c0 5500 	strd	r5, r5, [r0]
 800f56e:	6083      	str	r3, [r0, #8]
 800f570:	f240 1301 	movw	r3, #257	@ 0x101
 800f574:	4617      	mov	r7, r2
 800f576:	8183      	strh	r3, [r0, #12]
 800f578:	460c      	mov	r4, r1
 800f57a:	46a8      	mov	r8, r5
 800f57c:	4621      	mov	r1, r4
 800f57e:	4630      	mov	r0, r6
 800f580:	3501      	adds	r5, #1
 800f582:	f008 fc1d 	bl	8017dc0 <put_memory>
 800f586:	42af      	cmp	r7, r5
 800f588:	60a4      	str	r4, [r4, #8]
 800f58a:	f884 800c 	strb.w	r8, [r4, #12]
 800f58e:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800f592:	d1f3      	bne.n	800f57c <rmw_uxrce_init_publisher_memory+0x20>
 800f594:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f598:	4770      	bx	lr
 800f59a:	bf00      	nop

0800f59c <rmw_uxrce_init_subscription_memory>:
 800f59c:	b1e2      	cbz	r2, 800f5d8 <rmw_uxrce_init_subscription_memory+0x3c>
 800f59e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f5a2:	7b05      	ldrb	r5, [r0, #12]
 800f5a4:	4606      	mov	r6, r0
 800f5a6:	b9ad      	cbnz	r5, 800f5d4 <rmw_uxrce_init_subscription_memory+0x38>
 800f5a8:	23d8      	movs	r3, #216	@ 0xd8
 800f5aa:	e9c0 5500 	strd	r5, r5, [r0]
 800f5ae:	6083      	str	r3, [r0, #8]
 800f5b0:	f240 1301 	movw	r3, #257	@ 0x101
 800f5b4:	4617      	mov	r7, r2
 800f5b6:	8183      	strh	r3, [r0, #12]
 800f5b8:	460c      	mov	r4, r1
 800f5ba:	46a8      	mov	r8, r5
 800f5bc:	4621      	mov	r1, r4
 800f5be:	4630      	mov	r0, r6
 800f5c0:	3501      	adds	r5, #1
 800f5c2:	f008 fbfd 	bl	8017dc0 <put_memory>
 800f5c6:	42af      	cmp	r7, r5
 800f5c8:	60a4      	str	r4, [r4, #8]
 800f5ca:	f884 800c 	strb.w	r8, [r4, #12]
 800f5ce:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800f5d2:	d1f3      	bne.n	800f5bc <rmw_uxrce_init_subscription_memory+0x20>
 800f5d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f5d8:	4770      	bx	lr
 800f5da:	bf00      	nop

0800f5dc <rmw_uxrce_init_node_memory>:
 800f5dc:	b1e2      	cbz	r2, 800f618 <rmw_uxrce_init_node_memory+0x3c>
 800f5de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f5e2:	7b05      	ldrb	r5, [r0, #12]
 800f5e4:	4606      	mov	r6, r0
 800f5e6:	b9ad      	cbnz	r5, 800f614 <rmw_uxrce_init_node_memory+0x38>
 800f5e8:	23a4      	movs	r3, #164	@ 0xa4
 800f5ea:	e9c0 5500 	strd	r5, r5, [r0]
 800f5ee:	6083      	str	r3, [r0, #8]
 800f5f0:	f240 1301 	movw	r3, #257	@ 0x101
 800f5f4:	4617      	mov	r7, r2
 800f5f6:	8183      	strh	r3, [r0, #12]
 800f5f8:	460c      	mov	r4, r1
 800f5fa:	46a8      	mov	r8, r5
 800f5fc:	4621      	mov	r1, r4
 800f5fe:	4630      	mov	r0, r6
 800f600:	3501      	adds	r5, #1
 800f602:	f008 fbdd 	bl	8017dc0 <put_memory>
 800f606:	42af      	cmp	r7, r5
 800f608:	60a4      	str	r4, [r4, #8]
 800f60a:	f884 800c 	strb.w	r8, [r4, #12]
 800f60e:	f104 04a4 	add.w	r4, r4, #164	@ 0xa4
 800f612:	d1f3      	bne.n	800f5fc <rmw_uxrce_init_node_memory+0x20>
 800f614:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f618:	4770      	bx	lr
 800f61a:	bf00      	nop

0800f61c <rmw_uxrce_init_session_memory>:
 800f61c:	b1ea      	cbz	r2, 800f65a <rmw_uxrce_init_session_memory+0x3e>
 800f61e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f622:	7b05      	ldrb	r5, [r0, #12]
 800f624:	4606      	mov	r6, r0
 800f626:	b9b5      	cbnz	r5, 800f656 <rmw_uxrce_init_session_memory+0x3a>
 800f628:	e9c0 5500 	strd	r5, r5, [r0]
 800f62c:	f241 58a8 	movw	r8, #5544	@ 0x15a8
 800f630:	f240 1301 	movw	r3, #257	@ 0x101
 800f634:	4617      	mov	r7, r2
 800f636:	f8c0 8008 	str.w	r8, [r0, #8]
 800f63a:	460c      	mov	r4, r1
 800f63c:	8183      	strh	r3, [r0, #12]
 800f63e:	46a9      	mov	r9, r5
 800f640:	4621      	mov	r1, r4
 800f642:	4630      	mov	r0, r6
 800f644:	3501      	adds	r5, #1
 800f646:	f008 fbbb 	bl	8017dc0 <put_memory>
 800f64a:	42af      	cmp	r7, r5
 800f64c:	60a4      	str	r4, [r4, #8]
 800f64e:	f884 900c 	strb.w	r9, [r4, #12]
 800f652:	4444      	add	r4, r8
 800f654:	d1f4      	bne.n	800f640 <rmw_uxrce_init_session_memory+0x24>
 800f656:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f65a:	4770      	bx	lr

0800f65c <rmw_uxrce_init_topic_memory>:
 800f65c:	b1e2      	cbz	r2, 800f698 <rmw_uxrce_init_topic_memory+0x3c>
 800f65e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f662:	7b05      	ldrb	r5, [r0, #12]
 800f664:	4606      	mov	r6, r0
 800f666:	b9ad      	cbnz	r5, 800f694 <rmw_uxrce_init_topic_memory+0x38>
 800f668:	231c      	movs	r3, #28
 800f66a:	e9c0 5500 	strd	r5, r5, [r0]
 800f66e:	6083      	str	r3, [r0, #8]
 800f670:	f240 1301 	movw	r3, #257	@ 0x101
 800f674:	4617      	mov	r7, r2
 800f676:	8183      	strh	r3, [r0, #12]
 800f678:	460c      	mov	r4, r1
 800f67a:	46a8      	mov	r8, r5
 800f67c:	4621      	mov	r1, r4
 800f67e:	4630      	mov	r0, r6
 800f680:	3501      	adds	r5, #1
 800f682:	f008 fb9d 	bl	8017dc0 <put_memory>
 800f686:	42af      	cmp	r7, r5
 800f688:	60a4      	str	r4, [r4, #8]
 800f68a:	f884 800c 	strb.w	r8, [r4, #12]
 800f68e:	f104 041c 	add.w	r4, r4, #28
 800f692:	d1f3      	bne.n	800f67c <rmw_uxrce_init_topic_memory+0x20>
 800f694:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f698:	4770      	bx	lr
 800f69a:	bf00      	nop

0800f69c <rmw_uxrce_init_static_input_buffer_memory>:
 800f69c:	b1ea      	cbz	r2, 800f6da <rmw_uxrce_init_static_input_buffer_memory+0x3e>
 800f69e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f6a2:	7b05      	ldrb	r5, [r0, #12]
 800f6a4:	4606      	mov	r6, r0
 800f6a6:	b9b5      	cbnz	r5, 800f6d6 <rmw_uxrce_init_static_input_buffer_memory+0x3a>
 800f6a8:	f44f 6304 	mov.w	r3, #2112	@ 0x840
 800f6ac:	e9c0 5500 	strd	r5, r5, [r0]
 800f6b0:	6083      	str	r3, [r0, #8]
 800f6b2:	f240 1301 	movw	r3, #257	@ 0x101
 800f6b6:	4617      	mov	r7, r2
 800f6b8:	8183      	strh	r3, [r0, #12]
 800f6ba:	460c      	mov	r4, r1
 800f6bc:	46a8      	mov	r8, r5
 800f6be:	4621      	mov	r1, r4
 800f6c0:	4630      	mov	r0, r6
 800f6c2:	3501      	adds	r5, #1
 800f6c4:	f008 fb7c 	bl	8017dc0 <put_memory>
 800f6c8:	42af      	cmp	r7, r5
 800f6ca:	60a4      	str	r4, [r4, #8]
 800f6cc:	f884 800c 	strb.w	r8, [r4, #12]
 800f6d0:	f504 6404 	add.w	r4, r4, #2112	@ 0x840
 800f6d4:	d1f3      	bne.n	800f6be <rmw_uxrce_init_static_input_buffer_memory+0x22>
 800f6d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f6da:	4770      	bx	lr

0800f6dc <rmw_uxrce_init_init_options_impl_memory>:
 800f6dc:	b1e2      	cbz	r2, 800f718 <rmw_uxrce_init_init_options_impl_memory+0x3c>
 800f6de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f6e2:	7b05      	ldrb	r5, [r0, #12]
 800f6e4:	4606      	mov	r6, r0
 800f6e6:	b9ad      	cbnz	r5, 800f714 <rmw_uxrce_init_init_options_impl_memory+0x38>
 800f6e8:	232c      	movs	r3, #44	@ 0x2c
 800f6ea:	e9c0 5500 	strd	r5, r5, [r0]
 800f6ee:	6083      	str	r3, [r0, #8]
 800f6f0:	f240 1301 	movw	r3, #257	@ 0x101
 800f6f4:	4617      	mov	r7, r2
 800f6f6:	8183      	strh	r3, [r0, #12]
 800f6f8:	460c      	mov	r4, r1
 800f6fa:	46a8      	mov	r8, r5
 800f6fc:	4621      	mov	r1, r4
 800f6fe:	4630      	mov	r0, r6
 800f700:	3501      	adds	r5, #1
 800f702:	f008 fb5d 	bl	8017dc0 <put_memory>
 800f706:	42af      	cmp	r7, r5
 800f708:	60a4      	str	r4, [r4, #8]
 800f70a:	f884 800c 	strb.w	r8, [r4, #12]
 800f70e:	f104 042c 	add.w	r4, r4, #44	@ 0x2c
 800f712:	d1f3      	bne.n	800f6fc <rmw_uxrce_init_init_options_impl_memory+0x20>
 800f714:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f718:	4770      	bx	lr
 800f71a:	bf00      	nop

0800f71c <rmw_uxrce_init_wait_set_memory>:
 800f71c:	b1e2      	cbz	r2, 800f758 <rmw_uxrce_init_wait_set_memory+0x3c>
 800f71e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f722:	7b05      	ldrb	r5, [r0, #12]
 800f724:	4606      	mov	r6, r0
 800f726:	b9ad      	cbnz	r5, 800f754 <rmw_uxrce_init_wait_set_memory+0x38>
 800f728:	231c      	movs	r3, #28
 800f72a:	e9c0 5500 	strd	r5, r5, [r0]
 800f72e:	6083      	str	r3, [r0, #8]
 800f730:	f240 1301 	movw	r3, #257	@ 0x101
 800f734:	4617      	mov	r7, r2
 800f736:	8183      	strh	r3, [r0, #12]
 800f738:	460c      	mov	r4, r1
 800f73a:	46a8      	mov	r8, r5
 800f73c:	4621      	mov	r1, r4
 800f73e:	4630      	mov	r0, r6
 800f740:	3501      	adds	r5, #1
 800f742:	f008 fb3d 	bl	8017dc0 <put_memory>
 800f746:	42af      	cmp	r7, r5
 800f748:	60a4      	str	r4, [r4, #8]
 800f74a:	f884 800c 	strb.w	r8, [r4, #12]
 800f74e:	f104 041c 	add.w	r4, r4, #28
 800f752:	d1f3      	bne.n	800f73c <rmw_uxrce_init_wait_set_memory+0x20>
 800f754:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f758:	4770      	bx	lr
 800f75a:	bf00      	nop

0800f75c <rmw_uxrce_init_guard_condition_memory>:
 800f75c:	b1e2      	cbz	r2, 800f798 <rmw_uxrce_init_guard_condition_memory+0x3c>
 800f75e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f762:	7b05      	ldrb	r5, [r0, #12]
 800f764:	4606      	mov	r6, r0
 800f766:	b9ad      	cbnz	r5, 800f794 <rmw_uxrce_init_guard_condition_memory+0x38>
 800f768:	2320      	movs	r3, #32
 800f76a:	e9c0 5500 	strd	r5, r5, [r0]
 800f76e:	6083      	str	r3, [r0, #8]
 800f770:	f240 1301 	movw	r3, #257	@ 0x101
 800f774:	4617      	mov	r7, r2
 800f776:	8183      	strh	r3, [r0, #12]
 800f778:	460c      	mov	r4, r1
 800f77a:	46a8      	mov	r8, r5
 800f77c:	4621      	mov	r1, r4
 800f77e:	4630      	mov	r0, r6
 800f780:	3501      	adds	r5, #1
 800f782:	f008 fb1d 	bl	8017dc0 <put_memory>
 800f786:	42af      	cmp	r7, r5
 800f788:	60a4      	str	r4, [r4, #8]
 800f78a:	f884 800c 	strb.w	r8, [r4, #12]
 800f78e:	f104 0420 	add.w	r4, r4, #32
 800f792:	d1f3      	bne.n	800f77c <rmw_uxrce_init_guard_condition_memory+0x20>
 800f794:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f798:	4770      	bx	lr
 800f79a:	bf00      	nop

0800f79c <rmw_uxrce_fini_session_memory>:
 800f79c:	4601      	mov	r1, r0
 800f79e:	4801      	ldr	r0, [pc, #4]	@ (800f7a4 <rmw_uxrce_fini_session_memory+0x8>)
 800f7a0:	f008 bb0e 	b.w	8017dc0 <put_memory>
 800f7a4:	2000b97c 	.word	0x2000b97c

0800f7a8 <rmw_uxrce_fini_node_memory>:
 800f7a8:	b538      	push	{r3, r4, r5, lr}
 800f7aa:	4604      	mov	r4, r0
 800f7ac:	6800      	ldr	r0, [r0, #0]
 800f7ae:	b128      	cbz	r0, 800f7bc <rmw_uxrce_fini_node_memory+0x14>
 800f7b0:	4b07      	ldr	r3, [pc, #28]	@ (800f7d0 <rmw_uxrce_fini_node_memory+0x28>)
 800f7b2:	6819      	ldr	r1, [r3, #0]
 800f7b4:	f7f0 fd34 	bl	8000220 <strcmp>
 800f7b8:	b940      	cbnz	r0, 800f7cc <rmw_uxrce_fini_node_memory+0x24>
 800f7ba:	6020      	str	r0, [r4, #0]
 800f7bc:	6861      	ldr	r1, [r4, #4]
 800f7be:	b129      	cbz	r1, 800f7cc <rmw_uxrce_fini_node_memory+0x24>
 800f7c0:	2500      	movs	r5, #0
 800f7c2:	4804      	ldr	r0, [pc, #16]	@ (800f7d4 <rmw_uxrce_fini_node_memory+0x2c>)
 800f7c4:	610d      	str	r5, [r1, #16]
 800f7c6:	f008 fafb 	bl	8017dc0 <put_memory>
 800f7ca:	6065      	str	r5, [r4, #4]
 800f7cc:	bd38      	pop	{r3, r4, r5, pc}
 800f7ce:	bf00      	nop
 800f7d0:	0801d080 	.word	0x0801d080
 800f7d4:	2000b94c 	.word	0x2000b94c

0800f7d8 <rmw_uxrce_fini_publisher_memory>:
 800f7d8:	b510      	push	{r4, lr}
 800f7da:	4604      	mov	r4, r0
 800f7dc:	6800      	ldr	r0, [r0, #0]
 800f7de:	b128      	cbz	r0, 800f7ec <rmw_uxrce_fini_publisher_memory+0x14>
 800f7e0:	4b06      	ldr	r3, [pc, #24]	@ (800f7fc <rmw_uxrce_fini_publisher_memory+0x24>)
 800f7e2:	6819      	ldr	r1, [r3, #0]
 800f7e4:	f7f0 fd1c 	bl	8000220 <strcmp>
 800f7e8:	b938      	cbnz	r0, 800f7fa <rmw_uxrce_fini_publisher_memory+0x22>
 800f7ea:	6020      	str	r0, [r4, #0]
 800f7ec:	6861      	ldr	r1, [r4, #4]
 800f7ee:	b121      	cbz	r1, 800f7fa <rmw_uxrce_fini_publisher_memory+0x22>
 800f7f0:	4803      	ldr	r0, [pc, #12]	@ (800f800 <rmw_uxrce_fini_publisher_memory+0x28>)
 800f7f2:	f008 fae5 	bl	8017dc0 <put_memory>
 800f7f6:	2300      	movs	r3, #0
 800f7f8:	6063      	str	r3, [r4, #4]
 800f7fa:	bd10      	pop	{r4, pc}
 800f7fc:	0801d080 	.word	0x0801d080
 800f800:	2000b95c 	.word	0x2000b95c

0800f804 <rmw_uxrce_fini_subscription_memory>:
 800f804:	b510      	push	{r4, lr}
 800f806:	4604      	mov	r4, r0
 800f808:	6800      	ldr	r0, [r0, #0]
 800f80a:	b128      	cbz	r0, 800f818 <rmw_uxrce_fini_subscription_memory+0x14>
 800f80c:	4b06      	ldr	r3, [pc, #24]	@ (800f828 <rmw_uxrce_fini_subscription_memory+0x24>)
 800f80e:	6819      	ldr	r1, [r3, #0]
 800f810:	f7f0 fd06 	bl	8000220 <strcmp>
 800f814:	b938      	cbnz	r0, 800f826 <rmw_uxrce_fini_subscription_memory+0x22>
 800f816:	6020      	str	r0, [r4, #0]
 800f818:	6861      	ldr	r1, [r4, #4]
 800f81a:	b121      	cbz	r1, 800f826 <rmw_uxrce_fini_subscription_memory+0x22>
 800f81c:	4803      	ldr	r0, [pc, #12]	@ (800f82c <rmw_uxrce_fini_subscription_memory+0x28>)
 800f81e:	f008 facf 	bl	8017dc0 <put_memory>
 800f822:	2300      	movs	r3, #0
 800f824:	6063      	str	r3, [r4, #4]
 800f826:	bd10      	pop	{r4, pc}
 800f828:	0801d080 	.word	0x0801d080
 800f82c:	2000b99c 	.word	0x2000b99c

0800f830 <rmw_uxrce_fini_service_memory>:
 800f830:	b510      	push	{r4, lr}
 800f832:	4604      	mov	r4, r0
 800f834:	6800      	ldr	r0, [r0, #0]
 800f836:	b128      	cbz	r0, 800f844 <rmw_uxrce_fini_service_memory+0x14>
 800f838:	4b06      	ldr	r3, [pc, #24]	@ (800f854 <rmw_uxrce_fini_service_memory+0x24>)
 800f83a:	6819      	ldr	r1, [r3, #0]
 800f83c:	f7f0 fcf0 	bl	8000220 <strcmp>
 800f840:	b938      	cbnz	r0, 800f852 <rmw_uxrce_fini_service_memory+0x22>
 800f842:	6020      	str	r0, [r4, #0]
 800f844:	6861      	ldr	r1, [r4, #4]
 800f846:	b121      	cbz	r1, 800f852 <rmw_uxrce_fini_service_memory+0x22>
 800f848:	4803      	ldr	r0, [pc, #12]	@ (800f858 <rmw_uxrce_fini_service_memory+0x28>)
 800f84a:	f008 fab9 	bl	8017dc0 <put_memory>
 800f84e:	2300      	movs	r3, #0
 800f850:	6063      	str	r3, [r4, #4]
 800f852:	bd10      	pop	{r4, pc}
 800f854:	0801d080 	.word	0x0801d080
 800f858:	2000b96c 	.word	0x2000b96c

0800f85c <rmw_uxrce_fini_client_memory>:
 800f85c:	b510      	push	{r4, lr}
 800f85e:	4604      	mov	r4, r0
 800f860:	6800      	ldr	r0, [r0, #0]
 800f862:	b128      	cbz	r0, 800f870 <rmw_uxrce_fini_client_memory+0x14>
 800f864:	4b06      	ldr	r3, [pc, #24]	@ (800f880 <rmw_uxrce_fini_client_memory+0x24>)
 800f866:	6819      	ldr	r1, [r3, #0]
 800f868:	f7f0 fcda 	bl	8000220 <strcmp>
 800f86c:	b938      	cbnz	r0, 800f87e <rmw_uxrce_fini_client_memory+0x22>
 800f86e:	6020      	str	r0, [r4, #0]
 800f870:	6861      	ldr	r1, [r4, #4]
 800f872:	b121      	cbz	r1, 800f87e <rmw_uxrce_fini_client_memory+0x22>
 800f874:	4803      	ldr	r0, [pc, #12]	@ (800f884 <rmw_uxrce_fini_client_memory+0x28>)
 800f876:	f008 faa3 	bl	8017dc0 <put_memory>
 800f87a:	2300      	movs	r3, #0
 800f87c:	6063      	str	r3, [r4, #4]
 800f87e:	bd10      	pop	{r4, pc}
 800f880:	0801d080 	.word	0x0801d080
 800f884:	20006fb4 	.word	0x20006fb4

0800f888 <rmw_uxrce_fini_topic_memory>:
 800f888:	b510      	push	{r4, lr}
 800f88a:	4604      	mov	r4, r0
 800f88c:	4621      	mov	r1, r4
 800f88e:	4803      	ldr	r0, [pc, #12]	@ (800f89c <rmw_uxrce_fini_topic_memory+0x14>)
 800f890:	f008 fa96 	bl	8017dc0 <put_memory>
 800f894:	2300      	movs	r3, #0
 800f896:	61a3      	str	r3, [r4, #24]
 800f898:	bd10      	pop	{r4, pc}
 800f89a:	bf00      	nop
 800f89c:	2000b9ac 	.word	0x2000b9ac

0800f8a0 <rmw_uxrce_get_static_input_buffer_for_entity>:
 800f8a0:	b082      	sub	sp, #8
 800f8a2:	b530      	push	{r4, r5, lr}
 800f8a4:	4925      	ldr	r1, [pc, #148]	@ (800f93c <rmw_uxrce_get_static_input_buffer_for_entity+0x9c>)
 800f8a6:	680d      	ldr	r5, [r1, #0]
 800f8a8:	ac03      	add	r4, sp, #12
 800f8aa:	e884 000c 	stmia.w	r4, {r2, r3}
 800f8ae:	461c      	mov	r4, r3
 800f8b0:	2d00      	cmp	r5, #0
 800f8b2:	d041      	beq.n	800f938 <rmw_uxrce_get_static_input_buffer_for_entity+0x98>
 800f8b4:	462b      	mov	r3, r5
 800f8b6:	2100      	movs	r1, #0
 800f8b8:	689a      	ldr	r2, [r3, #8]
 800f8ba:	685b      	ldr	r3, [r3, #4]
 800f8bc:	f8d2 2814 	ldr.w	r2, [r2, #2068]	@ 0x814
 800f8c0:	4290      	cmp	r0, r2
 800f8c2:	bf08      	it	eq
 800f8c4:	3101      	addeq	r1, #1
 800f8c6:	2b00      	cmp	r3, #0
 800f8c8:	d1f6      	bne.n	800f8b8 <rmw_uxrce_get_static_input_buffer_for_entity+0x18>
 800f8ca:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800f8ce:	2b02      	cmp	r3, #2
 800f8d0:	d029      	beq.n	800f926 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800f8d2:	d907      	bls.n	800f8e4 <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800f8d4:	2b03      	cmp	r3, #3
 800f8d6:	d005      	beq.n	800f8e4 <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800f8d8:	2100      	movs	r1, #0
 800f8da:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f8de:	4608      	mov	r0, r1
 800f8e0:	b002      	add	sp, #8
 800f8e2:	4770      	bx	lr
 800f8e4:	b314      	cbz	r4, 800f92c <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 800f8e6:	428c      	cmp	r4, r1
 800f8e8:	d820      	bhi.n	800f92c <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 800f8ea:	2d00      	cmp	r5, #0
 800f8ec:	d0f4      	beq.n	800f8d8 <rmw_uxrce_get_static_input_buffer_for_entity+0x38>
 800f8ee:	2100      	movs	r1, #0
 800f8f0:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 800f8f4:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
 800f8f8:	e002      	b.n	800f900 <rmw_uxrce_get_static_input_buffer_for_entity+0x60>
 800f8fa:	686d      	ldr	r5, [r5, #4]
 800f8fc:	2d00      	cmp	r5, #0
 800f8fe:	d0ec      	beq.n	800f8da <rmw_uxrce_get_static_input_buffer_for_entity+0x3a>
 800f900:	68ab      	ldr	r3, [r5, #8]
 800f902:	f8d3 2814 	ldr.w	r2, [r3, #2068]	@ 0x814
 800f906:	4290      	cmp	r0, r2
 800f908:	d1f7      	bne.n	800f8fa <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800f90a:	f8d3 2818 	ldr.w	r2, [r3, #2072]	@ 0x818
 800f90e:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 800f912:	4562      	cmp	r2, ip
 800f914:	f853 3c04 	ldr.w	r3, [r3, #-4]
 800f918:	eb73 0e04 	sbcs.w	lr, r3, r4
 800f91c:	daed      	bge.n	800f8fa <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800f91e:	4694      	mov	ip, r2
 800f920:	461c      	mov	r4, r3
 800f922:	4629      	mov	r1, r5
 800f924:	e7e9      	b.n	800f8fa <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800f926:	b10c      	cbz	r4, 800f92c <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 800f928:	428c      	cmp	r4, r1
 800f92a:	d9d5      	bls.n	800f8d8 <rmw_uxrce_get_static_input_buffer_for_entity+0x38>
 800f92c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f930:	4802      	ldr	r0, [pc, #8]	@ (800f93c <rmw_uxrce_get_static_input_buffer_for_entity+0x9c>)
 800f932:	b002      	add	sp, #8
 800f934:	f008 ba34 	b.w	8017da0 <get_memory>
 800f938:	4629      	mov	r1, r5
 800f93a:	e7c6      	b.n	800f8ca <rmw_uxrce_get_static_input_buffer_for_entity+0x2a>
 800f93c:	2000b98c 	.word	0x2000b98c

0800f940 <rmw_uxrce_find_static_input_buffer_by_owner>:
 800f940:	4b11      	ldr	r3, [pc, #68]	@ (800f988 <rmw_uxrce_find_static_input_buffer_by_owner+0x48>)
 800f942:	681b      	ldr	r3, [r3, #0]
 800f944:	b530      	push	{r4, r5, lr}
 800f946:	b1e3      	cbz	r3, 800f982 <rmw_uxrce_find_static_input_buffer_by_owner+0x42>
 800f948:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 800f94c:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
 800f950:	2400      	movs	r4, #0
 800f952:	e001      	b.n	800f958 <rmw_uxrce_find_static_input_buffer_by_owner+0x18>
 800f954:	685b      	ldr	r3, [r3, #4]
 800f956:	b193      	cbz	r3, 800f97e <rmw_uxrce_find_static_input_buffer_by_owner+0x3e>
 800f958:	689a      	ldr	r2, [r3, #8]
 800f95a:	f8d2 1814 	ldr.w	r1, [r2, #2068]	@ 0x814
 800f95e:	4288      	cmp	r0, r1
 800f960:	d1f8      	bne.n	800f954 <rmw_uxrce_find_static_input_buffer_by_owner+0x14>
 800f962:	f8d2 1818 	ldr.w	r1, [r2, #2072]	@ 0x818
 800f966:	f8d2 281c 	ldr.w	r2, [r2, #2076]	@ 0x81c
 800f96a:	4571      	cmp	r1, lr
 800f96c:	eb72 050c 	sbcs.w	r5, r2, ip
 800f970:	daf0      	bge.n	800f954 <rmw_uxrce_find_static_input_buffer_by_owner+0x14>
 800f972:	461c      	mov	r4, r3
 800f974:	685b      	ldr	r3, [r3, #4]
 800f976:	468e      	mov	lr, r1
 800f978:	4694      	mov	ip, r2
 800f97a:	2b00      	cmp	r3, #0
 800f97c:	d1ec      	bne.n	800f958 <rmw_uxrce_find_static_input_buffer_by_owner+0x18>
 800f97e:	4620      	mov	r0, r4
 800f980:	bd30      	pop	{r4, r5, pc}
 800f982:	461c      	mov	r4, r3
 800f984:	4620      	mov	r0, r4
 800f986:	bd30      	pop	{r4, r5, pc}
 800f988:	2000b98c 	.word	0x2000b98c
 800f98c:	00000000 	.word	0x00000000

0800f990 <rmw_uxrce_clean_expired_static_input_buffer>:
 800f990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f994:	4b3c      	ldr	r3, [pc, #240]	@ (800fa88 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800f996:	ed2d 8b06 	vpush	{d8-d10}
 800f99a:	681f      	ldr	r7, [r3, #0]
 800f99c:	b08d      	sub	sp, #52	@ 0x34
 800f99e:	f7ff fd7d 	bl	800f49c <rmw_uros_epoch_nanos>
 800f9a2:	2f00      	cmp	r7, #0
 800f9a4:	d05d      	beq.n	800fa62 <rmw_uxrce_clean_expired_static_input_buffer+0xd2>
 800f9a6:	46b8      	mov	r8, r7
 800f9a8:	ed9f 8b31 	vldr	d8, [pc, #196]	@ 800fa70 <rmw_uxrce_clean_expired_static_input_buffer+0xe0>
 800f9ac:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800f9b0:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800f9b4:	2b04      	cmp	r3, #4
 800f9b6:	ed9f ab30 	vldr	d10, [pc, #192]	@ 800fa78 <rmw_uxrce_clean_expired_static_input_buffer+0xe8>
 800f9ba:	ed9f 9b31 	vldr	d9, [pc, #196]	@ 800fa80 <rmw_uxrce_clean_expired_static_input_buffer+0xf0>
 800f9be:	4681      	mov	r9, r0
 800f9c0:	468a      	mov	sl, r1
 800f9c2:	ac04      	add	r4, sp, #16
 800f9c4:	d03f      	beq.n	800fa46 <rmw_uxrce_clean_expired_static_input_buffer+0xb6>
 800f9c6:	2b05      	cmp	r3, #5
 800f9c8:	d044      	beq.n	800fa54 <rmw_uxrce_clean_expired_static_input_buffer+0xc4>
 800f9ca:	2b03      	cmp	r3, #3
 800f9cc:	d03b      	beq.n	800fa46 <rmw_uxrce_clean_expired_static_input_buffer+0xb6>
 800f9ce:	ed8d 8b04 	vstr	d8, [sp, #16]
 800f9d2:	ed8d ab06 	vstr	d10, [sp, #24]
 800f9d6:	ed8d 8b08 	vstr	d8, [sp, #32]
 800f9da:	ed8d 8b0a 	vstr	d8, [sp, #40]	@ 0x28
 800f9de:	ab08      	add	r3, sp, #32
 800f9e0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800f9e2:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800f9e6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800f9ea:	f007 ff25 	bl	8017838 <rmw_time_equal>
 800f9ee:	b118      	cbz	r0, 800f9f8 <rmw_uxrce_clean_expired_static_input_buffer+0x68>
 800f9f0:	ed8d 9b04 	vstr	d9, [sp, #16]
 800f9f4:	ed8d 8b06 	vstr	d8, [sp, #24]
 800f9f8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800f9fc:	f8d5 6818 	ldr.w	r6, [r5, #2072]	@ 0x818
 800fa00:	f8d5 781c 	ldr.w	r7, [r5, #2076]	@ 0x81c
 800fa04:	f8d8 b004 	ldr.w	fp, [r8, #4]
 800fa08:	f007 ff6a 	bl	80178e0 <rmw_time_total_nsec>
 800fa0c:	1830      	adds	r0, r6, r0
 800fa0e:	eb47 0101 	adc.w	r1, r7, r1
 800fa12:	4548      	cmp	r0, r9
 800fa14:	eb71 030a 	sbcs.w	r3, r1, sl
 800fa18:	f505 6502 	add.w	r5, r5, #2080	@ 0x820
 800fa1c:	db05      	blt.n	800fa2a <rmw_uxrce_clean_expired_static_input_buffer+0x9a>
 800fa1e:	e955 2302 	ldrd	r2, r3, [r5, #-8]
 800fa22:	4591      	cmp	r9, r2
 800fa24:	eb7a 0303 	sbcs.w	r3, sl, r3
 800fa28:	da03      	bge.n	800fa32 <rmw_uxrce_clean_expired_static_input_buffer+0xa2>
 800fa2a:	4817      	ldr	r0, [pc, #92]	@ (800fa88 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800fa2c:	4641      	mov	r1, r8
 800fa2e:	f008 f9c7 	bl	8017dc0 <put_memory>
 800fa32:	f1bb 0f00 	cmp.w	fp, #0
 800fa36:	d014      	beq.n	800fa62 <rmw_uxrce_clean_expired_static_input_buffer+0xd2>
 800fa38:	46d8      	mov	r8, fp
 800fa3a:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800fa3e:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800fa42:	2b04      	cmp	r3, #4
 800fa44:	d1bf      	bne.n	800f9c6 <rmw_uxrce_clean_expired_static_input_buffer+0x36>
 800fa46:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800fa4a:	3340      	adds	r3, #64	@ 0x40
 800fa4c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800fa4e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800fa52:	e7c0      	b.n	800f9d6 <rmw_uxrce_clean_expired_static_input_buffer+0x46>
 800fa54:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800fa58:	3348      	adds	r3, #72	@ 0x48
 800fa5a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800fa5c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800fa60:	e7b9      	b.n	800f9d6 <rmw_uxrce_clean_expired_static_input_buffer+0x46>
 800fa62:	b00d      	add	sp, #52	@ 0x34
 800fa64:	ecbd 8b06 	vpop	{d8-d10}
 800fa68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa6c:	f3af 8000 	nop.w
	...
 800fa78:	00000001 	.word	0x00000001
 800fa7c:	00000000 	.word	0x00000000
 800fa80:	0000001e 	.word	0x0000001e
 800fa84:	00000000 	.word	0x00000000
 800fa88:	2000b98c 	.word	0x2000b98c

0800fa8c <run_xrce_session>:
 800fa8c:	b510      	push	{r4, lr}
 800fa8e:	788c      	ldrb	r4, [r1, #2]
 800fa90:	b086      	sub	sp, #24
 800fa92:	2c01      	cmp	r4, #1
 800fa94:	f8ad 200e 	strh.w	r2, [sp, #14]
 800fa98:	d00c      	beq.n	800fab4 <run_xrce_session+0x28>
 800fa9a:	4619      	mov	r1, r3
 800fa9c:	2301      	movs	r3, #1
 800fa9e:	9300      	str	r3, [sp, #0]
 800faa0:	f10d 020e 	add.w	r2, sp, #14
 800faa4:	f10d 0317 	add.w	r3, sp, #23
 800faa8:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800faac:	f002 f968 	bl	8011d80 <uxr_run_session_until_all_status>
 800fab0:	b006      	add	sp, #24
 800fab2:	bd10      	pop	{r4, pc}
 800fab4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800fab8:	f001 fd7c 	bl	80115b4 <uxr_flash_output_streams>
 800fabc:	4620      	mov	r0, r4
 800fabe:	b006      	add	sp, #24
 800fac0:	bd10      	pop	{r4, pc}
 800fac2:	bf00      	nop

0800fac4 <convert_qos_profile>:
 800fac4:	7a4a      	ldrb	r2, [r1, #9]
 800fac6:	f891 c008 	ldrb.w	ip, [r1, #8]
 800faca:	2a02      	cmp	r2, #2
 800facc:	bf18      	it	ne
 800face:	2200      	movne	r2, #0
 800fad0:	7002      	strb	r2, [r0, #0]
 800fad2:	780a      	ldrb	r2, [r1, #0]
 800fad4:	8889      	ldrh	r1, [r1, #4]
 800fad6:	8081      	strh	r1, [r0, #4]
 800fad8:	f1ac 0c02 	sub.w	ip, ip, #2
 800fadc:	f1a2 0202 	sub.w	r2, r2, #2
 800fae0:	fabc fc8c 	clz	ip, ip
 800fae4:	fab2 f282 	clz	r2, r2
 800fae8:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 800faec:	0952      	lsrs	r2, r2, #5
 800faee:	f880 c001 	strb.w	ip, [r0, #1]
 800faf2:	7082      	strb	r2, [r0, #2]
 800faf4:	4770      	bx	lr
 800faf6:	bf00      	nop

0800faf8 <generate_service_topics>:
 800faf8:	b570      	push	{r4, r5, r6, lr}
 800fafa:	b082      	sub	sp, #8
 800fafc:	461c      	mov	r4, r3
 800fafe:	4b12      	ldr	r3, [pc, #72]	@ (800fb48 <generate_service_topics+0x50>)
 800fb00:	9301      	str	r3, [sp, #4]
 800fb02:	4605      	mov	r5, r0
 800fb04:	4b11      	ldr	r3, [pc, #68]	@ (800fb4c <generate_service_topics+0x54>)
 800fb06:	9000      	str	r0, [sp, #0]
 800fb08:	4616      	mov	r6, r2
 800fb0a:	4608      	mov	r0, r1
 800fb0c:	4a10      	ldr	r2, [pc, #64]	@ (800fb50 <generate_service_topics+0x58>)
 800fb0e:	4621      	mov	r1, r4
 800fb10:	f00a fb42 	bl	801a198 <sniprintf>
 800fb14:	4b0f      	ldr	r3, [pc, #60]	@ (800fb54 <generate_service_topics+0x5c>)
 800fb16:	9301      	str	r3, [sp, #4]
 800fb18:	4601      	mov	r1, r0
 800fb1a:	9500      	str	r5, [sp, #0]
 800fb1c:	4b0e      	ldr	r3, [pc, #56]	@ (800fb58 <generate_service_topics+0x60>)
 800fb1e:	4a0c      	ldr	r2, [pc, #48]	@ (800fb50 <generate_service_topics+0x58>)
 800fb20:	460d      	mov	r5, r1
 800fb22:	4630      	mov	r0, r6
 800fb24:	4621      	mov	r1, r4
 800fb26:	f00a fb37 	bl	801a198 <sniprintf>
 800fb2a:	2d00      	cmp	r5, #0
 800fb2c:	db01      	blt.n	800fb32 <generate_service_topics+0x3a>
 800fb2e:	42ac      	cmp	r4, r5
 800fb30:	dc02      	bgt.n	800fb38 <generate_service_topics+0x40>
 800fb32:	2000      	movs	r0, #0
 800fb34:	b002      	add	sp, #8
 800fb36:	bd70      	pop	{r4, r5, r6, pc}
 800fb38:	2800      	cmp	r0, #0
 800fb3a:	dbfa      	blt.n	800fb32 <generate_service_topics+0x3a>
 800fb3c:	4284      	cmp	r4, r0
 800fb3e:	bfd4      	ite	le
 800fb40:	2000      	movle	r0, #0
 800fb42:	2001      	movgt	r0, #1
 800fb44:	b002      	add	sp, #8
 800fb46:	bd70      	pop	{r4, r5, r6, pc}
 800fb48:	0801c2dc 	.word	0x0801c2dc
 800fb4c:	0801c2d8 	.word	0x0801c2d8
 800fb50:	0801c2b4 	.word	0x0801c2b4
 800fb54:	0801c2d0 	.word	0x0801c2d0
 800fb58:	0801c2cc 	.word	0x0801c2cc

0800fb5c <generate_service_types>:
 800fb5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fb60:	4605      	mov	r5, r0
 800fb62:	b086      	sub	sp, #24
 800fb64:	6880      	ldr	r0, [r0, #8]
 800fb66:	460c      	mov	r4, r1
 800fb68:	4617      	mov	r7, r2
 800fb6a:	461e      	mov	r6, r3
 800fb6c:	4780      	blx	r0
 800fb6e:	68eb      	ldr	r3, [r5, #12]
 800fb70:	4680      	mov	r8, r0
 800fb72:	4798      	blx	r3
 800fb74:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800fb78:	f8d0 9004 	ldr.w	r9, [r0, #4]
 800fb7c:	2300      	movs	r3, #0
 800fb7e:	7023      	strb	r3, [r4, #0]
 800fb80:	6813      	ldr	r3, [r2, #0]
 800fb82:	2b00      	cmp	r3, #0
 800fb84:	d042      	beq.n	800fc0c <generate_service_types+0xb0>
 800fb86:	f8df 8098 	ldr.w	r8, [pc, #152]	@ 800fc20 <generate_service_types+0xc4>
 800fb8a:	4641      	mov	r1, r8
 800fb8c:	4620      	mov	r0, r4
 800fb8e:	4c22      	ldr	r4, [pc, #136]	@ (800fc18 <generate_service_types+0xbc>)
 800fb90:	9405      	str	r4, [sp, #20]
 800fb92:	6852      	ldr	r2, [r2, #4]
 800fb94:	f8df a090 	ldr.w	sl, [pc, #144]	@ 800fc28 <generate_service_types+0xcc>
 800fb98:	9204      	str	r2, [sp, #16]
 800fb9a:	9100      	str	r1, [sp, #0]
 800fb9c:	e9cd 4802 	strd	r4, r8, [sp, #8]
 800fba0:	4a1e      	ldr	r2, [pc, #120]	@ (800fc1c <generate_service_types+0xc0>)
 800fba2:	f8cd a004 	str.w	sl, [sp, #4]
 800fba6:	4631      	mov	r1, r6
 800fba8:	f00a faf6 	bl	801a198 <sniprintf>
 800fbac:	2800      	cmp	r0, #0
 800fbae:	db1f      	blt.n	800fbf0 <generate_service_types+0x94>
 800fbb0:	2300      	movs	r3, #0
 800fbb2:	703b      	strb	r3, [r7, #0]
 800fbb4:	f8d9 3000 	ldr.w	r3, [r9]
 800fbb8:	42b0      	cmp	r0, r6
 800fbba:	bfac      	ite	ge
 800fbbc:	2500      	movge	r5, #0
 800fbbe:	2501      	movlt	r5, #1
 800fbc0:	b1eb      	cbz	r3, 800fbfe <generate_service_types+0xa2>
 800fbc2:	4a17      	ldr	r2, [pc, #92]	@ (800fc20 <generate_service_types+0xc4>)
 800fbc4:	9405      	str	r4, [sp, #20]
 800fbc6:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800fbca:	9200      	str	r2, [sp, #0]
 800fbcc:	e9cd 8103 	strd	r8, r1, [sp, #12]
 800fbd0:	e9cd a401 	strd	sl, r4, [sp, #4]
 800fbd4:	4a11      	ldr	r2, [pc, #68]	@ (800fc1c <generate_service_types+0xc0>)
 800fbd6:	4638      	mov	r0, r7
 800fbd8:	4631      	mov	r1, r6
 800fbda:	f00a fadd 	bl	801a198 <sniprintf>
 800fbde:	2800      	cmp	r0, #0
 800fbe0:	db10      	blt.n	800fc04 <generate_service_types+0xa8>
 800fbe2:	42b0      	cmp	r0, r6
 800fbe4:	bfb4      	ite	lt
 800fbe6:	4628      	movlt	r0, r5
 800fbe8:	2000      	movge	r0, #0
 800fbea:	b006      	add	sp, #24
 800fbec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fbf0:	2300      	movs	r3, #0
 800fbf2:	703b      	strb	r3, [r7, #0]
 800fbf4:	f8d9 3000 	ldr.w	r3, [r9]
 800fbf8:	2500      	movs	r5, #0
 800fbfa:	2b00      	cmp	r3, #0
 800fbfc:	d1e1      	bne.n	800fbc2 <generate_service_types+0x66>
 800fbfe:	4b09      	ldr	r3, [pc, #36]	@ (800fc24 <generate_service_types+0xc8>)
 800fc00:	461a      	mov	r2, r3
 800fc02:	e7df      	b.n	800fbc4 <generate_service_types+0x68>
 800fc04:	2000      	movs	r0, #0
 800fc06:	b006      	add	sp, #24
 800fc08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fc0c:	4b05      	ldr	r3, [pc, #20]	@ (800fc24 <generate_service_types+0xc8>)
 800fc0e:	f8df 8010 	ldr.w	r8, [pc, #16]	@ 800fc20 <generate_service_types+0xc4>
 800fc12:	4619      	mov	r1, r3
 800fc14:	e7ba      	b.n	800fb8c <generate_service_types+0x30>
 800fc16:	bf00      	nop
 800fc18:	0801c2bc 	.word	0x0801c2bc
 800fc1c:	0801c2ac 	.word	0x0801c2ac
 800fc20:	0801c2a8 	.word	0x0801c2a8
 800fc24:	0801d10c 	.word	0x0801d10c
 800fc28:	0801c2c0 	.word	0x0801c2c0

0800fc2c <generate_type_name>:
 800fc2c:	b530      	push	{r4, r5, lr}
 800fc2e:	2300      	movs	r3, #0
 800fc30:	700b      	strb	r3, [r1, #0]
 800fc32:	6803      	ldr	r3, [r0, #0]
 800fc34:	b087      	sub	sp, #28
 800fc36:	4614      	mov	r4, r2
 800fc38:	b1d3      	cbz	r3, 800fc70 <generate_type_name+0x44>
 800fc3a:	4a0f      	ldr	r2, [pc, #60]	@ (800fc78 <generate_type_name+0x4c>)
 800fc3c:	4615      	mov	r5, r2
 800fc3e:	9203      	str	r2, [sp, #12]
 800fc40:	9500      	str	r5, [sp, #0]
 800fc42:	6842      	ldr	r2, [r0, #4]
 800fc44:	480d      	ldr	r0, [pc, #52]	@ (800fc7c <generate_type_name+0x50>)
 800fc46:	9001      	str	r0, [sp, #4]
 800fc48:	4608      	mov	r0, r1
 800fc4a:	490d      	ldr	r1, [pc, #52]	@ (800fc80 <generate_type_name+0x54>)
 800fc4c:	9204      	str	r2, [sp, #16]
 800fc4e:	9105      	str	r1, [sp, #20]
 800fc50:	9102      	str	r1, [sp, #8]
 800fc52:	4a0c      	ldr	r2, [pc, #48]	@ (800fc84 <generate_type_name+0x58>)
 800fc54:	4621      	mov	r1, r4
 800fc56:	f00a fa9f 	bl	801a198 <sniprintf>
 800fc5a:	2800      	cmp	r0, #0
 800fc5c:	db05      	blt.n	800fc6a <generate_type_name+0x3e>
 800fc5e:	4284      	cmp	r4, r0
 800fc60:	bfd4      	ite	le
 800fc62:	2000      	movle	r0, #0
 800fc64:	2001      	movgt	r0, #1
 800fc66:	b007      	add	sp, #28
 800fc68:	bd30      	pop	{r4, r5, pc}
 800fc6a:	2000      	movs	r0, #0
 800fc6c:	b007      	add	sp, #28
 800fc6e:	bd30      	pop	{r4, r5, pc}
 800fc70:	4b05      	ldr	r3, [pc, #20]	@ (800fc88 <generate_type_name+0x5c>)
 800fc72:	4a01      	ldr	r2, [pc, #4]	@ (800fc78 <generate_type_name+0x4c>)
 800fc74:	461d      	mov	r5, r3
 800fc76:	e7e2      	b.n	800fc3e <generate_type_name+0x12>
 800fc78:	0801c2a8 	.word	0x0801c2a8
 800fc7c:	0801c2c0 	.word	0x0801c2c0
 800fc80:	0801c2bc 	.word	0x0801c2bc
 800fc84:	0801c2ac 	.word	0x0801c2ac
 800fc88:	0801d10c 	.word	0x0801d10c

0800fc8c <generate_topic_name>:
 800fc8c:	b510      	push	{r4, lr}
 800fc8e:	b082      	sub	sp, #8
 800fc90:	4614      	mov	r4, r2
 800fc92:	9000      	str	r0, [sp, #0]
 800fc94:	4b08      	ldr	r3, [pc, #32]	@ (800fcb8 <generate_topic_name+0x2c>)
 800fc96:	4a09      	ldr	r2, [pc, #36]	@ (800fcbc <generate_topic_name+0x30>)
 800fc98:	4608      	mov	r0, r1
 800fc9a:	4621      	mov	r1, r4
 800fc9c:	f00a fa7c 	bl	801a198 <sniprintf>
 800fca0:	2800      	cmp	r0, #0
 800fca2:	db05      	blt.n	800fcb0 <generate_topic_name+0x24>
 800fca4:	4284      	cmp	r4, r0
 800fca6:	bfd4      	ite	le
 800fca8:	2000      	movle	r0, #0
 800fcaa:	2001      	movgt	r0, #1
 800fcac:	b002      	add	sp, #8
 800fcae:	bd10      	pop	{r4, pc}
 800fcb0:	2000      	movs	r0, #0
 800fcb2:	b002      	add	sp, #8
 800fcb4:	bd10      	pop	{r4, pc}
 800fcb6:	bf00      	nop
 800fcb8:	0801c2e4 	.word	0x0801c2e4
 800fcbc:	0801c2c4 	.word	0x0801c2c4

0800fcc0 <is_uxrce_rmw_identifier_valid>:
 800fcc0:	b510      	push	{r4, lr}
 800fcc2:	4604      	mov	r4, r0
 800fcc4:	b140      	cbz	r0, 800fcd8 <is_uxrce_rmw_identifier_valid+0x18>
 800fcc6:	f008 f8d3 	bl	8017e70 <rmw_get_implementation_identifier>
 800fcca:	4601      	mov	r1, r0
 800fccc:	4620      	mov	r0, r4
 800fcce:	f7f0 faa7 	bl	8000220 <strcmp>
 800fcd2:	fab0 f080 	clz	r0, r0
 800fcd6:	0940      	lsrs	r0, r0, #5
 800fcd8:	bd10      	pop	{r4, pc}
 800fcda:	bf00      	nop

0800fcdc <get_message_typesupport_handle>:
 800fcdc:	6883      	ldr	r3, [r0, #8]
 800fcde:	4718      	bx	r3

0800fce0 <get_message_typesupport_handle_function>:
 800fce0:	b510      	push	{r4, lr}
 800fce2:	4604      	mov	r4, r0
 800fce4:	6800      	ldr	r0, [r0, #0]
 800fce6:	f7f0 fa9b 	bl	8000220 <strcmp>
 800fcea:	2800      	cmp	r0, #0
 800fcec:	bf0c      	ite	eq
 800fcee:	4620      	moveq	r0, r4
 800fcf0:	2000      	movne	r0, #0
 800fcf2:	bd10      	pop	{r4, pc}

0800fcf4 <get_service_typesupport_handle>:
 800fcf4:	6883      	ldr	r3, [r0, #8]
 800fcf6:	4718      	bx	r3

0800fcf8 <get_service_typesupport_handle_function>:
 800fcf8:	b510      	push	{r4, lr}
 800fcfa:	4604      	mov	r4, r0
 800fcfc:	6800      	ldr	r0, [r0, #0]
 800fcfe:	f7f0 fa8f 	bl	8000220 <strcmp>
 800fd02:	2800      	cmp	r0, #0
 800fd04:	bf0c      	ite	eq
 800fd06:	4620      	moveq	r0, r4
 800fd08:	2000      	movne	r0, #0
 800fd0a:	bd10      	pop	{r4, pc}

0800fd0c <rosidl_typesupport_c__get_message_typesupport_handle_function>:
 800fd0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd10:	6805      	ldr	r5, [r0, #0]
 800fd12:	4604      	mov	r4, r0
 800fd14:	4628      	mov	r0, r5
 800fd16:	460e      	mov	r6, r1
 800fd18:	f7f0 fa82 	bl	8000220 <strcmp>
 800fd1c:	b1c8      	cbz	r0, 800fd52 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x46>
 800fd1e:	4b11      	ldr	r3, [pc, #68]	@ (800fd64 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x58>)
 800fd20:	681b      	ldr	r3, [r3, #0]
 800fd22:	429d      	cmp	r5, r3
 800fd24:	d112      	bne.n	800fd4c <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 800fd26:	f8d4 8004 	ldr.w	r8, [r4, #4]
 800fd2a:	f8d8 4000 	ldr.w	r4, [r8]
 800fd2e:	b16c      	cbz	r4, 800fd4c <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 800fd30:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800fd34:	2700      	movs	r7, #0
 800fd36:	3d04      	subs	r5, #4
 800fd38:	f855 0f04 	ldr.w	r0, [r5, #4]!
 800fd3c:	4631      	mov	r1, r6
 800fd3e:	f7f0 fa6f 	bl	8000220 <strcmp>
 800fd42:	00bb      	lsls	r3, r7, #2
 800fd44:	b140      	cbz	r0, 800fd58 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x4c>
 800fd46:	3701      	adds	r7, #1
 800fd48:	42bc      	cmp	r4, r7
 800fd4a:	d1f5      	bne.n	800fd38 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x2c>
 800fd4c:	2000      	movs	r0, #0
 800fd4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fd52:	4620      	mov	r0, r4
 800fd54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fd58:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800fd5c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fd60:	58d3      	ldr	r3, [r2, r3]
 800fd62:	4718      	bx	r3
 800fd64:	200003b4 	.word	0x200003b4

0800fd68 <rosidl_typesupport_c__get_service_typesupport_handle_function>:
 800fd68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd6c:	6805      	ldr	r5, [r0, #0]
 800fd6e:	4604      	mov	r4, r0
 800fd70:	4628      	mov	r0, r5
 800fd72:	460e      	mov	r6, r1
 800fd74:	f7f0 fa54 	bl	8000220 <strcmp>
 800fd78:	b1c8      	cbz	r0, 800fdae <rosidl_typesupport_c__get_service_typesupport_handle_function+0x46>
 800fd7a:	4b11      	ldr	r3, [pc, #68]	@ (800fdc0 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x58>)
 800fd7c:	681b      	ldr	r3, [r3, #0]
 800fd7e:	429d      	cmp	r5, r3
 800fd80:	d112      	bne.n	800fda8 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x40>
 800fd82:	f8d4 8004 	ldr.w	r8, [r4, #4]
 800fd86:	f8d8 4000 	ldr.w	r4, [r8]
 800fd8a:	b16c      	cbz	r4, 800fda8 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x40>
 800fd8c:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800fd90:	2700      	movs	r7, #0
 800fd92:	3d04      	subs	r5, #4
 800fd94:	f855 0f04 	ldr.w	r0, [r5, #4]!
 800fd98:	4631      	mov	r1, r6
 800fd9a:	f7f0 fa41 	bl	8000220 <strcmp>
 800fd9e:	00bb      	lsls	r3, r7, #2
 800fda0:	b140      	cbz	r0, 800fdb4 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x4c>
 800fda2:	3701      	adds	r7, #1
 800fda4:	42bc      	cmp	r4, r7
 800fda6:	d1f5      	bne.n	800fd94 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x2c>
 800fda8:	2000      	movs	r0, #0
 800fdaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fdae:	4620      	mov	r0, r4
 800fdb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fdb4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800fdb8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fdbc:	58d3      	ldr	r3, [r2, r3]
 800fdbe:	4718      	bx	r3
 800fdc0:	200003b4 	.word	0x200003b4

0800fdc4 <rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__Imu>:
 800fdc4:	4b04      	ldr	r3, [pc, #16]	@ (800fdd8 <rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__Imu+0x14>)
 800fdc6:	681a      	ldr	r2, [r3, #0]
 800fdc8:	b10a      	cbz	r2, 800fdce <rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__Imu+0xa>
 800fdca:	4803      	ldr	r0, [pc, #12]	@ (800fdd8 <rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__Imu+0x14>)
 800fdcc:	4770      	bx	lr
 800fdce:	4a03      	ldr	r2, [pc, #12]	@ (800fddc <rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__Imu+0x18>)
 800fdd0:	4801      	ldr	r0, [pc, #4]	@ (800fdd8 <rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__Imu+0x14>)
 800fdd2:	6812      	ldr	r2, [r2, #0]
 800fdd4:	601a      	str	r2, [r3, #0]
 800fdd6:	4770      	bx	lr
 800fdd8:	200003c4 	.word	0x200003c4
 800fddc:	200003b4 	.word	0x200003b4

0800fde0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__Imu>:
 800fde0:	4a02      	ldr	r2, [pc, #8]	@ (800fdec <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__Imu+0xc>)
 800fde2:	4b03      	ldr	r3, [pc, #12]	@ (800fdf0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__Imu+0x10>)
 800fde4:	6812      	ldr	r2, [r2, #0]
 800fde6:	601a      	str	r2, [r3, #0]
 800fde8:	4770      	bx	lr
 800fdea:	bf00      	nop
 800fdec:	200003b4 	.word	0x200003b4
 800fdf0:	200003c4 	.word	0x200003c4

0800fdf4 <sensor_msgs__msg__Imu__rosidl_typesupport_introspection_c__size_function__Imu__orientation_covariance>:
 800fdf4:	2009      	movs	r0, #9
 800fdf6:	4770      	bx	lr

0800fdf8 <sensor_msgs__msg__Imu__rosidl_typesupport_introspection_c__get_const_function__Imu__orientation_covariance>:
 800fdf8:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 800fdfc:	4770      	bx	lr
 800fdfe:	bf00      	nop

0800fe00 <sensor_msgs__msg__Imu__rosidl_typesupport_introspection_c__fetch_function__Imu__orientation_covariance>:
 800fe00:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 800fe04:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fe08:	e9c2 0100 	strd	r0, r1, [r2]
 800fe0c:	4770      	bx	lr
 800fe0e:	bf00      	nop

0800fe10 <sensor_msgs__msg__Imu__rosidl_typesupport_introspection_c__assign_function__Imu__orientation_covariance>:
 800fe10:	e9d2 2300 	ldrd	r2, r3, [r2]
 800fe14:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 800fe18:	e9c1 2300 	strd	r2, r3, [r1]
 800fe1c:	4770      	bx	lr
 800fe1e:	bf00      	nop

0800fe20 <sensor_msgs__msg__Imu__rosidl_typesupport_introspection_c__Imu_init_function>:
 800fe20:	f008 bbda 	b.w	80185d8 <sensor_msgs__msg__Imu__init>

0800fe24 <sensor_msgs__msg__Imu__rosidl_typesupport_introspection_c__Imu_fini_function>:
 800fe24:	f008 bc2e 	b.w	8018684 <sensor_msgs__msg__Imu__fini>

0800fe28 <sensor_msgs__msg__Imu__rosidl_typesupport_introspection_c__size_function__Imu__angular_velocity_covariance>:
 800fe28:	2009      	movs	r0, #9
 800fe2a:	4770      	bx	lr

0800fe2c <sensor_msgs__msg__Imu__rosidl_typesupport_introspection_c__size_function__Imu__linear_acceleration_covariance>:
 800fe2c:	2009      	movs	r0, #9
 800fe2e:	4770      	bx	lr

0800fe30 <sensor_msgs__msg__Imu__rosidl_typesupport_introspection_c__get_function__Imu__orientation_covariance>:
 800fe30:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 800fe34:	4770      	bx	lr
 800fe36:	bf00      	nop

0800fe38 <sensor_msgs__msg__Imu__rosidl_typesupport_introspection_c__get_const_function__Imu__linear_acceleration_covariance>:
 800fe38:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 800fe3c:	4770      	bx	lr
 800fe3e:	bf00      	nop

0800fe40 <sensor_msgs__msg__Imu__rosidl_typesupport_introspection_c__get_function__Imu__linear_acceleration_covariance>:
 800fe40:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 800fe44:	4770      	bx	lr
 800fe46:	bf00      	nop

0800fe48 <sensor_msgs__msg__Imu__rosidl_typesupport_introspection_c__get_const_function__Imu__angular_velocity_covariance>:
 800fe48:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 800fe4c:	4770      	bx	lr
 800fe4e:	bf00      	nop

0800fe50 <sensor_msgs__msg__Imu__rosidl_typesupport_introspection_c__get_function__Imu__angular_velocity_covariance>:
 800fe50:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 800fe54:	4770      	bx	lr
 800fe56:	bf00      	nop

0800fe58 <sensor_msgs__msg__Imu__rosidl_typesupport_introspection_c__fetch_function__Imu__linear_acceleration_covariance>:
 800fe58:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 800fe5c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fe60:	e9c2 0100 	strd	r0, r1, [r2]
 800fe64:	4770      	bx	lr
 800fe66:	bf00      	nop

0800fe68 <sensor_msgs__msg__Imu__rosidl_typesupport_introspection_c__assign_function__Imu__linear_acceleration_covariance>:
 800fe68:	e9d2 2300 	ldrd	r2, r3, [r2]
 800fe6c:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 800fe70:	e9c1 2300 	strd	r2, r3, [r1]
 800fe74:	4770      	bx	lr
 800fe76:	bf00      	nop

0800fe78 <sensor_msgs__msg__Imu__rosidl_typesupport_introspection_c__fetch_function__Imu__angular_velocity_covariance>:
 800fe78:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 800fe7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fe80:	e9c2 0100 	strd	r0, r1, [r2]
 800fe84:	4770      	bx	lr
 800fe86:	bf00      	nop

0800fe88 <sensor_msgs__msg__Imu__rosidl_typesupport_introspection_c__assign_function__Imu__angular_velocity_covariance>:
 800fe88:	e9d2 2300 	ldrd	r2, r3, [r2]
 800fe8c:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 800fe90:	e9c1 2300 	strd	r2, r3, [r1]
 800fe94:	4770      	bx	lr
 800fe96:	bf00      	nop

0800fe98 <rosidl_typesupport_introspection_c__get_message_type_support_handle__sensor_msgs__msg__Imu>:
 800fe98:	b510      	push	{r4, lr}
 800fe9a:	f000 f90f 	bl	80100bc <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>
 800fe9e:	4c0b      	ldr	r4, [pc, #44]	@ (800fecc <rosidl_typesupport_introspection_c__get_message_type_support_handle__sensor_msgs__msg__Imu+0x34>)
 800fea0:	60e0      	str	r0, [r4, #12]
 800fea2:	f000 fb91 	bl	80105c8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 800fea6:	64a0      	str	r0, [r4, #72]	@ 0x48
 800fea8:	f7fb fbe6 	bl	800b678 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800feac:	f8c4 00c0 	str.w	r0, [r4, #192]	@ 0xc0
 800feb0:	f7fb fbe2 	bl	800b678 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800feb4:	4b06      	ldr	r3, [pc, #24]	@ (800fed0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__sensor_msgs__msg__Imu+0x38>)
 800feb6:	f8c4 0138 	str.w	r0, [r4, #312]	@ 0x138
 800feba:	681a      	ldr	r2, [r3, #0]
 800febc:	b10a      	cbz	r2, 800fec2 <rosidl_typesupport_introspection_c__get_message_type_support_handle__sensor_msgs__msg__Imu+0x2a>
 800febe:	4804      	ldr	r0, [pc, #16]	@ (800fed0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__sensor_msgs__msg__Imu+0x38>)
 800fec0:	bd10      	pop	{r4, pc}
 800fec2:	4a04      	ldr	r2, [pc, #16]	@ (800fed4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__sensor_msgs__msg__Imu+0x3c>)
 800fec4:	4802      	ldr	r0, [pc, #8]	@ (800fed0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__sensor_msgs__msg__Imu+0x38>)
 800fec6:	6812      	ldr	r2, [r2, #0]
 800fec8:	601a      	str	r2, [r3, #0]
 800feca:	bd10      	pop	{r4, pc}
 800fecc:	200003d0 	.word	0x200003d0
 800fed0:	20000574 	.word	0x20000574
 800fed4:	200003b8 	.word	0x200003b8

0800fed8 <get_serialized_size_sensor_msgs__msg__Imu.part.0>:
 800fed8:	e92d 41b8 	stmdb	sp!, {r3, r4, r5, r7, r8, lr}
 800fedc:	4680      	mov	r8, r0
 800fede:	460f      	mov	r7, r1
 800fee0:	f000 f910 	bl	8010104 <get_serialized_size_std_msgs__msg__Header>
 800fee4:	183c      	adds	r4, r7, r0
 800fee6:	4621      	mov	r1, r4
 800fee8:	f108 0018 	add.w	r0, r8, #24
 800feec:	f000 fb7a 	bl	80105e4 <get_serialized_size_geometry_msgs__msg__Quaternion>
 800fef0:	4404      	add	r4, r0
 800fef2:	2108      	movs	r1, #8
 800fef4:	4620      	mov	r0, r4
 800fef6:	f7fd f8eb 	bl	800d0d0 <ucdr_alignment>
 800fefa:	f100 0548 	add.w	r5, r0, #72	@ 0x48
 800fefe:	4425      	add	r5, r4
 800ff00:	4629      	mov	r1, r5
 800ff02:	f108 0080 	add.w	r0, r8, #128	@ 0x80
 800ff06:	f7fb fc2b 	bl	800b760 <get_serialized_size_geometry_msgs__msg__Vector3>
 800ff0a:	4405      	add	r5, r0
 800ff0c:	2108      	movs	r1, #8
 800ff0e:	4628      	mov	r0, r5
 800ff10:	f7fd f8de 	bl	800d0d0 <ucdr_alignment>
 800ff14:	f100 0448 	add.w	r4, r0, #72	@ 0x48
 800ff18:	4425      	add	r5, r4
 800ff1a:	4629      	mov	r1, r5
 800ff1c:	f108 00e0 	add.w	r0, r8, #224	@ 0xe0
 800ff20:	f7fb fc1e 	bl	800b760 <get_serialized_size_geometry_msgs__msg__Vector3>
 800ff24:	4405      	add	r5, r0
 800ff26:	2108      	movs	r1, #8
 800ff28:	4628      	mov	r0, r5
 800ff2a:	f7fd f8d1 	bl	800d0d0 <ucdr_alignment>
 800ff2e:	f1c7 0748 	rsb	r7, r7, #72	@ 0x48
 800ff32:	4438      	add	r0, r7
 800ff34:	4428      	add	r0, r5
 800ff36:	e8bd 81b8 	ldmia.w	sp!, {r3, r4, r5, r7, r8, pc}
 800ff3a:	bf00      	nop

0800ff3c <get_serialized_size_sensor_msgs__msg__Imu>:
 800ff3c:	b108      	cbz	r0, 800ff42 <get_serialized_size_sensor_msgs__msg__Imu+0x6>
 800ff3e:	f7ff bfcb 	b.w	800fed8 <get_serialized_size_sensor_msgs__msg__Imu.part.0>
 800ff42:	4770      	bx	lr

0800ff44 <_Imu__get_serialized_size>:
 800ff44:	b110      	cbz	r0, 800ff4c <_Imu__get_serialized_size+0x8>
 800ff46:	2100      	movs	r1, #0
 800ff48:	f7ff bfc6 	b.w	800fed8 <get_serialized_size_sensor_msgs__msg__Imu.part.0>
 800ff4c:	4770      	bx	lr
 800ff4e:	bf00      	nop

0800ff50 <_Imu__cdr_deserialize>:
 800ff50:	b538      	push	{r3, r4, r5, lr}
 800ff52:	460c      	mov	r4, r1
 800ff54:	b399      	cbz	r1, 800ffbe <_Imu__cdr_deserialize+0x6e>
 800ff56:	4605      	mov	r5, r0
 800ff58:	f000 f956 	bl	8010208 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 800ff5c:	6843      	ldr	r3, [r0, #4]
 800ff5e:	4621      	mov	r1, r4
 800ff60:	68db      	ldr	r3, [r3, #12]
 800ff62:	4628      	mov	r0, r5
 800ff64:	4798      	blx	r3
 800ff66:	f000 fbf1 	bl	801074c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 800ff6a:	6843      	ldr	r3, [r0, #4]
 800ff6c:	f104 0118 	add.w	r1, r4, #24
 800ff70:	68db      	ldr	r3, [r3, #12]
 800ff72:	4628      	mov	r0, r5
 800ff74:	4798      	blx	r3
 800ff76:	2209      	movs	r2, #9
 800ff78:	f104 0138 	add.w	r1, r4, #56	@ 0x38
 800ff7c:	4628      	mov	r0, r5
 800ff7e:	f000 fd85 	bl	8010a8c <ucdr_deserialize_array_double>
 800ff82:	f7fb fc79 	bl	800b878 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800ff86:	6843      	ldr	r3, [r0, #4]
 800ff88:	f104 0180 	add.w	r1, r4, #128	@ 0x80
 800ff8c:	68db      	ldr	r3, [r3, #12]
 800ff8e:	4628      	mov	r0, r5
 800ff90:	4798      	blx	r3
 800ff92:	2209      	movs	r2, #9
 800ff94:	f104 0198 	add.w	r1, r4, #152	@ 0x98
 800ff98:	4628      	mov	r0, r5
 800ff9a:	f000 fd77 	bl	8010a8c <ucdr_deserialize_array_double>
 800ff9e:	f7fb fc6b 	bl	800b878 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800ffa2:	6843      	ldr	r3, [r0, #4]
 800ffa4:	f104 01e0 	add.w	r1, r4, #224	@ 0xe0
 800ffa8:	68db      	ldr	r3, [r3, #12]
 800ffaa:	4628      	mov	r0, r5
 800ffac:	4798      	blx	r3
 800ffae:	f104 01f8 	add.w	r1, r4, #248	@ 0xf8
 800ffb2:	4628      	mov	r0, r5
 800ffb4:	2209      	movs	r2, #9
 800ffb6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ffba:	f000 bd67 	b.w	8010a8c <ucdr_deserialize_array_double>
 800ffbe:	4608      	mov	r0, r1
 800ffc0:	bd38      	pop	{r3, r4, r5, pc}
 800ffc2:	bf00      	nop

0800ffc4 <_Imu__cdr_serialize>:
 800ffc4:	2800      	cmp	r0, #0
 800ffc6:	d035      	beq.n	8010034 <_Imu__cdr_serialize+0x70>
 800ffc8:	b538      	push	{r3, r4, r5, lr}
 800ffca:	460d      	mov	r5, r1
 800ffcc:	4604      	mov	r4, r0
 800ffce:	f000 f91b 	bl	8010208 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 800ffd2:	6843      	ldr	r3, [r0, #4]
 800ffd4:	4629      	mov	r1, r5
 800ffd6:	689b      	ldr	r3, [r3, #8]
 800ffd8:	4620      	mov	r0, r4
 800ffda:	4798      	blx	r3
 800ffdc:	f000 fbb6 	bl	801074c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 800ffe0:	6843      	ldr	r3, [r0, #4]
 800ffe2:	4629      	mov	r1, r5
 800ffe4:	689b      	ldr	r3, [r3, #8]
 800ffe6:	f104 0018 	add.w	r0, r4, #24
 800ffea:	4798      	blx	r3
 800ffec:	2209      	movs	r2, #9
 800ffee:	f104 0138 	add.w	r1, r4, #56	@ 0x38
 800fff2:	4628      	mov	r0, r5
 800fff4:	f000 fcf6 	bl	80109e4 <ucdr_serialize_array_double>
 800fff8:	f7fb fc3e 	bl	800b878 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800fffc:	6843      	ldr	r3, [r0, #4]
 800fffe:	4629      	mov	r1, r5
 8010000:	689b      	ldr	r3, [r3, #8]
 8010002:	f104 0080 	add.w	r0, r4, #128	@ 0x80
 8010006:	4798      	blx	r3
 8010008:	2209      	movs	r2, #9
 801000a:	f104 0198 	add.w	r1, r4, #152	@ 0x98
 801000e:	4628      	mov	r0, r5
 8010010:	f000 fce8 	bl	80109e4 <ucdr_serialize_array_double>
 8010014:	f7fb fc30 	bl	800b878 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 8010018:	6843      	ldr	r3, [r0, #4]
 801001a:	4629      	mov	r1, r5
 801001c:	689b      	ldr	r3, [r3, #8]
 801001e:	f104 00e0 	add.w	r0, r4, #224	@ 0xe0
 8010022:	4798      	blx	r3
 8010024:	f104 01f8 	add.w	r1, r4, #248	@ 0xf8
 8010028:	4628      	mov	r0, r5
 801002a:	2209      	movs	r2, #9
 801002c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010030:	f000 bcd8 	b.w	80109e4 <ucdr_serialize_array_double>
 8010034:	4770      	bx	lr
 8010036:	bf00      	nop

08010038 <max_serialized_size_sensor_msgs__msg__Imu>:
 8010038:	e92d 41b8 	stmdb	sp!, {r3, r4, r5, r7, r8, lr}
 801003c:	2301      	movs	r3, #1
 801003e:	7003      	strb	r3, [r0, #0]
 8010040:	4680      	mov	r8, r0
 8010042:	460f      	mov	r7, r1
 8010044:	f000 f8d6 	bl	80101f4 <max_serialized_size_std_msgs__msg__Header>
 8010048:	183c      	adds	r4, r7, r0
 801004a:	4621      	mov	r1, r4
 801004c:	4640      	mov	r0, r8
 801004e:	f000 fb5b 	bl	8010708 <max_serialized_size_geometry_msgs__msg__Quaternion>
 8010052:	4404      	add	r4, r0
 8010054:	2108      	movs	r1, #8
 8010056:	4620      	mov	r0, r4
 8010058:	f7fd f83a 	bl	800d0d0 <ucdr_alignment>
 801005c:	f100 0548 	add.w	r5, r0, #72	@ 0x48
 8010060:	4425      	add	r5, r4
 8010062:	4629      	mov	r1, r5
 8010064:	4640      	mov	r0, r8
 8010066:	f7fb fbeb 	bl	800b840 <max_serialized_size_geometry_msgs__msg__Vector3>
 801006a:	4405      	add	r5, r0
 801006c:	2108      	movs	r1, #8
 801006e:	4628      	mov	r0, r5
 8010070:	f7fd f82e 	bl	800d0d0 <ucdr_alignment>
 8010074:	f100 0448 	add.w	r4, r0, #72	@ 0x48
 8010078:	4425      	add	r5, r4
 801007a:	4629      	mov	r1, r5
 801007c:	4640      	mov	r0, r8
 801007e:	f7fb fbdf 	bl	800b840 <max_serialized_size_geometry_msgs__msg__Vector3>
 8010082:	4405      	add	r5, r0
 8010084:	2108      	movs	r1, #8
 8010086:	4628      	mov	r0, r5
 8010088:	f7fd f822 	bl	800d0d0 <ucdr_alignment>
 801008c:	f1c7 0748 	rsb	r7, r7, #72	@ 0x48
 8010090:	4438      	add	r0, r7
 8010092:	4428      	add	r0, r5
 8010094:	e8bd 81b8 	ldmia.w	sp!, {r3, r4, r5, r7, r8, pc}

08010098 <_Imu__max_serialized_size>:
 8010098:	b500      	push	{lr}
 801009a:	b083      	sub	sp, #12
 801009c:	2100      	movs	r1, #0
 801009e:	f10d 0007 	add.w	r0, sp, #7
 80100a2:	f7ff ffc9 	bl	8010038 <max_serialized_size_sensor_msgs__msg__Imu>
 80100a6:	b003      	add	sp, #12
 80100a8:	f85d fb04 	ldr.w	pc, [sp], #4

080100ac <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__sensor_msgs__msg__Imu>:
 80100ac:	4800      	ldr	r0, [pc, #0]	@ (80100b0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__sensor_msgs__msg__Imu+0x4>)
 80100ae:	4770      	bx	lr
 80100b0:	20000580 	.word	0x20000580

080100b4 <std_msgs__msg__Header__rosidl_typesupport_introspection_c__Header_init_function>:
 80100b4:	f008 bafa 	b.w	80186ac <std_msgs__msg__Header__init>

080100b8 <std_msgs__msg__Header__rosidl_typesupport_introspection_c__Header_fini_function>:
 80100b8:	f008 bb1c 	b.w	80186f4 <std_msgs__msg__Header__fini>

080100bc <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>:
 80100bc:	b508      	push	{r3, lr}
 80100be:	f000 f9d3 	bl	8010468 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 80100c2:	4b06      	ldr	r3, [pc, #24]	@ (80100dc <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 80100c4:	4906      	ldr	r1, [pc, #24]	@ (80100e0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x24>)
 80100c6:	681a      	ldr	r2, [r3, #0]
 80100c8:	60c8      	str	r0, [r1, #12]
 80100ca:	b10a      	cbz	r2, 80100d0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x14>
 80100cc:	4803      	ldr	r0, [pc, #12]	@ (80100dc <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 80100ce:	bd08      	pop	{r3, pc}
 80100d0:	4a04      	ldr	r2, [pc, #16]	@ (80100e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x28>)
 80100d2:	4802      	ldr	r0, [pc, #8]	@ (80100dc <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 80100d4:	6812      	ldr	r2, [r2, #0]
 80100d6:	601a      	str	r2, [r3, #0]
 80100d8:	bd08      	pop	{r3, pc}
 80100da:	bf00      	nop
 80100dc:	20000620 	.word	0x20000620
 80100e0:	200005a8 	.word	0x200005a8
 80100e4:	200003b8 	.word	0x200003b8

080100e8 <_Header__max_serialized_size>:
 80100e8:	b500      	push	{lr}
 80100ea:	b083      	sub	sp, #12
 80100ec:	2301      	movs	r3, #1
 80100ee:	2100      	movs	r1, #0
 80100f0:	f10d 0007 	add.w	r0, sp, #7
 80100f4:	f88d 3007 	strb.w	r3, [sp, #7]
 80100f8:	f000 fa14 	bl	8010524 <max_serialized_size_builtin_interfaces__msg__Time>
 80100fc:	b003      	add	sp, #12
 80100fe:	f85d fb04 	ldr.w	pc, [sp], #4
 8010102:	bf00      	nop

08010104 <get_serialized_size_std_msgs__msg__Header>:
 8010104:	b570      	push	{r4, r5, r6, lr}
 8010106:	4605      	mov	r5, r0
 8010108:	b168      	cbz	r0, 8010126 <get_serialized_size_std_msgs__msg__Header+0x22>
 801010a:	460c      	mov	r4, r1
 801010c:	f000 f9ba 	bl	8010484 <get_serialized_size_builtin_interfaces__msg__Time>
 8010110:	1826      	adds	r6, r4, r0
 8010112:	2104      	movs	r1, #4
 8010114:	4630      	mov	r0, r6
 8010116:	f7fc ffdb 	bl	800d0d0 <ucdr_alignment>
 801011a:	68e9      	ldr	r1, [r5, #12]
 801011c:	f1c4 0405 	rsb	r4, r4, #5
 8010120:	440c      	add	r4, r1
 8010122:	4404      	add	r4, r0
 8010124:	19a0      	adds	r0, r4, r6
 8010126:	bd70      	pop	{r4, r5, r6, pc}

08010128 <_Header__cdr_deserialize>:
 8010128:	b5f0      	push	{r4, r5, r6, r7, lr}
 801012a:	460c      	mov	r4, r1
 801012c:	b083      	sub	sp, #12
 801012e:	b1e1      	cbz	r1, 801016a <_Header__cdr_deserialize+0x42>
 8010130:	4606      	mov	r6, r0
 8010132:	f000 fa0b 	bl	801054c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010136:	6843      	ldr	r3, [r0, #4]
 8010138:	4621      	mov	r1, r4
 801013a:	68db      	ldr	r3, [r3, #12]
 801013c:	4630      	mov	r0, r6
 801013e:	4798      	blx	r3
 8010140:	6927      	ldr	r7, [r4, #16]
 8010142:	68a1      	ldr	r1, [r4, #8]
 8010144:	ab01      	add	r3, sp, #4
 8010146:	463a      	mov	r2, r7
 8010148:	4630      	mov	r0, r6
 801014a:	f000 fd07 	bl	8010b5c <ucdr_deserialize_sequence_char>
 801014e:	9b01      	ldr	r3, [sp, #4]
 8010150:	4605      	mov	r5, r0
 8010152:	b920      	cbnz	r0, 801015e <_Header__cdr_deserialize+0x36>
 8010154:	429f      	cmp	r7, r3
 8010156:	d30c      	bcc.n	8010172 <_Header__cdr_deserialize+0x4a>
 8010158:	4628      	mov	r0, r5
 801015a:	b003      	add	sp, #12
 801015c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801015e:	b103      	cbz	r3, 8010162 <_Header__cdr_deserialize+0x3a>
 8010160:	3b01      	subs	r3, #1
 8010162:	4628      	mov	r0, r5
 8010164:	60e3      	str	r3, [r4, #12]
 8010166:	b003      	add	sp, #12
 8010168:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801016a:	460d      	mov	r5, r1
 801016c:	4628      	mov	r0, r5
 801016e:	b003      	add	sp, #12
 8010170:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010172:	2101      	movs	r1, #1
 8010174:	75b0      	strb	r0, [r6, #22]
 8010176:	7571      	strb	r1, [r6, #21]
 8010178:	4630      	mov	r0, r6
 801017a:	60e5      	str	r5, [r4, #12]
 801017c:	f7fc ffbe 	bl	800d0fc <ucdr_align_to>
 8010180:	4630      	mov	r0, r6
 8010182:	9901      	ldr	r1, [sp, #4]
 8010184:	f7fc fff0 	bl	800d168 <ucdr_advance_buffer>
 8010188:	4628      	mov	r0, r5
 801018a:	b003      	add	sp, #12
 801018c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801018e:	bf00      	nop

08010190 <_Header__cdr_serialize>:
 8010190:	b1f8      	cbz	r0, 80101d2 <_Header__cdr_serialize+0x42>
 8010192:	b570      	push	{r4, r5, r6, lr}
 8010194:	4604      	mov	r4, r0
 8010196:	460d      	mov	r5, r1
 8010198:	f000 f9d8 	bl	801054c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 801019c:	6843      	ldr	r3, [r0, #4]
 801019e:	4629      	mov	r1, r5
 80101a0:	689b      	ldr	r3, [r3, #8]
 80101a2:	4620      	mov	r0, r4
 80101a4:	4798      	blx	r3
 80101a6:	68a6      	ldr	r6, [r4, #8]
 80101a8:	b156      	cbz	r6, 80101c0 <_Header__cdr_serialize+0x30>
 80101aa:	4630      	mov	r0, r6
 80101ac:	f7f0 f842 	bl	8000234 <strlen>
 80101b0:	4631      	mov	r1, r6
 80101b2:	60e0      	str	r0, [r4, #12]
 80101b4:	1c42      	adds	r2, r0, #1
 80101b6:	4628      	mov	r0, r5
 80101b8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80101bc:	f000 bcbc 	b.w	8010b38 <ucdr_serialize_sequence_char>
 80101c0:	4630      	mov	r0, r6
 80101c2:	60e0      	str	r0, [r4, #12]
 80101c4:	4632      	mov	r2, r6
 80101c6:	4631      	mov	r1, r6
 80101c8:	4628      	mov	r0, r5
 80101ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80101ce:	f000 bcb3 	b.w	8010b38 <ucdr_serialize_sequence_char>
 80101d2:	4770      	bx	lr

080101d4 <_Header__get_serialized_size>:
 80101d4:	b538      	push	{r3, r4, r5, lr}
 80101d6:	4604      	mov	r4, r0
 80101d8:	b150      	cbz	r0, 80101f0 <_Header__get_serialized_size+0x1c>
 80101da:	2100      	movs	r1, #0
 80101dc:	f000 f952 	bl	8010484 <get_serialized_size_builtin_interfaces__msg__Time>
 80101e0:	2104      	movs	r1, #4
 80101e2:	4605      	mov	r5, r0
 80101e4:	f7fc ff74 	bl	800d0d0 <ucdr_alignment>
 80101e8:	68e2      	ldr	r2, [r4, #12]
 80101ea:	3205      	adds	r2, #5
 80101ec:	1953      	adds	r3, r2, r5
 80101ee:	4418      	add	r0, r3
 80101f0:	bd38      	pop	{r3, r4, r5, pc}
 80101f2:	bf00      	nop

080101f4 <max_serialized_size_std_msgs__msg__Header>:
 80101f4:	b510      	push	{r4, lr}
 80101f6:	2301      	movs	r3, #1
 80101f8:	4604      	mov	r4, r0
 80101fa:	7003      	strb	r3, [r0, #0]
 80101fc:	f000 f992 	bl	8010524 <max_serialized_size_builtin_interfaces__msg__Time>
 8010200:	2300      	movs	r3, #0
 8010202:	7023      	strb	r3, [r4, #0]
 8010204:	bd10      	pop	{r4, pc}
 8010206:	bf00      	nop

08010208 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>:
 8010208:	4800      	ldr	r0, [pc, #0]	@ (801020c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header+0x4>)
 801020a:	4770      	bx	lr
 801020c:	2000062c 	.word	0x2000062c

08010210 <rosidl_typesupport_c__get_service_type_support_handle__std_srvs__srv__SetBool>:
 8010210:	4b04      	ldr	r3, [pc, #16]	@ (8010224 <rosidl_typesupport_c__get_service_type_support_handle__std_srvs__srv__SetBool+0x14>)
 8010212:	681a      	ldr	r2, [r3, #0]
 8010214:	b10a      	cbz	r2, 801021a <rosidl_typesupport_c__get_service_type_support_handle__std_srvs__srv__SetBool+0xa>
 8010216:	4803      	ldr	r0, [pc, #12]	@ (8010224 <rosidl_typesupport_c__get_service_type_support_handle__std_srvs__srv__SetBool+0x14>)
 8010218:	4770      	bx	lr
 801021a:	4a03      	ldr	r2, [pc, #12]	@ (8010228 <rosidl_typesupport_c__get_service_type_support_handle__std_srvs__srv__SetBool+0x18>)
 801021c:	4801      	ldr	r0, [pc, #4]	@ (8010224 <rosidl_typesupport_c__get_service_type_support_handle__std_srvs__srv__SetBool+0x14>)
 801021e:	6812      	ldr	r2, [r2, #0]
 8010220:	601a      	str	r2, [r3, #0]
 8010222:	4770      	bx	lr
 8010224:	2000065c 	.word	0x2000065c
 8010228:	200003b4 	.word	0x200003b4

0801022c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_srvs__srv__SetBool_Request>:
 801022c:	4b04      	ldr	r3, [pc, #16]	@ (8010240 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_srvs__srv__SetBool_Request+0x14>)
 801022e:	4805      	ldr	r0, [pc, #20]	@ (8010244 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_srvs__srv__SetBool_Request+0x18>)
 8010230:	4905      	ldr	r1, [pc, #20]	@ (8010248 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_srvs__srv__SetBool_Request+0x1c>)
 8010232:	4a06      	ldr	r2, [pc, #24]	@ (801024c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_srvs__srv__SetBool_Request+0x20>)
 8010234:	681b      	ldr	r3, [r3, #0]
 8010236:	6003      	str	r3, [r0, #0]
 8010238:	600b      	str	r3, [r1, #0]
 801023a:	6013      	str	r3, [r2, #0]
 801023c:	4770      	bx	lr
 801023e:	bf00      	nop
 8010240:	200003b4 	.word	0x200003b4
 8010244:	20000678 	.word	0x20000678
 8010248:	20000684 	.word	0x20000684
 801024c:	2000065c 	.word	0x2000065c

08010250 <std_srvs__srv__SetBool_Request__rosidl_typesupport_introspection_c__SetBool_Request_init_function>:
 8010250:	f008 ba5c 	b.w	801870c <std_srvs__srv__SetBool_Request__init>

08010254 <std_srvs__srv__SetBool_Request__rosidl_typesupport_introspection_c__SetBool_Request_fini_function>:
 8010254:	f008 ba5e 	b.w	8018714 <std_srvs__srv__SetBool_Request__fini>

08010258 <std_srvs__srv__SetBool_Response__rosidl_typesupport_introspection_c__SetBool_Response_init_function>:
 8010258:	f008 ba5e 	b.w	8018718 <std_srvs__srv__SetBool_Response__init>

0801025c <std_srvs__srv__SetBool_Response__rosidl_typesupport_introspection_c__SetBool_Response_fini_function>:
 801025c:	f008 ba6e 	b.w	801873c <std_srvs__srv__SetBool_Response__fini>

08010260 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_srvs__srv__SetBool_Request>:
 8010260:	4b04      	ldr	r3, [pc, #16]	@ (8010274 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_srvs__srv__SetBool_Request+0x14>)
 8010262:	681a      	ldr	r2, [r3, #0]
 8010264:	b10a      	cbz	r2, 801026a <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_srvs__srv__SetBool_Request+0xa>
 8010266:	4803      	ldr	r0, [pc, #12]	@ (8010274 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_srvs__srv__SetBool_Request+0x14>)
 8010268:	4770      	bx	lr
 801026a:	4a03      	ldr	r2, [pc, #12]	@ (8010278 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_srvs__srv__SetBool_Request+0x18>)
 801026c:	4801      	ldr	r0, [pc, #4]	@ (8010274 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_srvs__srv__SetBool_Request+0x14>)
 801026e:	6812      	ldr	r2, [r2, #0]
 8010270:	601a      	str	r2, [r3, #0]
 8010272:	4770      	bx	lr
 8010274:	200006cc 	.word	0x200006cc
 8010278:	200003b8 	.word	0x200003b8

0801027c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_srvs__srv__SetBool_Response>:
 801027c:	4b04      	ldr	r3, [pc, #16]	@ (8010290 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_srvs__srv__SetBool_Response+0x14>)
 801027e:	681a      	ldr	r2, [r3, #0]
 8010280:	b10a      	cbz	r2, 8010286 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_srvs__srv__SetBool_Response+0xa>
 8010282:	4803      	ldr	r0, [pc, #12]	@ (8010290 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_srvs__srv__SetBool_Response+0x14>)
 8010284:	4770      	bx	lr
 8010286:	4a03      	ldr	r2, [pc, #12]	@ (8010294 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_srvs__srv__SetBool_Response+0x18>)
 8010288:	4801      	ldr	r0, [pc, #4]	@ (8010290 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_srvs__srv__SetBool_Response+0x14>)
 801028a:	6812      	ldr	r2, [r2, #0]
 801028c:	601a      	str	r2, [r3, #0]
 801028e:	4770      	bx	lr
 8010290:	20000750 	.word	0x20000750
 8010294:	200003b8 	.word	0x200003b8

08010298 <rosidl_typesupport_introspection_c__get_service_type_support_handle__std_srvs__srv__SetBool>:
 8010298:	4b13      	ldr	r3, [pc, #76]	@ (80102e8 <rosidl_typesupport_introspection_c__get_service_type_support_handle__std_srvs__srv__SetBool+0x50>)
 801029a:	681a      	ldr	r2, [r3, #0]
 801029c:	b132      	cbz	r2, 80102ac <rosidl_typesupport_introspection_c__get_service_type_support_handle__std_srvs__srv__SetBool+0x14>
 801029e:	685b      	ldr	r3, [r3, #4]
 80102a0:	689a      	ldr	r2, [r3, #8]
 80102a2:	b152      	cbz	r2, 80102ba <rosidl_typesupport_introspection_c__get_service_type_support_handle__std_srvs__srv__SetBool+0x22>
 80102a4:	68da      	ldr	r2, [r3, #12]
 80102a6:	b182      	cbz	r2, 80102ca <rosidl_typesupport_introspection_c__get_service_type_support_handle__std_srvs__srv__SetBool+0x32>
 80102a8:	480f      	ldr	r0, [pc, #60]	@ (80102e8 <rosidl_typesupport_introspection_c__get_service_type_support_handle__std_srvs__srv__SetBool+0x50>)
 80102aa:	4770      	bx	lr
 80102ac:	4a0f      	ldr	r2, [pc, #60]	@ (80102ec <rosidl_typesupport_introspection_c__get_service_type_support_handle__std_srvs__srv__SetBool+0x54>)
 80102ae:	6812      	ldr	r2, [r2, #0]
 80102b0:	601a      	str	r2, [r3, #0]
 80102b2:	685b      	ldr	r3, [r3, #4]
 80102b4:	689a      	ldr	r2, [r3, #8]
 80102b6:	2a00      	cmp	r2, #0
 80102b8:	d1f4      	bne.n	80102a4 <rosidl_typesupport_introspection_c__get_service_type_support_handle__std_srvs__srv__SetBool+0xc>
 80102ba:	4a0d      	ldr	r2, [pc, #52]	@ (80102f0 <rosidl_typesupport_introspection_c__get_service_type_support_handle__std_srvs__srv__SetBool+0x58>)
 80102bc:	6811      	ldr	r1, [r2, #0]
 80102be:	b179      	cbz	r1, 80102e0 <rosidl_typesupport_introspection_c__get_service_type_support_handle__std_srvs__srv__SetBool+0x48>
 80102c0:	6852      	ldr	r2, [r2, #4]
 80102c2:	609a      	str	r2, [r3, #8]
 80102c4:	68da      	ldr	r2, [r3, #12]
 80102c6:	2a00      	cmp	r2, #0
 80102c8:	d1ee      	bne.n	80102a8 <rosidl_typesupport_introspection_c__get_service_type_support_handle__std_srvs__srv__SetBool+0x10>
 80102ca:	4a0a      	ldr	r2, [pc, #40]	@ (80102f4 <rosidl_typesupport_introspection_c__get_service_type_support_handle__std_srvs__srv__SetBool+0x5c>)
 80102cc:	6811      	ldr	r1, [r2, #0]
 80102ce:	b119      	cbz	r1, 80102d8 <rosidl_typesupport_introspection_c__get_service_type_support_handle__std_srvs__srv__SetBool+0x40>
 80102d0:	6852      	ldr	r2, [r2, #4]
 80102d2:	4805      	ldr	r0, [pc, #20]	@ (80102e8 <rosidl_typesupport_introspection_c__get_service_type_support_handle__std_srvs__srv__SetBool+0x50>)
 80102d4:	60da      	str	r2, [r3, #12]
 80102d6:	4770      	bx	lr
 80102d8:	4904      	ldr	r1, [pc, #16]	@ (80102ec <rosidl_typesupport_introspection_c__get_service_type_support_handle__std_srvs__srv__SetBool+0x54>)
 80102da:	6809      	ldr	r1, [r1, #0]
 80102dc:	6011      	str	r1, [r2, #0]
 80102de:	e7f7      	b.n	80102d0 <rosidl_typesupport_introspection_c__get_service_type_support_handle__std_srvs__srv__SetBool+0x38>
 80102e0:	4902      	ldr	r1, [pc, #8]	@ (80102ec <rosidl_typesupport_introspection_c__get_service_type_support_handle__std_srvs__srv__SetBool+0x54>)
 80102e2:	6809      	ldr	r1, [r1, #0]
 80102e4:	6011      	str	r1, [r2, #0]
 80102e6:	e7eb      	b.n	80102c0 <rosidl_typesupport_introspection_c__get_service_type_support_handle__std_srvs__srv__SetBool+0x28>
 80102e8:	2000076c 	.word	0x2000076c
 80102ec:	200003b8 	.word	0x200003b8
 80102f0:	200006cc 	.word	0x200006cc
 80102f4:	20000750 	.word	0x20000750

080102f8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_srvs__srv__SetBool_Request>:
 80102f8:	4800      	ldr	r0, [pc, #0]	@ (80102fc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_srvs__srv__SetBool_Request+0x4>)
 80102fa:	4770      	bx	lr
 80102fc:	20000794 	.word	0x20000794

08010300 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_srvs__srv__SetBool_Response>:
 8010300:	4800      	ldr	r0, [pc, #0]	@ (8010304 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_srvs__srv__SetBool_Response+0x4>)
 8010302:	4770      	bx	lr
 8010304:	200007a0 	.word	0x200007a0

08010308 <_SetBool_Request__max_serialized_size>:
 8010308:	b508      	push	{r3, lr}
 801030a:	2101      	movs	r1, #1
 801030c:	2000      	movs	r0, #0
 801030e:	f7fc fedf 	bl	800d0d0 <ucdr_alignment>
 8010312:	3001      	adds	r0, #1
 8010314:	bd08      	pop	{r3, pc}
 8010316:	bf00      	nop

08010318 <_SetBool_Request__cdr_deserialize>:
 8010318:	b109      	cbz	r1, 801031e <_SetBool_Request__cdr_deserialize+0x6>
 801031a:	f7fb bbdb 	b.w	800bad4 <ucdr_deserialize_bool>
 801031e:	4608      	mov	r0, r1
 8010320:	4770      	bx	lr
 8010322:	bf00      	nop

08010324 <get_serialized_size_std_srvs__srv__SetBool_Request>:
 8010324:	b138      	cbz	r0, 8010336 <get_serialized_size_std_srvs__srv__SetBool_Request+0x12>
 8010326:	b508      	push	{r3, lr}
 8010328:	460b      	mov	r3, r1
 801032a:	4618      	mov	r0, r3
 801032c:	2101      	movs	r1, #1
 801032e:	f7fc fecf 	bl	800d0d0 <ucdr_alignment>
 8010332:	3001      	adds	r0, #1
 8010334:	bd08      	pop	{r3, pc}
 8010336:	4770      	bx	lr

08010338 <get_serialized_size_std_srvs__srv__SetBool_Response>:
 8010338:	b570      	push	{r4, r5, r6, lr}
 801033a:	4605      	mov	r5, r0
 801033c:	b180      	cbz	r0, 8010360 <get_serialized_size_std_srvs__srv__SetBool_Response+0x28>
 801033e:	460c      	mov	r4, r1
 8010340:	4620      	mov	r0, r4
 8010342:	2101      	movs	r1, #1
 8010344:	f7fc fec4 	bl	800d0d0 <ucdr_alignment>
 8010348:	1c63      	adds	r3, r4, #1
 801034a:	181e      	adds	r6, r3, r0
 801034c:	2104      	movs	r1, #4
 801034e:	4630      	mov	r0, r6
 8010350:	f7fc febe 	bl	800d0d0 <ucdr_alignment>
 8010354:	68a9      	ldr	r1, [r5, #8]
 8010356:	f1c4 0405 	rsb	r4, r4, #5
 801035a:	440c      	add	r4, r1
 801035c:	4404      	add	r4, r0
 801035e:	19a0      	adds	r0, r4, r6
 8010360:	bd70      	pop	{r4, r5, r6, pc}
 8010362:	bf00      	nop

08010364 <_SetBool_Request__cdr_serialize>:
 8010364:	460a      	mov	r2, r1
 8010366:	b118      	cbz	r0, 8010370 <_SetBool_Request__cdr_serialize+0xc>
 8010368:	7801      	ldrb	r1, [r0, #0]
 801036a:	4610      	mov	r0, r2
 801036c:	f7fb bb9c 	b.w	800baa8 <ucdr_serialize_bool>
 8010370:	4770      	bx	lr
 8010372:	bf00      	nop

08010374 <_SetBool_Response__cdr_deserialize>:
 8010374:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010376:	460c      	mov	r4, r1
 8010378:	b083      	sub	sp, #12
 801037a:	b1b9      	cbz	r1, 80103ac <_SetBool_Response__cdr_deserialize+0x38>
 801037c:	4606      	mov	r6, r0
 801037e:	f7fb fba9 	bl	800bad4 <ucdr_deserialize_bool>
 8010382:	68e7      	ldr	r7, [r4, #12]
 8010384:	6861      	ldr	r1, [r4, #4]
 8010386:	ab01      	add	r3, sp, #4
 8010388:	463a      	mov	r2, r7
 801038a:	4630      	mov	r0, r6
 801038c:	f000 fbe6 	bl	8010b5c <ucdr_deserialize_sequence_char>
 8010390:	9b01      	ldr	r3, [sp, #4]
 8010392:	4605      	mov	r5, r0
 8010394:	b920      	cbnz	r0, 80103a0 <_SetBool_Response__cdr_deserialize+0x2c>
 8010396:	429f      	cmp	r7, r3
 8010398:	d30c      	bcc.n	80103b4 <_SetBool_Response__cdr_deserialize+0x40>
 801039a:	4628      	mov	r0, r5
 801039c:	b003      	add	sp, #12
 801039e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80103a0:	b103      	cbz	r3, 80103a4 <_SetBool_Response__cdr_deserialize+0x30>
 80103a2:	3b01      	subs	r3, #1
 80103a4:	4628      	mov	r0, r5
 80103a6:	60a3      	str	r3, [r4, #8]
 80103a8:	b003      	add	sp, #12
 80103aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80103ac:	460d      	mov	r5, r1
 80103ae:	4628      	mov	r0, r5
 80103b0:	b003      	add	sp, #12
 80103b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80103b4:	2101      	movs	r1, #1
 80103b6:	75b0      	strb	r0, [r6, #22]
 80103b8:	7571      	strb	r1, [r6, #21]
 80103ba:	4630      	mov	r0, r6
 80103bc:	60a5      	str	r5, [r4, #8]
 80103be:	f7fc fe9d 	bl	800d0fc <ucdr_align_to>
 80103c2:	4630      	mov	r0, r6
 80103c4:	9901      	ldr	r1, [sp, #4]
 80103c6:	f7fc fecf 	bl	800d168 <ucdr_advance_buffer>
 80103ca:	4628      	mov	r0, r5
 80103cc:	b003      	add	sp, #12
 80103ce:	bdf0      	pop	{r4, r5, r6, r7, pc}

080103d0 <_SetBool_Response__cdr_serialize>:
 80103d0:	b1e0      	cbz	r0, 801040c <_SetBool_Response__cdr_serialize+0x3c>
 80103d2:	b570      	push	{r4, r5, r6, lr}
 80103d4:	460d      	mov	r5, r1
 80103d6:	4604      	mov	r4, r0
 80103d8:	7801      	ldrb	r1, [r0, #0]
 80103da:	4628      	mov	r0, r5
 80103dc:	f7fb fb64 	bl	800baa8 <ucdr_serialize_bool>
 80103e0:	6866      	ldr	r6, [r4, #4]
 80103e2:	b156      	cbz	r6, 80103fa <_SetBool_Response__cdr_serialize+0x2a>
 80103e4:	4630      	mov	r0, r6
 80103e6:	f7ef ff25 	bl	8000234 <strlen>
 80103ea:	4631      	mov	r1, r6
 80103ec:	60a0      	str	r0, [r4, #8]
 80103ee:	1c42      	adds	r2, r0, #1
 80103f0:	4628      	mov	r0, r5
 80103f2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80103f6:	f000 bb9f 	b.w	8010b38 <ucdr_serialize_sequence_char>
 80103fa:	4630      	mov	r0, r6
 80103fc:	60a0      	str	r0, [r4, #8]
 80103fe:	4632      	mov	r2, r6
 8010400:	4631      	mov	r1, r6
 8010402:	4628      	mov	r0, r5
 8010404:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010408:	f000 bb96 	b.w	8010b38 <ucdr_serialize_sequence_char>
 801040c:	4770      	bx	lr
 801040e:	bf00      	nop

08010410 <_SetBool_Request__get_serialized_size>:
 8010410:	b130      	cbz	r0, 8010420 <_SetBool_Request__get_serialized_size+0x10>
 8010412:	b508      	push	{r3, lr}
 8010414:	2101      	movs	r1, #1
 8010416:	2000      	movs	r0, #0
 8010418:	f7fc fe5a 	bl	800d0d0 <ucdr_alignment>
 801041c:	3001      	adds	r0, #1
 801041e:	bd08      	pop	{r3, pc}
 8010420:	4770      	bx	lr
 8010422:	bf00      	nop

08010424 <_SetBool_Response__max_serialized_size>:
 8010424:	b508      	push	{r3, lr}
 8010426:	2101      	movs	r1, #1
 8010428:	2000      	movs	r0, #0
 801042a:	f7fc fe51 	bl	800d0d0 <ucdr_alignment>
 801042e:	3001      	adds	r0, #1
 8010430:	bd08      	pop	{r3, pc}
 8010432:	bf00      	nop

08010434 <_SetBool_Response__get_serialized_size>:
 8010434:	b538      	push	{r3, r4, r5, lr}
 8010436:	4604      	mov	r4, r0
 8010438:	b160      	cbz	r0, 8010454 <_SetBool_Response__get_serialized_size+0x20>
 801043a:	2101      	movs	r1, #1
 801043c:	2000      	movs	r0, #0
 801043e:	f7fc fe47 	bl	800d0d0 <ucdr_alignment>
 8010442:	1c45      	adds	r5, r0, #1
 8010444:	2104      	movs	r1, #4
 8010446:	4628      	mov	r0, r5
 8010448:	f7fc fe42 	bl	800d0d0 <ucdr_alignment>
 801044c:	68a3      	ldr	r3, [r4, #8]
 801044e:	3305      	adds	r3, #5
 8010450:	4418      	add	r0, r3
 8010452:	4428      	add	r0, r5
 8010454:	bd38      	pop	{r3, r4, r5, pc}
 8010456:	bf00      	nop

08010458 <rosidl_typesupport_microxrcedds_c__get_service_type_support_handle__std_srvs__srv__SetBool>:
 8010458:	4800      	ldr	r0, [pc, #0]	@ (801045c <rosidl_typesupport_microxrcedds_c__get_service_type_support_handle__std_srvs__srv__SetBool+0x4>)
 801045a:	4770      	bx	lr
 801045c:	20000788 	.word	0x20000788

08010460 <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_init_function>:
 8010460:	f008 b972 	b.w	8018748 <builtin_interfaces__msg__Time__init>

08010464 <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_fini_function>:
 8010464:	f008 b974 	b.w	8018750 <builtin_interfaces__msg__Time__fini>

08010468 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 8010468:	4b04      	ldr	r3, [pc, #16]	@ (801047c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 801046a:	681a      	ldr	r2, [r3, #0]
 801046c:	b10a      	cbz	r2, 8010472 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0xa>
 801046e:	4803      	ldr	r0, [pc, #12]	@ (801047c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 8010470:	4770      	bx	lr
 8010472:	4a03      	ldr	r2, [pc, #12]	@ (8010480 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x18>)
 8010474:	4801      	ldr	r0, [pc, #4]	@ (801047c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 8010476:	6812      	ldr	r2, [r2, #0]
 8010478:	601a      	str	r2, [r3, #0]
 801047a:	4770      	bx	lr
 801047c:	2000085c 	.word	0x2000085c
 8010480:	200003b8 	.word	0x200003b8

08010484 <get_serialized_size_builtin_interfaces__msg__Time>:
 8010484:	b180      	cbz	r0, 80104a8 <get_serialized_size_builtin_interfaces__msg__Time+0x24>
 8010486:	b538      	push	{r3, r4, r5, lr}
 8010488:	460d      	mov	r5, r1
 801048a:	4628      	mov	r0, r5
 801048c:	2104      	movs	r1, #4
 801048e:	f7fc fe1f 	bl	800d0d0 <ucdr_alignment>
 8010492:	1d2b      	adds	r3, r5, #4
 8010494:	181c      	adds	r4, r3, r0
 8010496:	2104      	movs	r1, #4
 8010498:	4620      	mov	r0, r4
 801049a:	f7fc fe19 	bl	800d0d0 <ucdr_alignment>
 801049e:	f1c5 0504 	rsb	r5, r5, #4
 80104a2:	4428      	add	r0, r5
 80104a4:	4420      	add	r0, r4
 80104a6:	bd38      	pop	{r3, r4, r5, pc}
 80104a8:	4770      	bx	lr
 80104aa:	bf00      	nop

080104ac <_Time__cdr_deserialize>:
 80104ac:	b538      	push	{r3, r4, r5, lr}
 80104ae:	460c      	mov	r4, r1
 80104b0:	b141      	cbz	r1, 80104c4 <_Time__cdr_deserialize+0x18>
 80104b2:	4605      	mov	r5, r0
 80104b4:	f7fc f9ee 	bl	800c894 <ucdr_deserialize_int32_t>
 80104b8:	1d21      	adds	r1, r4, #4
 80104ba:	4628      	mov	r0, r5
 80104bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80104c0:	f7fb be66 	b.w	800c190 <ucdr_deserialize_uint32_t>
 80104c4:	4608      	mov	r0, r1
 80104c6:	bd38      	pop	{r3, r4, r5, pc}

080104c8 <_Time__cdr_serialize>:
 80104c8:	b160      	cbz	r0, 80104e4 <_Time__cdr_serialize+0x1c>
 80104ca:	b538      	push	{r3, r4, r5, lr}
 80104cc:	460d      	mov	r5, r1
 80104ce:	4604      	mov	r4, r0
 80104d0:	6801      	ldr	r1, [r0, #0]
 80104d2:	4628      	mov	r0, r5
 80104d4:	f7fc f946 	bl	800c764 <ucdr_serialize_int32_t>
 80104d8:	6861      	ldr	r1, [r4, #4]
 80104da:	4628      	mov	r0, r5
 80104dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80104e0:	f7fb bd26 	b.w	800bf30 <ucdr_serialize_uint32_t>
 80104e4:	4770      	bx	lr
 80104e6:	bf00      	nop

080104e8 <_Time__get_serialized_size>:
 80104e8:	b160      	cbz	r0, 8010504 <_Time__get_serialized_size+0x1c>
 80104ea:	b510      	push	{r4, lr}
 80104ec:	2104      	movs	r1, #4
 80104ee:	2000      	movs	r0, #0
 80104f0:	f7fc fdee 	bl	800d0d0 <ucdr_alignment>
 80104f4:	1d04      	adds	r4, r0, #4
 80104f6:	2104      	movs	r1, #4
 80104f8:	4620      	mov	r0, r4
 80104fa:	f7fc fde9 	bl	800d0d0 <ucdr_alignment>
 80104fe:	3004      	adds	r0, #4
 8010500:	4420      	add	r0, r4
 8010502:	bd10      	pop	{r4, pc}
 8010504:	4770      	bx	lr
 8010506:	bf00      	nop

08010508 <_Time__max_serialized_size>:
 8010508:	b510      	push	{r4, lr}
 801050a:	2104      	movs	r1, #4
 801050c:	2000      	movs	r0, #0
 801050e:	f7fc fddf 	bl	800d0d0 <ucdr_alignment>
 8010512:	1d04      	adds	r4, r0, #4
 8010514:	2104      	movs	r1, #4
 8010516:	4620      	mov	r0, r4
 8010518:	f7fc fdda 	bl	800d0d0 <ucdr_alignment>
 801051c:	3004      	adds	r0, #4
 801051e:	4420      	add	r0, r4
 8010520:	bd10      	pop	{r4, pc}
 8010522:	bf00      	nop

08010524 <max_serialized_size_builtin_interfaces__msg__Time>:
 8010524:	b538      	push	{r3, r4, r5, lr}
 8010526:	460c      	mov	r4, r1
 8010528:	2301      	movs	r3, #1
 801052a:	7003      	strb	r3, [r0, #0]
 801052c:	2104      	movs	r1, #4
 801052e:	4620      	mov	r0, r4
 8010530:	f7fc fdce 	bl	800d0d0 <ucdr_alignment>
 8010534:	1d25      	adds	r5, r4, #4
 8010536:	4405      	add	r5, r0
 8010538:	2104      	movs	r1, #4
 801053a:	4628      	mov	r0, r5
 801053c:	f7fc fdc8 	bl	800d0d0 <ucdr_alignment>
 8010540:	f1c4 0404 	rsb	r4, r4, #4
 8010544:	4420      	add	r0, r4
 8010546:	4428      	add	r0, r5
 8010548:	bd38      	pop	{r3, r4, r5, pc}
 801054a:	bf00      	nop

0801054c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 801054c:	4800      	ldr	r0, [pc, #0]	@ (8010550 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x4>)
 801054e:	4770      	bx	lr
 8010550:	20000868 	.word	0x20000868

08010554 <geometry_msgs__msg__Twist__init>:
 8010554:	b570      	push	{r4, r5, r6, lr}
 8010556:	4605      	mov	r5, r0
 8010558:	b1a8      	cbz	r0, 8010586 <geometry_msgs__msg__Twist__init+0x32>
 801055a:	f000 f82b 	bl	80105b4 <geometry_msgs__msg__Vector3__init>
 801055e:	4604      	mov	r4, r0
 8010560:	b140      	cbz	r0, 8010574 <geometry_msgs__msg__Twist__init+0x20>
 8010562:	f105 0618 	add.w	r6, r5, #24
 8010566:	4630      	mov	r0, r6
 8010568:	f000 f824 	bl	80105b4 <geometry_msgs__msg__Vector3__init>
 801056c:	4604      	mov	r4, r0
 801056e:	b168      	cbz	r0, 801058c <geometry_msgs__msg__Twist__init+0x38>
 8010570:	4620      	mov	r0, r4
 8010572:	bd70      	pop	{r4, r5, r6, pc}
 8010574:	4628      	mov	r0, r5
 8010576:	f000 f821 	bl	80105bc <geometry_msgs__msg__Vector3__fini>
 801057a:	f105 0018 	add.w	r0, r5, #24
 801057e:	f000 f81d 	bl	80105bc <geometry_msgs__msg__Vector3__fini>
 8010582:	4620      	mov	r0, r4
 8010584:	bd70      	pop	{r4, r5, r6, pc}
 8010586:	4604      	mov	r4, r0
 8010588:	4620      	mov	r0, r4
 801058a:	bd70      	pop	{r4, r5, r6, pc}
 801058c:	4628      	mov	r0, r5
 801058e:	f000 f815 	bl	80105bc <geometry_msgs__msg__Vector3__fini>
 8010592:	4630      	mov	r0, r6
 8010594:	f000 f812 	bl	80105bc <geometry_msgs__msg__Vector3__fini>
 8010598:	e7ea      	b.n	8010570 <geometry_msgs__msg__Twist__init+0x1c>
 801059a:	bf00      	nop

0801059c <geometry_msgs__msg__Twist__fini>:
 801059c:	b148      	cbz	r0, 80105b2 <geometry_msgs__msg__Twist__fini+0x16>
 801059e:	b510      	push	{r4, lr}
 80105a0:	4604      	mov	r4, r0
 80105a2:	f000 f80b 	bl	80105bc <geometry_msgs__msg__Vector3__fini>
 80105a6:	f104 0018 	add.w	r0, r4, #24
 80105aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80105ae:	f000 b805 	b.w	80105bc <geometry_msgs__msg__Vector3__fini>
 80105b2:	4770      	bx	lr

080105b4 <geometry_msgs__msg__Vector3__init>:
 80105b4:	3800      	subs	r0, #0
 80105b6:	bf18      	it	ne
 80105b8:	2001      	movne	r0, #1
 80105ba:	4770      	bx	lr

080105bc <geometry_msgs__msg__Vector3__fini>:
 80105bc:	4770      	bx	lr
 80105be:	bf00      	nop

080105c0 <geometry_msgs__msg__Quaternion__rosidl_typesupport_introspection_c__Quaternion_init_function>:
 80105c0:	f008 b8ca 	b.w	8018758 <geometry_msgs__msg__Quaternion__init>

080105c4 <geometry_msgs__msg__Quaternion__rosidl_typesupport_introspection_c__Quaternion_fini_function>:
 80105c4:	f008 b8dc 	b.w	8018780 <geometry_msgs__msg__Quaternion__fini>

080105c8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>:
 80105c8:	4b04      	ldr	r3, [pc, #16]	@ (80105dc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 80105ca:	681a      	ldr	r2, [r3, #0]
 80105cc:	b10a      	cbz	r2, 80105d2 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0xa>
 80105ce:	4803      	ldr	r0, [pc, #12]	@ (80105dc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 80105d0:	4770      	bx	lr
 80105d2:	4a03      	ldr	r2, [pc, #12]	@ (80105e0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x18>)
 80105d4:	4801      	ldr	r0, [pc, #4]	@ (80105dc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 80105d6:	6812      	ldr	r2, [r2, #0]
 80105d8:	601a      	str	r2, [r3, #0]
 80105da:	4770      	bx	lr
 80105dc:	20000980 	.word	0x20000980
 80105e0:	200003b8 	.word	0x200003b8

080105e4 <get_serialized_size_geometry_msgs__msg__Quaternion>:
 80105e4:	b1f0      	cbz	r0, 8010624 <get_serialized_size_geometry_msgs__msg__Quaternion+0x40>
 80105e6:	b570      	push	{r4, r5, r6, lr}
 80105e8:	460d      	mov	r5, r1
 80105ea:	4628      	mov	r0, r5
 80105ec:	2108      	movs	r1, #8
 80105ee:	f7fc fd6f 	bl	800d0d0 <ucdr_alignment>
 80105f2:	f105 0308 	add.w	r3, r5, #8
 80105f6:	181e      	adds	r6, r3, r0
 80105f8:	2108      	movs	r1, #8
 80105fa:	4630      	mov	r0, r6
 80105fc:	f7fc fd68 	bl	800d0d0 <ucdr_alignment>
 8010600:	f100 0408 	add.w	r4, r0, #8
 8010604:	4434      	add	r4, r6
 8010606:	2108      	movs	r1, #8
 8010608:	4620      	mov	r0, r4
 801060a:	f7fc fd61 	bl	800d0d0 <ucdr_alignment>
 801060e:	3008      	adds	r0, #8
 8010610:	4404      	add	r4, r0
 8010612:	2108      	movs	r1, #8
 8010614:	4620      	mov	r0, r4
 8010616:	f7fc fd5b 	bl	800d0d0 <ucdr_alignment>
 801061a:	f1c5 0508 	rsb	r5, r5, #8
 801061e:	4428      	add	r0, r5
 8010620:	4420      	add	r0, r4
 8010622:	bd70      	pop	{r4, r5, r6, pc}
 8010624:	4770      	bx	lr
 8010626:	bf00      	nop

08010628 <_Quaternion__cdr_deserialize>:
 8010628:	b538      	push	{r3, r4, r5, lr}
 801062a:	460c      	mov	r4, r1
 801062c:	b199      	cbz	r1, 8010656 <_Quaternion__cdr_deserialize+0x2e>
 801062e:	4605      	mov	r5, r0
 8010630:	f7fc fb62 	bl	800ccf8 <ucdr_deserialize_double>
 8010634:	f104 0108 	add.w	r1, r4, #8
 8010638:	4628      	mov	r0, r5
 801063a:	f7fc fb5d 	bl	800ccf8 <ucdr_deserialize_double>
 801063e:	f104 0110 	add.w	r1, r4, #16
 8010642:	4628      	mov	r0, r5
 8010644:	f7fc fb58 	bl	800ccf8 <ucdr_deserialize_double>
 8010648:	f104 0118 	add.w	r1, r4, #24
 801064c:	4628      	mov	r0, r5
 801064e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010652:	f7fc bb51 	b.w	800ccf8 <ucdr_deserialize_double>
 8010656:	4608      	mov	r0, r1
 8010658:	bd38      	pop	{r3, r4, r5, pc}
 801065a:	bf00      	nop

0801065c <_Quaternion__cdr_serialize>:
 801065c:	b1c0      	cbz	r0, 8010690 <_Quaternion__cdr_serialize+0x34>
 801065e:	b538      	push	{r3, r4, r5, lr}
 8010660:	ed90 0b00 	vldr	d0, [r0]
 8010664:	460d      	mov	r5, r1
 8010666:	4604      	mov	r4, r0
 8010668:	4608      	mov	r0, r1
 801066a:	f7fc f9a3 	bl	800c9b4 <ucdr_serialize_double>
 801066e:	ed94 0b02 	vldr	d0, [r4, #8]
 8010672:	4628      	mov	r0, r5
 8010674:	f7fc f99e 	bl	800c9b4 <ucdr_serialize_double>
 8010678:	ed94 0b04 	vldr	d0, [r4, #16]
 801067c:	4628      	mov	r0, r5
 801067e:	f7fc f999 	bl	800c9b4 <ucdr_serialize_double>
 8010682:	ed94 0b06 	vldr	d0, [r4, #24]
 8010686:	4628      	mov	r0, r5
 8010688:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801068c:	f7fc b992 	b.w	800c9b4 <ucdr_serialize_double>
 8010690:	4770      	bx	lr
 8010692:	bf00      	nop

08010694 <_Quaternion__get_serialized_size>:
 8010694:	b1d0      	cbz	r0, 80106cc <_Quaternion__get_serialized_size+0x38>
 8010696:	b538      	push	{r3, r4, r5, lr}
 8010698:	2108      	movs	r1, #8
 801069a:	2000      	movs	r0, #0
 801069c:	f7fc fd18 	bl	800d0d0 <ucdr_alignment>
 80106a0:	f100 0508 	add.w	r5, r0, #8
 80106a4:	2108      	movs	r1, #8
 80106a6:	4628      	mov	r0, r5
 80106a8:	f7fc fd12 	bl	800d0d0 <ucdr_alignment>
 80106ac:	f100 0408 	add.w	r4, r0, #8
 80106b0:	442c      	add	r4, r5
 80106b2:	2108      	movs	r1, #8
 80106b4:	4620      	mov	r0, r4
 80106b6:	f7fc fd0b 	bl	800d0d0 <ucdr_alignment>
 80106ba:	3008      	adds	r0, #8
 80106bc:	4404      	add	r4, r0
 80106be:	2108      	movs	r1, #8
 80106c0:	4620      	mov	r0, r4
 80106c2:	f7fc fd05 	bl	800d0d0 <ucdr_alignment>
 80106c6:	3008      	adds	r0, #8
 80106c8:	4420      	add	r0, r4
 80106ca:	bd38      	pop	{r3, r4, r5, pc}
 80106cc:	4770      	bx	lr
 80106ce:	bf00      	nop

080106d0 <_Quaternion__max_serialized_size>:
 80106d0:	b538      	push	{r3, r4, r5, lr}
 80106d2:	2108      	movs	r1, #8
 80106d4:	2000      	movs	r0, #0
 80106d6:	f7fc fcfb 	bl	800d0d0 <ucdr_alignment>
 80106da:	f100 0508 	add.w	r5, r0, #8
 80106de:	2108      	movs	r1, #8
 80106e0:	4628      	mov	r0, r5
 80106e2:	f7fc fcf5 	bl	800d0d0 <ucdr_alignment>
 80106e6:	f100 0408 	add.w	r4, r0, #8
 80106ea:	442c      	add	r4, r5
 80106ec:	2108      	movs	r1, #8
 80106ee:	4620      	mov	r0, r4
 80106f0:	f7fc fcee 	bl	800d0d0 <ucdr_alignment>
 80106f4:	3008      	adds	r0, #8
 80106f6:	4404      	add	r4, r0
 80106f8:	2108      	movs	r1, #8
 80106fa:	4620      	mov	r0, r4
 80106fc:	f7fc fce8 	bl	800d0d0 <ucdr_alignment>
 8010700:	3008      	adds	r0, #8
 8010702:	4420      	add	r0, r4
 8010704:	bd38      	pop	{r3, r4, r5, pc}
 8010706:	bf00      	nop

08010708 <max_serialized_size_geometry_msgs__msg__Quaternion>:
 8010708:	b570      	push	{r4, r5, r6, lr}
 801070a:	2301      	movs	r3, #1
 801070c:	460c      	mov	r4, r1
 801070e:	7003      	strb	r3, [r0, #0]
 8010710:	2108      	movs	r1, #8
 8010712:	4620      	mov	r0, r4
 8010714:	f7fc fcdc 	bl	800d0d0 <ucdr_alignment>
 8010718:	f104 0508 	add.w	r5, r4, #8
 801071c:	1946      	adds	r6, r0, r5
 801071e:	2108      	movs	r1, #8
 8010720:	4630      	mov	r0, r6
 8010722:	f7fc fcd5 	bl	800d0d0 <ucdr_alignment>
 8010726:	f100 0508 	add.w	r5, r0, #8
 801072a:	4435      	add	r5, r6
 801072c:	2108      	movs	r1, #8
 801072e:	4628      	mov	r0, r5
 8010730:	f7fc fcce 	bl	800d0d0 <ucdr_alignment>
 8010734:	3008      	adds	r0, #8
 8010736:	4405      	add	r5, r0
 8010738:	2108      	movs	r1, #8
 801073a:	4628      	mov	r0, r5
 801073c:	f7fc fcc8 	bl	800d0d0 <ucdr_alignment>
 8010740:	f1c4 0408 	rsb	r4, r4, #8
 8010744:	4420      	add	r0, r4
 8010746:	4428      	add	r0, r5
 8010748:	bd70      	pop	{r4, r5, r6, pc}
 801074a:	bf00      	nop

0801074c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>:
 801074c:	4800      	ldr	r0, [pc, #0]	@ (8010750 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x4>)
 801074e:	4770      	bx	lr
 8010750:	2000098c 	.word	0x2000098c

08010754 <imu_interfaces__srv__ImuCalibration_Request__init>:
 8010754:	b538      	push	{r3, r4, r5, lr}
 8010756:	4604      	mov	r4, r0
 8010758:	b128      	cbz	r0, 8010766 <imu_interfaces__srv__ImuCalibration_Request__init+0x12>
 801075a:	f007 ff3d 	bl	80185d8 <sensor_msgs__msg__Imu__init>
 801075e:	4605      	mov	r5, r0
 8010760:	b120      	cbz	r0, 801076c <imu_interfaces__srv__ImuCalibration_Request__init+0x18>
 8010762:	4628      	mov	r0, r5
 8010764:	bd38      	pop	{r3, r4, r5, pc}
 8010766:	4605      	mov	r5, r0
 8010768:	4628      	mov	r0, r5
 801076a:	bd38      	pop	{r3, r4, r5, pc}
 801076c:	4620      	mov	r0, r4
 801076e:	f007 ff89 	bl	8018684 <sensor_msgs__msg__Imu__fini>
 8010772:	4628      	mov	r0, r5
 8010774:	bd38      	pop	{r3, r4, r5, pc}
 8010776:	bf00      	nop

08010778 <imu_interfaces__srv__ImuCalibration_Request__fini>:
 8010778:	b108      	cbz	r0, 801077e <imu_interfaces__srv__ImuCalibration_Request__fini+0x6>
 801077a:	f007 bf83 	b.w	8018684 <sensor_msgs__msg__Imu__fini>
 801077e:	4770      	bx	lr

08010780 <imu_interfaces__srv__ImuCalibration_Response__init>:
 8010780:	3800      	subs	r0, #0
 8010782:	bf18      	it	ne
 8010784:	2001      	movne	r0, #1
 8010786:	4770      	bx	lr

08010788 <imu_interfaces__srv__ImuCalibration_Response__fini>:
 8010788:	4770      	bx	lr
 801078a:	bf00      	nop

0801078c <ucdr_serialize_endian_array_char>:
 801078c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010790:	4619      	mov	r1, r3
 8010792:	461f      	mov	r7, r3
 8010794:	4605      	mov	r5, r0
 8010796:	4690      	mov	r8, r2
 8010798:	f7fc fc42 	bl	800d020 <ucdr_check_buffer_available_for>
 801079c:	b9e0      	cbnz	r0, 80107d8 <ucdr_serialize_endian_array_char+0x4c>
 801079e:	463e      	mov	r6, r7
 80107a0:	e009      	b.n	80107b6 <ucdr_serialize_endian_array_char+0x2a>
 80107a2:	68a8      	ldr	r0, [r5, #8]
 80107a4:	f009 ff2f 	bl	801a606 <memcpy>
 80107a8:	68ab      	ldr	r3, [r5, #8]
 80107aa:	6928      	ldr	r0, [r5, #16]
 80107ac:	4423      	add	r3, r4
 80107ae:	4420      	add	r0, r4
 80107b0:	1b36      	subs	r6, r6, r4
 80107b2:	60ab      	str	r3, [r5, #8]
 80107b4:	6128      	str	r0, [r5, #16]
 80107b6:	4631      	mov	r1, r6
 80107b8:	2201      	movs	r2, #1
 80107ba:	4628      	mov	r0, r5
 80107bc:	f7fc fcb8 	bl	800d130 <ucdr_check_final_buffer_behavior_array>
 80107c0:	1bb9      	subs	r1, r7, r6
 80107c2:	4441      	add	r1, r8
 80107c4:	4604      	mov	r4, r0
 80107c6:	4602      	mov	r2, r0
 80107c8:	2800      	cmp	r0, #0
 80107ca:	d1ea      	bne.n	80107a2 <ucdr_serialize_endian_array_char+0x16>
 80107cc:	2301      	movs	r3, #1
 80107ce:	7da8      	ldrb	r0, [r5, #22]
 80107d0:	756b      	strb	r3, [r5, #21]
 80107d2:	4058      	eors	r0, r3
 80107d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80107d8:	463a      	mov	r2, r7
 80107da:	68a8      	ldr	r0, [r5, #8]
 80107dc:	4641      	mov	r1, r8
 80107de:	f009 ff12 	bl	801a606 <memcpy>
 80107e2:	68aa      	ldr	r2, [r5, #8]
 80107e4:	692b      	ldr	r3, [r5, #16]
 80107e6:	443a      	add	r2, r7
 80107e8:	443b      	add	r3, r7
 80107ea:	60aa      	str	r2, [r5, #8]
 80107ec:	612b      	str	r3, [r5, #16]
 80107ee:	e7ed      	b.n	80107cc <ucdr_serialize_endian_array_char+0x40>

080107f0 <ucdr_deserialize_endian_array_char>:
 80107f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80107f4:	4619      	mov	r1, r3
 80107f6:	461f      	mov	r7, r3
 80107f8:	4605      	mov	r5, r0
 80107fa:	4690      	mov	r8, r2
 80107fc:	f7fc fc10 	bl	800d020 <ucdr_check_buffer_available_for>
 8010800:	b9e0      	cbnz	r0, 801083c <ucdr_deserialize_endian_array_char+0x4c>
 8010802:	463e      	mov	r6, r7
 8010804:	e009      	b.n	801081a <ucdr_deserialize_endian_array_char+0x2a>
 8010806:	68a9      	ldr	r1, [r5, #8]
 8010808:	f009 fefd 	bl	801a606 <memcpy>
 801080c:	68ab      	ldr	r3, [r5, #8]
 801080e:	6928      	ldr	r0, [r5, #16]
 8010810:	4423      	add	r3, r4
 8010812:	4420      	add	r0, r4
 8010814:	1b36      	subs	r6, r6, r4
 8010816:	60ab      	str	r3, [r5, #8]
 8010818:	6128      	str	r0, [r5, #16]
 801081a:	2201      	movs	r2, #1
 801081c:	4631      	mov	r1, r6
 801081e:	4628      	mov	r0, r5
 8010820:	f7fc fc86 	bl	800d130 <ucdr_check_final_buffer_behavior_array>
 8010824:	4604      	mov	r4, r0
 8010826:	1bb8      	subs	r0, r7, r6
 8010828:	4440      	add	r0, r8
 801082a:	4622      	mov	r2, r4
 801082c:	2c00      	cmp	r4, #0
 801082e:	d1ea      	bne.n	8010806 <ucdr_deserialize_endian_array_char+0x16>
 8010830:	2301      	movs	r3, #1
 8010832:	7da8      	ldrb	r0, [r5, #22]
 8010834:	756b      	strb	r3, [r5, #21]
 8010836:	4058      	eors	r0, r3
 8010838:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801083c:	463a      	mov	r2, r7
 801083e:	68a9      	ldr	r1, [r5, #8]
 8010840:	4640      	mov	r0, r8
 8010842:	f009 fee0 	bl	801a606 <memcpy>
 8010846:	68aa      	ldr	r2, [r5, #8]
 8010848:	692b      	ldr	r3, [r5, #16]
 801084a:	443a      	add	r2, r7
 801084c:	443b      	add	r3, r7
 801084e:	60aa      	str	r2, [r5, #8]
 8010850:	612b      	str	r3, [r5, #16]
 8010852:	e7ed      	b.n	8010830 <ucdr_deserialize_endian_array_char+0x40>

08010854 <ucdr_serialize_array_uint8_t>:
 8010854:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010858:	4688      	mov	r8, r1
 801085a:	4611      	mov	r1, r2
 801085c:	4617      	mov	r7, r2
 801085e:	4605      	mov	r5, r0
 8010860:	f7fc fbde 	bl	800d020 <ucdr_check_buffer_available_for>
 8010864:	b9e0      	cbnz	r0, 80108a0 <ucdr_serialize_array_uint8_t+0x4c>
 8010866:	463e      	mov	r6, r7
 8010868:	e009      	b.n	801087e <ucdr_serialize_array_uint8_t+0x2a>
 801086a:	68a8      	ldr	r0, [r5, #8]
 801086c:	f009 fecb 	bl	801a606 <memcpy>
 8010870:	68aa      	ldr	r2, [r5, #8]
 8010872:	692b      	ldr	r3, [r5, #16]
 8010874:	4422      	add	r2, r4
 8010876:	4423      	add	r3, r4
 8010878:	1b36      	subs	r6, r6, r4
 801087a:	60aa      	str	r2, [r5, #8]
 801087c:	612b      	str	r3, [r5, #16]
 801087e:	4631      	mov	r1, r6
 8010880:	2201      	movs	r2, #1
 8010882:	4628      	mov	r0, r5
 8010884:	f7fc fc54 	bl	800d130 <ucdr_check_final_buffer_behavior_array>
 8010888:	1bb9      	subs	r1, r7, r6
 801088a:	4441      	add	r1, r8
 801088c:	4604      	mov	r4, r0
 801088e:	4602      	mov	r2, r0
 8010890:	2800      	cmp	r0, #0
 8010892:	d1ea      	bne.n	801086a <ucdr_serialize_array_uint8_t+0x16>
 8010894:	2301      	movs	r3, #1
 8010896:	7da8      	ldrb	r0, [r5, #22]
 8010898:	756b      	strb	r3, [r5, #21]
 801089a:	4058      	eors	r0, r3
 801089c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80108a0:	463a      	mov	r2, r7
 80108a2:	68a8      	ldr	r0, [r5, #8]
 80108a4:	4641      	mov	r1, r8
 80108a6:	f009 feae 	bl	801a606 <memcpy>
 80108aa:	68aa      	ldr	r2, [r5, #8]
 80108ac:	692b      	ldr	r3, [r5, #16]
 80108ae:	443a      	add	r2, r7
 80108b0:	443b      	add	r3, r7
 80108b2:	60aa      	str	r2, [r5, #8]
 80108b4:	612b      	str	r3, [r5, #16]
 80108b6:	e7ed      	b.n	8010894 <ucdr_serialize_array_uint8_t+0x40>

080108b8 <ucdr_serialize_endian_array_uint8_t>:
 80108b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80108bc:	4619      	mov	r1, r3
 80108be:	461f      	mov	r7, r3
 80108c0:	4605      	mov	r5, r0
 80108c2:	4690      	mov	r8, r2
 80108c4:	f7fc fbac 	bl	800d020 <ucdr_check_buffer_available_for>
 80108c8:	b9e0      	cbnz	r0, 8010904 <ucdr_serialize_endian_array_uint8_t+0x4c>
 80108ca:	463e      	mov	r6, r7
 80108cc:	e009      	b.n	80108e2 <ucdr_serialize_endian_array_uint8_t+0x2a>
 80108ce:	68a8      	ldr	r0, [r5, #8]
 80108d0:	f009 fe99 	bl	801a606 <memcpy>
 80108d4:	68ab      	ldr	r3, [r5, #8]
 80108d6:	6928      	ldr	r0, [r5, #16]
 80108d8:	4423      	add	r3, r4
 80108da:	4420      	add	r0, r4
 80108dc:	1b36      	subs	r6, r6, r4
 80108de:	60ab      	str	r3, [r5, #8]
 80108e0:	6128      	str	r0, [r5, #16]
 80108e2:	4631      	mov	r1, r6
 80108e4:	2201      	movs	r2, #1
 80108e6:	4628      	mov	r0, r5
 80108e8:	f7fc fc22 	bl	800d130 <ucdr_check_final_buffer_behavior_array>
 80108ec:	1bb9      	subs	r1, r7, r6
 80108ee:	4441      	add	r1, r8
 80108f0:	4604      	mov	r4, r0
 80108f2:	4602      	mov	r2, r0
 80108f4:	2800      	cmp	r0, #0
 80108f6:	d1ea      	bne.n	80108ce <ucdr_serialize_endian_array_uint8_t+0x16>
 80108f8:	2301      	movs	r3, #1
 80108fa:	7da8      	ldrb	r0, [r5, #22]
 80108fc:	756b      	strb	r3, [r5, #21]
 80108fe:	4058      	eors	r0, r3
 8010900:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010904:	463a      	mov	r2, r7
 8010906:	68a8      	ldr	r0, [r5, #8]
 8010908:	4641      	mov	r1, r8
 801090a:	f009 fe7c 	bl	801a606 <memcpy>
 801090e:	68aa      	ldr	r2, [r5, #8]
 8010910:	692b      	ldr	r3, [r5, #16]
 8010912:	443a      	add	r2, r7
 8010914:	443b      	add	r3, r7
 8010916:	60aa      	str	r2, [r5, #8]
 8010918:	612b      	str	r3, [r5, #16]
 801091a:	e7ed      	b.n	80108f8 <ucdr_serialize_endian_array_uint8_t+0x40>

0801091c <ucdr_deserialize_array_uint8_t>:
 801091c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010920:	4688      	mov	r8, r1
 8010922:	4611      	mov	r1, r2
 8010924:	4617      	mov	r7, r2
 8010926:	4605      	mov	r5, r0
 8010928:	f7fc fb7a 	bl	800d020 <ucdr_check_buffer_available_for>
 801092c:	b9e0      	cbnz	r0, 8010968 <ucdr_deserialize_array_uint8_t+0x4c>
 801092e:	463e      	mov	r6, r7
 8010930:	e009      	b.n	8010946 <ucdr_deserialize_array_uint8_t+0x2a>
 8010932:	68a9      	ldr	r1, [r5, #8]
 8010934:	f009 fe67 	bl	801a606 <memcpy>
 8010938:	68aa      	ldr	r2, [r5, #8]
 801093a:	692b      	ldr	r3, [r5, #16]
 801093c:	4422      	add	r2, r4
 801093e:	4423      	add	r3, r4
 8010940:	1b36      	subs	r6, r6, r4
 8010942:	60aa      	str	r2, [r5, #8]
 8010944:	612b      	str	r3, [r5, #16]
 8010946:	2201      	movs	r2, #1
 8010948:	4631      	mov	r1, r6
 801094a:	4628      	mov	r0, r5
 801094c:	f7fc fbf0 	bl	800d130 <ucdr_check_final_buffer_behavior_array>
 8010950:	4604      	mov	r4, r0
 8010952:	1bb8      	subs	r0, r7, r6
 8010954:	4440      	add	r0, r8
 8010956:	4622      	mov	r2, r4
 8010958:	2c00      	cmp	r4, #0
 801095a:	d1ea      	bne.n	8010932 <ucdr_deserialize_array_uint8_t+0x16>
 801095c:	2301      	movs	r3, #1
 801095e:	7da8      	ldrb	r0, [r5, #22]
 8010960:	756b      	strb	r3, [r5, #21]
 8010962:	4058      	eors	r0, r3
 8010964:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010968:	463a      	mov	r2, r7
 801096a:	68a9      	ldr	r1, [r5, #8]
 801096c:	4640      	mov	r0, r8
 801096e:	f009 fe4a 	bl	801a606 <memcpy>
 8010972:	68aa      	ldr	r2, [r5, #8]
 8010974:	692b      	ldr	r3, [r5, #16]
 8010976:	443a      	add	r2, r7
 8010978:	443b      	add	r3, r7
 801097a:	60aa      	str	r2, [r5, #8]
 801097c:	612b      	str	r3, [r5, #16]
 801097e:	e7ed      	b.n	801095c <ucdr_deserialize_array_uint8_t+0x40>

08010980 <ucdr_deserialize_endian_array_uint8_t>:
 8010980:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010984:	4619      	mov	r1, r3
 8010986:	461f      	mov	r7, r3
 8010988:	4605      	mov	r5, r0
 801098a:	4690      	mov	r8, r2
 801098c:	f7fc fb48 	bl	800d020 <ucdr_check_buffer_available_for>
 8010990:	b9e0      	cbnz	r0, 80109cc <ucdr_deserialize_endian_array_uint8_t+0x4c>
 8010992:	463e      	mov	r6, r7
 8010994:	e009      	b.n	80109aa <ucdr_deserialize_endian_array_uint8_t+0x2a>
 8010996:	68a9      	ldr	r1, [r5, #8]
 8010998:	f009 fe35 	bl	801a606 <memcpy>
 801099c:	68ab      	ldr	r3, [r5, #8]
 801099e:	6928      	ldr	r0, [r5, #16]
 80109a0:	4423      	add	r3, r4
 80109a2:	4420      	add	r0, r4
 80109a4:	1b36      	subs	r6, r6, r4
 80109a6:	60ab      	str	r3, [r5, #8]
 80109a8:	6128      	str	r0, [r5, #16]
 80109aa:	2201      	movs	r2, #1
 80109ac:	4631      	mov	r1, r6
 80109ae:	4628      	mov	r0, r5
 80109b0:	f7fc fbbe 	bl	800d130 <ucdr_check_final_buffer_behavior_array>
 80109b4:	4604      	mov	r4, r0
 80109b6:	1bb8      	subs	r0, r7, r6
 80109b8:	4440      	add	r0, r8
 80109ba:	4622      	mov	r2, r4
 80109bc:	2c00      	cmp	r4, #0
 80109be:	d1ea      	bne.n	8010996 <ucdr_deserialize_endian_array_uint8_t+0x16>
 80109c0:	2301      	movs	r3, #1
 80109c2:	7da8      	ldrb	r0, [r5, #22]
 80109c4:	756b      	strb	r3, [r5, #21]
 80109c6:	4058      	eors	r0, r3
 80109c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80109cc:	463a      	mov	r2, r7
 80109ce:	68a9      	ldr	r1, [r5, #8]
 80109d0:	4640      	mov	r0, r8
 80109d2:	f009 fe18 	bl	801a606 <memcpy>
 80109d6:	68aa      	ldr	r2, [r5, #8]
 80109d8:	692b      	ldr	r3, [r5, #16]
 80109da:	443a      	add	r2, r7
 80109dc:	443b      	add	r3, r7
 80109de:	60aa      	str	r2, [r5, #8]
 80109e0:	612b      	str	r3, [r5, #16]
 80109e2:	e7ed      	b.n	80109c0 <ucdr_deserialize_endian_array_uint8_t+0x40>

080109e4 <ucdr_serialize_array_double>:
 80109e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80109e8:	460e      	mov	r6, r1
 80109ea:	2108      	movs	r1, #8
 80109ec:	4604      	mov	r4, r0
 80109ee:	4617      	mov	r7, r2
 80109f0:	f7fc fb76 	bl	800d0e0 <ucdr_buffer_alignment>
 80109f4:	4601      	mov	r1, r0
 80109f6:	4620      	mov	r0, r4
 80109f8:	7d65      	ldrb	r5, [r4, #21]
 80109fa:	f7fc fbb5 	bl	800d168 <ucdr_advance_buffer>
 80109fe:	7d21      	ldrb	r1, [r4, #20]
 8010a00:	7565      	strb	r5, [r4, #21]
 8010a02:	2901      	cmp	r1, #1
 8010a04:	d010      	beq.n	8010a28 <ucdr_serialize_array_double+0x44>
 8010a06:	b157      	cbz	r7, 8010a1e <ucdr_serialize_array_double+0x3a>
 8010a08:	2500      	movs	r5, #0
 8010a0a:	e000      	b.n	8010a0e <ucdr_serialize_array_double+0x2a>
 8010a0c:	7d21      	ldrb	r1, [r4, #20]
 8010a0e:	ecb6 0b02 	vldmia	r6!, {d0}
 8010a12:	4620      	mov	r0, r4
 8010a14:	3501      	adds	r5, #1
 8010a16:	f7fc f89d 	bl	800cb54 <ucdr_serialize_endian_double>
 8010a1a:	42af      	cmp	r7, r5
 8010a1c:	d1f6      	bne.n	8010a0c <ucdr_serialize_array_double+0x28>
 8010a1e:	7da0      	ldrb	r0, [r4, #22]
 8010a20:	f080 0001 	eor.w	r0, r0, #1
 8010a24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010a28:	00ff      	lsls	r7, r7, #3
 8010a2a:	4639      	mov	r1, r7
 8010a2c:	4620      	mov	r0, r4
 8010a2e:	f7fc faf7 	bl	800d020 <ucdr_check_buffer_available_for>
 8010a32:	b9f8      	cbnz	r0, 8010a74 <ucdr_serialize_array_double+0x90>
 8010a34:	46b8      	mov	r8, r7
 8010a36:	e00a      	b.n	8010a4e <ucdr_serialize_array_double+0x6a>
 8010a38:	68a0      	ldr	r0, [r4, #8]
 8010a3a:	f009 fde4 	bl	801a606 <memcpy>
 8010a3e:	68a2      	ldr	r2, [r4, #8]
 8010a40:	6923      	ldr	r3, [r4, #16]
 8010a42:	442a      	add	r2, r5
 8010a44:	442b      	add	r3, r5
 8010a46:	eba8 0805 	sub.w	r8, r8, r5
 8010a4a:	60a2      	str	r2, [r4, #8]
 8010a4c:	6123      	str	r3, [r4, #16]
 8010a4e:	4641      	mov	r1, r8
 8010a50:	2208      	movs	r2, #8
 8010a52:	4620      	mov	r0, r4
 8010a54:	f7fc fb6c 	bl	800d130 <ucdr_check_final_buffer_behavior_array>
 8010a58:	eba7 0108 	sub.w	r1, r7, r8
 8010a5c:	4431      	add	r1, r6
 8010a5e:	4605      	mov	r5, r0
 8010a60:	4602      	mov	r2, r0
 8010a62:	2800      	cmp	r0, #0
 8010a64:	d1e8      	bne.n	8010a38 <ucdr_serialize_array_double+0x54>
 8010a66:	7da0      	ldrb	r0, [r4, #22]
 8010a68:	2308      	movs	r3, #8
 8010a6a:	7563      	strb	r3, [r4, #21]
 8010a6c:	f080 0001 	eor.w	r0, r0, #1
 8010a70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010a74:	463a      	mov	r2, r7
 8010a76:	68a0      	ldr	r0, [r4, #8]
 8010a78:	4631      	mov	r1, r6
 8010a7a:	f009 fdc4 	bl	801a606 <memcpy>
 8010a7e:	68a2      	ldr	r2, [r4, #8]
 8010a80:	6923      	ldr	r3, [r4, #16]
 8010a82:	443a      	add	r2, r7
 8010a84:	441f      	add	r7, r3
 8010a86:	60a2      	str	r2, [r4, #8]
 8010a88:	6127      	str	r7, [r4, #16]
 8010a8a:	e7ec      	b.n	8010a66 <ucdr_serialize_array_double+0x82>

08010a8c <ucdr_deserialize_array_double>:
 8010a8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010a90:	460e      	mov	r6, r1
 8010a92:	2108      	movs	r1, #8
 8010a94:	4604      	mov	r4, r0
 8010a96:	4617      	mov	r7, r2
 8010a98:	f7fc fb22 	bl	800d0e0 <ucdr_buffer_alignment>
 8010a9c:	4601      	mov	r1, r0
 8010a9e:	4620      	mov	r0, r4
 8010aa0:	7d65      	ldrb	r5, [r4, #21]
 8010aa2:	f7fc fb61 	bl	800d168 <ucdr_advance_buffer>
 8010aa6:	7d21      	ldrb	r1, [r4, #20]
 8010aa8:	7565      	strb	r5, [r4, #21]
 8010aaa:	2901      	cmp	r1, #1
 8010aac:	d011      	beq.n	8010ad2 <ucdr_deserialize_array_double+0x46>
 8010aae:	b15f      	cbz	r7, 8010ac8 <ucdr_deserialize_array_double+0x3c>
 8010ab0:	2500      	movs	r5, #0
 8010ab2:	e000      	b.n	8010ab6 <ucdr_deserialize_array_double+0x2a>
 8010ab4:	7d21      	ldrb	r1, [r4, #20]
 8010ab6:	4632      	mov	r2, r6
 8010ab8:	4620      	mov	r0, r4
 8010aba:	3501      	adds	r5, #1
 8010abc:	f7fc f9e2 	bl	800ce84 <ucdr_deserialize_endian_double>
 8010ac0:	42af      	cmp	r7, r5
 8010ac2:	f106 0608 	add.w	r6, r6, #8
 8010ac6:	d1f5      	bne.n	8010ab4 <ucdr_deserialize_array_double+0x28>
 8010ac8:	7da0      	ldrb	r0, [r4, #22]
 8010aca:	f080 0001 	eor.w	r0, r0, #1
 8010ace:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010ad2:	00ff      	lsls	r7, r7, #3
 8010ad4:	4639      	mov	r1, r7
 8010ad6:	4620      	mov	r0, r4
 8010ad8:	f7fc faa2 	bl	800d020 <ucdr_check_buffer_available_for>
 8010adc:	b9f8      	cbnz	r0, 8010b1e <ucdr_deserialize_array_double+0x92>
 8010ade:	46b8      	mov	r8, r7
 8010ae0:	e00a      	b.n	8010af8 <ucdr_deserialize_array_double+0x6c>
 8010ae2:	68a1      	ldr	r1, [r4, #8]
 8010ae4:	f009 fd8f 	bl	801a606 <memcpy>
 8010ae8:	68a2      	ldr	r2, [r4, #8]
 8010aea:	6923      	ldr	r3, [r4, #16]
 8010aec:	442a      	add	r2, r5
 8010aee:	442b      	add	r3, r5
 8010af0:	eba8 0805 	sub.w	r8, r8, r5
 8010af4:	60a2      	str	r2, [r4, #8]
 8010af6:	6123      	str	r3, [r4, #16]
 8010af8:	2208      	movs	r2, #8
 8010afa:	4641      	mov	r1, r8
 8010afc:	4620      	mov	r0, r4
 8010afe:	f7fc fb17 	bl	800d130 <ucdr_check_final_buffer_behavior_array>
 8010b02:	4605      	mov	r5, r0
 8010b04:	eba7 0008 	sub.w	r0, r7, r8
 8010b08:	4430      	add	r0, r6
 8010b0a:	462a      	mov	r2, r5
 8010b0c:	2d00      	cmp	r5, #0
 8010b0e:	d1e8      	bne.n	8010ae2 <ucdr_deserialize_array_double+0x56>
 8010b10:	7da0      	ldrb	r0, [r4, #22]
 8010b12:	2308      	movs	r3, #8
 8010b14:	7563      	strb	r3, [r4, #21]
 8010b16:	f080 0001 	eor.w	r0, r0, #1
 8010b1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010b1e:	463a      	mov	r2, r7
 8010b20:	68a1      	ldr	r1, [r4, #8]
 8010b22:	4630      	mov	r0, r6
 8010b24:	f009 fd6f 	bl	801a606 <memcpy>
 8010b28:	68a2      	ldr	r2, [r4, #8]
 8010b2a:	6923      	ldr	r3, [r4, #16]
 8010b2c:	443a      	add	r2, r7
 8010b2e:	441f      	add	r7, r3
 8010b30:	60a2      	str	r2, [r4, #8]
 8010b32:	6127      	str	r7, [r4, #16]
 8010b34:	e7ec      	b.n	8010b10 <ucdr_deserialize_array_double+0x84>
 8010b36:	bf00      	nop

08010b38 <ucdr_serialize_sequence_char>:
 8010b38:	b570      	push	{r4, r5, r6, lr}
 8010b3a:	4615      	mov	r5, r2
 8010b3c:	460e      	mov	r6, r1
 8010b3e:	7d01      	ldrb	r1, [r0, #20]
 8010b40:	4604      	mov	r4, r0
 8010b42:	f7fb fa8d 	bl	800c060 <ucdr_serialize_endian_uint32_t>
 8010b46:	b90d      	cbnz	r5, 8010b4c <ucdr_serialize_sequence_char+0x14>
 8010b48:	2001      	movs	r0, #1
 8010b4a:	bd70      	pop	{r4, r5, r6, pc}
 8010b4c:	7d21      	ldrb	r1, [r4, #20]
 8010b4e:	462b      	mov	r3, r5
 8010b50:	4632      	mov	r2, r6
 8010b52:	4620      	mov	r0, r4
 8010b54:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010b58:	f7ff be18 	b.w	801078c <ucdr_serialize_endian_array_char>

08010b5c <ucdr_deserialize_sequence_char>:
 8010b5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010b60:	461d      	mov	r5, r3
 8010b62:	4616      	mov	r6, r2
 8010b64:	460f      	mov	r7, r1
 8010b66:	461a      	mov	r2, r3
 8010b68:	7d01      	ldrb	r1, [r0, #20]
 8010b6a:	4604      	mov	r4, r0
 8010b6c:	f7fb fba0 	bl	800c2b0 <ucdr_deserialize_endian_uint32_t>
 8010b70:	682b      	ldr	r3, [r5, #0]
 8010b72:	429e      	cmp	r6, r3
 8010b74:	bf3c      	itt	cc
 8010b76:	2201      	movcc	r2, #1
 8010b78:	75a2      	strbcc	r2, [r4, #22]
 8010b7a:	b913      	cbnz	r3, 8010b82 <ucdr_deserialize_sequence_char+0x26>
 8010b7c:	2001      	movs	r0, #1
 8010b7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010b82:	7d21      	ldrb	r1, [r4, #20]
 8010b84:	463a      	mov	r2, r7
 8010b86:	4620      	mov	r0, r4
 8010b88:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010b8c:	f7ff be30 	b.w	80107f0 <ucdr_deserialize_endian_array_char>

08010b90 <ucdr_serialize_sequence_uint8_t>:
 8010b90:	b570      	push	{r4, r5, r6, lr}
 8010b92:	4615      	mov	r5, r2
 8010b94:	460e      	mov	r6, r1
 8010b96:	7d01      	ldrb	r1, [r0, #20]
 8010b98:	4604      	mov	r4, r0
 8010b9a:	f7fb fa61 	bl	800c060 <ucdr_serialize_endian_uint32_t>
 8010b9e:	b90d      	cbnz	r5, 8010ba4 <ucdr_serialize_sequence_uint8_t+0x14>
 8010ba0:	2001      	movs	r0, #1
 8010ba2:	bd70      	pop	{r4, r5, r6, pc}
 8010ba4:	7d21      	ldrb	r1, [r4, #20]
 8010ba6:	462b      	mov	r3, r5
 8010ba8:	4632      	mov	r2, r6
 8010baa:	4620      	mov	r0, r4
 8010bac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010bb0:	f7ff be82 	b.w	80108b8 <ucdr_serialize_endian_array_uint8_t>

08010bb4 <ucdr_deserialize_sequence_uint8_t>:
 8010bb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010bb8:	461d      	mov	r5, r3
 8010bba:	4616      	mov	r6, r2
 8010bbc:	460f      	mov	r7, r1
 8010bbe:	461a      	mov	r2, r3
 8010bc0:	7d01      	ldrb	r1, [r0, #20]
 8010bc2:	4604      	mov	r4, r0
 8010bc4:	f7fb fb74 	bl	800c2b0 <ucdr_deserialize_endian_uint32_t>
 8010bc8:	682b      	ldr	r3, [r5, #0]
 8010bca:	429e      	cmp	r6, r3
 8010bcc:	bf3c      	itt	cc
 8010bce:	2201      	movcc	r2, #1
 8010bd0:	75a2      	strbcc	r2, [r4, #22]
 8010bd2:	b913      	cbnz	r3, 8010bda <ucdr_deserialize_sequence_uint8_t+0x26>
 8010bd4:	2001      	movs	r0, #1
 8010bd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010bda:	7d21      	ldrb	r1, [r4, #20]
 8010bdc:	463a      	mov	r2, r7
 8010bde:	4620      	mov	r0, r4
 8010be0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010be4:	f7ff becc 	b.w	8010980 <ucdr_deserialize_endian_array_uint8_t>

08010be8 <uxr_buffer_delete_entity>:
 8010be8:	b510      	push	{r4, lr}
 8010bea:	2300      	movs	r3, #0
 8010bec:	b08e      	sub	sp, #56	@ 0x38
 8010bee:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8010bf2:	2303      	movs	r3, #3
 8010bf4:	9300      	str	r3, [sp, #0]
 8010bf6:	2204      	movs	r2, #4
 8010bf8:	ab06      	add	r3, sp, #24
 8010bfa:	4604      	mov	r4, r0
 8010bfc:	9103      	str	r1, [sp, #12]
 8010bfe:	f001 fb3d 	bl	801227c <uxr_prepare_stream_to_write_submessage>
 8010c02:	b918      	cbnz	r0, 8010c0c <uxr_buffer_delete_entity+0x24>
 8010c04:	4604      	mov	r4, r0
 8010c06:	4620      	mov	r0, r4
 8010c08:	b00e      	add	sp, #56	@ 0x38
 8010c0a:	bd10      	pop	{r4, pc}
 8010c0c:	9902      	ldr	r1, [sp, #8]
 8010c0e:	aa05      	add	r2, sp, #20
 8010c10:	4620      	mov	r0, r4
 8010c12:	f001 fc69 	bl	80124e8 <uxr_init_base_object_request>
 8010c16:	a905      	add	r1, sp, #20
 8010c18:	4604      	mov	r4, r0
 8010c1a:	a806      	add	r0, sp, #24
 8010c1c:	f003 fa94 	bl	8014148 <uxr_serialize_DELETE_Payload>
 8010c20:	4620      	mov	r0, r4
 8010c22:	b00e      	add	sp, #56	@ 0x38
 8010c24:	bd10      	pop	{r4, pc}
 8010c26:	bf00      	nop

08010c28 <uxr_common_create_entity>:
 8010c28:	b510      	push	{r4, lr}
 8010c2a:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 8010c2e:	b08c      	sub	sp, #48	@ 0x30
 8010c30:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8010c34:	f1bc 0f01 	cmp.w	ip, #1
 8010c38:	bf0c      	ite	eq
 8010c3a:	f003 0201 	andeq.w	r2, r3, #1
 8010c3e:	2200      	movne	r2, #0
 8010c40:	330e      	adds	r3, #14
 8010c42:	f89d 1038 	ldrb.w	r1, [sp, #56]	@ 0x38
 8010c46:	9101      	str	r1, [sp, #4]
 8010c48:	441a      	add	r2, r3
 8010c4a:	2301      	movs	r3, #1
 8010c4c:	9300      	str	r3, [sp, #0]
 8010c4e:	9903      	ldr	r1, [sp, #12]
 8010c50:	ab04      	add	r3, sp, #16
 8010c52:	b292      	uxth	r2, r2
 8010c54:	4604      	mov	r4, r0
 8010c56:	f001 fb11 	bl	801227c <uxr_prepare_stream_to_write_submessage>
 8010c5a:	b918      	cbnz	r0, 8010c64 <uxr_common_create_entity+0x3c>
 8010c5c:	4604      	mov	r4, r0
 8010c5e:	4620      	mov	r0, r4
 8010c60:	b00c      	add	sp, #48	@ 0x30
 8010c62:	bd10      	pop	{r4, pc}
 8010c64:	9902      	ldr	r1, [sp, #8]
 8010c66:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8010c68:	4620      	mov	r0, r4
 8010c6a:	f001 fc3d 	bl	80124e8 <uxr_init_base_object_request>
 8010c6e:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8010c70:	4604      	mov	r4, r0
 8010c72:	a804      	add	r0, sp, #16
 8010c74:	f003 f9c4 	bl	8014000 <uxr_serialize_CREATE_Payload>
 8010c78:	4620      	mov	r0, r4
 8010c7a:	b00c      	add	sp, #48	@ 0x30
 8010c7c:	bd10      	pop	{r4, pc}
 8010c7e:	bf00      	nop

08010c80 <uxr_buffer_create_participant_bin>:
 8010c80:	b570      	push	{r4, r5, r6, lr}
 8010c82:	f5ad 7d16 	sub.w	sp, sp, #600	@ 0x258
 8010c86:	ac11      	add	r4, sp, #68	@ 0x44
 8010c88:	f8ad 3254 	strh.w	r3, [sp, #596]	@ 0x254
 8010c8c:	2303      	movs	r3, #3
 8010c8e:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8010c92:	7223      	strb	r3, [r4, #8]
 8010c94:	9b9a      	ldr	r3, [sp, #616]	@ 0x268
 8010c96:	f89d 626c 	ldrb.w	r6, [sp, #620]	@ 0x26c
 8010c9a:	2201      	movs	r2, #1
 8010c9c:	2100      	movs	r1, #0
 8010c9e:	4605      	mov	r5, r0
 8010ca0:	7122      	strb	r2, [r4, #4]
 8010ca2:	f88d 1014 	strb.w	r1, [sp, #20]
 8010ca6:	b1cb      	cbz	r3, 8010cdc <uxr_buffer_create_participant_bin+0x5c>
 8010ca8:	f88d 201c 	strb.w	r2, [sp, #28]
 8010cac:	9308      	str	r3, [sp, #32]
 8010cae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010cb2:	a915      	add	r1, sp, #84	@ 0x54
 8010cb4:	a809      	add	r0, sp, #36	@ 0x24
 8010cb6:	f7fc fa07 	bl	800d0c8 <ucdr_init_buffer>
 8010cba:	a905      	add	r1, sp, #20
 8010cbc:	a809      	add	r0, sp, #36	@ 0x24
 8010cbe:	f002 fe39 	bl	8013934 <uxr_serialize_OBJK_DomainParticipant_Binary>
 8010cc2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010cc4:	9600      	str	r6, [sp, #0]
 8010cc6:	9401      	str	r4, [sp, #4]
 8010cc8:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8010ccc:	60e3      	str	r3, [r4, #12]
 8010cce:	4628      	mov	r0, r5
 8010cd0:	b29b      	uxth	r3, r3
 8010cd2:	f7ff ffa9 	bl	8010c28 <uxr_common_create_entity>
 8010cd6:	f50d 7d16 	add.w	sp, sp, #600	@ 0x258
 8010cda:	bd70      	pop	{r4, r5, r6, pc}
 8010cdc:	f88d 301c 	strb.w	r3, [sp, #28]
 8010ce0:	e7e5      	b.n	8010cae <uxr_buffer_create_participant_bin+0x2e>
 8010ce2:	bf00      	nop

08010ce4 <uxr_buffer_create_topic_bin>:
 8010ce4:	b570      	push	{r4, r5, r6, lr}
 8010ce6:	f5ad 7d18 	sub.w	sp, sp, #608	@ 0x260
 8010cea:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8010cee:	9105      	str	r1, [sp, #20]
 8010cf0:	4605      	mov	r5, r0
 8010cf2:	a997      	add	r1, sp, #604	@ 0x25c
 8010cf4:	4618      	mov	r0, r3
 8010cf6:	2302      	movs	r3, #2
 8010cf8:	f89d 6278 	ldrb.w	r6, [sp, #632]	@ 0x278
 8010cfc:	f88d 3050 	strb.w	r3, [sp, #80]	@ 0x50
 8010d00:	f000 f9ea 	bl	80110d8 <uxr_object_id_to_raw>
 8010d04:	9b9c      	ldr	r3, [sp, #624]	@ 0x270
 8010d06:	9306      	str	r3, [sp, #24]
 8010d08:	9b9d      	ldr	r3, [sp, #628]	@ 0x274
 8010d0a:	930a      	str	r3, [sp, #40]	@ 0x28
 8010d0c:	2303      	movs	r3, #3
 8010d0e:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 8010d12:	2301      	movs	r3, #1
 8010d14:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010d18:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
 8010d1c:	a917      	add	r1, sp, #92	@ 0x5c
 8010d1e:	2300      	movs	r3, #0
 8010d20:	a80b      	add	r0, sp, #44	@ 0x2c
 8010d22:	f88d 301c 	strb.w	r3, [sp, #28]
 8010d26:	f7fc f9cf 	bl	800d0c8 <ucdr_init_buffer>
 8010d2a:	a906      	add	r1, sp, #24
 8010d2c:	a80b      	add	r0, sp, #44	@ 0x2c
 8010d2e:	f002 fe23 	bl	8013978 <uxr_serialize_OBJK_Topic_Binary>
 8010d32:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010d34:	9316      	str	r3, [sp, #88]	@ 0x58
 8010d36:	ac13      	add	r4, sp, #76	@ 0x4c
 8010d38:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8010d3c:	9600      	str	r6, [sp, #0]
 8010d3e:	9401      	str	r4, [sp, #4]
 8010d40:	b29b      	uxth	r3, r3
 8010d42:	4628      	mov	r0, r5
 8010d44:	f7ff ff70 	bl	8010c28 <uxr_common_create_entity>
 8010d48:	f50d 7d18 	add.w	sp, sp, #608	@ 0x260
 8010d4c:	bd70      	pop	{r4, r5, r6, pc}
 8010d4e:	bf00      	nop

08010d50 <uxr_buffer_create_publisher_bin>:
 8010d50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010d52:	f2ad 4d8c 	subw	sp, sp, #1164	@ 0x48c
 8010d56:	4605      	mov	r5, r0
 8010d58:	9105      	str	r1, [sp, #20]
 8010d5a:	4618      	mov	r0, r3
 8010d5c:	2603      	movs	r6, #3
 8010d5e:	a992      	add	r1, sp, #584	@ 0x248
 8010d60:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8010d64:	f89d 74a0 	ldrb.w	r7, [sp, #1184]	@ 0x4a0
 8010d68:	f88d 603c 	strb.w	r6, [sp, #60]	@ 0x3c
 8010d6c:	f000 f9b4 	bl	80110d8 <uxr_object_id_to_raw>
 8010d70:	2300      	movs	r3, #0
 8010d72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010d76:	a912      	add	r1, sp, #72	@ 0x48
 8010d78:	a806      	add	r0, sp, #24
 8010d7a:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 8010d7e:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 8010d82:	f88d 6040 	strb.w	r6, [sp, #64]	@ 0x40
 8010d86:	f7fc f99f 	bl	800d0c8 <ucdr_init_buffer>
 8010d8a:	a993      	add	r1, sp, #588	@ 0x24c
 8010d8c:	a806      	add	r0, sp, #24
 8010d8e:	f002 fea7 	bl	8013ae0 <uxr_serialize_OBJK_Publisher_Binary>
 8010d92:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010d94:	9311      	str	r3, [sp, #68]	@ 0x44
 8010d96:	ac0e      	add	r4, sp, #56	@ 0x38
 8010d98:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8010d9c:	9700      	str	r7, [sp, #0]
 8010d9e:	9401      	str	r4, [sp, #4]
 8010da0:	b29b      	uxth	r3, r3
 8010da2:	4628      	mov	r0, r5
 8010da4:	f7ff ff40 	bl	8010c28 <uxr_common_create_entity>
 8010da8:	f20d 4d8c 	addw	sp, sp, #1164	@ 0x48c
 8010dac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010dae:	bf00      	nop

08010db0 <uxr_buffer_create_datawriter_bin>:
 8010db0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010db4:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 8010db8:	ac1d      	add	r4, sp, #116	@ 0x74
 8010dba:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8010dbe:	f8bd 52a8 	ldrh.w	r5, [sp, #680]	@ 0x2a8
 8010dc2:	9105      	str	r1, [sp, #20]
 8010dc4:	4606      	mov	r6, r0
 8010dc6:	a9a1      	add	r1, sp, #644	@ 0x284
 8010dc8:	4618      	mov	r0, r3
 8010dca:	2305      	movs	r3, #5
 8010dcc:	7123      	strb	r3, [r4, #4]
 8010dce:	f89d 82ac 	ldrb.w	r8, [sp, #684]	@ 0x2ac
 8010dd2:	2703      	movs	r7, #3
 8010dd4:	f000 f980 	bl	80110d8 <uxr_object_id_to_raw>
 8010dd8:	98a8      	ldr	r0, [sp, #672]	@ 0x2a0
 8010dda:	7227      	strb	r7, [r4, #8]
 8010ddc:	a90e      	add	r1, sp, #56	@ 0x38
 8010dde:	f000 f97b 	bl	80110d8 <uxr_object_id_to_raw>
 8010de2:	2300      	movs	r3, #0
 8010de4:	f8ad 5044 	strh.w	r5, [sp, #68]	@ 0x44
 8010de8:	f89d 22a5 	ldrb.w	r2, [sp, #677]	@ 0x2a5
 8010dec:	f88d 3064 	strb.w	r3, [sp, #100]	@ 0x64
 8010df0:	3d00      	subs	r5, #0
 8010df2:	bf18      	it	ne
 8010df4:	2501      	movne	r5, #1
 8010df6:	f88d 3046 	strb.w	r3, [sp, #70]	@ 0x46
 8010dfa:	f88d 304c 	strb.w	r3, [sp, #76]	@ 0x4c
 8010dfe:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 8010e02:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8010e06:	2301      	movs	r3, #1
 8010e08:	f88d 5042 	strb.w	r5, [sp, #66]	@ 0x42
 8010e0c:	f88d 303a 	strb.w	r3, [sp, #58]	@ 0x3a
 8010e10:	bb8a      	cbnz	r2, 8010e76 <uxr_buffer_create_datawriter_bin+0xc6>
 8010e12:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8010e16:	f04f 0e23 	mov.w	lr, #35	@ 0x23
 8010e1a:	f04f 0c13 	mov.w	ip, #19
 8010e1e:	250b      	movs	r5, #11
 8010e20:	2221      	movs	r2, #33	@ 0x21
 8010e22:	2111      	movs	r1, #17
 8010e24:	2009      	movs	r0, #9
 8010e26:	f89d 32a6 	ldrb.w	r3, [sp, #678]	@ 0x2a6
 8010e2a:	b923      	cbnz	r3, 8010e36 <uxr_buffer_create_datawriter_bin+0x86>
 8010e2c:	f8ad 7040 	strh.w	r7, [sp, #64]	@ 0x40
 8010e30:	4672      	mov	r2, lr
 8010e32:	4661      	mov	r1, ip
 8010e34:	4628      	mov	r0, r5
 8010e36:	f89d 32a4 	ldrb.w	r3, [sp, #676]	@ 0x2a4
 8010e3a:	2b01      	cmp	r3, #1
 8010e3c:	d025      	beq.n	8010e8a <uxr_buffer_create_datawriter_bin+0xda>
 8010e3e:	2b03      	cmp	r3, #3
 8010e40:	d029      	beq.n	8010e96 <uxr_buffer_create_datawriter_bin+0xe6>
 8010e42:	b32b      	cbz	r3, 8010e90 <uxr_buffer_create_datawriter_bin+0xe0>
 8010e44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010e48:	a921      	add	r1, sp, #132	@ 0x84
 8010e4a:	a806      	add	r0, sp, #24
 8010e4c:	f7fc f93c 	bl	800d0c8 <ucdr_init_buffer>
 8010e50:	a90e      	add	r1, sp, #56	@ 0x38
 8010e52:	a806      	add	r0, sp, #24
 8010e54:	f002 feba 	bl	8013bcc <uxr_serialize_OBJK_DataWriter_Binary>
 8010e58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010e5a:	f8cd 8000 	str.w	r8, [sp]
 8010e5e:	9401      	str	r4, [sp, #4]
 8010e60:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8010e64:	60e3      	str	r3, [r4, #12]
 8010e66:	4630      	mov	r0, r6
 8010e68:	b29b      	uxth	r3, r3
 8010e6a:	f7ff fedd 	bl	8010c28 <uxr_common_create_entity>
 8010e6e:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 8010e72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e76:	f04f 0e22 	mov.w	lr, #34	@ 0x22
 8010e7a:	f04f 0c12 	mov.w	ip, #18
 8010e7e:	250a      	movs	r5, #10
 8010e80:	2220      	movs	r2, #32
 8010e82:	2110      	movs	r1, #16
 8010e84:	2008      	movs	r0, #8
 8010e86:	2702      	movs	r7, #2
 8010e88:	e7cd      	b.n	8010e26 <uxr_buffer_create_datawriter_bin+0x76>
 8010e8a:	f8ad 1040 	strh.w	r1, [sp, #64]	@ 0x40
 8010e8e:	e7d9      	b.n	8010e44 <uxr_buffer_create_datawriter_bin+0x94>
 8010e90:	f8ad 0040 	strh.w	r0, [sp, #64]	@ 0x40
 8010e94:	e7d6      	b.n	8010e44 <uxr_buffer_create_datawriter_bin+0x94>
 8010e96:	f8ad 2040 	strh.w	r2, [sp, #64]	@ 0x40
 8010e9a:	e7d3      	b.n	8010e44 <uxr_buffer_create_datawriter_bin+0x94>

08010e9c <uxr_buffer_create_replier_bin>:
 8010e9c:	b570      	push	{r4, r5, r6, lr}
 8010e9e:	f5ad 7d1a 	sub.w	sp, sp, #616	@ 0x268
 8010ea2:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8010ea6:	9105      	str	r1, [sp, #20]
 8010ea8:	4605      	mov	r5, r0
 8010eaa:	a999      	add	r1, sp, #612	@ 0x264
 8010eac:	4618      	mov	r0, r3
 8010eae:	2308      	movs	r3, #8
 8010eb0:	f89d 6294 	ldrb.w	r6, [sp, #660]	@ 0x294
 8010eb4:	f88d 3058 	strb.w	r3, [sp, #88]	@ 0x58
 8010eb8:	f000 f90e 	bl	80110d8 <uxr_object_id_to_raw>
 8010ebc:	9b9e      	ldr	r3, [sp, #632]	@ 0x278
 8010ebe:	9306      	str	r3, [sp, #24]
 8010ec0:	9b9f      	ldr	r3, [sp, #636]	@ 0x27c
 8010ec2:	9307      	str	r3, [sp, #28]
 8010ec4:	9ba0      	ldr	r3, [sp, #640]	@ 0x280
 8010ec6:	9308      	str	r3, [sp, #32]
 8010ec8:	9ba2      	ldr	r3, [sp, #648]	@ 0x288
 8010eca:	930c      	str	r3, [sp, #48]	@ 0x30
 8010ecc:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8010ece:	930a      	str	r3, [sp, #40]	@ 0x28
 8010ed0:	2301      	movs	r3, #1
 8010ed2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010ed6:	f88d 302c 	strb.w	r3, [sp, #44]	@ 0x2c
 8010eda:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
 8010ede:	a919      	add	r1, sp, #100	@ 0x64
 8010ee0:	2303      	movs	r3, #3
 8010ee2:	a80d      	add	r0, sp, #52	@ 0x34
 8010ee4:	f88d 305c 	strb.w	r3, [sp, #92]	@ 0x5c
 8010ee8:	f7fc f8ee 	bl	800d0c8 <ucdr_init_buffer>
 8010eec:	a906      	add	r1, sp, #24
 8010eee:	a80d      	add	r0, sp, #52	@ 0x34
 8010ef0:	f002 fe98 	bl	8013c24 <uxr_serialize_OBJK_Replier_Binary>
 8010ef4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010ef6:	9318      	str	r3, [sp, #96]	@ 0x60
 8010ef8:	ac15      	add	r4, sp, #84	@ 0x54
 8010efa:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8010efe:	9600      	str	r6, [sp, #0]
 8010f00:	9401      	str	r4, [sp, #4]
 8010f02:	b29b      	uxth	r3, r3
 8010f04:	4628      	mov	r0, r5
 8010f06:	f7ff fe8f 	bl	8010c28 <uxr_common_create_entity>
 8010f0a:	f50d 7d1a 	add.w	sp, sp, #616	@ 0x268
 8010f0e:	bd70      	pop	{r4, r5, r6, pc}

08010f10 <get_custom_error>:
 8010f10:	4b01      	ldr	r3, [pc, #4]	@ (8010f18 <get_custom_error+0x8>)
 8010f12:	7818      	ldrb	r0, [r3, #0]
 8010f14:	4770      	bx	lr
 8010f16:	bf00      	nop
 8010f18:	2000b9cc 	.word	0x2000b9cc

08010f1c <recv_custom_msg>:
 8010f1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f20:	4693      	mov	fp, r2
 8010f22:	b089      	sub	sp, #36	@ 0x24
 8010f24:	f890 2200 	ldrb.w	r2, [r0, #512]	@ 0x200
 8010f28:	9305      	str	r3, [sp, #20]
 8010f2a:	468a      	mov	sl, r1
 8010f2c:	2100      	movs	r1, #0
 8010f2e:	4604      	mov	r4, r0
 8010f30:	f88d 101e 	strb.w	r1, [sp, #30]
 8010f34:	b322      	cbz	r2, 8010f80 <recv_custom_msg+0x64>
 8010f36:	f200 2902 	addw	r9, r0, #514	@ 0x202
 8010f3a:	f10d 081f 	add.w	r8, sp, #31
 8010f3e:	af05      	add	r7, sp, #20
 8010f40:	f10d 061e 	add.w	r6, sp, #30
 8010f44:	f44f 7500 	mov.w	r5, #512	@ 0x200
 8010f48:	e002      	b.n	8010f50 <recv_custom_msg+0x34>
 8010f4a:	9b05      	ldr	r3, [sp, #20]
 8010f4c:	2b00      	cmp	r3, #0
 8010f4e:	dd0f      	ble.n	8010f70 <recv_custom_msg+0x54>
 8010f50:	f8d4 1274 	ldr.w	r1, [r4, #628]	@ 0x274
 8010f54:	4623      	mov	r3, r4
 8010f56:	e9cd 7802 	strd	r7, r8, [sp, #8]
 8010f5a:	e9cd 5600 	strd	r5, r6, [sp]
 8010f5e:	4622      	mov	r2, r4
 8010f60:	4648      	mov	r0, r9
 8010f62:	f001 fcef 	bl	8012944 <uxr_read_framed_msg>
 8010f66:	2800      	cmp	r0, #0
 8010f68:	d0ef      	beq.n	8010f4a <recv_custom_msg+0x2e>
 8010f6a:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8010f6e:	b1b3      	cbz	r3, 8010f9e <recv_custom_msg+0x82>
 8010f70:	4b0f      	ldr	r3, [pc, #60]	@ (8010fb0 <recv_custom_msg+0x94>)
 8010f72:	f89d 201f 	ldrb.w	r2, [sp, #31]
 8010f76:	701a      	strb	r2, [r3, #0]
 8010f78:	2000      	movs	r0, #0
 8010f7a:	b009      	add	sp, #36	@ 0x24
 8010f7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f80:	f10d 021f 	add.w	r2, sp, #31
 8010f84:	9200      	str	r2, [sp, #0]
 8010f86:	f8d0 5274 	ldr.w	r5, [r0, #628]	@ 0x274
 8010f8a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010f8e:	4601      	mov	r1, r0
 8010f90:	47a8      	blx	r5
 8010f92:	2800      	cmp	r0, #0
 8010f94:	d0ec      	beq.n	8010f70 <recv_custom_msg+0x54>
 8010f96:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8010f9a:	2b00      	cmp	r3, #0
 8010f9c:	d1e8      	bne.n	8010f70 <recv_custom_msg+0x54>
 8010f9e:	f8cb 0000 	str.w	r0, [fp]
 8010fa2:	2001      	movs	r0, #1
 8010fa4:	f8ca 4000 	str.w	r4, [sl]
 8010fa8:	b009      	add	sp, #36	@ 0x24
 8010faa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010fae:	bf00      	nop
 8010fb0:	2000b9cc 	.word	0x2000b9cc

08010fb4 <send_custom_msg>:
 8010fb4:	b530      	push	{r4, r5, lr}
 8010fb6:	f890 4200 	ldrb.w	r4, [r0, #512]	@ 0x200
 8010fba:	b087      	sub	sp, #28
 8010fbc:	4615      	mov	r5, r2
 8010fbe:	b974      	cbnz	r4, 8010fde <send_custom_msg+0x2a>
 8010fc0:	f8d0 4270 	ldr.w	r4, [r0, #624]	@ 0x270
 8010fc4:	f10d 0317 	add.w	r3, sp, #23
 8010fc8:	47a0      	blx	r4
 8010fca:	b108      	cbz	r0, 8010fd0 <send_custom_msg+0x1c>
 8010fcc:	42a8      	cmp	r0, r5
 8010fce:	d015      	beq.n	8010ffc <send_custom_msg+0x48>
 8010fd0:	4b0c      	ldr	r3, [pc, #48]	@ (8011004 <send_custom_msg+0x50>)
 8010fd2:	f89d 2017 	ldrb.w	r2, [sp, #23]
 8010fd6:	701a      	strb	r2, [r3, #0]
 8010fd8:	2000      	movs	r0, #0
 8010fda:	b007      	add	sp, #28
 8010fdc:	bd30      	pop	{r4, r5, pc}
 8010fde:	460b      	mov	r3, r1
 8010fe0:	2200      	movs	r2, #0
 8010fe2:	f10d 0117 	add.w	r1, sp, #23
 8010fe6:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8010fea:	4602      	mov	r2, r0
 8010fec:	f8d0 1270 	ldr.w	r1, [r0, #624]	@ 0x270
 8010ff0:	9500      	str	r5, [sp, #0]
 8010ff2:	f200 2002 	addw	r0, r0, #514	@ 0x202
 8010ff6:	f001 faad 	bl	8012554 <uxr_write_framed_msg>
 8010ffa:	e7e6      	b.n	8010fca <send_custom_msg+0x16>
 8010ffc:	2001      	movs	r0, #1
 8010ffe:	b007      	add	sp, #28
 8011000:	bd30      	pop	{r4, r5, pc}
 8011002:	bf00      	nop
 8011004:	2000b9cc 	.word	0x2000b9cc

08011008 <uxr_set_custom_transport_callbacks>:
 8011008:	b410      	push	{r4}
 801100a:	9c01      	ldr	r4, [sp, #4]
 801100c:	f8c0 4270 	str.w	r4, [r0, #624]	@ 0x270
 8011010:	e9c0 239a 	strd	r2, r3, [r0, #616]	@ 0x268
 8011014:	9b02      	ldr	r3, [sp, #8]
 8011016:	f880 1200 	strb.w	r1, [r0, #512]	@ 0x200
 801101a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801101e:	f8c0 3274 	str.w	r3, [r0, #628]	@ 0x274
 8011022:	4770      	bx	lr

08011024 <uxr_init_custom_transport>:
 8011024:	b538      	push	{r3, r4, r5, lr}
 8011026:	f8d0 3268 	ldr.w	r3, [r0, #616]	@ 0x268
 801102a:	b303      	cbz	r3, 801106e <uxr_init_custom_transport+0x4a>
 801102c:	f8d0 226c 	ldr.w	r2, [r0, #620]	@ 0x26c
 8011030:	4604      	mov	r4, r0
 8011032:	b1e2      	cbz	r2, 801106e <uxr_init_custom_transport+0x4a>
 8011034:	f8d0 2270 	ldr.w	r2, [r0, #624]	@ 0x270
 8011038:	b1ca      	cbz	r2, 801106e <uxr_init_custom_transport+0x4a>
 801103a:	f8d0 2274 	ldr.w	r2, [r0, #628]	@ 0x274
 801103e:	b1b2      	cbz	r2, 801106e <uxr_init_custom_transport+0x4a>
 8011040:	f8c0 128c 	str.w	r1, [r0, #652]	@ 0x28c
 8011044:	4798      	blx	r3
 8011046:	4605      	mov	r5, r0
 8011048:	b188      	cbz	r0, 801106e <uxr_init_custom_transport+0x4a>
 801104a:	f894 3200 	ldrb.w	r3, [r4, #512]	@ 0x200
 801104e:	b98b      	cbnz	r3, 8011074 <uxr_init_custom_transport+0x50>
 8011050:	490b      	ldr	r1, [pc, #44]	@ (8011080 <uxr_init_custom_transport+0x5c>)
 8011052:	4b0c      	ldr	r3, [pc, #48]	@ (8011084 <uxr_init_custom_transport+0x60>)
 8011054:	4a0c      	ldr	r2, [pc, #48]	@ (8011088 <uxr_init_custom_transport+0x64>)
 8011056:	f8c4 3280 	str.w	r3, [r4, #640]	@ 0x280
 801105a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801105e:	e9c4 419e 	strd	r4, r1, [r4, #632]	@ 0x278
 8011062:	f8c4 2284 	str.w	r2, [r4, #644]	@ 0x284
 8011066:	f8a4 3288 	strh.w	r3, [r4, #648]	@ 0x288
 801106a:	4628      	mov	r0, r5
 801106c:	bd38      	pop	{r3, r4, r5, pc}
 801106e:	2500      	movs	r5, #0
 8011070:	4628      	mov	r0, r5
 8011072:	bd38      	pop	{r3, r4, r5, pc}
 8011074:	2100      	movs	r1, #0
 8011076:	f204 2002 	addw	r0, r4, #514	@ 0x202
 801107a:	f001 fa65 	bl	8012548 <uxr_init_framing_io>
 801107e:	e7e7      	b.n	8011050 <uxr_init_custom_transport+0x2c>
 8011080:	08010fb5 	.word	0x08010fb5
 8011084:	08010f1d 	.word	0x08010f1d
 8011088:	08010f11 	.word	0x08010f11

0801108c <uxr_close_custom_transport>:
 801108c:	f8d0 326c 	ldr.w	r3, [r0, #620]	@ 0x26c
 8011090:	4718      	bx	r3
 8011092:	bf00      	nop

08011094 <uxr_object_id>:
 8011094:	b082      	sub	sp, #8
 8011096:	2300      	movs	r3, #0
 8011098:	f88d 1006 	strb.w	r1, [sp, #6]
 801109c:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 80110a0:	f360 030f 	bfi	r3, r0, #0, #16
 80110a4:	f362 431f 	bfi	r3, r2, #16, #16
 80110a8:	4618      	mov	r0, r3
 80110aa:	b002      	add	sp, #8
 80110ac:	4770      	bx	lr
 80110ae:	bf00      	nop

080110b0 <uxr_object_id_from_raw>:
 80110b0:	7843      	ldrb	r3, [r0, #1]
 80110b2:	7801      	ldrb	r1, [r0, #0]
 80110b4:	b082      	sub	sp, #8
 80110b6:	f003 020f 	and.w	r2, r3, #15
 80110ba:	f88d 2006 	strb.w	r2, [sp, #6]
 80110be:	091b      	lsrs	r3, r3, #4
 80110c0:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 80110c4:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 80110c8:	2000      	movs	r0, #0
 80110ca:	f363 000f 	bfi	r0, r3, #0, #16
 80110ce:	f362 401f 	bfi	r0, r2, #16, #16
 80110d2:	b002      	add	sp, #8
 80110d4:	4770      	bx	lr
 80110d6:	bf00      	nop

080110d8 <uxr_object_id_to_raw>:
 80110d8:	4602      	mov	r2, r0
 80110da:	f3c0 4303 	ubfx	r3, r0, #16, #4
 80110de:	b082      	sub	sp, #8
 80110e0:	f3c2 1c0b 	ubfx	ip, r2, #4, #12
 80110e4:	eb03 1002 	add.w	r0, r3, r2, lsl #4
 80110e8:	f881 c000 	strb.w	ip, [r1]
 80110ec:	7048      	strb	r0, [r1, #1]
 80110ee:	b002      	add	sp, #8
 80110f0:	4770      	bx	lr
 80110f2:	bf00      	nop

080110f4 <uxr_buffer_request_data>:
 80110f4:	b530      	push	{r4, r5, lr}
 80110f6:	b095      	sub	sp, #84	@ 0x54
 80110f8:	e9cd 2104 	strd	r2, r1, [sp, #16]
 80110fc:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 80110fe:	9303      	str	r3, [sp, #12]
 8011100:	2200      	movs	r2, #0
 8011102:	2d00      	cmp	r5, #0
 8011104:	bf14      	ite	ne
 8011106:	2101      	movne	r1, #1
 8011108:	4611      	moveq	r1, r2
 801110a:	4604      	mov	r4, r0
 801110c:	f88d 301c 	strb.w	r3, [sp, #28]
 8011110:	f88d 201d 	strb.w	r2, [sp, #29]
 8011114:	f88d 201e 	strb.w	r2, [sp, #30]
 8011118:	f88d 1024 	strb.w	r1, [sp, #36]	@ 0x24
 801111c:	d021      	beq.n	8011162 <uxr_buffer_request_data+0x6e>
 801111e:	682a      	ldr	r2, [r5, #0]
 8011120:	686b      	ldr	r3, [r5, #4]
 8011122:	f8cd 2026 	str.w	r2, [sp, #38]	@ 0x26
 8011126:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 801112a:	2210      	movs	r2, #16
 801112c:	2308      	movs	r3, #8
 801112e:	2100      	movs	r1, #0
 8011130:	e9cd 3100 	strd	r3, r1, [sp]
 8011134:	4620      	mov	r0, r4
 8011136:	9905      	ldr	r1, [sp, #20]
 8011138:	ab0c      	add	r3, sp, #48	@ 0x30
 801113a:	f001 f89f 	bl	801227c <uxr_prepare_stream_to_write_submessage>
 801113e:	b918      	cbnz	r0, 8011148 <uxr_buffer_request_data+0x54>
 8011140:	4604      	mov	r4, r0
 8011142:	4620      	mov	r0, r4
 8011144:	b015      	add	sp, #84	@ 0x54
 8011146:	bd30      	pop	{r4, r5, pc}
 8011148:	9904      	ldr	r1, [sp, #16]
 801114a:	aa06      	add	r2, sp, #24
 801114c:	4620      	mov	r0, r4
 801114e:	f001 f9cb 	bl	80124e8 <uxr_init_base_object_request>
 8011152:	a906      	add	r1, sp, #24
 8011154:	4604      	mov	r4, r0
 8011156:	a80c      	add	r0, sp, #48	@ 0x30
 8011158:	f003 f8a0 	bl	801429c <uxr_serialize_READ_DATA_Payload>
 801115c:	4620      	mov	r0, r4
 801115e:	b015      	add	sp, #84	@ 0x54
 8011160:	bd30      	pop	{r4, r5, pc}
 8011162:	2208      	movs	r2, #8
 8011164:	e7e2      	b.n	801112c <uxr_buffer_request_data+0x38>
 8011166:	bf00      	nop

08011168 <uxr_buffer_cancel_data>:
 8011168:	b510      	push	{r4, lr}
 801116a:	b094      	sub	sp, #80	@ 0x50
 801116c:	2300      	movs	r3, #0
 801116e:	9202      	str	r2, [sp, #8]
 8011170:	9205      	str	r2, [sp, #20]
 8011172:	9301      	str	r3, [sp, #4]
 8011174:	2201      	movs	r2, #1
 8011176:	f8ad 301c 	strh.w	r3, [sp, #28]
 801117a:	f88d 301e 	strb.w	r3, [sp, #30]
 801117e:	f8cd 3026 	str.w	r3, [sp, #38]	@ 0x26
 8011182:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 8011186:	2308      	movs	r3, #8
 8011188:	f88d 2024 	strb.w	r2, [sp, #36]	@ 0x24
 801118c:	9300      	str	r3, [sp, #0]
 801118e:	2210      	movs	r2, #16
 8011190:	ab0c      	add	r3, sp, #48	@ 0x30
 8011192:	4604      	mov	r4, r0
 8011194:	9103      	str	r1, [sp, #12]
 8011196:	f001 f871 	bl	801227c <uxr_prepare_stream_to_write_submessage>
 801119a:	b918      	cbnz	r0, 80111a4 <uxr_buffer_cancel_data+0x3c>
 801119c:	4604      	mov	r4, r0
 801119e:	4620      	mov	r0, r4
 80111a0:	b014      	add	sp, #80	@ 0x50
 80111a2:	bd10      	pop	{r4, pc}
 80111a4:	9905      	ldr	r1, [sp, #20]
 80111a6:	aa06      	add	r2, sp, #24
 80111a8:	4620      	mov	r0, r4
 80111aa:	f001 f99d 	bl	80124e8 <uxr_init_base_object_request>
 80111ae:	a906      	add	r1, sp, #24
 80111b0:	4604      	mov	r4, r0
 80111b2:	a80c      	add	r0, sp, #48	@ 0x30
 80111b4:	f003 f872 	bl	801429c <uxr_serialize_READ_DATA_Payload>
 80111b8:	4620      	mov	r0, r4
 80111ba:	b014      	add	sp, #80	@ 0x50
 80111bc:	bd10      	pop	{r4, pc}
 80111be:	bf00      	nop

080111c0 <read_submessage_format>:
 80111c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80111c4:	b095      	sub	sp, #84	@ 0x54
 80111c6:	f8bd 6078 	ldrh.w	r6, [sp, #120]	@ 0x78
 80111ca:	b113      	cbz	r3, 80111d2 <read_submessage_format+0x12>
 80111cc:	b015      	add	sp, #84	@ 0x54
 80111ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80111d2:	460c      	mov	r4, r1
 80111d4:	4615      	mov	r5, r2
 80111d6:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 80111da:	4607      	mov	r7, r0
 80111dc:	981c      	ldr	r0, [sp, #112]	@ 0x70
 80111de:	9004      	str	r0, [sp, #16]
 80111e0:	981d      	ldr	r0, [sp, #116]	@ 0x74
 80111e2:	9005      	str	r0, [sp, #20]
 80111e4:	1a52      	subs	r2, r2, r1
 80111e6:	a80c      	add	r0, sp, #48	@ 0x30
 80111e8:	4699      	mov	r9, r3
 80111ea:	f89d 8076 	ldrb.w	r8, [sp, #118]	@ 0x76
 80111ee:	f7fb ff6b 	bl	800d0c8 <ucdr_init_buffer>
 80111f2:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 80111f6:	a80c      	add	r0, sp, #48	@ 0x30
 80111f8:	f7fb ff3a 	bl	800d070 <ucdr_set_on_full_buffer_callback>
 80111fc:	69e2      	ldr	r2, [r4, #28]
 80111fe:	b19a      	cbz	r2, 8011228 <read_submessage_format+0x68>
 8011200:	f1b8 0f07 	cmp.w	r8, #7
 8011204:	f882 9014 	strb.w	r9, [r2, #20]
 8011208:	d040      	beq.n	801128c <read_submessage_format+0xcc>
 801120a:	f1b8 0f08 	cmp.w	r8, #8
 801120e:	d02e      	beq.n	801126e <read_submessage_format+0xae>
 8011210:	f1b8 0f06 	cmp.w	r8, #6
 8011214:	d011      	beq.n	801123a <read_submessage_format+0x7a>
 8011216:	2301      	movs	r3, #1
 8011218:	7513      	strb	r3, [r2, #20]
 801121a:	4629      	mov	r1, r5
 801121c:	4620      	mov	r0, r4
 801121e:	f7fb ffa3 	bl	800d168 <ucdr_advance_buffer>
 8011222:	b015      	add	sp, #84	@ 0x54
 8011224:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011228:	f1b8 0f07 	cmp.w	r8, #7
 801122c:	d02e      	beq.n	801128c <read_submessage_format+0xcc>
 801122e:	f1b8 0f08 	cmp.w	r8, #8
 8011232:	d01c      	beq.n	801126e <read_submessage_format+0xae>
 8011234:	f1b8 0f06 	cmp.w	r8, #6
 8011238:	d1ef      	bne.n	801121a <read_submessage_format+0x5a>
 801123a:	f8d7 8088 	ldr.w	r8, [r7, #136]	@ 0x88
 801123e:	f1b8 0f00 	cmp.w	r8, #0
 8011242:	d011      	beq.n	8011268 <read_submessage_format+0xa8>
 8011244:	ab0c      	add	r3, sp, #48	@ 0x30
 8011246:	e9cd 3500 	strd	r3, r5, [sp]
 801124a:	2306      	movs	r3, #6
 801124c:	f88d 3016 	strb.w	r3, [sp, #22]
 8011250:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011254:	9302      	str	r3, [sp, #8]
 8011256:	4632      	mov	r2, r6
 8011258:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 801125c:	4638      	mov	r0, r7
 801125e:	47c0      	blx	r8
 8011260:	2301      	movs	r3, #1
 8011262:	69e2      	ldr	r2, [r4, #28]
 8011264:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 8011268:	2a00      	cmp	r2, #0
 801126a:	d1d4      	bne.n	8011216 <read_submessage_format+0x56>
 801126c:	e7d5      	b.n	801121a <read_submessage_format+0x5a>
 801126e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8011272:	2b00      	cmp	r3, #0
 8011274:	d0f8      	beq.n	8011268 <read_submessage_format+0xa8>
 8011276:	a906      	add	r1, sp, #24
 8011278:	a80c      	add	r0, sp, #48	@ 0x30
 801127a:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 801127e:	f003 f8e1 	bl	8014444 <uxr_deserialize_SampleIdentity>
 8011282:	b9a0      	cbnz	r0, 80112ae <read_submessage_format+0xee>
 8011284:	69e2      	ldr	r2, [r4, #28]
 8011286:	2a00      	cmp	r2, #0
 8011288:	d1c5      	bne.n	8011216 <read_submessage_format+0x56>
 801128a:	e7c6      	b.n	801121a <read_submessage_format+0x5a>
 801128c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011290:	b13b      	cbz	r3, 80112a2 <read_submessage_format+0xe2>
 8011292:	a906      	add	r1, sp, #24
 8011294:	a80c      	add	r0, sp, #48	@ 0x30
 8011296:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 801129a:	f002 fd99 	bl	8013dd0 <uxr_deserialize_BaseObjectRequest>
 801129e:	bb60      	cbnz	r0, 80112fa <read_submessage_format+0x13a>
 80112a0:	69e2      	ldr	r2, [r4, #28]
 80112a2:	68a3      	ldr	r3, [r4, #8]
 80112a4:	442b      	add	r3, r5
 80112a6:	60a3      	str	r3, [r4, #8]
 80112a8:	2a00      	cmp	r2, #0
 80112aa:	d1b4      	bne.n	8011216 <read_submessage_format+0x56>
 80112ac:	e7b5      	b.n	801121a <read_submessage_format+0x5a>
 80112ae:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 80112b2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80112b4:	1a52      	subs	r2, r2, r1
 80112b6:	eba8 0803 	sub.w	r8, r8, r3
 80112ba:	a80c      	add	r0, sp, #48	@ 0x30
 80112bc:	f7fb ff04 	bl	800d0c8 <ucdr_init_buffer>
 80112c0:	44a8      	add	r8, r5
 80112c2:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 80112c6:	a80c      	add	r0, sp, #48	@ 0x30
 80112c8:	f7fb fed2 	bl	800d070 <ucdr_set_on_full_buffer_callback>
 80112cc:	fa1f f888 	uxth.w	r8, r8
 80112d0:	ab0c      	add	r3, sp, #48	@ 0x30
 80112d2:	9300      	str	r3, [sp, #0]
 80112d4:	f8cd 8004 	str.w	r8, [sp, #4]
 80112d8:	2108      	movs	r1, #8
 80112da:	f88d 1016 	strb.w	r1, [sp, #22]
 80112de:	f8d7 10a8 	ldr.w	r1, [r7, #168]	@ 0xa8
 80112e2:	9102      	str	r1, [sp, #8]
 80112e4:	ab06      	add	r3, sp, #24
 80112e6:	4632      	mov	r2, r6
 80112e8:	9905      	ldr	r1, [sp, #20]
 80112ea:	f8d7 60a4 	ldr.w	r6, [r7, #164]	@ 0xa4
 80112ee:	4638      	mov	r0, r7
 80112f0:	47b0      	blx	r6
 80112f2:	2301      	movs	r3, #1
 80112f4:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 80112f8:	e7c4      	b.n	8011284 <read_submessage_format+0xc4>
 80112fa:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 80112fe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011300:	1a52      	subs	r2, r2, r1
 8011302:	a80c      	add	r0, sp, #48	@ 0x30
 8011304:	eba8 0803 	sub.w	r8, r8, r3
 8011308:	f7fb fede 	bl	800d0c8 <ucdr_init_buffer>
 801130c:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8011310:	a80c      	add	r0, sp, #48	@ 0x30
 8011312:	f7fb fead 	bl	800d070 <ucdr_set_on_full_buffer_callback>
 8011316:	ab0c      	add	r3, sp, #48	@ 0x30
 8011318:	9300      	str	r3, [sp, #0]
 801131a:	f89d 1018 	ldrb.w	r1, [sp, #24]
 801131e:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8011322:	44a8      	add	r8, r5
 8011324:	fa1f f888 	uxth.w	r8, r8
 8011328:	f8cd 8004 	str.w	r8, [sp, #4]
 801132c:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8011330:	2107      	movs	r1, #7
 8011332:	f88d 1016 	strb.w	r1, [sp, #22]
 8011336:	f8d7 10b0 	ldr.w	r1, [r7, #176]	@ 0xb0
 801133a:	9102      	str	r1, [sp, #8]
 801133c:	4632      	mov	r2, r6
 801133e:	b29b      	uxth	r3, r3
 8011340:	f8d7 60ac 	ldr.w	r6, [r7, #172]	@ 0xac
 8011344:	9905      	ldr	r1, [sp, #20]
 8011346:	4638      	mov	r0, r7
 8011348:	47b0      	blx	r6
 801134a:	2301      	movs	r3, #1
 801134c:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 8011350:	e7a6      	b.n	80112a0 <read_submessage_format+0xe0>
 8011352:	bf00      	nop

08011354 <on_get_fragmentation_info>:
 8011354:	b500      	push	{lr}
 8011356:	b08b      	sub	sp, #44	@ 0x2c
 8011358:	4601      	mov	r1, r0
 801135a:	2204      	movs	r2, #4
 801135c:	a802      	add	r0, sp, #8
 801135e:	f7fb feb3 	bl	800d0c8 <ucdr_init_buffer>
 8011362:	f10d 0305 	add.w	r3, sp, #5
 8011366:	f10d 0206 	add.w	r2, sp, #6
 801136a:	a901      	add	r1, sp, #4
 801136c:	a802      	add	r0, sp, #8
 801136e:	f001 fecf 	bl	8013110 <uxr_read_submessage_header>
 8011372:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8011376:	2b0d      	cmp	r3, #13
 8011378:	d003      	beq.n	8011382 <on_get_fragmentation_info+0x2e>
 801137a:	2000      	movs	r0, #0
 801137c:	b00b      	add	sp, #44	@ 0x2c
 801137e:	f85d fb04 	ldr.w	pc, [sp], #4
 8011382:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8011386:	f013 0f02 	tst.w	r3, #2
 801138a:	bf14      	ite	ne
 801138c:	2002      	movne	r0, #2
 801138e:	2001      	moveq	r0, #1
 8011390:	b00b      	add	sp, #44	@ 0x2c
 8011392:	f85d fb04 	ldr.w	pc, [sp], #4
 8011396:	bf00      	nop

08011398 <read_submessage_get_info>:
 8011398:	b570      	push	{r4, r5, r6, lr}
 801139a:	2500      	movs	r5, #0
 801139c:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 80113a0:	4604      	mov	r4, r0
 80113a2:	f44f 7224 	mov.w	r2, #656	@ 0x290
 80113a6:	460e      	mov	r6, r1
 80113a8:	a810      	add	r0, sp, #64	@ 0x40
 80113aa:	4629      	mov	r1, r5
 80113ac:	e9cd 5503 	strd	r5, r5, [sp, #12]
 80113b0:	f009 f860 	bl	801a474 <memset>
 80113b4:	a903      	add	r1, sp, #12
 80113b6:	4630      	mov	r0, r6
 80113b8:	f002 feb2 	bl	8014120 <uxr_deserialize_GET_INFO_Payload>
 80113bc:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 80113c0:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 80113c4:	4620      	mov	r0, r4
 80113c6:	f001 f887 	bl	80124d8 <uxr_session_header_offset>
 80113ca:	462b      	mov	r3, r5
 80113cc:	9000      	str	r0, [sp, #0]
 80113ce:	220c      	movs	r2, #12
 80113d0:	a905      	add	r1, sp, #20
 80113d2:	a808      	add	r0, sp, #32
 80113d4:	f7fb fe66 	bl	800d0a4 <ucdr_init_buffer_origin_offset>
 80113d8:	a910      	add	r1, sp, #64	@ 0x40
 80113da:	a808      	add	r0, sp, #32
 80113dc:	f002 ff12 	bl	8014204 <uxr_serialize_INFO_Payload>
 80113e0:	9b08      	ldr	r3, [sp, #32]
 80113e2:	462a      	mov	r2, r5
 80113e4:	4629      	mov	r1, r5
 80113e6:	4620      	mov	r0, r4
 80113e8:	f001 f820 	bl	801242c <uxr_stamp_session_header>
 80113ec:	a808      	add	r0, sp, #32
 80113ee:	f7fb fe97 	bl	800d120 <ucdr_buffer_length>
 80113f2:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 80113f4:	4602      	mov	r2, r0
 80113f6:	a905      	add	r1, sp, #20
 80113f8:	e9d3 0400 	ldrd	r0, r4, [r3]
 80113fc:	47a0      	blx	r4
 80113fe:	f50d 7d34 	add.w	sp, sp, #720	@ 0x2d0
 8011402:	bd70      	pop	{r4, r5, r6, pc}

08011404 <write_submessage_acknack.isra.0>:
 8011404:	b570      	push	{r4, r5, r6, lr}
 8011406:	b092      	sub	sp, #72	@ 0x48
 8011408:	4605      	mov	r5, r0
 801140a:	460e      	mov	r6, r1
 801140c:	4614      	mov	r4, r2
 801140e:	f001 f863 	bl	80124d8 <uxr_session_header_offset>
 8011412:	a905      	add	r1, sp, #20
 8011414:	9000      	str	r0, [sp, #0]
 8011416:	2300      	movs	r3, #0
 8011418:	a80a      	add	r0, sp, #40	@ 0x28
 801141a:	2211      	movs	r2, #17
 801141c:	f7fb fe42 	bl	800d0a4 <ucdr_init_buffer_origin_offset>
 8011420:	2218      	movs	r2, #24
 8011422:	fb02 5404 	mla	r4, r2, r4, r5
 8011426:	2300      	movs	r3, #0
 8011428:	2205      	movs	r2, #5
 801142a:	3450      	adds	r4, #80	@ 0x50
 801142c:	210a      	movs	r1, #10
 801142e:	a80a      	add	r0, sp, #40	@ 0x28
 8011430:	f001 fe54 	bl	80130dc <uxr_buffer_submessage_header>
 8011434:	a903      	add	r1, sp, #12
 8011436:	4620      	mov	r0, r4
 8011438:	f007 fb5e 	bl	8018af8 <uxr_compute_acknack>
 801143c:	ba40      	rev16	r0, r0
 801143e:	f8ad 000e 	strh.w	r0, [sp, #14]
 8011442:	a903      	add	r1, sp, #12
 8011444:	a80a      	add	r0, sp, #40	@ 0x28
 8011446:	f88d 6010 	strb.w	r6, [sp, #16]
 801144a:	f002 ff4b 	bl	80142e4 <uxr_serialize_ACKNACK_Payload>
 801144e:	2200      	movs	r2, #0
 8011450:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011452:	4611      	mov	r1, r2
 8011454:	4628      	mov	r0, r5
 8011456:	f000 ffe9 	bl	801242c <uxr_stamp_session_header>
 801145a:	a80a      	add	r0, sp, #40	@ 0x28
 801145c:	f7fb fe60 	bl	800d120 <ucdr_buffer_length>
 8011460:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8011462:	4602      	mov	r2, r0
 8011464:	a905      	add	r1, sp, #20
 8011466:	e9d3 0400 	ldrd	r0, r4, [r3]
 801146a:	47a0      	blx	r4
 801146c:	b012      	add	sp, #72	@ 0x48
 801146e:	bd70      	pop	{r4, r5, r6, pc}

08011470 <uxr_init_session>:
 8011470:	b510      	push	{r4, lr}
 8011472:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 80114a8 <uxr_init_session+0x38>
 8011476:	2300      	movs	r3, #0
 8011478:	e9c0 131c 	strd	r1, r3, [r0, #112]	@ 0x70
 801147c:	4604      	mov	r4, r0
 801147e:	e9c0 331e 	strd	r3, r3, [r0, #120]	@ 0x78
 8011482:	e9c0 3320 	strd	r3, r3, [r0, #128]	@ 0x80
 8011486:	e9c0 3322 	strd	r3, r3, [r0, #136]	@ 0x88
 801148a:	e9c0 3324 	strd	r3, r3, [r0, #144]	@ 0x90
 801148e:	ed80 7b26 	vstr	d7, [r0, #152]	@ 0x98
 8011492:	f880 30a0 	strb.w	r3, [r0, #160]	@ 0xa0
 8011496:	2181      	movs	r1, #129	@ 0x81
 8011498:	f000 ff34 	bl	8012304 <uxr_init_session_info>
 801149c:	f104 0008 	add.w	r0, r4, #8
 80114a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80114a4:	f001 bd36 	b.w	8012f14 <uxr_init_stream_storage>
	...

080114b0 <uxr_set_status_callback>:
 80114b0:	e9c0 1220 	strd	r1, r2, [r0, #128]	@ 0x80
 80114b4:	4770      	bx	lr
 80114b6:	bf00      	nop

080114b8 <uxr_set_topic_callback>:
 80114b8:	e9c0 1222 	strd	r1, r2, [r0, #136]	@ 0x88
 80114bc:	4770      	bx	lr
 80114be:	bf00      	nop

080114c0 <uxr_set_request_callback>:
 80114c0:	e9c0 1229 	strd	r1, r2, [r0, #164]	@ 0xa4
 80114c4:	4770      	bx	lr
 80114c6:	bf00      	nop

080114c8 <uxr_set_reply_callback>:
 80114c8:	e9c0 122b 	strd	r1, r2, [r0, #172]	@ 0xac
 80114cc:	4770      	bx	lr
 80114ce:	bf00      	nop

080114d0 <uxr_create_output_best_effort_stream>:
 80114d0:	b510      	push	{r4, lr}
 80114d2:	b084      	sub	sp, #16
 80114d4:	e9cd 2100 	strd	r2, r1, [sp]
 80114d8:	4604      	mov	r4, r0
 80114da:	f000 fffd 	bl	80124d8 <uxr_session_header_offset>
 80114de:	e9dd 2100 	ldrd	r2, r1, [sp]
 80114e2:	4603      	mov	r3, r0
 80114e4:	f104 0008 	add.w	r0, r4, #8
 80114e8:	b004      	add	sp, #16
 80114ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80114ee:	f001 bd5b 	b.w	8012fa8 <uxr_add_output_best_effort_buffer>
 80114f2:	bf00      	nop

080114f4 <uxr_create_output_reliable_stream>:
 80114f4:	b510      	push	{r4, lr}
 80114f6:	b088      	sub	sp, #32
 80114f8:	e9cd 2104 	strd	r2, r1, [sp, #16]
 80114fc:	4604      	mov	r4, r0
 80114fe:	9303      	str	r3, [sp, #12]
 8011500:	f000 ffea 	bl	80124d8 <uxr_session_header_offset>
 8011504:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 8011508:	9000      	str	r0, [sp, #0]
 801150a:	9905      	ldr	r1, [sp, #20]
 801150c:	f104 0008 	add.w	r0, r4, #8
 8011510:	f001 fd5e 	bl	8012fd0 <uxr_add_output_reliable_buffer>
 8011514:	2200      	movs	r2, #0
 8011516:	b2c3      	uxtb	r3, r0
 8011518:	f363 0207 	bfi	r2, r3, #0, #8
 801151c:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8011520:	f363 220f 	bfi	r2, r3, #8, #8
 8011524:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8011528:	f363 4217 	bfi	r2, r3, #16, #8
 801152c:	0e03      	lsrs	r3, r0, #24
 801152e:	f363 621f 	bfi	r2, r3, #24, #8
 8011532:	4610      	mov	r0, r2
 8011534:	b008      	add	sp, #32
 8011536:	bd10      	pop	{r4, pc}

08011538 <uxr_create_input_best_effort_stream>:
 8011538:	b082      	sub	sp, #8
 801153a:	3008      	adds	r0, #8
 801153c:	b002      	add	sp, #8
 801153e:	f001 bd61 	b.w	8013004 <uxr_add_input_best_effort_buffer>
 8011542:	bf00      	nop

08011544 <uxr_create_input_reliable_stream>:
 8011544:	b510      	push	{r4, lr}
 8011546:	b084      	sub	sp, #16
 8011548:	4c0b      	ldr	r4, [pc, #44]	@ (8011578 <uxr_create_input_reliable_stream+0x34>)
 801154a:	9400      	str	r4, [sp, #0]
 801154c:	3008      	adds	r0, #8
 801154e:	f001 fd6f 	bl	8013030 <uxr_add_input_reliable_buffer>
 8011552:	2200      	movs	r2, #0
 8011554:	b2c3      	uxtb	r3, r0
 8011556:	f363 0207 	bfi	r2, r3, #0, #8
 801155a:	f3c0 2307 	ubfx	r3, r0, #8, #8
 801155e:	f363 220f 	bfi	r2, r3, #8, #8
 8011562:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8011566:	f363 4217 	bfi	r2, r3, #16, #8
 801156a:	0e03      	lsrs	r3, r0, #24
 801156c:	f363 621f 	bfi	r2, r3, #24, #8
 8011570:	4610      	mov	r0, r2
 8011572:	b004      	add	sp, #16
 8011574:	bd10      	pop	{r4, pc}
 8011576:	bf00      	nop
 8011578:	08011355 	.word	0x08011355

0801157c <uxr_epoch_millis>:
 801157c:	b510      	push	{r4, lr}
 801157e:	4604      	mov	r4, r0
 8011580:	f001 fe0c 	bl	801319c <uxr_nanos>
 8011584:	e9d4 3426 	ldrd	r3, r4, [r4, #152]	@ 0x98
 8011588:	1ac0      	subs	r0, r0, r3
 801158a:	4a04      	ldr	r2, [pc, #16]	@ (801159c <uxr_epoch_millis+0x20>)
 801158c:	f04f 0300 	mov.w	r3, #0
 8011590:	eb61 0104 	sbc.w	r1, r1, r4
 8011594:	f7ef fb18 	bl	8000bc8 <__aeabi_ldivmod>
 8011598:	bd10      	pop	{r4, pc}
 801159a:	bf00      	nop
 801159c:	000f4240 	.word	0x000f4240

080115a0 <uxr_epoch_nanos>:
 80115a0:	b510      	push	{r4, lr}
 80115a2:	4604      	mov	r4, r0
 80115a4:	f001 fdfa 	bl	801319c <uxr_nanos>
 80115a8:	e9d4 3226 	ldrd	r3, r2, [r4, #152]	@ 0x98
 80115ac:	1ac0      	subs	r0, r0, r3
 80115ae:	eb61 0102 	sbc.w	r1, r1, r2
 80115b2:	bd10      	pop	{r4, pc}

080115b4 <uxr_flash_output_streams>:
 80115b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80115b8:	7e03      	ldrb	r3, [r0, #24]
 80115ba:	b084      	sub	sp, #16
 80115bc:	4604      	mov	r4, r0
 80115be:	2b00      	cmp	r3, #0
 80115c0:	d035      	beq.n	801162e <uxr_flash_output_streams+0x7a>
 80115c2:	f04f 0900 	mov.w	r9, #0
 80115c6:	4648      	mov	r0, r9
 80115c8:	f10d 0802 	add.w	r8, sp, #2
 80115cc:	af03      	add	r7, sp, #12
 80115ce:	ae02      	add	r6, sp, #8
 80115d0:	e006      	b.n	80115e0 <uxr_flash_output_streams+0x2c>
 80115d2:	7e23      	ldrb	r3, [r4, #24]
 80115d4:	f109 0901 	add.w	r9, r9, #1
 80115d8:	fa5f f089 	uxtb.w	r0, r9
 80115dc:	4283      	cmp	r3, r0
 80115de:	d926      	bls.n	801162e <uxr_flash_output_streams+0x7a>
 80115e0:	2201      	movs	r2, #1
 80115e2:	4611      	mov	r1, r2
 80115e4:	eb04 1500 	add.w	r5, r4, r0, lsl #4
 80115e8:	f001 fc40 	bl	8012e6c <uxr_stream_id>
 80115ec:	3508      	adds	r5, #8
 80115ee:	4684      	mov	ip, r0
 80115f0:	4643      	mov	r3, r8
 80115f2:	463a      	mov	r2, r7
 80115f4:	4631      	mov	r1, r6
 80115f6:	4628      	mov	r0, r5
 80115f8:	f8cd c004 	str.w	ip, [sp, #4]
 80115fc:	f007 fb02 	bl	8018c04 <uxr_prepare_best_effort_buffer_to_send>
 8011600:	2800      	cmp	r0, #0
 8011602:	d0e6      	beq.n	80115d2 <uxr_flash_output_streams+0x1e>
 8011604:	9b02      	ldr	r3, [sp, #8]
 8011606:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 801160a:	f89d 1004 	ldrb.w	r1, [sp, #4]
 801160e:	4620      	mov	r0, r4
 8011610:	f000 ff0c 	bl	801242c <uxr_stamp_session_header>
 8011614:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011616:	9a03      	ldr	r2, [sp, #12]
 8011618:	685d      	ldr	r5, [r3, #4]
 801161a:	6818      	ldr	r0, [r3, #0]
 801161c:	9902      	ldr	r1, [sp, #8]
 801161e:	47a8      	blx	r5
 8011620:	f109 0901 	add.w	r9, r9, #1
 8011624:	7e23      	ldrb	r3, [r4, #24]
 8011626:	fa5f f089 	uxtb.w	r0, r9
 801162a:	4283      	cmp	r3, r0
 801162c:	d8d8      	bhi.n	80115e0 <uxr_flash_output_streams+0x2c>
 801162e:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 8011632:	b38b      	cbz	r3, 8011698 <uxr_flash_output_streams+0xe4>
 8011634:	f04f 0900 	mov.w	r9, #0
 8011638:	f10d 0802 	add.w	r8, sp, #2
 801163c:	af03      	add	r7, sp, #12
 801163e:	ae02      	add	r6, sp, #8
 8011640:	4648      	mov	r0, r9
 8011642:	2201      	movs	r2, #1
 8011644:	2102      	movs	r1, #2
 8011646:	eb00 0580 	add.w	r5, r0, r0, lsl #2
 801164a:	f001 fc0f 	bl	8012e6c <uxr_stream_id>
 801164e:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 8011652:	3520      	adds	r5, #32
 8011654:	9001      	str	r0, [sp, #4]
 8011656:	e00d      	b.n	8011674 <uxr_flash_output_streams+0xc0>
 8011658:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 801165c:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8011660:	9b02      	ldr	r3, [sp, #8]
 8011662:	f000 fee3 	bl	801242c <uxr_stamp_session_header>
 8011666:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011668:	9a03      	ldr	r2, [sp, #12]
 801166a:	f8d3 a004 	ldr.w	sl, [r3, #4]
 801166e:	9902      	ldr	r1, [sp, #8]
 8011670:	6818      	ldr	r0, [r3, #0]
 8011672:	47d0      	blx	sl
 8011674:	4643      	mov	r3, r8
 8011676:	463a      	mov	r2, r7
 8011678:	4631      	mov	r1, r6
 801167a:	4628      	mov	r0, r5
 801167c:	f007 fce0 	bl	8019040 <uxr_prepare_next_reliable_buffer_to_send>
 8011680:	4603      	mov	r3, r0
 8011682:	4620      	mov	r0, r4
 8011684:	2b00      	cmp	r3, #0
 8011686:	d1e7      	bne.n	8011658 <uxr_flash_output_streams+0xa4>
 8011688:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 801168c:	f109 0901 	add.w	r9, r9, #1
 8011690:	fa5f f089 	uxtb.w	r0, r9
 8011694:	4283      	cmp	r3, r0
 8011696:	d8d4      	bhi.n	8011642 <uxr_flash_output_streams+0x8e>
 8011698:	b004      	add	sp, #16
 801169a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801169e:	bf00      	nop

080116a0 <read_submessage_info>:
 80116a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80116a4:	460d      	mov	r5, r1
 80116a6:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 80116aa:	4669      	mov	r1, sp
 80116ac:	4607      	mov	r7, r0
 80116ae:	4628      	mov	r0, r5
 80116b0:	f002 fc44 	bl	8013f3c <uxr_deserialize_BaseObjectReply>
 80116b4:	a902      	add	r1, sp, #8
 80116b6:	4604      	mov	r4, r0
 80116b8:	4628      	mov	r0, r5
 80116ba:	f89d 8005 	ldrb.w	r8, [sp, #5]
 80116be:	f7fa fa09 	bl	800bad4 <ucdr_deserialize_bool>
 80116c2:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80116c6:	4004      	ands	r4, r0
 80116c8:	b2e4      	uxtb	r4, r4
 80116ca:	b95b      	cbnz	r3, 80116e4 <read_submessage_info+0x44>
 80116cc:	a987      	add	r1, sp, #540	@ 0x21c
 80116ce:	4628      	mov	r0, r5
 80116d0:	f7fa fa00 	bl	800bad4 <ucdr_deserialize_bool>
 80116d4:	f89d 321c 	ldrb.w	r3, [sp, #540]	@ 0x21c
 80116d8:	4606      	mov	r6, r0
 80116da:	b94b      	cbnz	r3, 80116f0 <read_submessage_info+0x50>
 80116dc:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 80116e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80116e4:	a903      	add	r1, sp, #12
 80116e6:	4628      	mov	r0, r5
 80116e8:	f002 fad0 	bl	8013c8c <uxr_deserialize_ObjectVariant>
 80116ec:	4004      	ands	r4, r0
 80116ee:	e7ed      	b.n	80116cc <read_submessage_info+0x2c>
 80116f0:	a988      	add	r1, sp, #544	@ 0x220
 80116f2:	4628      	mov	r0, r5
 80116f4:	f7fa fa1c 	bl	800bb30 <ucdr_deserialize_uint8_t>
 80116f8:	4234      	tst	r4, r6
 80116fa:	d0ef      	beq.n	80116dc <read_submessage_info+0x3c>
 80116fc:	2800      	cmp	r0, #0
 80116fe:	d0ed      	beq.n	80116dc <read_submessage_info+0x3c>
 8011700:	f89d 3220 	ldrb.w	r3, [sp, #544]	@ 0x220
 8011704:	2b0d      	cmp	r3, #13
 8011706:	d1e9      	bne.n	80116dc <read_submessage_info+0x3c>
 8011708:	a98a      	add	r1, sp, #552	@ 0x228
 801170a:	4628      	mov	r0, r5
 801170c:	f7fa ffb6 	bl	800c67c <ucdr_deserialize_int16_t>
 8011710:	b140      	cbz	r0, 8011724 <read_submessage_info+0x84>
 8011712:	f9bd 3228 	ldrsh.w	r3, [sp, #552]	@ 0x228
 8011716:	2b00      	cmp	r3, #0
 8011718:	dd07      	ble.n	801172a <read_submessage_info+0x8a>
 801171a:	f1b8 0f00 	cmp.w	r8, #0
 801171e:	bf14      	ite	ne
 8011720:	2001      	movne	r0, #1
 8011722:	2002      	moveq	r0, #2
 8011724:	f887 00b5 	strb.w	r0, [r7, #181]	@ 0xb5
 8011728:	e7d8      	b.n	80116dc <read_submessage_info+0x3c>
 801172a:	2000      	movs	r0, #0
 801172c:	e7fa      	b.n	8011724 <read_submessage_info+0x84>
 801172e:	bf00      	nop

08011730 <read_submessage_list>:
 8011730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011734:	b097      	sub	sp, #92	@ 0x5c
 8011736:	4ec1      	ldr	r6, [pc, #772]	@ (8011a3c <read_submessage_list+0x30c>)
 8011738:	9209      	str	r2, [sp, #36]	@ 0x24
 801173a:	4604      	mov	r4, r0
 801173c:	460d      	mov	r5, r1
 801173e:	f04f 0801 	mov.w	r8, #1
 8011742:	f10d 032f 	add.w	r3, sp, #47	@ 0x2f
 8011746:	aa0c      	add	r2, sp, #48	@ 0x30
 8011748:	f10d 012e 	add.w	r1, sp, #46	@ 0x2e
 801174c:	4628      	mov	r0, r5
 801174e:	f001 fcdf 	bl	8013110 <uxr_read_submessage_header>
 8011752:	2800      	cmp	r0, #0
 8011754:	f000 813e 	beq.w	80119d4 <read_submessage_list+0x2a4>
 8011758:	f89d 302e 	ldrb.w	r3, [sp, #46]	@ 0x2e
 801175c:	f89d 2026 	ldrb.w	r2, [sp, #38]	@ 0x26
 8011760:	3b02      	subs	r3, #2
 8011762:	2b0d      	cmp	r3, #13
 8011764:	d8ed      	bhi.n	8011742 <read_submessage_list+0x12>
 8011766:	a101      	add	r1, pc, #4	@ (adr r1, 801176c <read_submessage_list+0x3c>)
 8011768:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801176c:	080119cb 	.word	0x080119cb
 8011770:	08011743 	.word	0x08011743
 8011774:	080119bb 	.word	0x080119bb
 8011778:	08011959 	.word	0x08011959
 801177c:	0801194f 	.word	0x0801194f
 8011780:	08011743 	.word	0x08011743
 8011784:	08011743 	.word	0x08011743
 8011788:	080118af 	.word	0x080118af
 801178c:	0801183f 	.word	0x0801183f
 8011790:	080117ff 	.word	0x080117ff
 8011794:	08011743 	.word	0x08011743
 8011798:	08011743 	.word	0x08011743
 801179c:	08011743 	.word	0x08011743
 80117a0:	080117a5 	.word	0x080117a5
 80117a4:	a910      	add	r1, sp, #64	@ 0x40
 80117a6:	4628      	mov	r0, r5
 80117a8:	f002 fdfa 	bl	80143a0 <uxr_deserialize_TIMESTAMP_REPLY_Payload>
 80117ac:	f8d4 9090 	ldr.w	r9, [r4, #144]	@ 0x90
 80117b0:	f1b9 0f00 	cmp.w	r9, #0
 80117b4:	f000 8116 	beq.w	80119e4 <read_submessage_list+0x2b4>
 80117b8:	f001 fcf0 	bl	801319c <uxr_nanos>
 80117bc:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 80117be:	4602      	mov	r2, r0
 80117c0:	460b      	mov	r3, r1
 80117c2:	9814      	ldr	r0, [sp, #80]	@ 0x50
 80117c4:	2100      	movs	r1, #0
 80117c6:	468c      	mov	ip, r1
 80117c8:	fbc0 7c06 	smlal	r7, ip, r0, r6
 80117cc:	e9cd 7c04 	strd	r7, ip, [sp, #16]
 80117d0:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80117d2:	9f11      	ldr	r7, [sp, #68]	@ 0x44
 80117d4:	468c      	mov	ip, r1
 80117d6:	fbc0 7c06 	smlal	r7, ip, r0, r6
 80117da:	46e2      	mov	sl, ip
 80117dc:	46bc      	mov	ip, r7
 80117de:	e9dd 0712 	ldrd	r0, r7, [sp, #72]	@ 0x48
 80117e2:	fbc0 7106 	smlal	r7, r1, r0, r6
 80117e6:	e9cd ca02 	strd	ip, sl, [sp, #8]
 80117ea:	e9cd 7100 	strd	r7, r1, [sp]
 80117ee:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 80117f2:	9106      	str	r1, [sp, #24]
 80117f4:	4620      	mov	r0, r4
 80117f6:	47c8      	blx	r9
 80117f8:	f884 80a0 	strb.w	r8, [r4, #160]	@ 0xa0
 80117fc:	e7a1      	b.n	8011742 <read_submessage_list+0x12>
 80117fe:	a910      	add	r1, sp, #64	@ 0x40
 8011800:	4628      	mov	r0, r5
 8011802:	f002 fdad 	bl	8014360 <uxr_deserialize_HEARTBEAT_Payload>
 8011806:	2100      	movs	r1, #0
 8011808:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 801180c:	f001 fb58 	bl	8012ec0 <uxr_stream_id_from_raw>
 8011810:	f3c0 2707 	ubfx	r7, r0, #8, #8
 8011814:	900f      	str	r0, [sp, #60]	@ 0x3c
 8011816:	4639      	mov	r1, r7
 8011818:	f104 0008 	add.w	r0, r4, #8
 801181c:	f001 fc3e 	bl	801309c <uxr_get_input_reliable_stream>
 8011820:	2800      	cmp	r0, #0
 8011822:	d08e      	beq.n	8011742 <read_submessage_list+0x12>
 8011824:	f8bd 1040 	ldrh.w	r1, [sp, #64]	@ 0x40
 8011828:	f8bd 2042 	ldrh.w	r2, [sp, #66]	@ 0x42
 801182c:	f007 f958 	bl	8018ae0 <uxr_process_heartbeat>
 8011830:	f89d 103c 	ldrb.w	r1, [sp, #60]	@ 0x3c
 8011834:	463a      	mov	r2, r7
 8011836:	4620      	mov	r0, r4
 8011838:	f7ff fde4 	bl	8011404 <write_submessage_acknack.isra.0>
 801183c:	e781      	b.n	8011742 <read_submessage_list+0x12>
 801183e:	a910      	add	r1, sp, #64	@ 0x40
 8011840:	4628      	mov	r0, r5
 8011842:	f002 fd65 	bl	8014310 <uxr_deserialize_ACKNACK_Payload>
 8011846:	2100      	movs	r1, #0
 8011848:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 801184c:	f001 fb38 	bl	8012ec0 <uxr_stream_id_from_raw>
 8011850:	900d      	str	r0, [sp, #52]	@ 0x34
 8011852:	f3c0 2107 	ubfx	r1, r0, #8, #8
 8011856:	f104 0008 	add.w	r0, r4, #8
 801185a:	f001 fc0b 	bl	8013074 <uxr_get_output_reliable_stream>
 801185e:	4607      	mov	r7, r0
 8011860:	2800      	cmp	r0, #0
 8011862:	f43f af6e 	beq.w	8011742 <read_submessage_list+0x12>
 8011866:	f89d 3042 	ldrb.w	r3, [sp, #66]	@ 0x42
 801186a:	f89d 1043 	ldrb.w	r1, [sp, #67]	@ 0x43
 801186e:	f8bd 2040 	ldrh.w	r2, [sp, #64]	@ 0x40
 8011872:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 8011876:	b289      	uxth	r1, r1
 8011878:	f007 fc8c 	bl	8019194 <uxr_process_acknack>
 801187c:	4638      	mov	r0, r7
 801187e:	f007 fc49 	bl	8019114 <uxr_begin_output_nack_buffer_it>
 8011882:	f10d 0a38 	add.w	sl, sp, #56	@ 0x38
 8011886:	f8ad 0032 	strh.w	r0, [sp, #50]	@ 0x32
 801188a:	e006      	b.n	801189a <read_submessage_list+0x16a>
 801188c:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 801188e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8011890:	f8d3 9004 	ldr.w	r9, [r3, #4]
 8011894:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8011896:	6818      	ldr	r0, [r3, #0]
 8011898:	47c8      	blx	r9
 801189a:	f10d 0332 	add.w	r3, sp, #50	@ 0x32
 801189e:	aa0f      	add	r2, sp, #60	@ 0x3c
 80118a0:	4651      	mov	r1, sl
 80118a2:	4638      	mov	r0, r7
 80118a4:	f007 fc38 	bl	8019118 <uxr_next_reliable_nack_buffer_to_send>
 80118a8:	2800      	cmp	r0, #0
 80118aa:	d1ef      	bne.n	801188c <read_submessage_list+0x15c>
 80118ac:	e749      	b.n	8011742 <read_submessage_list+0x12>
 80118ae:	f89d 3025 	ldrb.w	r3, [sp, #37]	@ 0x25
 80118b2:	f88d 3035 	strb.w	r3, [sp, #53]	@ 0x35
 80118b6:	f10d 0a38 	add.w	sl, sp, #56	@ 0x38
 80118ba:	f89d 3027 	ldrb.w	r3, [sp, #39]	@ 0x27
 80118be:	f88d 3037 	strb.w	r3, [sp, #55]	@ 0x37
 80118c2:	4651      	mov	r1, sl
 80118c4:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 80118c8:	f8bd 7030 	ldrh.w	r7, [sp, #48]	@ 0x30
 80118cc:	f89d 902f 	ldrb.w	r9, [sp, #47]	@ 0x2f
 80118d0:	f88d 2036 	strb.w	r2, [sp, #54]	@ 0x36
 80118d4:	4628      	mov	r0, r5
 80118d6:	f88d 3034 	strb.w	r3, [sp, #52]	@ 0x34
 80118da:	f002 fa79 	bl	8013dd0 <uxr_deserialize_BaseObjectRequest>
 80118de:	4650      	mov	r0, sl
 80118e0:	a90f      	add	r1, sp, #60	@ 0x3c
 80118e2:	f10d 0232 	add.w	r2, sp, #50	@ 0x32
 80118e6:	f000 fe1d 	bl	8012524 <uxr_parse_base_object_request>
 80118ea:	f8d4 b080 	ldr.w	fp, [r4, #128]	@ 0x80
 80118ee:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80118f0:	f8bd a032 	ldrh.w	sl, [sp, #50]	@ 0x32
 80118f4:	9110      	str	r1, [sp, #64]	@ 0x40
 80118f6:	3f04      	subs	r7, #4
 80118f8:	f009 090e 	and.w	r9, r9, #14
 80118fc:	b2bf      	uxth	r7, r7
 80118fe:	f1bb 0f00 	cmp.w	fp, #0
 8011902:	d006      	beq.n	8011912 <read_submessage_list+0x1e2>
 8011904:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8011908:	9300      	str	r3, [sp, #0]
 801190a:	4652      	mov	r2, sl
 801190c:	2300      	movs	r3, #0
 801190e:	4620      	mov	r0, r4
 8011910:	47d8      	blx	fp
 8011912:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 8011914:	b16a      	cbz	r2, 8011932 <read_submessage_list+0x202>
 8011916:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8011918:	2100      	movs	r1, #0
 801191a:	3802      	subs	r0, #2
 801191c:	e002      	b.n	8011924 <read_submessage_list+0x1f4>
 801191e:	3101      	adds	r1, #1
 8011920:	4291      	cmp	r1, r2
 8011922:	d006      	beq.n	8011932 <read_submessage_list+0x202>
 8011924:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 8011928:	4553      	cmp	r3, sl
 801192a:	d1f8      	bne.n	801191e <read_submessage_list+0x1ee>
 801192c:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 801192e:	2200      	movs	r2, #0
 8011930:	545a      	strb	r2, [r3, r1]
 8011932:	f8bd 1032 	ldrh.w	r1, [sp, #50]	@ 0x32
 8011936:	9102      	str	r1, [sp, #8]
 8011938:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801193a:	9101      	str	r1, [sp, #4]
 801193c:	990d      	ldr	r1, [sp, #52]	@ 0x34
 801193e:	9100      	str	r1, [sp, #0]
 8011940:	464b      	mov	r3, r9
 8011942:	463a      	mov	r2, r7
 8011944:	4629      	mov	r1, r5
 8011946:	4620      	mov	r0, r4
 8011948:	f7ff fc3a 	bl	80111c0 <read_submessage_format>
 801194c:	e6f9      	b.n	8011742 <read_submessage_list+0x12>
 801194e:	4629      	mov	r1, r5
 8011950:	4620      	mov	r0, r4
 8011952:	f7ff fea5 	bl	80116a0 <read_submessage_info>
 8011956:	e6f4      	b.n	8011742 <read_submessage_list+0x12>
 8011958:	2a00      	cmp	r2, #0
 801195a:	d03e      	beq.n	80119da <read_submessage_list+0x2aa>
 801195c:	a910      	add	r1, sp, #64	@ 0x40
 801195e:	4628      	mov	r0, r5
 8011960:	f002 fc32 	bl	80141c8 <uxr_deserialize_STATUS_Payload>
 8011964:	a90e      	add	r1, sp, #56	@ 0x38
 8011966:	aa0d      	add	r2, sp, #52	@ 0x34
 8011968:	a810      	add	r0, sp, #64	@ 0x40
 801196a:	f000 fddb 	bl	8012524 <uxr_parse_base_object_request>
 801196e:	f8d4 a080 	ldr.w	sl, [r4, #128]	@ 0x80
 8011972:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8011974:	f89d 9044 	ldrb.w	r9, [sp, #68]	@ 0x44
 8011978:	f8bd 7034 	ldrh.w	r7, [sp, #52]	@ 0x34
 801197c:	910f      	str	r1, [sp, #60]	@ 0x3c
 801197e:	f1ba 0f00 	cmp.w	sl, #0
 8011982:	d006      	beq.n	8011992 <read_submessage_list+0x262>
 8011984:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8011988:	9300      	str	r3, [sp, #0]
 801198a:	463a      	mov	r2, r7
 801198c:	464b      	mov	r3, r9
 801198e:	4620      	mov	r0, r4
 8011990:	47d0      	blx	sl
 8011992:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 8011994:	2a00      	cmp	r2, #0
 8011996:	f43f aed4 	beq.w	8011742 <read_submessage_list+0x12>
 801199a:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 801199c:	2100      	movs	r1, #0
 801199e:	3802      	subs	r0, #2
 80119a0:	e003      	b.n	80119aa <read_submessage_list+0x27a>
 80119a2:	3101      	adds	r1, #1
 80119a4:	4291      	cmp	r1, r2
 80119a6:	f43f aecc 	beq.w	8011742 <read_submessage_list+0x12>
 80119aa:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 80119ae:	42bb      	cmp	r3, r7
 80119b0:	d1f7      	bne.n	80119a2 <read_submessage_list+0x272>
 80119b2:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 80119b4:	f803 9001 	strb.w	r9, [r3, r1]
 80119b8:	e6c3      	b.n	8011742 <read_submessage_list+0x12>
 80119ba:	2a00      	cmp	r2, #0
 80119bc:	f47f aec1 	bne.w	8011742 <read_submessage_list+0x12>
 80119c0:	4629      	mov	r1, r5
 80119c2:	4620      	mov	r0, r4
 80119c4:	f000 fcf4 	bl	80123b0 <uxr_read_create_session_status>
 80119c8:	e6bb      	b.n	8011742 <read_submessage_list+0x12>
 80119ca:	4629      	mov	r1, r5
 80119cc:	4620      	mov	r0, r4
 80119ce:	f7ff fce3 	bl	8011398 <read_submessage_get_info>
 80119d2:	e6b6      	b.n	8011742 <read_submessage_list+0x12>
 80119d4:	b017      	add	sp, #92	@ 0x5c
 80119d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80119da:	4629      	mov	r1, r5
 80119dc:	4620      	mov	r0, r4
 80119de:	f000 fcf3 	bl	80123c8 <uxr_read_delete_session_status>
 80119e2:	e6ae      	b.n	8011742 <read_submessage_list+0x12>
 80119e4:	f001 fbda 	bl	801319c <uxr_nanos>
 80119e8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80119ea:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80119ec:	464f      	mov	r7, r9
 80119ee:	fbc3 2706 	smlal	r2, r7, r3, r6
 80119f2:	1812      	adds	r2, r2, r0
 80119f4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80119f6:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 80119f8:	eb47 0101 	adc.w	r1, r7, r1
 80119fc:	464f      	mov	r7, r9
 80119fe:	fbc3 0706 	smlal	r0, r7, r3, r6
 8011a02:	463b      	mov	r3, r7
 8011a04:	4684      	mov	ip, r0
 8011a06:	e9dd 7010 	ldrd	r7, r0, [sp, #64]	@ 0x40
 8011a0a:	fbc7 0906 	smlal	r0, r9, r7, r6
 8011a0e:	eb1c 0c00 	adds.w	ip, ip, r0
 8011a12:	464f      	mov	r7, r9
 8011a14:	eb43 0307 	adc.w	r3, r3, r7
 8011a18:	ebb2 0c0c 	subs.w	ip, r2, ip
 8011a1c:	eb61 0303 	sbc.w	r3, r1, r3
 8011a20:	0fda      	lsrs	r2, r3, #31
 8011a22:	eb12 020c 	adds.w	r2, r2, ip
 8011a26:	f143 0300 	adc.w	r3, r3, #0
 8011a2a:	0852      	lsrs	r2, r2, #1
 8011a2c:	ea42 72c3 	orr.w	r2, r2, r3, lsl #31
 8011a30:	105b      	asrs	r3, r3, #1
 8011a32:	f8c4 2098 	str.w	r2, [r4, #152]	@ 0x98
 8011a36:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
 8011a3a:	e6dd      	b.n	80117f8 <read_submessage_list+0xc8>
 8011a3c:	3b9aca00 	.word	0x3b9aca00

08011a40 <listen_message_reliably>:
 8011a40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a44:	1e0b      	subs	r3, r1, #0
 8011a46:	b09d      	sub	sp, #116	@ 0x74
 8011a48:	bfb8      	it	lt
 8011a4a:	f06f 4300 	mvnlt.w	r3, #2147483648	@ 0x80000000
 8011a4e:	4680      	mov	r8, r0
 8011a50:	9305      	str	r3, [sp, #20]
 8011a52:	f001 fb89 	bl	8013168 <uxr_millis>
 8011a56:	f898 2048 	ldrb.w	r2, [r8, #72]	@ 0x48
 8011a5a:	4681      	mov	r9, r0
 8011a5c:	2a00      	cmp	r2, #0
 8011a5e:	f000 80a1 	beq.w	8011ba4 <listen_message_reliably+0x164>
 8011a62:	2600      	movs	r6, #0
 8011a64:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8011a68:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8011a6c:	9303      	str	r3, [sp, #12]
 8011a6e:	4630      	mov	r0, r6
 8011a70:	460f      	mov	r7, r1
 8011a72:	e00f      	b.n	8011a94 <listen_message_reliably+0x54>
 8011a74:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8011a78:	9903      	ldr	r1, [sp, #12]
 8011a7a:	455a      	cmp	r2, fp
 8011a7c:	f106 0601 	add.w	r6, r6, #1
 8011a80:	eb73 0101 	sbcs.w	r1, r3, r1
 8011a84:	b2f0      	uxtb	r0, r6
 8011a86:	da01      	bge.n	8011a8c <listen_message_reliably+0x4c>
 8011a88:	4693      	mov	fp, r2
 8011a8a:	9303      	str	r3, [sp, #12]
 8011a8c:	f898 3048 	ldrb.w	r3, [r8, #72]	@ 0x48
 8011a90:	4283      	cmp	r3, r0
 8011a92:	d960      	bls.n	8011b56 <listen_message_reliably+0x116>
 8011a94:	eb00 0480 	add.w	r4, r0, r0, lsl #2
 8011a98:	2102      	movs	r1, #2
 8011a9a:	2201      	movs	r2, #1
 8011a9c:	f001 f9e6 	bl	8012e6c <uxr_stream_id>
 8011aa0:	00e4      	lsls	r4, r4, #3
 8011aa2:	f104 0520 	add.w	r5, r4, #32
 8011aa6:	4445      	add	r5, r8
 8011aa8:	4601      	mov	r1, r0
 8011aaa:	463b      	mov	r3, r7
 8011aac:	464a      	mov	r2, r9
 8011aae:	4628      	mov	r0, r5
 8011ab0:	9109      	str	r1, [sp, #36]	@ 0x24
 8011ab2:	f007 fb05 	bl	80190c0 <uxr_update_output_stream_heartbeat_timestamp>
 8011ab6:	eb08 0304 	add.w	r3, r8, r4
 8011aba:	2800      	cmp	r0, #0
 8011abc:	d0da      	beq.n	8011a74 <listen_message_reliably+0x34>
 8011abe:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 8011ac2:	f89d 5025 	ldrb.w	r5, [sp, #37]	@ 0x25
 8011ac6:	9304      	str	r3, [sp, #16]
 8011ac8:	4640      	mov	r0, r8
 8011aca:	f000 fd05 	bl	80124d8 <uxr_session_header_offset>
 8011ace:	3501      	adds	r5, #1
 8011ad0:	f10d 0a50 	add.w	sl, sp, #80	@ 0x50
 8011ad4:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8011ad8:	eb08 05c5 	add.w	r5, r8, r5, lsl #3
 8011adc:	2300      	movs	r3, #0
 8011ade:	2211      	movs	r2, #17
 8011ae0:	9000      	str	r0, [sp, #0]
 8011ae2:	a90c      	add	r1, sp, #48	@ 0x30
 8011ae4:	4650      	mov	r0, sl
 8011ae6:	f7fb fadd 	bl	800d0a4 <ucdr_init_buffer_origin_offset>
 8011aea:	2300      	movs	r3, #0
 8011aec:	2205      	movs	r2, #5
 8011aee:	210b      	movs	r1, #11
 8011af0:	4650      	mov	r0, sl
 8011af2:	f001 faf3 	bl	80130dc <uxr_buffer_submessage_header>
 8011af6:	8968      	ldrh	r0, [r5, #10]
 8011af8:	2101      	movs	r1, #1
 8011afa:	f007 fba3 	bl	8019244 <uxr_seq_num_add>
 8011afe:	892b      	ldrh	r3, [r5, #8]
 8011b00:	f8ad 302a 	strh.w	r3, [sp, #42]	@ 0x2a
 8011b04:	4602      	mov	r2, r0
 8011b06:	9b04      	ldr	r3, [sp, #16]
 8011b08:	f8ad 2028 	strh.w	r2, [sp, #40]	@ 0x28
 8011b0c:	a90a      	add	r1, sp, #40	@ 0x28
 8011b0e:	4650      	mov	r0, sl
 8011b10:	f88d 302c 	strb.w	r3, [sp, #44]	@ 0x2c
 8011b14:	f002 fc10 	bl	8014338 <uxr_serialize_HEARTBEAT_Payload>
 8011b18:	2200      	movs	r2, #0
 8011b1a:	4611      	mov	r1, r2
 8011b1c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8011b1e:	4640      	mov	r0, r8
 8011b20:	f000 fc84 	bl	801242c <uxr_stamp_session_header>
 8011b24:	4650      	mov	r0, sl
 8011b26:	f7fb fafb 	bl	800d120 <ucdr_buffer_length>
 8011b2a:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 8011b2e:	4602      	mov	r2, r0
 8011b30:	a90c      	add	r1, sp, #48	@ 0x30
 8011b32:	e9d3 0500 	ldrd	r0, r5, [r3]
 8011b36:	4444      	add	r4, r8
 8011b38:	47a8      	blx	r5
 8011b3a:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	@ 0x38
 8011b3e:	9903      	ldr	r1, [sp, #12]
 8011b40:	455a      	cmp	r2, fp
 8011b42:	f106 0601 	add.w	r6, r6, #1
 8011b46:	eb73 0101 	sbcs.w	r1, r3, r1
 8011b4a:	b2f0      	uxtb	r0, r6
 8011b4c:	db9c      	blt.n	8011a88 <listen_message_reliably+0x48>
 8011b4e:	f898 3048 	ldrb.w	r3, [r8, #72]	@ 0x48
 8011b52:	4283      	cmp	r3, r0
 8011b54:	d89e      	bhi.n	8011a94 <listen_message_reliably+0x54>
 8011b56:	9a03      	ldr	r2, [sp, #12]
 8011b58:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8011b5c:	429a      	cmp	r2, r3
 8011b5e:	bf08      	it	eq
 8011b60:	f1bb 3fff 	cmpeq.w	fp, #4294967295	@ 0xffffffff
 8011b64:	d01e      	beq.n	8011ba4 <listen_message_reliably+0x164>
 8011b66:	ebab 0309 	sub.w	r3, fp, r9
 8011b6a:	9905      	ldr	r1, [sp, #20]
 8011b6c:	f8d8 2070 	ldr.w	r2, [r8, #112]	@ 0x70
 8011b70:	2b00      	cmp	r3, #0
 8011b72:	bf08      	it	eq
 8011b74:	2301      	moveq	r3, #1
 8011b76:	4299      	cmp	r1, r3
 8011b78:	bfa8      	it	ge
 8011b7a:	4619      	movge	r1, r3
 8011b7c:	6894      	ldr	r4, [r2, #8]
 8011b7e:	6810      	ldr	r0, [r2, #0]
 8011b80:	4689      	mov	r9, r1
 8011b82:	460b      	mov	r3, r1
 8011b84:	aa08      	add	r2, sp, #32
 8011b86:	a907      	add	r1, sp, #28
 8011b88:	47a0      	blx	r4
 8011b8a:	b968      	cbnz	r0, 8011ba8 <listen_message_reliably+0x168>
 8011b8c:	9b05      	ldr	r3, [sp, #20]
 8011b8e:	eba3 0309 	sub.w	r3, r3, r9
 8011b92:	2b00      	cmp	r3, #0
 8011b94:	9305      	str	r3, [sp, #20]
 8011b96:	f73f af5c 	bgt.w	8011a52 <listen_message_reliably+0x12>
 8011b9a:	4604      	mov	r4, r0
 8011b9c:	4620      	mov	r0, r4
 8011b9e:	b01d      	add	sp, #116	@ 0x74
 8011ba0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ba4:	9b05      	ldr	r3, [sp, #20]
 8011ba6:	e7e0      	b.n	8011b6a <listen_message_reliably+0x12a>
 8011ba8:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 8011bac:	4604      	mov	r4, r0
 8011bae:	a80c      	add	r0, sp, #48	@ 0x30
 8011bb0:	f7fb fa8a 	bl	800d0c8 <ucdr_init_buffer>
 8011bb4:	2500      	movs	r5, #0
 8011bb6:	f10d 031a 	add.w	r3, sp, #26
 8011bba:	aa06      	add	r2, sp, #24
 8011bbc:	a90c      	add	r1, sp, #48	@ 0x30
 8011bbe:	4640      	mov	r0, r8
 8011bc0:	f88d 5018 	strb.w	r5, [sp, #24]
 8011bc4:	f000 fc46 	bl	8012454 <uxr_read_session_header>
 8011bc8:	b918      	cbnz	r0, 8011bd2 <listen_message_reliably+0x192>
 8011bca:	4620      	mov	r0, r4
 8011bcc:	b01d      	add	sp, #116	@ 0x74
 8011bce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011bd2:	4629      	mov	r1, r5
 8011bd4:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8011bd8:	f001 f972 	bl	8012ec0 <uxr_stream_id_from_raw>
 8011bdc:	f3c0 4507 	ubfx	r5, r0, #16, #8
 8011be0:	2d01      	cmp	r5, #1
 8011be2:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 8011be6:	f8bd a01a 	ldrh.w	sl, [sp, #26]
 8011bea:	f3c0 2607 	ubfx	r6, r0, #8, #8
 8011bee:	d04b      	beq.n	8011c88 <listen_message_reliably+0x248>
 8011bf0:	2d02      	cmp	r5, #2
 8011bf2:	d00f      	beq.n	8011c14 <listen_message_reliably+0x1d4>
 8011bf4:	2d00      	cmp	r5, #0
 8011bf6:	d1e8      	bne.n	8011bca <listen_message_reliably+0x18a>
 8011bf8:	4629      	mov	r1, r5
 8011bfa:	4628      	mov	r0, r5
 8011bfc:	f001 f960 	bl	8012ec0 <uxr_stream_id_from_raw>
 8011c00:	a90c      	add	r1, sp, #48	@ 0x30
 8011c02:	4602      	mov	r2, r0
 8011c04:	4640      	mov	r0, r8
 8011c06:	920a      	str	r2, [sp, #40]	@ 0x28
 8011c08:	f7ff fd92 	bl	8011730 <read_submessage_list>
 8011c0c:	4620      	mov	r0, r4
 8011c0e:	b01d      	add	sp, #116	@ 0x74
 8011c10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c14:	4631      	mov	r1, r6
 8011c16:	f108 0008 	add.w	r0, r8, #8
 8011c1a:	f89d 9024 	ldrb.w	r9, [sp, #36]	@ 0x24
 8011c1e:	f001 fa3d 	bl	801309c <uxr_get_input_reliable_stream>
 8011c22:	4607      	mov	r7, r0
 8011c24:	b338      	cbz	r0, 8011c76 <listen_message_reliably+0x236>
 8011c26:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011c28:	9203      	str	r2, [sp, #12]
 8011c2a:	a80c      	add	r0, sp, #48	@ 0x30
 8011c2c:	f7fb fa7c 	bl	800d128 <ucdr_buffer_remaining>
 8011c30:	4603      	mov	r3, r0
 8011c32:	f10d 0019 	add.w	r0, sp, #25
 8011c36:	9000      	str	r0, [sp, #0]
 8011c38:	9a03      	ldr	r2, [sp, #12]
 8011c3a:	4651      	mov	r1, sl
 8011c3c:	4638      	mov	r0, r7
 8011c3e:	f006 fe55 	bl	80188ec <uxr_receive_reliable_message>
 8011c42:	b1c0      	cbz	r0, 8011c76 <listen_message_reliably+0x236>
 8011c44:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8011c48:	b393      	cbz	r3, 8011cb0 <listen_message_reliably+0x270>
 8011c4a:	ad14      	add	r5, sp, #80	@ 0x50
 8011c4c:	f04f 0a02 	mov.w	sl, #2
 8011c50:	e00a      	b.n	8011c68 <listen_message_reliably+0x228>
 8011c52:	f88d 9028 	strb.w	r9, [sp, #40]	@ 0x28
 8011c56:	f88d 6029 	strb.w	r6, [sp, #41]	@ 0x29
 8011c5a:	f88d a02a 	strb.w	sl, [sp, #42]	@ 0x2a
 8011c5e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011c60:	4629      	mov	r1, r5
 8011c62:	4640      	mov	r0, r8
 8011c64:	f7ff fd64 	bl	8011730 <read_submessage_list>
 8011c68:	2204      	movs	r2, #4
 8011c6a:	4629      	mov	r1, r5
 8011c6c:	4638      	mov	r0, r7
 8011c6e:	f006 febd 	bl	80189ec <uxr_next_input_reliable_buffer_available>
 8011c72:	2800      	cmp	r0, #0
 8011c74:	d1ed      	bne.n	8011c52 <listen_message_reliably+0x212>
 8011c76:	4640      	mov	r0, r8
 8011c78:	4632      	mov	r2, r6
 8011c7a:	4649      	mov	r1, r9
 8011c7c:	f7ff fbc2 	bl	8011404 <write_submessage_acknack.isra.0>
 8011c80:	4620      	mov	r0, r4
 8011c82:	b01d      	add	sp, #116	@ 0x74
 8011c84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c88:	4631      	mov	r1, r6
 8011c8a:	f108 0008 	add.w	r0, r8, #8
 8011c8e:	f001 f9fb 	bl	8013088 <uxr_get_input_best_effort_stream>
 8011c92:	2800      	cmp	r0, #0
 8011c94:	d099      	beq.n	8011bca <listen_message_reliably+0x18a>
 8011c96:	4651      	mov	r1, sl
 8011c98:	f006 fd94 	bl	80187c4 <uxr_receive_best_effort_message>
 8011c9c:	2800      	cmp	r0, #0
 8011c9e:	d094      	beq.n	8011bca <listen_message_reliably+0x18a>
 8011ca0:	f88d 502a 	strb.w	r5, [sp, #42]	@ 0x2a
 8011ca4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011ca6:	a90c      	add	r1, sp, #48	@ 0x30
 8011ca8:	4640      	mov	r0, r8
 8011caa:	f7ff fd41 	bl	8011730 <read_submessage_list>
 8011cae:	e78c      	b.n	8011bca <listen_message_reliably+0x18a>
 8011cb0:	f88d 502a 	strb.w	r5, [sp, #42]	@ 0x2a
 8011cb4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011cb6:	a90c      	add	r1, sp, #48	@ 0x30
 8011cb8:	4640      	mov	r0, r8
 8011cba:	f7ff fd39 	bl	8011730 <read_submessage_list>
 8011cbe:	e7c4      	b.n	8011c4a <listen_message_reliably+0x20a>

08011cc0 <uxr_run_session_timeout>:
 8011cc0:	b570      	push	{r4, r5, r6, lr}
 8011cc2:	4604      	mov	r4, r0
 8011cc4:	460d      	mov	r5, r1
 8011cc6:	f001 fa4f 	bl	8013168 <uxr_millis>
 8011cca:	4606      	mov	r6, r0
 8011ccc:	4620      	mov	r0, r4
 8011cce:	f7ff fc71 	bl	80115b4 <uxr_flash_output_streams>
 8011cd2:	4629      	mov	r1, r5
 8011cd4:	4620      	mov	r0, r4
 8011cd6:	f7ff feb3 	bl	8011a40 <listen_message_reliably>
 8011cda:	f001 fa45 	bl	8013168 <uxr_millis>
 8011cde:	1b83      	subs	r3, r0, r6
 8011ce0:	1ae9      	subs	r1, r5, r3
 8011ce2:	2900      	cmp	r1, #0
 8011ce4:	dcf6      	bgt.n	8011cd4 <uxr_run_session_timeout+0x14>
 8011ce6:	f104 0008 	add.w	r0, r4, #8
 8011cea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011cee:	f001 b9df 	b.w	80130b0 <uxr_output_streams_confirmed>
 8011cf2:	bf00      	nop

08011cf4 <uxr_run_session_until_data>:
 8011cf4:	b570      	push	{r4, r5, r6, lr}
 8011cf6:	4604      	mov	r4, r0
 8011cf8:	460d      	mov	r5, r1
 8011cfa:	f001 fa35 	bl	8013168 <uxr_millis>
 8011cfe:	4606      	mov	r6, r0
 8011d00:	4620      	mov	r0, r4
 8011d02:	f7ff fc57 	bl	80115b4 <uxr_flash_output_streams>
 8011d06:	2300      	movs	r3, #0
 8011d08:	f884 30b4 	strb.w	r3, [r4, #180]	@ 0xb4
 8011d0c:	4629      	mov	r1, r5
 8011d0e:	e005      	b.n	8011d1c <uxr_run_session_until_data+0x28>
 8011d10:	f001 fa2a 	bl	8013168 <uxr_millis>
 8011d14:	1b83      	subs	r3, r0, r6
 8011d16:	1ae9      	subs	r1, r5, r3
 8011d18:	2900      	cmp	r1, #0
 8011d1a:	dd07      	ble.n	8011d2c <uxr_run_session_until_data+0x38>
 8011d1c:	4620      	mov	r0, r4
 8011d1e:	f7ff fe8f 	bl	8011a40 <listen_message_reliably>
 8011d22:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 8011d26:	2800      	cmp	r0, #0
 8011d28:	d0f2      	beq.n	8011d10 <uxr_run_session_until_data+0x1c>
 8011d2a:	bd70      	pop	{r4, r5, r6, pc}
 8011d2c:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 8011d30:	bd70      	pop	{r4, r5, r6, pc}
 8011d32:	bf00      	nop

08011d34 <uxr_run_session_until_confirm_delivery>:
 8011d34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011d38:	4606      	mov	r6, r0
 8011d3a:	460d      	mov	r5, r1
 8011d3c:	f001 fa14 	bl	8013168 <uxr_millis>
 8011d40:	4607      	mov	r7, r0
 8011d42:	4630      	mov	r0, r6
 8011d44:	f7ff fc36 	bl	80115b4 <uxr_flash_output_streams>
 8011d48:	2d00      	cmp	r5, #0
 8011d4a:	f106 0808 	add.w	r8, r6, #8
 8011d4e:	bfa8      	it	ge
 8011d50:	462c      	movge	r4, r5
 8011d52:	da07      	bge.n	8011d64 <uxr_run_session_until_confirm_delivery+0x30>
 8011d54:	e00e      	b.n	8011d74 <uxr_run_session_until_confirm_delivery+0x40>
 8011d56:	f7ff fe73 	bl	8011a40 <listen_message_reliably>
 8011d5a:	f001 fa05 	bl	8013168 <uxr_millis>
 8011d5e:	1bc3      	subs	r3, r0, r7
 8011d60:	1aec      	subs	r4, r5, r3
 8011d62:	d407      	bmi.n	8011d74 <uxr_run_session_until_confirm_delivery+0x40>
 8011d64:	4640      	mov	r0, r8
 8011d66:	f001 f9a3 	bl	80130b0 <uxr_output_streams_confirmed>
 8011d6a:	4603      	mov	r3, r0
 8011d6c:	4621      	mov	r1, r4
 8011d6e:	4630      	mov	r0, r6
 8011d70:	2b00      	cmp	r3, #0
 8011d72:	d0f0      	beq.n	8011d56 <uxr_run_session_until_confirm_delivery+0x22>
 8011d74:	4640      	mov	r0, r8
 8011d76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011d7a:	f001 b999 	b.w	80130b0 <uxr_output_streams_confirmed>
 8011d7e:	bf00      	nop

08011d80 <uxr_run_session_until_all_status>:
 8011d80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011d84:	9c08      	ldr	r4, [sp, #32]
 8011d86:	4606      	mov	r6, r0
 8011d88:	460f      	mov	r7, r1
 8011d8a:	4691      	mov	r9, r2
 8011d8c:	461d      	mov	r5, r3
 8011d8e:	f7ff fc11 	bl	80115b4 <uxr_flash_output_streams>
 8011d92:	b124      	cbz	r4, 8011d9e <uxr_run_session_until_all_status+0x1e>
 8011d94:	4622      	mov	r2, r4
 8011d96:	21ff      	movs	r1, #255	@ 0xff
 8011d98:	4628      	mov	r0, r5
 8011d9a:	f008 fb6b 	bl	801a474 <memset>
 8011d9e:	e9c6 951d 	strd	r9, r5, [r6, #116]	@ 0x74
 8011da2:	67f4      	str	r4, [r6, #124]	@ 0x7c
 8011da4:	f001 f9e0 	bl	8013168 <uxr_millis>
 8011da8:	3d01      	subs	r5, #1
 8011daa:	f1a9 0902 	sub.w	r9, r9, #2
 8011dae:	4680      	mov	r8, r0
 8011db0:	4639      	mov	r1, r7
 8011db2:	4630      	mov	r0, r6
 8011db4:	f7ff fe44 	bl	8011a40 <listen_message_reliably>
 8011db8:	f001 f9d6 	bl	8013168 <uxr_millis>
 8011dbc:	eba0 0008 	sub.w	r0, r0, r8
 8011dc0:	1a39      	subs	r1, r7, r0
 8011dc2:	b344      	cbz	r4, 8011e16 <uxr_run_session_until_all_status+0x96>
 8011dc4:	4628      	mov	r0, r5
 8011dc6:	46ac      	mov	ip, r5
 8011dc8:	2301      	movs	r3, #1
 8011dca:	e002      	b.n	8011dd2 <uxr_run_session_until_all_status+0x52>
 8011dcc:	42a3      	cmp	r3, r4
 8011dce:	d20d      	bcs.n	8011dec <uxr_run_session_until_all_status+0x6c>
 8011dd0:	3301      	adds	r3, #1
 8011dd2:	f81c ef01 	ldrb.w	lr, [ip, #1]!
 8011dd6:	f1be 0fff 	cmp.w	lr, #255	@ 0xff
 8011dda:	d1f7      	bne.n	8011dcc <uxr_run_session_until_all_status+0x4c>
 8011ddc:	42a3      	cmp	r3, r4
 8011dde:	f839 2013 	ldrh.w	r2, [r9, r3, lsl #1]
 8011de2:	d213      	bcs.n	8011e0c <uxr_run_session_until_all_status+0x8c>
 8011de4:	2a00      	cmp	r2, #0
 8011de6:	d0f3      	beq.n	8011dd0 <uxr_run_session_until_all_status+0x50>
 8011de8:	2900      	cmp	r1, #0
 8011dea:	dce2      	bgt.n	8011db2 <uxr_run_session_until_all_status+0x32>
 8011dec:	2300      	movs	r3, #0
 8011dee:	67f3      	str	r3, [r6, #124]	@ 0x7c
 8011df0:	442c      	add	r4, r5
 8011df2:	e001      	b.n	8011df8 <uxr_run_session_until_all_status+0x78>
 8011df4:	2b01      	cmp	r3, #1
 8011df6:	d812      	bhi.n	8011e1e <uxr_run_session_until_all_status+0x9e>
 8011df8:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8011dfc:	4284      	cmp	r4, r0
 8011dfe:	d1f9      	bne.n	8011df4 <uxr_run_session_until_all_status+0x74>
 8011e00:	2b01      	cmp	r3, #1
 8011e02:	bf8c      	ite	hi
 8011e04:	2000      	movhi	r0, #0
 8011e06:	2001      	movls	r0, #1
 8011e08:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011e0c:	2900      	cmp	r1, #0
 8011e0e:	dded      	ble.n	8011dec <uxr_run_session_until_all_status+0x6c>
 8011e10:	2a00      	cmp	r2, #0
 8011e12:	d1ce      	bne.n	8011db2 <uxr_run_session_until_all_status+0x32>
 8011e14:	e7ea      	b.n	8011dec <uxr_run_session_until_all_status+0x6c>
 8011e16:	67f4      	str	r4, [r6, #124]	@ 0x7c
 8011e18:	2001      	movs	r0, #1
 8011e1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011e1e:	2000      	movs	r0, #0
 8011e20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011e24:	0000      	movs	r0, r0
	...

08011e28 <uxr_sync_session>:
 8011e28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011e2a:	b093      	sub	sp, #76	@ 0x4c
 8011e2c:	4604      	mov	r4, r0
 8011e2e:	460d      	mov	r5, r1
 8011e30:	f000 fb52 	bl	80124d8 <uxr_session_header_offset>
 8011e34:	2214      	movs	r2, #20
 8011e36:	eb0d 0102 	add.w	r1, sp, r2
 8011e3a:	9000      	str	r0, [sp, #0]
 8011e3c:	2300      	movs	r3, #0
 8011e3e:	a80a      	add	r0, sp, #40	@ 0x28
 8011e40:	f7fb f930 	bl	800d0a4 <ucdr_init_buffer_origin_offset>
 8011e44:	2300      	movs	r3, #0
 8011e46:	2208      	movs	r2, #8
 8011e48:	210e      	movs	r1, #14
 8011e4a:	a80a      	add	r0, sp, #40	@ 0x28
 8011e4c:	f001 f946 	bl	80130dc <uxr_buffer_submessage_header>
 8011e50:	f001 f9a4 	bl	801319c <uxr_nanos>
 8011e54:	a31c      	add	r3, pc, #112	@ (adr r3, 8011ec8 <uxr_sync_session+0xa0>)
 8011e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e5a:	460e      	mov	r6, r1
 8011e5c:	4607      	mov	r7, r0
 8011e5e:	f7ee feb3 	bl	8000bc8 <__aeabi_ldivmod>
 8011e62:	4631      	mov	r1, r6
 8011e64:	9003      	str	r0, [sp, #12]
 8011e66:	a318      	add	r3, pc, #96	@ (adr r3, 8011ec8 <uxr_sync_session+0xa0>)
 8011e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e6c:	4638      	mov	r0, r7
 8011e6e:	f7ee feab 	bl	8000bc8 <__aeabi_ldivmod>
 8011e72:	a903      	add	r1, sp, #12
 8011e74:	a80a      	add	r0, sp, #40	@ 0x28
 8011e76:	9204      	str	r2, [sp, #16]
 8011e78:	f002 fa84 	bl	8014384 <uxr_serialize_TIMESTAMP_Payload>
 8011e7c:	2200      	movs	r2, #0
 8011e7e:	4611      	mov	r1, r2
 8011e80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011e82:	4620      	mov	r0, r4
 8011e84:	f000 fad2 	bl	801242c <uxr_stamp_session_header>
 8011e88:	a80a      	add	r0, sp, #40	@ 0x28
 8011e8a:	f7fb f949 	bl	800d120 <ucdr_buffer_length>
 8011e8e:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011e90:	4602      	mov	r2, r0
 8011e92:	a905      	add	r1, sp, #20
 8011e94:	e9d3 0600 	ldrd	r0, r6, [r3]
 8011e98:	47b0      	blx	r6
 8011e9a:	f001 f965 	bl	8013168 <uxr_millis>
 8011e9e:	2300      	movs	r3, #0
 8011ea0:	4606      	mov	r6, r0
 8011ea2:	f884 30a0 	strb.w	r3, [r4, #160]	@ 0xa0
 8011ea6:	4629      	mov	r1, r5
 8011ea8:	e000      	b.n	8011eac <uxr_sync_session+0x84>
 8011eaa:	b950      	cbnz	r0, 8011ec2 <uxr_sync_session+0x9a>
 8011eac:	4620      	mov	r0, r4
 8011eae:	f7ff fdc7 	bl	8011a40 <listen_message_reliably>
 8011eb2:	f001 f959 	bl	8013168 <uxr_millis>
 8011eb6:	1b83      	subs	r3, r0, r6
 8011eb8:	1ae9      	subs	r1, r5, r3
 8011eba:	2900      	cmp	r1, #0
 8011ebc:	f894 00a0 	ldrb.w	r0, [r4, #160]	@ 0xa0
 8011ec0:	dcf3      	bgt.n	8011eaa <uxr_sync_session+0x82>
 8011ec2:	b013      	add	sp, #76	@ 0x4c
 8011ec4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011ec6:	bf00      	nop
 8011ec8:	3b9aca00 	.word	0x3b9aca00
 8011ecc:	00000000 	.word	0x00000000

08011ed0 <wait_session_status>:
 8011ed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ed4:	4604      	mov	r4, r0
 8011ed6:	b09d      	sub	sp, #116	@ 0x74
 8011ed8:	20ff      	movs	r0, #255	@ 0xff
 8011eda:	7160      	strb	r0, [r4, #5]
 8011edc:	9303      	str	r3, [sp, #12]
 8011ede:	2b00      	cmp	r3, #0
 8011ee0:	f000 80b6 	beq.w	8012050 <wait_session_status+0x180>
 8011ee4:	468a      	mov	sl, r1
 8011ee6:	4691      	mov	r9, r2
 8011ee8:	f04f 0b00 	mov.w	fp, #0
 8011eec:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011eee:	464a      	mov	r2, r9
 8011ef0:	e9d3 0500 	ldrd	r0, r5, [r3]
 8011ef4:	4651      	mov	r1, sl
 8011ef6:	47a8      	blx	r5
 8011ef8:	f001 f936 	bl	8013168 <uxr_millis>
 8011efc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8011f00:	4605      	mov	r5, r0
 8011f02:	e009      	b.n	8011f18 <wait_session_status+0x48>
 8011f04:	f001 f930 	bl	8013168 <uxr_millis>
 8011f08:	1b40      	subs	r0, r0, r5
 8011f0a:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 8011f0e:	2b00      	cmp	r3, #0
 8011f10:	dd40      	ble.n	8011f94 <wait_session_status+0xc4>
 8011f12:	7960      	ldrb	r0, [r4, #5]
 8011f14:	28ff      	cmp	r0, #255	@ 0xff
 8011f16:	d145      	bne.n	8011fa4 <wait_session_status+0xd4>
 8011f18:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 8011f1a:	a908      	add	r1, sp, #32
 8011f1c:	6896      	ldr	r6, [r2, #8]
 8011f1e:	6810      	ldr	r0, [r2, #0]
 8011f20:	aa09      	add	r2, sp, #36	@ 0x24
 8011f22:	47b0      	blx	r6
 8011f24:	2800      	cmp	r0, #0
 8011f26:	d0ed      	beq.n	8011f04 <wait_session_status+0x34>
 8011f28:	e9dd 1208 	ldrd	r1, r2, [sp, #32]
 8011f2c:	a80c      	add	r0, sp, #48	@ 0x30
 8011f2e:	f7fb f8cb 	bl	800d0c8 <ucdr_init_buffer>
 8011f32:	2600      	movs	r6, #0
 8011f34:	f10d 031e 	add.w	r3, sp, #30
 8011f38:	aa07      	add	r2, sp, #28
 8011f3a:	a90c      	add	r1, sp, #48	@ 0x30
 8011f3c:	4620      	mov	r0, r4
 8011f3e:	f88d 601c 	strb.w	r6, [sp, #28]
 8011f42:	f000 fa87 	bl	8012454 <uxr_read_session_header>
 8011f46:	2800      	cmp	r0, #0
 8011f48:	d0dc      	beq.n	8011f04 <wait_session_status+0x34>
 8011f4a:	4631      	mov	r1, r6
 8011f4c:	f89d 001c 	ldrb.w	r0, [sp, #28]
 8011f50:	f000 ffb6 	bl	8012ec0 <uxr_stream_id_from_raw>
 8011f54:	f3c0 4707 	ubfx	r7, r0, #16, #8
 8011f58:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8011f5c:	9302      	str	r3, [sp, #8]
 8011f5e:	2f01      	cmp	r7, #1
 8011f60:	e9cd 000a 	strd	r0, r0, [sp, #40]	@ 0x28
 8011f64:	f3c0 2607 	ubfx	r6, r0, #8, #8
 8011f68:	d05c      	beq.n	8012024 <wait_session_status+0x154>
 8011f6a:	2f02      	cmp	r7, #2
 8011f6c:	d020      	beq.n	8011fb0 <wait_session_status+0xe0>
 8011f6e:	2f00      	cmp	r7, #0
 8011f70:	d1c8      	bne.n	8011f04 <wait_session_status+0x34>
 8011f72:	4639      	mov	r1, r7
 8011f74:	4638      	mov	r0, r7
 8011f76:	f000 ffa3 	bl	8012ec0 <uxr_stream_id_from_raw>
 8011f7a:	a90c      	add	r1, sp, #48	@ 0x30
 8011f7c:	4602      	mov	r2, r0
 8011f7e:	900b      	str	r0, [sp, #44]	@ 0x2c
 8011f80:	4620      	mov	r0, r4
 8011f82:	f7ff fbd5 	bl	8011730 <read_submessage_list>
 8011f86:	f001 f8ef 	bl	8013168 <uxr_millis>
 8011f8a:	1b40      	subs	r0, r0, r5
 8011f8c:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 8011f90:	2b00      	cmp	r3, #0
 8011f92:	dcbe      	bgt.n	8011f12 <wait_session_status+0x42>
 8011f94:	9b03      	ldr	r3, [sp, #12]
 8011f96:	7960      	ldrb	r0, [r4, #5]
 8011f98:	f10b 0b01 	add.w	fp, fp, #1
 8011f9c:	455b      	cmp	r3, fp
 8011f9e:	d001      	beq.n	8011fa4 <wait_session_status+0xd4>
 8011fa0:	28ff      	cmp	r0, #255	@ 0xff
 8011fa2:	d0a3      	beq.n	8011eec <wait_session_status+0x1c>
 8011fa4:	38ff      	subs	r0, #255	@ 0xff
 8011fa6:	bf18      	it	ne
 8011fa8:	2001      	movne	r0, #1
 8011faa:	b01d      	add	sp, #116	@ 0x74
 8011fac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011fb0:	f89d 3028 	ldrb.w	r3, [sp, #40]	@ 0x28
 8011fb4:	9304      	str	r3, [sp, #16]
 8011fb6:	4631      	mov	r1, r6
 8011fb8:	f104 0008 	add.w	r0, r4, #8
 8011fbc:	f001 f86e 	bl	801309c <uxr_get_input_reliable_stream>
 8011fc0:	4680      	mov	r8, r0
 8011fc2:	b348      	cbz	r0, 8012018 <wait_session_status+0x148>
 8011fc4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011fc6:	9205      	str	r2, [sp, #20]
 8011fc8:	a80c      	add	r0, sp, #48	@ 0x30
 8011fca:	f7fb f8ad 	bl	800d128 <ucdr_buffer_remaining>
 8011fce:	4603      	mov	r3, r0
 8011fd0:	f10d 001d 	add.w	r0, sp, #29
 8011fd4:	9000      	str	r0, [sp, #0]
 8011fd6:	9a05      	ldr	r2, [sp, #20]
 8011fd8:	9902      	ldr	r1, [sp, #8]
 8011fda:	4640      	mov	r0, r8
 8011fdc:	f006 fc86 	bl	80188ec <uxr_receive_reliable_message>
 8011fe0:	b1d0      	cbz	r0, 8012018 <wait_session_status+0x148>
 8011fe2:	f89d 301d 	ldrb.w	r3, [sp, #29]
 8011fe6:	2b00      	cmp	r3, #0
 8011fe8:	d03a      	beq.n	8012060 <wait_session_status+0x190>
 8011fea:	9f04      	ldr	r7, [sp, #16]
 8011fec:	e00a      	b.n	8012004 <wait_session_status+0x134>
 8011fee:	f04f 0302 	mov.w	r3, #2
 8011ff2:	f88d 702c 	strb.w	r7, [sp, #44]	@ 0x2c
 8011ff6:	f88d 602d 	strb.w	r6, [sp, #45]	@ 0x2d
 8011ffa:	f88d 302e 	strb.w	r3, [sp, #46]	@ 0x2e
 8011ffe:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8012000:	f7ff fb96 	bl	8011730 <read_submessage_list>
 8012004:	a914      	add	r1, sp, #80	@ 0x50
 8012006:	2204      	movs	r2, #4
 8012008:	4640      	mov	r0, r8
 801200a:	f006 fcef 	bl	80189ec <uxr_next_input_reliable_buffer_available>
 801200e:	4603      	mov	r3, r0
 8012010:	a914      	add	r1, sp, #80	@ 0x50
 8012012:	4620      	mov	r0, r4
 8012014:	2b00      	cmp	r3, #0
 8012016:	d1ea      	bne.n	8011fee <wait_session_status+0x11e>
 8012018:	9904      	ldr	r1, [sp, #16]
 801201a:	4632      	mov	r2, r6
 801201c:	4620      	mov	r0, r4
 801201e:	f7ff f9f1 	bl	8011404 <write_submessage_acknack.isra.0>
 8012022:	e76f      	b.n	8011f04 <wait_session_status+0x34>
 8012024:	4631      	mov	r1, r6
 8012026:	f104 0008 	add.w	r0, r4, #8
 801202a:	f001 f82d 	bl	8013088 <uxr_get_input_best_effort_stream>
 801202e:	2800      	cmp	r0, #0
 8012030:	f43f af68 	beq.w	8011f04 <wait_session_status+0x34>
 8012034:	9902      	ldr	r1, [sp, #8]
 8012036:	f006 fbc5 	bl	80187c4 <uxr_receive_best_effort_message>
 801203a:	2800      	cmp	r0, #0
 801203c:	f43f af62 	beq.w	8011f04 <wait_session_status+0x34>
 8012040:	f88d 702e 	strb.w	r7, [sp, #46]	@ 0x2e
 8012044:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8012046:	a90c      	add	r1, sp, #48	@ 0x30
 8012048:	4620      	mov	r0, r4
 801204a:	f7ff fb71 	bl	8011730 <read_submessage_list>
 801204e:	e759      	b.n	8011f04 <wait_session_status+0x34>
 8012050:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8012052:	e9d3 0400 	ldrd	r0, r4, [r3]
 8012056:	47a0      	blx	r4
 8012058:	2001      	movs	r0, #1
 801205a:	b01d      	add	sp, #116	@ 0x74
 801205c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012060:	f88d 702e 	strb.w	r7, [sp, #46]	@ 0x2e
 8012064:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8012066:	a90c      	add	r1, sp, #48	@ 0x30
 8012068:	4620      	mov	r0, r4
 801206a:	f7ff fb61 	bl	8011730 <read_submessage_list>
 801206e:	e7bc      	b.n	8011fea <wait_session_status+0x11a>

08012070 <uxr_delete_session_retries>:
 8012070:	b530      	push	{r4, r5, lr}
 8012072:	b08f      	sub	sp, #60	@ 0x3c
 8012074:	4604      	mov	r4, r0
 8012076:	460d      	mov	r5, r1
 8012078:	f000 fa2e 	bl	80124d8 <uxr_session_header_offset>
 801207c:	2300      	movs	r3, #0
 801207e:	2210      	movs	r2, #16
 8012080:	9000      	str	r0, [sp, #0]
 8012082:	a902      	add	r1, sp, #8
 8012084:	a806      	add	r0, sp, #24
 8012086:	f7fb f80d 	bl	800d0a4 <ucdr_init_buffer_origin_offset>
 801208a:	a906      	add	r1, sp, #24
 801208c:	4620      	mov	r0, r4
 801208e:	f000 f973 	bl	8012378 <uxr_buffer_delete_session>
 8012092:	2200      	movs	r2, #0
 8012094:	4611      	mov	r1, r2
 8012096:	9b06      	ldr	r3, [sp, #24]
 8012098:	4620      	mov	r0, r4
 801209a:	f000 f9c7 	bl	801242c <uxr_stamp_session_header>
 801209e:	a806      	add	r0, sp, #24
 80120a0:	f7fb f83e 	bl	800d120 <ucdr_buffer_length>
 80120a4:	462b      	mov	r3, r5
 80120a6:	4602      	mov	r2, r0
 80120a8:	a902      	add	r1, sp, #8
 80120aa:	4620      	mov	r0, r4
 80120ac:	f7ff ff10 	bl	8011ed0 <wait_session_status>
 80120b0:	b118      	cbz	r0, 80120ba <uxr_delete_session_retries+0x4a>
 80120b2:	7960      	ldrb	r0, [r4, #5]
 80120b4:	fab0 f080 	clz	r0, r0
 80120b8:	0940      	lsrs	r0, r0, #5
 80120ba:	b00f      	add	sp, #60	@ 0x3c
 80120bc:	bd30      	pop	{r4, r5, pc}
 80120be:	bf00      	nop

080120c0 <uxr_create_session>:
 80120c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80120c4:	f100 0b08 	add.w	fp, r0, #8
 80120c8:	b0ab      	sub	sp, #172	@ 0xac
 80120ca:	4604      	mov	r4, r0
 80120cc:	4658      	mov	r0, fp
 80120ce:	f000 ff2b 	bl	8012f28 <uxr_reset_stream_storage>
 80120d2:	4620      	mov	r0, r4
 80120d4:	f000 fa00 	bl	80124d8 <uxr_session_header_offset>
 80120d8:	2300      	movs	r3, #0
 80120da:	9000      	str	r0, [sp, #0]
 80120dc:	221c      	movs	r2, #28
 80120de:	a90b      	add	r1, sp, #44	@ 0x2c
 80120e0:	a812      	add	r0, sp, #72	@ 0x48
 80120e2:	f7fa ffdf 	bl	800d0a4 <ucdr_init_buffer_origin_offset>
 80120e6:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 80120e8:	8a1a      	ldrh	r2, [r3, #16]
 80120ea:	3a04      	subs	r2, #4
 80120ec:	b292      	uxth	r2, r2
 80120ee:	a912      	add	r1, sp, #72	@ 0x48
 80120f0:	4620      	mov	r0, r4
 80120f2:	f000 f917 	bl	8012324 <uxr_buffer_create_session>
 80120f6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80120f8:	4620      	mov	r0, r4
 80120fa:	f000 f983 	bl	8012404 <uxr_stamp_create_session_header>
 80120fe:	a812      	add	r0, sp, #72	@ 0x48
 8012100:	f7fb f80e 	bl	800d120 <ucdr_buffer_length>
 8012104:	23ff      	movs	r3, #255	@ 0xff
 8012106:	7163      	strb	r3, [r4, #5]
 8012108:	230a      	movs	r3, #10
 801210a:	46da      	mov	sl, fp
 801210c:	9303      	str	r3, [sp, #12]
 801210e:	4683      	mov	fp, r0
 8012110:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8012112:	465a      	mov	r2, fp
 8012114:	e9d3 0500 	ldrd	r0, r5, [r3]
 8012118:	a90b      	add	r1, sp, #44	@ 0x2c
 801211a:	47a8      	blx	r5
 801211c:	f001 f824 	bl	8013168 <uxr_millis>
 8012120:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8012124:	4605      	mov	r5, r0
 8012126:	e009      	b.n	801213c <uxr_create_session+0x7c>
 8012128:	f001 f81e 	bl	8013168 <uxr_millis>
 801212c:	1b40      	subs	r0, r0, r5
 801212e:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 8012132:	2b00      	cmp	r3, #0
 8012134:	7962      	ldrb	r2, [r4, #5]
 8012136:	dd38      	ble.n	80121aa <uxr_create_session+0xea>
 8012138:	2aff      	cmp	r2, #255	@ 0xff
 801213a:	d13c      	bne.n	80121b6 <uxr_create_session+0xf6>
 801213c:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 801213e:	a907      	add	r1, sp, #28
 8012140:	6896      	ldr	r6, [r2, #8]
 8012142:	6810      	ldr	r0, [r2, #0]
 8012144:	aa08      	add	r2, sp, #32
 8012146:	47b0      	blx	r6
 8012148:	2800      	cmp	r0, #0
 801214a:	d0ed      	beq.n	8012128 <uxr_create_session+0x68>
 801214c:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 8012150:	a81a      	add	r0, sp, #104	@ 0x68
 8012152:	f7fa ffb9 	bl	800d0c8 <ucdr_init_buffer>
 8012156:	2600      	movs	r6, #0
 8012158:	f10d 031a 	add.w	r3, sp, #26
 801215c:	aa06      	add	r2, sp, #24
 801215e:	a91a      	add	r1, sp, #104	@ 0x68
 8012160:	4620      	mov	r0, r4
 8012162:	f88d 6018 	strb.w	r6, [sp, #24]
 8012166:	f000 f975 	bl	8012454 <uxr_read_session_header>
 801216a:	2800      	cmp	r0, #0
 801216c:	d0dc      	beq.n	8012128 <uxr_create_session+0x68>
 801216e:	4631      	mov	r1, r6
 8012170:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8012174:	f000 fea4 	bl	8012ec0 <uxr_stream_id_from_raw>
 8012178:	f3c0 4607 	ubfx	r6, r0, #16, #8
 801217c:	2e01      	cmp	r6, #1
 801217e:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 8012182:	f8bd 901a 	ldrh.w	r9, [sp, #26]
 8012186:	f3c0 2707 	ubfx	r7, r0, #8, #8
 801218a:	d053      	beq.n	8012234 <uxr_create_session+0x174>
 801218c:	2e02      	cmp	r6, #2
 801218e:	d018      	beq.n	80121c2 <uxr_create_session+0x102>
 8012190:	2e00      	cmp	r6, #0
 8012192:	d1c9      	bne.n	8012128 <uxr_create_session+0x68>
 8012194:	4631      	mov	r1, r6
 8012196:	4630      	mov	r0, r6
 8012198:	f000 fe92 	bl	8012ec0 <uxr_stream_id_from_raw>
 801219c:	a91a      	add	r1, sp, #104	@ 0x68
 801219e:	4602      	mov	r2, r0
 80121a0:	900a      	str	r0, [sp, #40]	@ 0x28
 80121a2:	4620      	mov	r0, r4
 80121a4:	f7ff fac4 	bl	8011730 <read_submessage_list>
 80121a8:	e7be      	b.n	8012128 <uxr_create_session+0x68>
 80121aa:	9b03      	ldr	r3, [sp, #12]
 80121ac:	3b01      	subs	r3, #1
 80121ae:	9303      	str	r3, [sp, #12]
 80121b0:	d001      	beq.n	80121b6 <uxr_create_session+0xf6>
 80121b2:	2aff      	cmp	r2, #255	@ 0xff
 80121b4:	d0ac      	beq.n	8012110 <uxr_create_session+0x50>
 80121b6:	2a00      	cmp	r2, #0
 80121b8:	d051      	beq.n	801225e <uxr_create_session+0x19e>
 80121ba:	2000      	movs	r0, #0
 80121bc:	b02b      	add	sp, #172	@ 0xac
 80121be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80121c2:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 80121c6:	9304      	str	r3, [sp, #16]
 80121c8:	4639      	mov	r1, r7
 80121ca:	4650      	mov	r0, sl
 80121cc:	f000 ff66 	bl	801309c <uxr_get_input_reliable_stream>
 80121d0:	4680      	mov	r8, r0
 80121d2:	b348      	cbz	r0, 8012228 <uxr_create_session+0x168>
 80121d4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80121d6:	9205      	str	r2, [sp, #20]
 80121d8:	a81a      	add	r0, sp, #104	@ 0x68
 80121da:	f7fa ffa5 	bl	800d128 <ucdr_buffer_remaining>
 80121de:	4603      	mov	r3, r0
 80121e0:	f10d 0019 	add.w	r0, sp, #25
 80121e4:	9000      	str	r0, [sp, #0]
 80121e6:	9a05      	ldr	r2, [sp, #20]
 80121e8:	4649      	mov	r1, r9
 80121ea:	4640      	mov	r0, r8
 80121ec:	f006 fb7e 	bl	80188ec <uxr_receive_reliable_message>
 80121f0:	b1d0      	cbz	r0, 8012228 <uxr_create_session+0x168>
 80121f2:	f89d 3019 	ldrb.w	r3, [sp, #25]
 80121f6:	2b00      	cmp	r3, #0
 80121f8:	d038      	beq.n	801226c <uxr_create_session+0x1ac>
 80121fa:	9e04      	ldr	r6, [sp, #16]
 80121fc:	e00a      	b.n	8012214 <uxr_create_session+0x154>
 80121fe:	f04f 0302 	mov.w	r3, #2
 8012202:	f88d 6028 	strb.w	r6, [sp, #40]	@ 0x28
 8012206:	f88d 7029 	strb.w	r7, [sp, #41]	@ 0x29
 801220a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801220e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012210:	f7ff fa8e 	bl	8011730 <read_submessage_list>
 8012214:	a922      	add	r1, sp, #136	@ 0x88
 8012216:	2204      	movs	r2, #4
 8012218:	4640      	mov	r0, r8
 801221a:	f006 fbe7 	bl	80189ec <uxr_next_input_reliable_buffer_available>
 801221e:	4603      	mov	r3, r0
 8012220:	a922      	add	r1, sp, #136	@ 0x88
 8012222:	4620      	mov	r0, r4
 8012224:	2b00      	cmp	r3, #0
 8012226:	d1ea      	bne.n	80121fe <uxr_create_session+0x13e>
 8012228:	9904      	ldr	r1, [sp, #16]
 801222a:	463a      	mov	r2, r7
 801222c:	4620      	mov	r0, r4
 801222e:	f7ff f8e9 	bl	8011404 <write_submessage_acknack.isra.0>
 8012232:	e779      	b.n	8012128 <uxr_create_session+0x68>
 8012234:	4639      	mov	r1, r7
 8012236:	4650      	mov	r0, sl
 8012238:	f000 ff26 	bl	8013088 <uxr_get_input_best_effort_stream>
 801223c:	2800      	cmp	r0, #0
 801223e:	f43f af73 	beq.w	8012128 <uxr_create_session+0x68>
 8012242:	4649      	mov	r1, r9
 8012244:	f006 fabe 	bl	80187c4 <uxr_receive_best_effort_message>
 8012248:	2800      	cmp	r0, #0
 801224a:	f43f af6d 	beq.w	8012128 <uxr_create_session+0x68>
 801224e:	f88d 602a 	strb.w	r6, [sp, #42]	@ 0x2a
 8012252:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012254:	a91a      	add	r1, sp, #104	@ 0x68
 8012256:	4620      	mov	r0, r4
 8012258:	f7ff fa6a 	bl	8011730 <read_submessage_list>
 801225c:	e764      	b.n	8012128 <uxr_create_session+0x68>
 801225e:	4650      	mov	r0, sl
 8012260:	f000 fe62 	bl	8012f28 <uxr_reset_stream_storage>
 8012264:	2001      	movs	r0, #1
 8012266:	b02b      	add	sp, #172	@ 0xac
 8012268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801226c:	f88d 602a 	strb.w	r6, [sp, #42]	@ 0x2a
 8012270:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012272:	a91a      	add	r1, sp, #104	@ 0x68
 8012274:	4620      	mov	r0, r4
 8012276:	f7ff fa5b 	bl	8011730 <read_submessage_list>
 801227a:	e7be      	b.n	80121fa <uxr_create_session+0x13a>

0801227c <uxr_prepare_stream_to_write_submessage>:
 801227c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012280:	b082      	sub	sp, #8
 8012282:	4682      	mov	sl, r0
 8012284:	4610      	mov	r0, r2
 8012286:	4615      	mov	r5, r2
 8012288:	461e      	mov	r6, r3
 801228a:	f89d 7028 	ldrb.w	r7, [sp, #40]	@ 0x28
 801228e:	f89d 802c 	ldrb.w	r8, [sp, #44]	@ 0x2c
 8012292:	9101      	str	r1, [sp, #4]
 8012294:	f3c1 2407 	ubfx	r4, r1, #8, #8
 8012298:	f000 ff60 	bl	801315c <uxr_submessage_padding>
 801229c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80122a0:	f105 0904 	add.w	r9, r5, #4
 80122a4:	2b01      	cmp	r3, #1
 80122a6:	4481      	add	r9, r0
 80122a8:	d01d      	beq.n	80122e6 <uxr_prepare_stream_to_write_submessage+0x6a>
 80122aa:	2b02      	cmp	r3, #2
 80122ac:	d116      	bne.n	80122dc <uxr_prepare_stream_to_write_submessage+0x60>
 80122ae:	4621      	mov	r1, r4
 80122b0:	f10a 0008 	add.w	r0, sl, #8
 80122b4:	f000 fede 	bl	8013074 <uxr_get_output_reliable_stream>
 80122b8:	4604      	mov	r4, r0
 80122ba:	b158      	cbz	r0, 80122d4 <uxr_prepare_stream_to_write_submessage+0x58>
 80122bc:	4649      	mov	r1, r9
 80122be:	4632      	mov	r2, r6
 80122c0:	f006 fd50 	bl	8018d64 <uxr_prepare_reliable_buffer_to_write>
 80122c4:	4604      	mov	r4, r0
 80122c6:	b12c      	cbz	r4, 80122d4 <uxr_prepare_stream_to_write_submessage+0x58>
 80122c8:	4643      	mov	r3, r8
 80122ca:	b2aa      	uxth	r2, r5
 80122cc:	4639      	mov	r1, r7
 80122ce:	4630      	mov	r0, r6
 80122d0:	f000 ff04 	bl	80130dc <uxr_buffer_submessage_header>
 80122d4:	4620      	mov	r0, r4
 80122d6:	b002      	add	sp, #8
 80122d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80122dc:	2400      	movs	r4, #0
 80122de:	4620      	mov	r0, r4
 80122e0:	b002      	add	sp, #8
 80122e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80122e6:	4621      	mov	r1, r4
 80122e8:	f10a 0008 	add.w	r0, sl, #8
 80122ec:	f000 feba 	bl	8013064 <uxr_get_output_best_effort_stream>
 80122f0:	4604      	mov	r4, r0
 80122f2:	2800      	cmp	r0, #0
 80122f4:	d0ee      	beq.n	80122d4 <uxr_prepare_stream_to_write_submessage+0x58>
 80122f6:	4649      	mov	r1, r9
 80122f8:	4632      	mov	r2, r6
 80122fa:	f006 fc63 	bl	8018bc4 <uxr_prepare_best_effort_buffer_to_write>
 80122fe:	4604      	mov	r4, r0
 8012300:	e7e1      	b.n	80122c6 <uxr_prepare_stream_to_write_submessage+0x4a>
 8012302:	bf00      	nop

08012304 <uxr_init_session_info>:
 8012304:	0e13      	lsrs	r3, r2, #24
 8012306:	7043      	strb	r3, [r0, #1]
 8012308:	f3c2 2307 	ubfx	r3, r2, #8, #8
 801230c:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 8012310:	7001      	strb	r1, [r0, #0]
 8012312:	70c3      	strb	r3, [r0, #3]
 8012314:	2109      	movs	r1, #9
 8012316:	23ff      	movs	r3, #255	@ 0xff
 8012318:	f880 c002 	strb.w	ip, [r0, #2]
 801231c:	7102      	strb	r2, [r0, #4]
 801231e:	80c1      	strh	r1, [r0, #6]
 8012320:	7143      	strb	r3, [r0, #5]
 8012322:	4770      	bx	lr

08012324 <uxr_buffer_create_session>:
 8012324:	b530      	push	{r4, r5, lr}
 8012326:	b089      	sub	sp, #36	@ 0x24
 8012328:	2300      	movs	r3, #0
 801232a:	4d12      	ldr	r5, [pc, #72]	@ (8012374 <uxr_buffer_create_session+0x50>)
 801232c:	9307      	str	r3, [sp, #28]
 801232e:	f8ad 201c 	strh.w	r2, [sp, #28]
 8012332:	2201      	movs	r2, #1
 8012334:	9301      	str	r3, [sp, #4]
 8012336:	80c2      	strh	r2, [r0, #6]
 8012338:	f88d 2004 	strb.w	r2, [sp, #4]
 801233c:	682a      	ldr	r2, [r5, #0]
 801233e:	9200      	str	r2, [sp, #0]
 8012340:	88aa      	ldrh	r2, [r5, #4]
 8012342:	f8ad 2006 	strh.w	r2, [sp, #6]
 8012346:	f8d0 2001 	ldr.w	r2, [r0, #1]
 801234a:	9202      	str	r2, [sp, #8]
 801234c:	460c      	mov	r4, r1
 801234e:	7802      	ldrb	r2, [r0, #0]
 8012350:	9303      	str	r3, [sp, #12]
 8012352:	4619      	mov	r1, r3
 8012354:	f88d 200c 	strb.w	r2, [sp, #12]
 8012358:	4620      	mov	r0, r4
 801235a:	2210      	movs	r2, #16
 801235c:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8012360:	9306      	str	r3, [sp, #24]
 8012362:	f000 febb 	bl	80130dc <uxr_buffer_submessage_header>
 8012366:	4669      	mov	r1, sp
 8012368:	4620      	mov	r0, r4
 801236a:	f001 fe47 	bl	8013ffc <uxr_serialize_CREATE_CLIENT_Payload>
 801236e:	b009      	add	sp, #36	@ 0x24
 8012370:	bd30      	pop	{r4, r5, pc}
 8012372:	bf00      	nop
 8012374:	0801baa8 	.word	0x0801baa8

08012378 <uxr_buffer_delete_session>:
 8012378:	b510      	push	{r4, lr}
 801237a:	4b0c      	ldr	r3, [pc, #48]	@ (80123ac <uxr_buffer_delete_session+0x34>)
 801237c:	b082      	sub	sp, #8
 801237e:	f8b3 c008 	ldrh.w	ip, [r3, #8]
 8012382:	f8ad c006 	strh.w	ip, [sp, #6]
 8012386:	460c      	mov	r4, r1
 8012388:	2202      	movs	r2, #2
 801238a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801238e:	80c2      	strh	r2, [r0, #6]
 8012390:	f8ad 3004 	strh.w	r3, [sp, #4]
 8012394:	2204      	movs	r2, #4
 8012396:	2300      	movs	r3, #0
 8012398:	2103      	movs	r1, #3
 801239a:	4620      	mov	r0, r4
 801239c:	f000 fe9e 	bl	80130dc <uxr_buffer_submessage_header>
 80123a0:	a901      	add	r1, sp, #4
 80123a2:	4620      	mov	r0, r4
 80123a4:	f001 fed0 	bl	8014148 <uxr_serialize_DELETE_Payload>
 80123a8:	b002      	add	sp, #8
 80123aa:	bd10      	pop	{r4, pc}
 80123ac:	0801baa8 	.word	0x0801baa8

080123b0 <uxr_read_create_session_status>:
 80123b0:	b510      	push	{r4, lr}
 80123b2:	b088      	sub	sp, #32
 80123b4:	4604      	mov	r4, r0
 80123b6:	4608      	mov	r0, r1
 80123b8:	a901      	add	r1, sp, #4
 80123ba:	f001 fed5 	bl	8014168 <uxr_deserialize_STATUS_AGENT_Payload>
 80123be:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80123c2:	7163      	strb	r3, [r4, #5]
 80123c4:	b008      	add	sp, #32
 80123c6:	bd10      	pop	{r4, pc}

080123c8 <uxr_read_delete_session_status>:
 80123c8:	b510      	push	{r4, lr}
 80123ca:	4604      	mov	r4, r0
 80123cc:	b084      	sub	sp, #16
 80123ce:	4608      	mov	r0, r1
 80123d0:	a902      	add	r1, sp, #8
 80123d2:	f001 fef9 	bl	80141c8 <uxr_deserialize_STATUS_Payload>
 80123d6:	88e3      	ldrh	r3, [r4, #6]
 80123d8:	2b02      	cmp	r3, #2
 80123da:	d001      	beq.n	80123e0 <uxr_read_delete_session_status+0x18>
 80123dc:	b004      	add	sp, #16
 80123de:	bd10      	pop	{r4, pc}
 80123e0:	f10d 000a 	add.w	r0, sp, #10
 80123e4:	f7fe fe64 	bl	80110b0 <uxr_object_id_from_raw>
 80123e8:	f89d 2008 	ldrb.w	r2, [sp, #8]
 80123ec:	f89d 3009 	ldrb.w	r3, [sp, #9]
 80123f0:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80123f4:	b29b      	uxth	r3, r3
 80123f6:	2b02      	cmp	r3, #2
 80123f8:	bf04      	itt	eq
 80123fa:	f89d 300c 	ldrbeq.w	r3, [sp, #12]
 80123fe:	7163      	strbeq	r3, [r4, #5]
 8012400:	b004      	add	sp, #16
 8012402:	bd10      	pop	{r4, pc}

08012404 <uxr_stamp_create_session_header>:
 8012404:	b510      	push	{r4, lr}
 8012406:	2208      	movs	r2, #8
 8012408:	b08a      	sub	sp, #40	@ 0x28
 801240a:	4604      	mov	r4, r0
 801240c:	eb0d 0002 	add.w	r0, sp, r2
 8012410:	f7fa fe5a 	bl	800d0c8 <ucdr_init_buffer>
 8012414:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012418:	9400      	str	r4, [sp, #0]
 801241a:	2300      	movs	r3, #0
 801241c:	461a      	mov	r2, r3
 801241e:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 8012422:	a802      	add	r0, sp, #8
 8012424:	f001 f854 	bl	80134d0 <uxr_serialize_message_header>
 8012428:	b00a      	add	sp, #40	@ 0x28
 801242a:	bd10      	pop	{r4, pc}

0801242c <uxr_stamp_session_header>:
 801242c:	b530      	push	{r4, r5, lr}
 801242e:	b08d      	sub	sp, #52	@ 0x34
 8012430:	4604      	mov	r4, r0
 8012432:	460d      	mov	r5, r1
 8012434:	9203      	str	r2, [sp, #12]
 8012436:	4619      	mov	r1, r3
 8012438:	a804      	add	r0, sp, #16
 801243a:	2208      	movs	r2, #8
 801243c:	f7fa fe44 	bl	800d0c8 <ucdr_init_buffer>
 8012440:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012444:	9b03      	ldr	r3, [sp, #12]
 8012446:	9400      	str	r4, [sp, #0]
 8012448:	462a      	mov	r2, r5
 801244a:	a804      	add	r0, sp, #16
 801244c:	f001 f840 	bl	80134d0 <uxr_serialize_message_header>
 8012450:	b00d      	add	sp, #52	@ 0x34
 8012452:	bd30      	pop	{r4, r5, pc}

08012454 <uxr_read_session_header>:
 8012454:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012458:	4607      	mov	r7, r0
 801245a:	b084      	sub	sp, #16
 801245c:	4608      	mov	r0, r1
 801245e:	460c      	mov	r4, r1
 8012460:	4615      	mov	r5, r2
 8012462:	461e      	mov	r6, r3
 8012464:	f7fa fe60 	bl	800d128 <ucdr_buffer_remaining>
 8012468:	2808      	cmp	r0, #8
 801246a:	d803      	bhi.n	8012474 <uxr_read_session_header+0x20>
 801246c:	2000      	movs	r0, #0
 801246e:	b004      	add	sp, #16
 8012470:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012474:	f10d 080c 	add.w	r8, sp, #12
 8012478:	4633      	mov	r3, r6
 801247a:	462a      	mov	r2, r5
 801247c:	f8cd 8000 	str.w	r8, [sp]
 8012480:	4620      	mov	r0, r4
 8012482:	f10d 010b 	add.w	r1, sp, #11
 8012486:	f001 f841 	bl	801350c <uxr_deserialize_message_header>
 801248a:	783a      	ldrb	r2, [r7, #0]
 801248c:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8012490:	4293      	cmp	r3, r2
 8012492:	d1eb      	bne.n	801246c <uxr_read_session_header+0x18>
 8012494:	061b      	lsls	r3, r3, #24
 8012496:	d41c      	bmi.n	80124d2 <uxr_read_session_header+0x7e>
 8012498:	f89d 200c 	ldrb.w	r2, [sp, #12]
 801249c:	787b      	ldrb	r3, [r7, #1]
 801249e:	429a      	cmp	r2, r3
 80124a0:	d003      	beq.n	80124aa <uxr_read_session_header+0x56>
 80124a2:	2001      	movs	r0, #1
 80124a4:	f080 0001 	eor.w	r0, r0, #1
 80124a8:	e7e1      	b.n	801246e <uxr_read_session_header+0x1a>
 80124aa:	f89d 200d 	ldrb.w	r2, [sp, #13]
 80124ae:	78bb      	ldrb	r3, [r7, #2]
 80124b0:	429a      	cmp	r2, r3
 80124b2:	f107 0102 	add.w	r1, r7, #2
 80124b6:	d1f4      	bne.n	80124a2 <uxr_read_session_header+0x4e>
 80124b8:	f89d 200e 	ldrb.w	r2, [sp, #14]
 80124bc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80124c0:	429a      	cmp	r2, r3
 80124c2:	d1ee      	bne.n	80124a2 <uxr_read_session_header+0x4e>
 80124c4:	f89d 200f 	ldrb.w	r2, [sp, #15]
 80124c8:	784b      	ldrb	r3, [r1, #1]
 80124ca:	429a      	cmp	r2, r3
 80124cc:	d1e9      	bne.n	80124a2 <uxr_read_session_header+0x4e>
 80124ce:	2000      	movs	r0, #0
 80124d0:	e7e8      	b.n	80124a4 <uxr_read_session_header+0x50>
 80124d2:	2001      	movs	r0, #1
 80124d4:	e7cb      	b.n	801246e <uxr_read_session_header+0x1a>
 80124d6:	bf00      	nop

080124d8 <uxr_session_header_offset>:
 80124d8:	f990 3000 	ldrsb.w	r3, [r0]
 80124dc:	2b00      	cmp	r3, #0
 80124de:	bfac      	ite	ge
 80124e0:	2008      	movge	r0, #8
 80124e2:	2004      	movlt	r0, #4
 80124e4:	4770      	bx	lr
 80124e6:	bf00      	nop

080124e8 <uxr_init_base_object_request>:
 80124e8:	b510      	push	{r4, lr}
 80124ea:	88c3      	ldrh	r3, [r0, #6]
 80124ec:	b082      	sub	sp, #8
 80124ee:	f64f 74f4 	movw	r4, #65524	@ 0xfff4
 80124f2:	9101      	str	r1, [sp, #4]
 80124f4:	f1a3 010a 	sub.w	r1, r3, #10
 80124f8:	b289      	uxth	r1, r1
 80124fa:	42a1      	cmp	r1, r4
 80124fc:	d80e      	bhi.n	801251c <uxr_init_base_object_request+0x34>
 80124fe:	3301      	adds	r3, #1
 8012500:	b29c      	uxth	r4, r3
 8012502:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8012506:	b2db      	uxtb	r3, r3
 8012508:	80c4      	strh	r4, [r0, #6]
 801250a:	9801      	ldr	r0, [sp, #4]
 801250c:	7011      	strb	r1, [r2, #0]
 801250e:	7053      	strb	r3, [r2, #1]
 8012510:	1c91      	adds	r1, r2, #2
 8012512:	f7fe fde1 	bl	80110d8 <uxr_object_id_to_raw>
 8012516:	4620      	mov	r0, r4
 8012518:	b002      	add	sp, #8
 801251a:	bd10      	pop	{r4, pc}
 801251c:	230a      	movs	r3, #10
 801251e:	2100      	movs	r1, #0
 8012520:	461c      	mov	r4, r3
 8012522:	e7f1      	b.n	8012508 <uxr_init_base_object_request+0x20>

08012524 <uxr_parse_base_object_request>:
 8012524:	b570      	push	{r4, r5, r6, lr}
 8012526:	4604      	mov	r4, r0
 8012528:	3002      	adds	r0, #2
 801252a:	460d      	mov	r5, r1
 801252c:	4616      	mov	r6, r2
 801252e:	f7fe fdbf 	bl	80110b0 <uxr_object_id_from_raw>
 8012532:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8012536:	8028      	strh	r0, [r5, #0]
 8012538:	806b      	strh	r3, [r5, #2]
 801253a:	7822      	ldrb	r2, [r4, #0]
 801253c:	7863      	ldrb	r3, [r4, #1]
 801253e:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8012542:	8033      	strh	r3, [r6, #0]
 8012544:	bd70      	pop	{r4, r5, r6, pc}
 8012546:	bf00      	nop

08012548 <uxr_init_framing_io>:
 8012548:	2300      	movs	r3, #0
 801254a:	7041      	strb	r1, [r0, #1]
 801254c:	7003      	strb	r3, [r0, #0]
 801254e:	8583      	strh	r3, [r0, #44]	@ 0x2c
 8012550:	4770      	bx	lr
 8012552:	bf00      	nop

08012554 <uxr_write_framed_msg>:
 8012554:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012558:	4617      	mov	r7, r2
 801255a:	7842      	ldrb	r2, [r0, #1]
 801255c:	b083      	sub	sp, #12
 801255e:	460e      	mov	r6, r1
 8012560:	f1a2 017d 	sub.w	r1, r2, #125	@ 0x7d
 8012564:	469a      	mov	sl, r3
 8012566:	2901      	cmp	r1, #1
 8012568:	f04f 037e 	mov.w	r3, #126	@ 0x7e
 801256c:	4604      	mov	r4, r0
 801256e:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
 8012572:	f8dd b038 	ldr.w	fp, [sp, #56]	@ 0x38
 8012576:	f89d 0034 	ldrb.w	r0, [sp, #52]	@ 0x34
 801257a:	f240 8137 	bls.w	80127ec <uxr_write_framed_msg+0x298>
 801257e:	f1a0 017d 	sub.w	r1, r0, #125	@ 0x7d
 8012582:	f884 2039 	strb.w	r2, [r4, #57]	@ 0x39
 8012586:	2901      	cmp	r1, #1
 8012588:	f04f 0202 	mov.w	r2, #2
 801258c:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8012590:	f240 808f 	bls.w	80126b2 <uxr_write_framed_msg+0x15e>
 8012594:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012596:	f884 003a 	strb.w	r0, [r4, #58]	@ 0x3a
 801259a:	b2dd      	uxtb	r5, r3
 801259c:	f1a5 017d 	sub.w	r1, r5, #125	@ 0x7d
 80125a0:	2203      	movs	r2, #3
 80125a2:	2901      	cmp	r1, #1
 80125a4:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80125a8:	f240 809a 	bls.w	80126e0 <uxr_write_framed_msg+0x18c>
 80125ac:	18a1      	adds	r1, r4, r2
 80125ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80125b0:	f881 5038 	strb.w	r5, [r1, #56]	@ 0x38
 80125b4:	f3c3 2107 	ubfx	r1, r3, #8, #8
 80125b8:	f1a1 007d 	sub.w	r0, r1, #125	@ 0x7d
 80125bc:	3201      	adds	r2, #1
 80125be:	2801      	cmp	r0, #1
 80125c0:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80125c4:	f240 80a0 	bls.w	8012708 <uxr_write_framed_msg+0x1b4>
 80125c8:	18a0      	adds	r0, r4, r2
 80125ca:	3201      	adds	r2, #1
 80125cc:	b2d2      	uxtb	r2, r2
 80125ce:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 80125d2:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80125d6:	2b00      	cmp	r3, #0
 80125d8:	f000 80a9 	beq.w	801272e <uxr_write_framed_msg+0x1da>
 80125dc:	f04f 0900 	mov.w	r9, #0
 80125e0:	46c8      	mov	r8, r9
 80125e2:	f81a 3008 	ldrb.w	r3, [sl, r8]
 80125e6:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 80125ea:	2901      	cmp	r1, #1
 80125ec:	f240 80c3 	bls.w	8012776 <uxr_write_framed_msg+0x222>
 80125f0:	2a29      	cmp	r2, #41	@ 0x29
 80125f2:	f200 809f 	bhi.w	8012734 <uxr_write_framed_msg+0x1e0>
 80125f6:	18a1      	adds	r1, r4, r2
 80125f8:	3201      	adds	r2, #1
 80125fa:	b2d2      	uxtb	r2, r2
 80125fc:	f881 3038 	strb.w	r3, [r1, #56]	@ 0x38
 8012600:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8012604:	ea89 0303 	eor.w	r3, r9, r3
 8012608:	498c      	ldr	r1, [pc, #560]	@ (801283c <uxr_write_framed_msg+0x2e8>)
 801260a:	b2db      	uxtb	r3, r3
 801260c:	f108 0801 	add.w	r8, r8, #1
 8012610:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8012614:	ea83 2919 	eor.w	r9, r3, r9, lsr #8
 8012618:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801261a:	4543      	cmp	r3, r8
 801261c:	d8e1      	bhi.n	80125e2 <uxr_write_framed_msg+0x8e>
 801261e:	ea4f 2319 	mov.w	r3, r9, lsr #8
 8012622:	fa5f f889 	uxtb.w	r8, r9
 8012626:	9301      	str	r3, [sp, #4]
 8012628:	f04f 0900 	mov.w	r9, #0
 801262c:	f1a8 0a7d 	sub.w	sl, r8, #125	@ 0x7d
 8012630:	fa5f f18a 	uxtb.w	r1, sl
 8012634:	2901      	cmp	r1, #1
 8012636:	d921      	bls.n	801267c <uxr_write_framed_msg+0x128>
 8012638:	2a29      	cmp	r2, #41	@ 0x29
 801263a:	f240 80af 	bls.w	801279c <uxr_write_framed_msg+0x248>
 801263e:	2500      	movs	r5, #0
 8012640:	e000      	b.n	8012644 <uxr_write_framed_msg+0xf0>
 8012642:	b160      	cbz	r0, 801265e <uxr_write_framed_msg+0x10a>
 8012644:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 8012648:	1b52      	subs	r2, r2, r5
 801264a:	465b      	mov	r3, fp
 801264c:	4421      	add	r1, r4
 801264e:	4638      	mov	r0, r7
 8012650:	47b0      	blx	r6
 8012652:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 8012656:	4405      	add	r5, r0
 8012658:	4295      	cmp	r5, r2
 801265a:	d3f2      	bcc.n	8012642 <uxr_write_framed_msg+0xee>
 801265c:	d003      	beq.n	8012666 <uxr_write_framed_msg+0x112>
 801265e:	2000      	movs	r0, #0
 8012660:	b003      	add	sp, #12
 8012662:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012666:	fa5f f18a 	uxtb.w	r1, sl
 801266a:	f04f 0300 	mov.w	r3, #0
 801266e:	2901      	cmp	r1, #1
 8012670:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 8012674:	f04f 0200 	mov.w	r2, #0
 8012678:	f200 8090 	bhi.w	801279c <uxr_write_framed_msg+0x248>
 801267c:	1c51      	adds	r1, r2, #1
 801267e:	b2c9      	uxtb	r1, r1
 8012680:	2929      	cmp	r1, #41	@ 0x29
 8012682:	d8dc      	bhi.n	801263e <uxr_write_framed_msg+0xea>
 8012684:	18a5      	adds	r5, r4, r2
 8012686:	4421      	add	r1, r4
 8012688:	3202      	adds	r2, #2
 801268a:	f088 0820 	eor.w	r8, r8, #32
 801268e:	4648      	mov	r0, r9
 8012690:	f04f 037d 	mov.w	r3, #125	@ 0x7d
 8012694:	b2d2      	uxtb	r2, r2
 8012696:	f885 3038 	strb.w	r3, [r5, #56]	@ 0x38
 801269a:	f04f 0901 	mov.w	r9, #1
 801269e:	f881 8038 	strb.w	r8, [r1, #56]	@ 0x38
 80126a2:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80126a6:	2800      	cmp	r0, #0
 80126a8:	f040 8085 	bne.w	80127b6 <uxr_write_framed_msg+0x262>
 80126ac:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80126b0:	e7bc      	b.n	801262c <uxr_write_framed_msg+0xd8>
 80126b2:	4611      	mov	r1, r2
 80126b4:	f04f 0c03 	mov.w	ip, #3
 80126b8:	2204      	movs	r2, #4
 80126ba:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80126bc:	4421      	add	r1, r4
 80126be:	b2dd      	uxtb	r5, r3
 80126c0:	f04f 0e7d 	mov.w	lr, #125	@ 0x7d
 80126c4:	f881 e038 	strb.w	lr, [r1, #56]	@ 0x38
 80126c8:	44a4      	add	ip, r4
 80126ca:	f1a5 017d 	sub.w	r1, r5, #125	@ 0x7d
 80126ce:	f080 0020 	eor.w	r0, r0, #32
 80126d2:	2901      	cmp	r1, #1
 80126d4:	f88c 0038 	strb.w	r0, [ip, #56]	@ 0x38
 80126d8:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80126dc:	f63f af66 	bhi.w	80125ac <uxr_write_framed_msg+0x58>
 80126e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80126e2:	18a0      	adds	r0, r4, r2
 80126e4:	f085 0520 	eor.w	r5, r5, #32
 80126e8:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 80126ec:	f3c3 2107 	ubfx	r1, r3, #8, #8
 80126f0:	f880 c038 	strb.w	ip, [r0, #56]	@ 0x38
 80126f4:	f880 5039 	strb.w	r5, [r0, #57]	@ 0x39
 80126f8:	f1a1 007d 	sub.w	r0, r1, #125	@ 0x7d
 80126fc:	3202      	adds	r2, #2
 80126fe:	2801      	cmp	r0, #1
 8012700:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8012704:	f63f af60 	bhi.w	80125c8 <uxr_write_framed_msg+0x74>
 8012708:	1c50      	adds	r0, r2, #1
 801270a:	18a5      	adds	r5, r4, r2
 801270c:	fa54 f080 	uxtab	r0, r4, r0
 8012710:	3202      	adds	r2, #2
 8012712:	f081 0120 	eor.w	r1, r1, #32
 8012716:	b2d2      	uxtb	r2, r2
 8012718:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 801271c:	f885 c038 	strb.w	ip, [r5, #56]	@ 0x38
 8012720:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 8012724:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8012728:	2b00      	cmp	r3, #0
 801272a:	f47f af57 	bne.w	80125dc <uxr_write_framed_msg+0x88>
 801272e:	9301      	str	r3, [sp, #4]
 8012730:	4698      	mov	r8, r3
 8012732:	e779      	b.n	8012628 <uxr_write_framed_msg+0xd4>
 8012734:	2500      	movs	r5, #0
 8012736:	e001      	b.n	801273c <uxr_write_framed_msg+0x1e8>
 8012738:	2800      	cmp	r0, #0
 801273a:	d090      	beq.n	801265e <uxr_write_framed_msg+0x10a>
 801273c:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 8012740:	1b52      	subs	r2, r2, r5
 8012742:	465b      	mov	r3, fp
 8012744:	4421      	add	r1, r4
 8012746:	4638      	mov	r0, r7
 8012748:	47b0      	blx	r6
 801274a:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801274e:	4405      	add	r5, r0
 8012750:	4295      	cmp	r5, r2
 8012752:	d3f1      	bcc.n	8012738 <uxr_write_framed_msg+0x1e4>
 8012754:	d183      	bne.n	801265e <uxr_write_framed_msg+0x10a>
 8012756:	f04f 0300 	mov.w	r3, #0
 801275a:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 801275e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012760:	4543      	cmp	r3, r8
 8012762:	d964      	bls.n	801282e <uxr_write_framed_msg+0x2da>
 8012764:	f81a 3008 	ldrb.w	r3, [sl, r8]
 8012768:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 801276c:	2901      	cmp	r1, #1
 801276e:	f04f 0200 	mov.w	r2, #0
 8012772:	f63f af3d 	bhi.w	80125f0 <uxr_write_framed_msg+0x9c>
 8012776:	1c51      	adds	r1, r2, #1
 8012778:	b2c9      	uxtb	r1, r1
 801277a:	2929      	cmp	r1, #41	@ 0x29
 801277c:	d8da      	bhi.n	8012734 <uxr_write_framed_msg+0x1e0>
 801277e:	18a0      	adds	r0, r4, r2
 8012780:	4421      	add	r1, r4
 8012782:	f04f 057d 	mov.w	r5, #125	@ 0x7d
 8012786:	3202      	adds	r2, #2
 8012788:	f880 5038 	strb.w	r5, [r0, #56]	@ 0x38
 801278c:	b2d2      	uxtb	r2, r2
 801278e:	f083 0020 	eor.w	r0, r3, #32
 8012792:	f881 0038 	strb.w	r0, [r1, #56]	@ 0x38
 8012796:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801279a:	e733      	b.n	8012604 <uxr_write_framed_msg+0xb0>
 801279c:	18a1      	adds	r1, r4, r2
 801279e:	3201      	adds	r2, #1
 80127a0:	4648      	mov	r0, r9
 80127a2:	b2d2      	uxtb	r2, r2
 80127a4:	f881 8038 	strb.w	r8, [r1, #56]	@ 0x38
 80127a8:	f04f 0901 	mov.w	r9, #1
 80127ac:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80127b0:	2800      	cmp	r0, #0
 80127b2:	f43f af7b 	beq.w	80126ac <uxr_write_framed_msg+0x158>
 80127b6:	2500      	movs	r5, #0
 80127b8:	e002      	b.n	80127c0 <uxr_write_framed_msg+0x26c>
 80127ba:	2800      	cmp	r0, #0
 80127bc:	f43f af4f 	beq.w	801265e <uxr_write_framed_msg+0x10a>
 80127c0:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 80127c4:	1b52      	subs	r2, r2, r5
 80127c6:	465b      	mov	r3, fp
 80127c8:	4421      	add	r1, r4
 80127ca:	4638      	mov	r0, r7
 80127cc:	47b0      	blx	r6
 80127ce:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 80127d2:	4405      	add	r5, r0
 80127d4:	4295      	cmp	r5, r2
 80127d6:	d3f0      	bcc.n	80127ba <uxr_write_framed_msg+0x266>
 80127d8:	f47f af41 	bne.w	801265e <uxr_write_framed_msg+0x10a>
 80127dc:	2300      	movs	r3, #0
 80127de:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 80127e2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80127e4:	b298      	uxth	r0, r3
 80127e6:	b003      	add	sp, #12
 80127e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80127ec:	217d      	movs	r1, #125	@ 0x7d
 80127ee:	f082 0220 	eor.w	r2, r2, #32
 80127f2:	f884 1039 	strb.w	r1, [r4, #57]	@ 0x39
 80127f6:	f1a0 017d 	sub.w	r1, r0, #125	@ 0x7d
 80127fa:	f884 203a 	strb.w	r2, [r4, #58]	@ 0x3a
 80127fe:	2901      	cmp	r1, #1
 8012800:	f04f 0203 	mov.w	r2, #3
 8012804:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8012808:	d804      	bhi.n	8012814 <uxr_write_framed_msg+0x2c0>
 801280a:	4611      	mov	r1, r2
 801280c:	f04f 0c04 	mov.w	ip, #4
 8012810:	2205      	movs	r2, #5
 8012812:	e752      	b.n	80126ba <uxr_write_framed_msg+0x166>
 8012814:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012816:	f884 003b 	strb.w	r0, [r4, #59]	@ 0x3b
 801281a:	b2dd      	uxtb	r5, r3
 801281c:	f1a5 017d 	sub.w	r1, r5, #125	@ 0x7d
 8012820:	2204      	movs	r2, #4
 8012822:	2901      	cmp	r1, #1
 8012824:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8012828:	f63f aec0 	bhi.w	80125ac <uxr_write_framed_msg+0x58>
 801282c:	e758      	b.n	80126e0 <uxr_write_framed_msg+0x18c>
 801282e:	ea4f 2319 	mov.w	r3, r9, lsr #8
 8012832:	fa5f f889 	uxtb.w	r8, r9
 8012836:	9301      	str	r3, [sp, #4]
 8012838:	2200      	movs	r2, #0
 801283a:	e6f5      	b.n	8012628 <uxr_write_framed_msg+0xd4>
 801283c:	0801c8cc 	.word	0x0801c8cc

08012840 <uxr_framing_read_transport>:
 8012840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012844:	4604      	mov	r4, r0
 8012846:	b083      	sub	sp, #12
 8012848:	461f      	mov	r7, r3
 801284a:	f8dd b034 	ldr.w	fp, [sp, #52]	@ 0x34
 801284e:	4689      	mov	r9, r1
 8012850:	4692      	mov	sl, r2
 8012852:	f000 fc89 	bl	8013168 <uxr_millis>
 8012856:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 801285a:	f894 602d 	ldrb.w	r6, [r4, #45]	@ 0x2d
 801285e:	42b3      	cmp	r3, r6
 8012860:	4680      	mov	r8, r0
 8012862:	d061      	beq.n	8012928 <uxr_framing_read_transport+0xe8>
 8012864:	d81c      	bhi.n	80128a0 <uxr_framing_read_transport+0x60>
 8012866:	1e75      	subs	r5, r6, #1
 8012868:	1aed      	subs	r5, r5, r3
 801286a:	b2ed      	uxtb	r5, r5
 801286c:	2600      	movs	r6, #0
 801286e:	455d      	cmp	r5, fp
 8012870:	d81f      	bhi.n	80128b2 <uxr_framing_read_transport+0x72>
 8012872:	19ab      	adds	r3, r5, r6
 8012874:	455b      	cmp	r3, fp
 8012876:	bf84      	itt	hi
 8012878:	ebab 0605 	subhi.w	r6, fp, r5
 801287c:	b2f6      	uxtbhi	r6, r6
 801287e:	b9ed      	cbnz	r5, 80128bc <uxr_framing_read_transport+0x7c>
 8012880:	f04f 0b00 	mov.w	fp, #0
 8012884:	f000 fc70 	bl	8013168 <uxr_millis>
 8012888:	683b      	ldr	r3, [r7, #0]
 801288a:	eba0 0808 	sub.w	r8, r0, r8
 801288e:	eba3 0308 	sub.w	r3, r3, r8
 8012892:	4658      	mov	r0, fp
 8012894:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8012898:	603b      	str	r3, [r7, #0]
 801289a:	b003      	add	sp, #12
 801289c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80128a0:	2e00      	cmp	r6, #0
 80128a2:	d049      	beq.n	8012938 <uxr_framing_read_transport+0xf8>
 80128a4:	f1c3 052a 	rsb	r5, r3, #42	@ 0x2a
 80128a8:	b2ed      	uxtb	r5, r5
 80128aa:	3e01      	subs	r6, #1
 80128ac:	455d      	cmp	r5, fp
 80128ae:	b2f6      	uxtb	r6, r6
 80128b0:	d9df      	bls.n	8012872 <uxr_framing_read_transport+0x32>
 80128b2:	fa5f f58b 	uxtb.w	r5, fp
 80128b6:	2600      	movs	r6, #0
 80128b8:	2d00      	cmp	r5, #0
 80128ba:	d0e1      	beq.n	8012880 <uxr_framing_read_transport+0x40>
 80128bc:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 80128c0:	3102      	adds	r1, #2
 80128c2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80128c4:	9300      	str	r3, [sp, #0]
 80128c6:	683b      	ldr	r3, [r7, #0]
 80128c8:	4421      	add	r1, r4
 80128ca:	462a      	mov	r2, r5
 80128cc:	4650      	mov	r0, sl
 80128ce:	47c8      	blx	r9
 80128d0:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 80128d4:	4a1a      	ldr	r2, [pc, #104]	@ (8012940 <uxr_framing_read_transport+0x100>)
 80128d6:	4403      	add	r3, r0
 80128d8:	0859      	lsrs	r1, r3, #1
 80128da:	fba2 2101 	umull	r2, r1, r2, r1
 80128de:	0889      	lsrs	r1, r1, #2
 80128e0:	222a      	movs	r2, #42	@ 0x2a
 80128e2:	fb02 3111 	mls	r1, r2, r1, r3
 80128e6:	4683      	mov	fp, r0
 80128e8:	f884 102c 	strb.w	r1, [r4, #44]	@ 0x2c
 80128ec:	2800      	cmp	r0, #0
 80128ee:	d0c7      	beq.n	8012880 <uxr_framing_read_transport+0x40>
 80128f0:	42a8      	cmp	r0, r5
 80128f2:	d1c7      	bne.n	8012884 <uxr_framing_read_transport+0x44>
 80128f4:	2e00      	cmp	r6, #0
 80128f6:	d0c5      	beq.n	8012884 <uxr_framing_read_transport+0x44>
 80128f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80128fa:	9300      	str	r3, [sp, #0]
 80128fc:	3102      	adds	r1, #2
 80128fe:	4632      	mov	r2, r6
 8012900:	4421      	add	r1, r4
 8012902:	2300      	movs	r3, #0
 8012904:	4650      	mov	r0, sl
 8012906:	47c8      	blx	r9
 8012908:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 801290c:	4a0c      	ldr	r2, [pc, #48]	@ (8012940 <uxr_framing_read_transport+0x100>)
 801290e:	180b      	adds	r3, r1, r0
 8012910:	0859      	lsrs	r1, r3, #1
 8012912:	fba2 1201 	umull	r1, r2, r2, r1
 8012916:	0892      	lsrs	r2, r2, #2
 8012918:	212a      	movs	r1, #42	@ 0x2a
 801291a:	fb01 3312 	mls	r3, r1, r2, r3
 801291e:	eb00 0b05 	add.w	fp, r0, r5
 8012922:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
 8012926:	e7ad      	b.n	8012884 <uxr_framing_read_transport+0x44>
 8012928:	2600      	movs	r6, #0
 801292a:	f1bb 0f28 	cmp.w	fp, #40	@ 0x28
 801292e:	85a6      	strh	r6, [r4, #44]	@ 0x2c
 8012930:	d9bf      	bls.n	80128b2 <uxr_framing_read_transport+0x72>
 8012932:	2102      	movs	r1, #2
 8012934:	2529      	movs	r5, #41	@ 0x29
 8012936:	e7c4      	b.n	80128c2 <uxr_framing_read_transport+0x82>
 8012938:	f1c3 0529 	rsb	r5, r3, #41	@ 0x29
 801293c:	b2ed      	uxtb	r5, r5
 801293e:	e796      	b.n	801286e <uxr_framing_read_transport+0x2e>
 8012940:	30c30c31 	.word	0x30c30c31

08012944 <uxr_read_framed_msg>:
 8012944:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012948:	461e      	mov	r6, r3
 801294a:	f890 502c 	ldrb.w	r5, [r0, #44]	@ 0x2c
 801294e:	f890 302d 	ldrb.w	r3, [r0, #45]	@ 0x2d
 8012952:	429d      	cmp	r5, r3
 8012954:	b083      	sub	sp, #12
 8012956:	4604      	mov	r4, r0
 8012958:	4688      	mov	r8, r1
 801295a:	4691      	mov	r9, r2
 801295c:	f000 8188 	beq.w	8012c70 <uxr_read_framed_msg+0x32c>
 8012960:	7823      	ldrb	r3, [r4, #0]
 8012962:	4dc1      	ldr	r5, [pc, #772]	@ (8012c68 <uxr_read_framed_msg+0x324>)
 8012964:	4fc1      	ldr	r7, [pc, #772]	@ (8012c6c <uxr_read_framed_msg+0x328>)
 8012966:	2b07      	cmp	r3, #7
 8012968:	d8fd      	bhi.n	8012966 <uxr_read_framed_msg+0x22>
 801296a:	e8df f013 	tbh	[pc, r3, lsl #1]
 801296e:	0115      	.short	0x0115
 8012970:	00d600f6 	.word	0x00d600f6
 8012974:	009000b9 	.word	0x009000b9
 8012978:	0030004d 	.word	0x0030004d
 801297c:	0008      	.short	0x0008
 801297e:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8012982:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8012986:	4299      	cmp	r1, r3
 8012988:	f000 814a 	beq.w	8012c20 <uxr_read_framed_msg+0x2dc>
 801298c:	18e2      	adds	r2, r4, r3
 801298e:	7892      	ldrb	r2, [r2, #2]
 8012990:	2a7d      	cmp	r2, #125	@ 0x7d
 8012992:	f000 8199 	beq.w	8012cc8 <uxr_read_framed_msg+0x384>
 8012996:	3301      	adds	r3, #1
 8012998:	0858      	lsrs	r0, r3, #1
 801299a:	fba5 1000 	umull	r1, r0, r5, r0
 801299e:	0880      	lsrs	r0, r0, #2
 80129a0:	212a      	movs	r1, #42	@ 0x2a
 80129a2:	fb01 3310 	mls	r3, r1, r0, r3
 80129a6:	2a7e      	cmp	r2, #126	@ 0x7e
 80129a8:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 80129ac:	f000 8252 	beq.w	8012e54 <uxr_read_framed_msg+0x510>
 80129b0:	8ea3      	ldrh	r3, [r4, #52]	@ 0x34
 80129b2:	8ee1      	ldrh	r1, [r4, #54]	@ 0x36
 80129b4:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80129b8:	b29b      	uxth	r3, r3
 80129ba:	2200      	movs	r2, #0
 80129bc:	4299      	cmp	r1, r3
 80129be:	86a3      	strh	r3, [r4, #52]	@ 0x34
 80129c0:	7022      	strb	r2, [r4, #0]
 80129c2:	f000 8179 	beq.w	8012cb8 <uxr_read_framed_msg+0x374>
 80129c6:	2000      	movs	r0, #0
 80129c8:	b003      	add	sp, #12
 80129ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80129ce:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 80129d2:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 80129d6:	4299      	cmp	r1, r3
 80129d8:	f000 8131 	beq.w	8012c3e <uxr_read_framed_msg+0x2fa>
 80129dc:	18e2      	adds	r2, r4, r3
 80129de:	7890      	ldrb	r0, [r2, #2]
 80129e0:	287d      	cmp	r0, #125	@ 0x7d
 80129e2:	f000 8190 	beq.w	8012d06 <uxr_read_framed_msg+0x3c2>
 80129e6:	3301      	adds	r3, #1
 80129e8:	085a      	lsrs	r2, r3, #1
 80129ea:	fba5 1202 	umull	r1, r2, r5, r2
 80129ee:	0892      	lsrs	r2, r2, #2
 80129f0:	212a      	movs	r1, #42	@ 0x2a
 80129f2:	fb01 3312 	mls	r3, r1, r2, r3
 80129f6:	287e      	cmp	r0, #126	@ 0x7e
 80129f8:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 80129fc:	f000 821a 	beq.w	8012e34 <uxr_read_framed_msg+0x4f0>
 8012a00:	2307      	movs	r3, #7
 8012a02:	86a0      	strh	r0, [r4, #52]	@ 0x34
 8012a04:	7023      	strb	r3, [r4, #0]
 8012a06:	e7ae      	b.n	8012966 <uxr_read_framed_msg+0x22>
 8012a08:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8012a0a:	f8b4 e030 	ldrh.w	lr, [r4, #48]	@ 0x30
 8012a0e:	459e      	cmp	lr, r3
 8012a10:	d938      	bls.n	8012a84 <uxr_read_framed_msg+0x140>
 8012a12:	ee07 8a90 	vmov	s15, r8
 8012a16:	212a      	movs	r1, #42	@ 0x2a
 8012a18:	e020      	b.n	8012a5c <uxr_read_framed_msg+0x118>
 8012a1a:	f89b c002 	ldrb.w	ip, [fp, #2]
 8012a1e:	f1bc 0f7d 	cmp.w	ip, #125	@ 0x7d
 8012a22:	f000 80d4 	beq.w	8012bce <uxr_read_framed_msg+0x28a>
 8012a26:	f1bc 0f7e 	cmp.w	ip, #126	@ 0x7e
 8012a2a:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8012a2e:	f000 8219 	beq.w	8012e64 <uxr_read_framed_msg+0x520>
 8012a32:	f806 c003 	strb.w	ip, [r6, r3]
 8012a36:	f8b4 a036 	ldrh.w	sl, [r4, #54]	@ 0x36
 8012a3a:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8012a3c:	f8b4 e030 	ldrh.w	lr, [r4, #48]	@ 0x30
 8012a40:	ea8a 000c 	eor.w	r0, sl, ip
 8012a44:	b2c0      	uxtb	r0, r0
 8012a46:	3301      	adds	r3, #1
 8012a48:	f837 2010 	ldrh.w	r2, [r7, r0, lsl #1]
 8012a4c:	b29b      	uxth	r3, r3
 8012a4e:	ea82 221a 	eor.w	r2, r2, sl, lsr #8
 8012a52:	4573      	cmp	r3, lr
 8012a54:	8663      	strh	r3, [r4, #50]	@ 0x32
 8012a56:	86e2      	strh	r2, [r4, #54]	@ 0x36
 8012a58:	f080 8120 	bcs.w	8012c9c <uxr_read_framed_msg+0x358>
 8012a5c:	f894 002d 	ldrb.w	r0, [r4, #45]	@ 0x2d
 8012a60:	f894 a02c 	ldrb.w	sl, [r4, #44]	@ 0x2c
 8012a64:	f100 0c01 	add.w	ip, r0, #1
 8012a68:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8012a6c:	fba5 8202 	umull	r8, r2, r5, r2
 8012a70:	0892      	lsrs	r2, r2, #2
 8012a72:	4582      	cmp	sl, r0
 8012a74:	eb04 0b00 	add.w	fp, r4, r0
 8012a78:	fb01 c212 	mls	r2, r1, r2, ip
 8012a7c:	d1cd      	bne.n	8012a1a <uxr_read_framed_msg+0xd6>
 8012a7e:	ee17 8a90 	vmov	r8, s15
 8012a82:	459e      	cmp	lr, r3
 8012a84:	f040 8111 	bne.w	8012caa <uxr_read_framed_msg+0x366>
 8012a88:	2306      	movs	r3, #6
 8012a8a:	7023      	strb	r3, [r4, #0]
 8012a8c:	e76b      	b.n	8012966 <uxr_read_framed_msg+0x22>
 8012a8e:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 8012a92:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8012a96:	4298      	cmp	r0, r3
 8012a98:	f000 80c2 	beq.w	8012c20 <uxr_read_framed_msg+0x2dc>
 8012a9c:	18e2      	adds	r2, r4, r3
 8012a9e:	7891      	ldrb	r1, [r2, #2]
 8012aa0:	297d      	cmp	r1, #125	@ 0x7d
 8012aa2:	f000 814c 	beq.w	8012d3e <uxr_read_framed_msg+0x3fa>
 8012aa6:	3301      	adds	r3, #1
 8012aa8:	085a      	lsrs	r2, r3, #1
 8012aaa:	fba5 0202 	umull	r0, r2, r5, r2
 8012aae:	0892      	lsrs	r2, r2, #2
 8012ab0:	202a      	movs	r0, #42	@ 0x2a
 8012ab2:	fb00 3312 	mls	r3, r0, r2, r3
 8012ab6:	297e      	cmp	r1, #126	@ 0x7e
 8012ab8:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8012abc:	f000 81ca 	beq.w	8012e54 <uxr_read_framed_msg+0x510>
 8012ac0:	8e23      	ldrh	r3, [r4, #48]	@ 0x30
 8012ac2:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8012ac6:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8012ac8:	b29b      	uxth	r3, r3
 8012aca:	2000      	movs	r0, #0
 8012acc:	428b      	cmp	r3, r1
 8012ace:	8623      	strh	r3, [r4, #48]	@ 0x30
 8012ad0:	8660      	strh	r0, [r4, #50]	@ 0x32
 8012ad2:	86e0      	strh	r0, [r4, #54]	@ 0x36
 8012ad4:	f240 80df 	bls.w	8012c96 <uxr_read_framed_msg+0x352>
 8012ad8:	7020      	strb	r0, [r4, #0]
 8012ada:	b003      	add	sp, #12
 8012adc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ae0:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8012ae4:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8012ae8:	4299      	cmp	r1, r3
 8012aea:	f000 80a8 	beq.w	8012c3e <uxr_read_framed_msg+0x2fa>
 8012aee:	18e2      	adds	r2, r4, r3
 8012af0:	7890      	ldrb	r0, [r2, #2]
 8012af2:	287d      	cmp	r0, #125	@ 0x7d
 8012af4:	f000 8164 	beq.w	8012dc0 <uxr_read_framed_msg+0x47c>
 8012af8:	3301      	adds	r3, #1
 8012afa:	085a      	lsrs	r2, r3, #1
 8012afc:	fba5 1202 	umull	r1, r2, r5, r2
 8012b00:	0892      	lsrs	r2, r2, #2
 8012b02:	212a      	movs	r1, #42	@ 0x2a
 8012b04:	fb01 3312 	mls	r3, r1, r2, r3
 8012b08:	287e      	cmp	r0, #126	@ 0x7e
 8012b0a:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8012b0e:	f000 8191 	beq.w	8012e34 <uxr_read_framed_msg+0x4f0>
 8012b12:	2304      	movs	r3, #4
 8012b14:	8620      	strh	r0, [r4, #48]	@ 0x30
 8012b16:	7023      	strb	r3, [r4, #0]
 8012b18:	e725      	b.n	8012966 <uxr_read_framed_msg+0x22>
 8012b1a:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 8012b1e:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8012b22:	4290      	cmp	r0, r2
 8012b24:	f000 80b3 	beq.w	8012c8e <uxr_read_framed_msg+0x34a>
 8012b28:	18a3      	adds	r3, r4, r2
 8012b2a:	7899      	ldrb	r1, [r3, #2]
 8012b2c:	297d      	cmp	r1, #125	@ 0x7d
 8012b2e:	f000 8164 	beq.w	8012dfa <uxr_read_framed_msg+0x4b6>
 8012b32:	3201      	adds	r2, #1
 8012b34:	0850      	lsrs	r0, r2, #1
 8012b36:	fba5 3000 	umull	r3, r0, r5, r0
 8012b3a:	0880      	lsrs	r0, r0, #2
 8012b3c:	232a      	movs	r3, #42	@ 0x2a
 8012b3e:	fb03 2210 	mls	r2, r3, r0, r2
 8012b42:	297e      	cmp	r1, #126	@ 0x7e
 8012b44:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8012b48:	f000 8188 	beq.w	8012e5c <uxr_read_framed_msg+0x518>
 8012b4c:	7863      	ldrb	r3, [r4, #1]
 8012b4e:	428b      	cmp	r3, r1
 8012b50:	bf0c      	ite	eq
 8012b52:	2303      	moveq	r3, #3
 8012b54:	2300      	movne	r3, #0
 8012b56:	7023      	strb	r3, [r4, #0]
 8012b58:	e705      	b.n	8012966 <uxr_read_framed_msg+0x22>
 8012b5a:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8012b5e:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8012b62:	2200      	movs	r2, #0
 8012b64:	4299      	cmp	r1, r3
 8012b66:	f884 202e 	strb.w	r2, [r4, #46]	@ 0x2e
 8012b6a:	d06c      	beq.n	8012c46 <uxr_read_framed_msg+0x302>
 8012b6c:	18e2      	adds	r2, r4, r3
 8012b6e:	7890      	ldrb	r0, [r2, #2]
 8012b70:	287d      	cmp	r0, #125	@ 0x7d
 8012b72:	f000 8101 	beq.w	8012d78 <uxr_read_framed_msg+0x434>
 8012b76:	3301      	adds	r3, #1
 8012b78:	085a      	lsrs	r2, r3, #1
 8012b7a:	fba5 1202 	umull	r1, r2, r5, r2
 8012b7e:	0892      	lsrs	r2, r2, #2
 8012b80:	212a      	movs	r1, #42	@ 0x2a
 8012b82:	fb01 3312 	mls	r3, r1, r2, r3
 8012b86:	287e      	cmp	r0, #126	@ 0x7e
 8012b88:	f884 002e 	strb.w	r0, [r4, #46]	@ 0x2e
 8012b8c:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8012b90:	d059      	beq.n	8012c46 <uxr_read_framed_msg+0x302>
 8012b92:	2302      	movs	r3, #2
 8012b94:	7023      	strb	r3, [r4, #0]
 8012b96:	e6e6      	b.n	8012966 <uxr_read_framed_msg+0x22>
 8012b98:	f894 a02c 	ldrb.w	sl, [r4, #44]	@ 0x2c
 8012b9c:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8012ba0:	f04f 0e2a 	mov.w	lr, #42	@ 0x2a
 8012ba4:	1c51      	adds	r1, r2, #1
 8012ba6:	084b      	lsrs	r3, r1, #1
 8012ba8:	fba5 c303 	umull	ip, r3, r5, r3
 8012bac:	089b      	lsrs	r3, r3, #2
 8012bae:	fb0e 1313 	mls	r3, lr, r3, r1
 8012bb2:	4592      	cmp	sl, r2
 8012bb4:	eb04 0002 	add.w	r0, r4, r2
 8012bb8:	b2da      	uxtb	r2, r3
 8012bba:	f43f af04 	beq.w	80129c6 <uxr_read_framed_msg+0x82>
 8012bbe:	7883      	ldrb	r3, [r0, #2]
 8012bc0:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8012bc4:	2b7e      	cmp	r3, #126	@ 0x7e
 8012bc6:	d1ed      	bne.n	8012ba4 <uxr_read_framed_msg+0x260>
 8012bc8:	2301      	movs	r3, #1
 8012bca:	7023      	strb	r3, [r4, #0]
 8012bcc:	e6cb      	b.n	8012966 <uxr_read_framed_msg+0x22>
 8012bce:	f100 0c01 	add.w	ip, r0, #1
 8012bd2:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8012bd6:	fba5 8202 	umull	r8, r2, r5, r2
 8012bda:	0892      	lsrs	r2, r2, #2
 8012bdc:	fb01 c212 	mls	r2, r1, r2, ip
 8012be0:	eb04 0c02 	add.w	ip, r4, r2
 8012be4:	b2d2      	uxtb	r2, r2
 8012be6:	4592      	cmp	sl, r2
 8012be8:	f100 0002 	add.w	r0, r0, #2
 8012bec:	f43f af47 	beq.w	8012a7e <uxr_read_framed_msg+0x13a>
 8012bf0:	0842      	lsrs	r2, r0, #1
 8012bf2:	f89c a002 	ldrb.w	sl, [ip, #2]
 8012bf6:	fba5 8202 	umull	r8, r2, r5, r2
 8012bfa:	0892      	lsrs	r2, r2, #2
 8012bfc:	fb01 0012 	mls	r0, r1, r2, r0
 8012c00:	f1ba 0f7e 	cmp.w	sl, #126	@ 0x7e
 8012c04:	f08a 0c20 	eor.w	ip, sl, #32
 8012c08:	f884 002d 	strb.w	r0, [r4, #45]	@ 0x2d
 8012c0c:	f47f af11 	bne.w	8012a32 <uxr_read_framed_msg+0xee>
 8012c10:	459e      	cmp	lr, r3
 8012c12:	ee17 8a90 	vmov	r8, s15
 8012c16:	f43f af37 	beq.w	8012a88 <uxr_read_framed_msg+0x144>
 8012c1a:	2301      	movs	r3, #1
 8012c1c:	7023      	strb	r3, [r4, #0]
 8012c1e:	e6a2      	b.n	8012966 <uxr_read_framed_msg+0x22>
 8012c20:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012c22:	9300      	str	r3, [sp, #0]
 8012c24:	2301      	movs	r3, #1
 8012c26:	9301      	str	r3, [sp, #4]
 8012c28:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012c2a:	464a      	mov	r2, r9
 8012c2c:	4641      	mov	r1, r8
 8012c2e:	4620      	mov	r0, r4
 8012c30:	f7ff fe06 	bl	8012840 <uxr_framing_read_transport>
 8012c34:	2800      	cmp	r0, #0
 8012c36:	f43f aec6 	beq.w	80129c6 <uxr_read_framed_msg+0x82>
 8012c3a:	7823      	ldrb	r3, [r4, #0]
 8012c3c:	e693      	b.n	8012966 <uxr_read_framed_msg+0x22>
 8012c3e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012c40:	9300      	str	r3, [sp, #0]
 8012c42:	2302      	movs	r3, #2
 8012c44:	e7ef      	b.n	8012c26 <uxr_read_framed_msg+0x2e2>
 8012c46:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012c48:	9300      	str	r3, [sp, #0]
 8012c4a:	2304      	movs	r3, #4
 8012c4c:	9301      	str	r3, [sp, #4]
 8012c4e:	464a      	mov	r2, r9
 8012c50:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012c52:	4641      	mov	r1, r8
 8012c54:	4620      	mov	r0, r4
 8012c56:	f7ff fdf3 	bl	8012840 <uxr_framing_read_transport>
 8012c5a:	2800      	cmp	r0, #0
 8012c5c:	d1ed      	bne.n	8012c3a <uxr_read_framed_msg+0x2f6>
 8012c5e:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 8012c62:	2b7e      	cmp	r3, #126	@ 0x7e
 8012c64:	d0e9      	beq.n	8012c3a <uxr_read_framed_msg+0x2f6>
 8012c66:	e6ae      	b.n	80129c6 <uxr_read_framed_msg+0x82>
 8012c68:	30c30c31 	.word	0x30c30c31
 8012c6c:	0801c8cc 	.word	0x0801c8cc
 8012c70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012c72:	9300      	str	r3, [sp, #0]
 8012c74:	2305      	movs	r3, #5
 8012c76:	9301      	str	r3, [sp, #4]
 8012c78:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012c7a:	f7ff fde1 	bl	8012840 <uxr_framing_read_transport>
 8012c7e:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8012c82:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8012c86:	429a      	cmp	r2, r3
 8012c88:	f43f ae9d 	beq.w	80129c6 <uxr_read_framed_msg+0x82>
 8012c8c:	e668      	b.n	8012960 <uxr_read_framed_msg+0x1c>
 8012c8e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012c90:	9300      	str	r3, [sp, #0]
 8012c92:	2303      	movs	r3, #3
 8012c94:	e7c7      	b.n	8012c26 <uxr_read_framed_msg+0x2e2>
 8012c96:	2305      	movs	r3, #5
 8012c98:	7023      	strb	r3, [r4, #0]
 8012c9a:	e664      	b.n	8012966 <uxr_read_framed_msg+0x22>
 8012c9c:	ee17 8a90 	vmov	r8, s15
 8012ca0:	f43f aef2 	beq.w	8012a88 <uxr_read_framed_msg+0x144>
 8012ca4:	f1bc 0f7e 	cmp.w	ip, #126	@ 0x7e
 8012ca8:	d08e      	beq.n	8012bc8 <uxr_read_framed_msg+0x284>
 8012caa:	ebae 0303 	sub.w	r3, lr, r3
 8012cae:	3302      	adds	r3, #2
 8012cb0:	9301      	str	r3, [sp, #4]
 8012cb2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012cb4:	9300      	str	r3, [sp, #0]
 8012cb6:	e7b7      	b.n	8012c28 <uxr_read_framed_msg+0x2e4>
 8012cb8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012cba:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 8012cbe:	7013      	strb	r3, [r2, #0]
 8012cc0:	8e20      	ldrh	r0, [r4, #48]	@ 0x30
 8012cc2:	b003      	add	sp, #12
 8012cc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012cc8:	f103 0c01 	add.w	ip, r3, #1
 8012ccc:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8012cd0:	fba5 0202 	umull	r0, r2, r5, r2
 8012cd4:	0892      	lsrs	r2, r2, #2
 8012cd6:	202a      	movs	r0, #42	@ 0x2a
 8012cd8:	fb00 c212 	mls	r2, r0, r2, ip
 8012cdc:	fa5f fc82 	uxtb.w	ip, r2
 8012ce0:	4561      	cmp	r1, ip
 8012ce2:	d09d      	beq.n	8012c20 <uxr_read_framed_msg+0x2dc>
 8012ce4:	3302      	adds	r3, #2
 8012ce6:	4422      	add	r2, r4
 8012ce8:	0859      	lsrs	r1, r3, #1
 8012cea:	7892      	ldrb	r2, [r2, #2]
 8012cec:	fba5 c101 	umull	ip, r1, r5, r1
 8012cf0:	0889      	lsrs	r1, r1, #2
 8012cf2:	fb00 3311 	mls	r3, r0, r1, r3
 8012cf6:	2a7e      	cmp	r2, #126	@ 0x7e
 8012cf8:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8012cfc:	f000 80aa 	beq.w	8012e54 <uxr_read_framed_msg+0x510>
 8012d00:	f082 0220 	eor.w	r2, r2, #32
 8012d04:	e654      	b.n	80129b0 <uxr_read_framed_msg+0x6c>
 8012d06:	1c58      	adds	r0, r3, #1
 8012d08:	0842      	lsrs	r2, r0, #1
 8012d0a:	fba5 c202 	umull	ip, r2, r5, r2
 8012d0e:	0892      	lsrs	r2, r2, #2
 8012d10:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8012d14:	fb0c 0212 	mls	r2, ip, r2, r0
 8012d18:	b2d0      	uxtb	r0, r2
 8012d1a:	4281      	cmp	r1, r0
 8012d1c:	d08f      	beq.n	8012c3e <uxr_read_framed_msg+0x2fa>
 8012d1e:	4422      	add	r2, r4
 8012d20:	3302      	adds	r3, #2
 8012d22:	7890      	ldrb	r0, [r2, #2]
 8012d24:	085a      	lsrs	r2, r3, #1
 8012d26:	fba5 1202 	umull	r1, r2, r5, r2
 8012d2a:	0892      	lsrs	r2, r2, #2
 8012d2c:	fb0c 3312 	mls	r3, ip, r2, r3
 8012d30:	287e      	cmp	r0, #126	@ 0x7e
 8012d32:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8012d36:	d07d      	beq.n	8012e34 <uxr_read_framed_msg+0x4f0>
 8012d38:	f080 0020 	eor.w	r0, r0, #32
 8012d3c:	e660      	b.n	8012a00 <uxr_read_framed_msg+0xbc>
 8012d3e:	1c59      	adds	r1, r3, #1
 8012d40:	084a      	lsrs	r2, r1, #1
 8012d42:	fba5 c202 	umull	ip, r2, r5, r2
 8012d46:	0892      	lsrs	r2, r2, #2
 8012d48:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8012d4c:	fb0c 1212 	mls	r2, ip, r2, r1
 8012d50:	b2d1      	uxtb	r1, r2
 8012d52:	4288      	cmp	r0, r1
 8012d54:	f43f af64 	beq.w	8012c20 <uxr_read_framed_msg+0x2dc>
 8012d58:	4422      	add	r2, r4
 8012d5a:	3302      	adds	r3, #2
 8012d5c:	7891      	ldrb	r1, [r2, #2]
 8012d5e:	085a      	lsrs	r2, r3, #1
 8012d60:	fba5 0202 	umull	r0, r2, r5, r2
 8012d64:	0892      	lsrs	r2, r2, #2
 8012d66:	fb0c 3312 	mls	r3, ip, r2, r3
 8012d6a:	297e      	cmp	r1, #126	@ 0x7e
 8012d6c:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8012d70:	d070      	beq.n	8012e54 <uxr_read_framed_msg+0x510>
 8012d72:	f081 0120 	eor.w	r1, r1, #32
 8012d76:	e6a3      	b.n	8012ac0 <uxr_read_framed_msg+0x17c>
 8012d78:	f103 0c01 	add.w	ip, r3, #1
 8012d7c:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8012d80:	fba5 0202 	umull	r0, r2, r5, r2
 8012d84:	0892      	lsrs	r2, r2, #2
 8012d86:	202a      	movs	r0, #42	@ 0x2a
 8012d88:	fb00 c212 	mls	r2, r0, r2, ip
 8012d8c:	fa5f fc82 	uxtb.w	ip, r2
 8012d90:	4561      	cmp	r1, ip
 8012d92:	f43f af58 	beq.w	8012c46 <uxr_read_framed_msg+0x302>
 8012d96:	4422      	add	r2, r4
 8012d98:	3302      	adds	r3, #2
 8012d9a:	7891      	ldrb	r1, [r2, #2]
 8012d9c:	f884 102e 	strb.w	r1, [r4, #46]	@ 0x2e
 8012da0:	085a      	lsrs	r2, r3, #1
 8012da2:	fba5 c202 	umull	ip, r2, r5, r2
 8012da6:	0892      	lsrs	r2, r2, #2
 8012da8:	fb00 3312 	mls	r3, r0, r2, r3
 8012dac:	297e      	cmp	r1, #126	@ 0x7e
 8012dae:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8012db2:	f43f af48 	beq.w	8012c46 <uxr_read_framed_msg+0x302>
 8012db6:	f081 0120 	eor.w	r1, r1, #32
 8012dba:	f884 102e 	strb.w	r1, [r4, #46]	@ 0x2e
 8012dbe:	e6e8      	b.n	8012b92 <uxr_read_framed_msg+0x24e>
 8012dc0:	1c58      	adds	r0, r3, #1
 8012dc2:	0842      	lsrs	r2, r0, #1
 8012dc4:	fba5 c202 	umull	ip, r2, r5, r2
 8012dc8:	0892      	lsrs	r2, r2, #2
 8012dca:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8012dce:	fb0c 0212 	mls	r2, ip, r2, r0
 8012dd2:	b2d0      	uxtb	r0, r2
 8012dd4:	4281      	cmp	r1, r0
 8012dd6:	f43f af32 	beq.w	8012c3e <uxr_read_framed_msg+0x2fa>
 8012dda:	4422      	add	r2, r4
 8012ddc:	3302      	adds	r3, #2
 8012dde:	7890      	ldrb	r0, [r2, #2]
 8012de0:	085a      	lsrs	r2, r3, #1
 8012de2:	fba5 1202 	umull	r1, r2, r5, r2
 8012de6:	0892      	lsrs	r2, r2, #2
 8012de8:	fb0c 3312 	mls	r3, ip, r2, r3
 8012dec:	287e      	cmp	r0, #126	@ 0x7e
 8012dee:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8012df2:	d01f      	beq.n	8012e34 <uxr_read_framed_msg+0x4f0>
 8012df4:	f080 0020 	eor.w	r0, r0, #32
 8012df8:	e68b      	b.n	8012b12 <uxr_read_framed_msg+0x1ce>
 8012dfa:	1c51      	adds	r1, r2, #1
 8012dfc:	084b      	lsrs	r3, r1, #1
 8012dfe:	fba5 c303 	umull	ip, r3, r5, r3
 8012e02:	089b      	lsrs	r3, r3, #2
 8012e04:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8012e08:	fb0c 1313 	mls	r3, ip, r3, r1
 8012e0c:	b2d9      	uxtb	r1, r3
 8012e0e:	4288      	cmp	r0, r1
 8012e10:	f43f af3d 	beq.w	8012c8e <uxr_read_framed_msg+0x34a>
 8012e14:	3202      	adds	r2, #2
 8012e16:	4423      	add	r3, r4
 8012e18:	0850      	lsrs	r0, r2, #1
 8012e1a:	789b      	ldrb	r3, [r3, #2]
 8012e1c:	fba5 1000 	umull	r1, r0, r5, r0
 8012e20:	0880      	lsrs	r0, r0, #2
 8012e22:	fb0c 2210 	mls	r2, ip, r0, r2
 8012e26:	2b7e      	cmp	r3, #126	@ 0x7e
 8012e28:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8012e2c:	d016      	beq.n	8012e5c <uxr_read_framed_msg+0x518>
 8012e2e:	f083 0120 	eor.w	r1, r3, #32
 8012e32:	e68b      	b.n	8012b4c <uxr_read_framed_msg+0x208>
 8012e34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012e36:	9300      	str	r3, [sp, #0]
 8012e38:	2302      	movs	r3, #2
 8012e3a:	9301      	str	r3, [sp, #4]
 8012e3c:	464a      	mov	r2, r9
 8012e3e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012e40:	4641      	mov	r1, r8
 8012e42:	4620      	mov	r0, r4
 8012e44:	f7ff fcfc 	bl	8012840 <uxr_framing_read_transport>
 8012e48:	2800      	cmp	r0, #0
 8012e4a:	f47f aef6 	bne.w	8012c3a <uxr_read_framed_msg+0x2f6>
 8012e4e:	2301      	movs	r3, #1
 8012e50:	7023      	strb	r3, [r4, #0]
 8012e52:	e588      	b.n	8012966 <uxr_read_framed_msg+0x22>
 8012e54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012e56:	9300      	str	r3, [sp, #0]
 8012e58:	2301      	movs	r3, #1
 8012e5a:	e7ee      	b.n	8012e3a <uxr_read_framed_msg+0x4f6>
 8012e5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012e5e:	9300      	str	r3, [sp, #0]
 8012e60:	2303      	movs	r3, #3
 8012e62:	e7ea      	b.n	8012e3a <uxr_read_framed_msg+0x4f6>
 8012e64:	ee17 8a90 	vmov	r8, s15
 8012e68:	e6ae      	b.n	8012bc8 <uxr_read_framed_msg+0x284>
 8012e6a:	bf00      	nop

08012e6c <uxr_stream_id>:
 8012e6c:	2901      	cmp	r1, #1
 8012e6e:	b082      	sub	sp, #8
 8012e70:	d01d      	beq.n	8012eae <uxr_stream_id+0x42>
 8012e72:	2902      	cmp	r1, #2
 8012e74:	f04f 0c00 	mov.w	ip, #0
 8012e78:	d01e      	beq.n	8012eb8 <uxr_stream_id+0x4c>
 8012e7a:	2300      	movs	r3, #0
 8012e7c:	f36c 0307 	bfi	r3, ip, #0, #8
 8012e80:	f360 230f 	bfi	r3, r0, #8, #8
 8012e84:	f361 4317 	bfi	r3, r1, #16, #8
 8012e88:	f362 631f 	bfi	r3, r2, #24, #8
 8012e8c:	b2da      	uxtb	r2, r3
 8012e8e:	2000      	movs	r0, #0
 8012e90:	f362 0007 	bfi	r0, r2, #0, #8
 8012e94:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8012e98:	f362 200f 	bfi	r0, r2, #8, #8
 8012e9c:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8012ea0:	f362 4017 	bfi	r0, r2, #16, #8
 8012ea4:	0e1b      	lsrs	r3, r3, #24
 8012ea6:	f363 601f 	bfi	r0, r3, #24, #8
 8012eaa:	b002      	add	sp, #8
 8012eac:	4770      	bx	lr
 8012eae:	f100 0c01 	add.w	ip, r0, #1
 8012eb2:	fa5f fc8c 	uxtb.w	ip, ip
 8012eb6:	e7e0      	b.n	8012e7a <uxr_stream_id+0xe>
 8012eb8:	f080 0c80 	eor.w	ip, r0, #128	@ 0x80
 8012ebc:	e7dd      	b.n	8012e7a <uxr_stream_id+0xe>
 8012ebe:	bf00      	nop

08012ec0 <uxr_stream_id_from_raw>:
 8012ec0:	b082      	sub	sp, #8
 8012ec2:	b130      	cbz	r0, 8012ed2 <uxr_stream_id_from_raw+0x12>
 8012ec4:	0603      	lsls	r3, r0, #24
 8012ec6:	d420      	bmi.n	8012f0a <uxr_stream_id_from_raw+0x4a>
 8012ec8:	1e42      	subs	r2, r0, #1
 8012eca:	b2d2      	uxtb	r2, r2
 8012ecc:	f04f 0c01 	mov.w	ip, #1
 8012ed0:	e001      	b.n	8012ed6 <uxr_stream_id_from_raw+0x16>
 8012ed2:	4684      	mov	ip, r0
 8012ed4:	4602      	mov	r2, r0
 8012ed6:	2300      	movs	r3, #0
 8012ed8:	f360 0307 	bfi	r3, r0, #0, #8
 8012edc:	f362 230f 	bfi	r3, r2, #8, #8
 8012ee0:	f36c 4317 	bfi	r3, ip, #16, #8
 8012ee4:	f361 631f 	bfi	r3, r1, #24, #8
 8012ee8:	b2da      	uxtb	r2, r3
 8012eea:	2000      	movs	r0, #0
 8012eec:	f362 0007 	bfi	r0, r2, #0, #8
 8012ef0:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8012ef4:	f362 200f 	bfi	r0, r2, #8, #8
 8012ef8:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8012efc:	f362 4017 	bfi	r0, r2, #16, #8
 8012f00:	0e1b      	lsrs	r3, r3, #24
 8012f02:	f363 601f 	bfi	r0, r3, #24, #8
 8012f06:	b002      	add	sp, #8
 8012f08:	4770      	bx	lr
 8012f0a:	f080 0280 	eor.w	r2, r0, #128	@ 0x80
 8012f0e:	f04f 0c02 	mov.w	ip, #2
 8012f12:	e7e0      	b.n	8012ed6 <uxr_stream_id_from_raw+0x16>

08012f14 <uxr_init_stream_storage>:
 8012f14:	2300      	movs	r3, #0
 8012f16:	7403      	strb	r3, [r0, #16]
 8012f18:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 8012f1c:	f880 3044 	strb.w	r3, [r0, #68]	@ 0x44
 8012f20:	f880 3060 	strb.w	r3, [r0, #96]	@ 0x60
 8012f24:	4770      	bx	lr
 8012f26:	bf00      	nop

08012f28 <uxr_reset_stream_storage>:
 8012f28:	b570      	push	{r4, r5, r6, lr}
 8012f2a:	7c03      	ldrb	r3, [r0, #16]
 8012f2c:	4604      	mov	r4, r0
 8012f2e:	b153      	cbz	r3, 8012f46 <uxr_reset_stream_storage+0x1e>
 8012f30:	4606      	mov	r6, r0
 8012f32:	2500      	movs	r5, #0
 8012f34:	4630      	mov	r0, r6
 8012f36:	f005 fe3f 	bl	8018bb8 <uxr_reset_output_best_effort_stream>
 8012f3a:	7c23      	ldrb	r3, [r4, #16]
 8012f3c:	3501      	adds	r5, #1
 8012f3e:	42ab      	cmp	r3, r5
 8012f40:	f106 0610 	add.w	r6, r6, #16
 8012f44:	d8f6      	bhi.n	8012f34 <uxr_reset_stream_storage+0xc>
 8012f46:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8012f4a:	b163      	cbz	r3, 8012f66 <uxr_reset_stream_storage+0x3e>
 8012f4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012f50:	2500      	movs	r5, #0
 8012f52:	4630      	mov	r0, r6
 8012f54:	f005 fc32 	bl	80187bc <uxr_reset_input_best_effort_stream>
 8012f58:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8012f5c:	3501      	adds	r5, #1
 8012f5e:	42ab      	cmp	r3, r5
 8012f60:	f106 0602 	add.w	r6, r6, #2
 8012f64:	d8f5      	bhi.n	8012f52 <uxr_reset_stream_storage+0x2a>
 8012f66:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8012f6a:	b163      	cbz	r3, 8012f86 <uxr_reset_stream_storage+0x5e>
 8012f6c:	f104 0618 	add.w	r6, r4, #24
 8012f70:	2500      	movs	r5, #0
 8012f72:	4630      	mov	r0, r6
 8012f74:	f005 fecc 	bl	8018d10 <uxr_reset_output_reliable_stream>
 8012f78:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8012f7c:	3501      	adds	r5, #1
 8012f7e:	42ab      	cmp	r3, r5
 8012f80:	f106 0628 	add.w	r6, r6, #40	@ 0x28
 8012f84:	d8f5      	bhi.n	8012f72 <uxr_reset_stream_storage+0x4a>
 8012f86:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 8012f8a:	b163      	cbz	r3, 8012fa6 <uxr_reset_stream_storage+0x7e>
 8012f8c:	f104 0648 	add.w	r6, r4, #72	@ 0x48
 8012f90:	2500      	movs	r5, #0
 8012f92:	4630      	mov	r0, r6
 8012f94:	f005 fc86 	bl	80188a4 <uxr_reset_input_reliable_stream>
 8012f98:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 8012f9c:	3501      	adds	r5, #1
 8012f9e:	42ab      	cmp	r3, r5
 8012fa0:	f106 0618 	add.w	r6, r6, #24
 8012fa4:	d8f5      	bhi.n	8012f92 <uxr_reset_stream_storage+0x6a>
 8012fa6:	bd70      	pop	{r4, r5, r6, pc}

08012fa8 <uxr_add_output_best_effort_buffer>:
 8012fa8:	b510      	push	{r4, lr}
 8012faa:	7c04      	ldrb	r4, [r0, #16]
 8012fac:	f104 0c01 	add.w	ip, r4, #1
 8012fb0:	b082      	sub	sp, #8
 8012fb2:	f880 c010 	strb.w	ip, [r0, #16]
 8012fb6:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 8012fba:	f005 fdf3 	bl	8018ba4 <uxr_init_output_best_effort_stream>
 8012fbe:	2201      	movs	r2, #1
 8012fc0:	4611      	mov	r1, r2
 8012fc2:	4620      	mov	r0, r4
 8012fc4:	b002      	add	sp, #8
 8012fc6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012fca:	f7ff bf4f 	b.w	8012e6c <uxr_stream_id>
 8012fce:	bf00      	nop

08012fd0 <uxr_add_output_reliable_buffer>:
 8012fd0:	b510      	push	{r4, lr}
 8012fd2:	b084      	sub	sp, #16
 8012fd4:	4684      	mov	ip, r0
 8012fd6:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8012fda:	9000      	str	r0, [sp, #0]
 8012fdc:	f89c 4040 	ldrb.w	r4, [ip, #64]	@ 0x40
 8012fe0:	2028      	movs	r0, #40	@ 0x28
 8012fe2:	fb00 c004 	mla	r0, r0, r4, ip
 8012fe6:	f104 0e01 	add.w	lr, r4, #1
 8012fea:	3018      	adds	r0, #24
 8012fec:	f88c e040 	strb.w	lr, [ip, #64]	@ 0x40
 8012ff0:	f005 fe56 	bl	8018ca0 <uxr_init_output_reliable_stream>
 8012ff4:	2201      	movs	r2, #1
 8012ff6:	2102      	movs	r1, #2
 8012ff8:	4620      	mov	r0, r4
 8012ffa:	b004      	add	sp, #16
 8012ffc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013000:	f7ff bf34 	b.w	8012e6c <uxr_stream_id>

08013004 <uxr_add_input_best_effort_buffer>:
 8013004:	b510      	push	{r4, lr}
 8013006:	f890 4044 	ldrb.w	r4, [r0, #68]	@ 0x44
 801300a:	4603      	mov	r3, r0
 801300c:	1c62      	adds	r2, r4, #1
 801300e:	f104 0021 	add.w	r0, r4, #33	@ 0x21
 8013012:	b082      	sub	sp, #8
 8013014:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8013018:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801301c:	f005 fbca 	bl	80187b4 <uxr_init_input_best_effort_stream>
 8013020:	2200      	movs	r2, #0
 8013022:	2101      	movs	r1, #1
 8013024:	4620      	mov	r0, r4
 8013026:	b002      	add	sp, #8
 8013028:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801302c:	f7ff bf1e 	b.w	8012e6c <uxr_stream_id>

08013030 <uxr_add_input_reliable_buffer>:
 8013030:	b510      	push	{r4, lr}
 8013032:	b084      	sub	sp, #16
 8013034:	4684      	mov	ip, r0
 8013036:	9806      	ldr	r0, [sp, #24]
 8013038:	9000      	str	r0, [sp, #0]
 801303a:	f89c 4060 	ldrb.w	r4, [ip, #96]	@ 0x60
 801303e:	2018      	movs	r0, #24
 8013040:	fb00 c004 	mla	r0, r0, r4, ip
 8013044:	f104 0e01 	add.w	lr, r4, #1
 8013048:	3048      	adds	r0, #72	@ 0x48
 801304a:	f88c e060 	strb.w	lr, [ip, #96]	@ 0x60
 801304e:	f005 fbfd 	bl	801884c <uxr_init_input_reliable_stream>
 8013052:	2200      	movs	r2, #0
 8013054:	2102      	movs	r1, #2
 8013056:	4620      	mov	r0, r4
 8013058:	b004      	add	sp, #16
 801305a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801305e:	f7ff bf05 	b.w	8012e6c <uxr_stream_id>
 8013062:	bf00      	nop

08013064 <uxr_get_output_best_effort_stream>:
 8013064:	7c03      	ldrb	r3, [r0, #16]
 8013066:	428b      	cmp	r3, r1
 8013068:	bf8c      	ite	hi
 801306a:	eb00 1001 	addhi.w	r0, r0, r1, lsl #4
 801306e:	2000      	movls	r0, #0
 8013070:	4770      	bx	lr
 8013072:	bf00      	nop

08013074 <uxr_get_output_reliable_stream>:
 8013074:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8013078:	428b      	cmp	r3, r1
 801307a:	bf83      	ittte	hi
 801307c:	2328      	movhi	r3, #40	@ 0x28
 801307e:	fb03 0001 	mlahi	r0, r3, r1, r0
 8013082:	3018      	addhi	r0, #24
 8013084:	2000      	movls	r0, #0
 8013086:	4770      	bx	lr

08013088 <uxr_get_input_best_effort_stream>:
 8013088:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 801308c:	428b      	cmp	r3, r1
 801308e:	bf86      	itte	hi
 8013090:	3121      	addhi	r1, #33	@ 0x21
 8013092:	eb00 0041 	addhi.w	r0, r0, r1, lsl #1
 8013096:	2000      	movls	r0, #0
 8013098:	4770      	bx	lr
 801309a:	bf00      	nop

0801309c <uxr_get_input_reliable_stream>:
 801309c:	f890 3060 	ldrb.w	r3, [r0, #96]	@ 0x60
 80130a0:	428b      	cmp	r3, r1
 80130a2:	bf83      	ittte	hi
 80130a4:	2318      	movhi	r3, #24
 80130a6:	fb03 0001 	mlahi	r0, r3, r1, r0
 80130aa:	3048      	addhi	r0, #72	@ 0x48
 80130ac:	2000      	movls	r0, #0
 80130ae:	4770      	bx	lr

080130b0 <uxr_output_streams_confirmed>:
 80130b0:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 80130b4:	b183      	cbz	r3, 80130d8 <uxr_output_streams_confirmed+0x28>
 80130b6:	b570      	push	{r4, r5, r6, lr}
 80130b8:	4606      	mov	r6, r0
 80130ba:	f100 0518 	add.w	r5, r0, #24
 80130be:	2400      	movs	r4, #0
 80130c0:	e001      	b.n	80130c6 <uxr_output_streams_confirmed+0x16>
 80130c2:	3528      	adds	r5, #40	@ 0x28
 80130c4:	b138      	cbz	r0, 80130d6 <uxr_output_streams_confirmed+0x26>
 80130c6:	4628      	mov	r0, r5
 80130c8:	f006 f892 	bl	80191f0 <uxr_is_output_up_to_date>
 80130cc:	f896 3040 	ldrb.w	r3, [r6, #64]	@ 0x40
 80130d0:	3401      	adds	r4, #1
 80130d2:	42a3      	cmp	r3, r4
 80130d4:	d8f5      	bhi.n	80130c2 <uxr_output_streams_confirmed+0x12>
 80130d6:	bd70      	pop	{r4, r5, r6, pc}
 80130d8:	2001      	movs	r0, #1
 80130da:	4770      	bx	lr

080130dc <uxr_buffer_submessage_header>:
 80130dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80130de:	4604      	mov	r4, r0
 80130e0:	460e      	mov	r6, r1
 80130e2:	2104      	movs	r1, #4
 80130e4:	4615      	mov	r5, r2
 80130e6:	461f      	mov	r7, r3
 80130e8:	f7fa f808 	bl	800d0fc <ucdr_align_to>
 80130ec:	2301      	movs	r3, #1
 80130ee:	ea47 0203 	orr.w	r2, r7, r3
 80130f2:	4631      	mov	r1, r6
 80130f4:	7523      	strb	r3, [r4, #20]
 80130f6:	4620      	mov	r0, r4
 80130f8:	462b      	mov	r3, r5
 80130fa:	f000 fa27 	bl	801354c <uxr_serialize_submessage_header>
 80130fe:	4620      	mov	r0, r4
 8013100:	f7fa f812 	bl	800d128 <ucdr_buffer_remaining>
 8013104:	42a8      	cmp	r0, r5
 8013106:	bf34      	ite	cc
 8013108:	2000      	movcc	r0, #0
 801310a:	2001      	movcs	r0, #1
 801310c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801310e:	bf00      	nop

08013110 <uxr_read_submessage_header>:
 8013110:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013114:	4604      	mov	r4, r0
 8013116:	460d      	mov	r5, r1
 8013118:	2104      	movs	r1, #4
 801311a:	4616      	mov	r6, r2
 801311c:	4698      	mov	r8, r3
 801311e:	f7f9 ffed 	bl	800d0fc <ucdr_align_to>
 8013122:	4620      	mov	r0, r4
 8013124:	f7fa f800 	bl	800d128 <ucdr_buffer_remaining>
 8013128:	2803      	cmp	r0, #3
 801312a:	bf8c      	ite	hi
 801312c:	2701      	movhi	r7, #1
 801312e:	2700      	movls	r7, #0
 8013130:	d802      	bhi.n	8013138 <uxr_read_submessage_header+0x28>
 8013132:	4638      	mov	r0, r7
 8013134:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013138:	4633      	mov	r3, r6
 801313a:	4642      	mov	r2, r8
 801313c:	4620      	mov	r0, r4
 801313e:	4629      	mov	r1, r5
 8013140:	f000 fa18 	bl	8013574 <uxr_deserialize_submessage_header>
 8013144:	f898 3000 	ldrb.w	r3, [r8]
 8013148:	f003 0201 	and.w	r2, r3, #1
 801314c:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8013150:	f888 3000 	strb.w	r3, [r8]
 8013154:	7522      	strb	r2, [r4, #20]
 8013156:	4638      	mov	r0, r7
 8013158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801315c <uxr_submessage_padding>:
 801315c:	f010 0003 	ands.w	r0, r0, #3
 8013160:	bf18      	it	ne
 8013162:	f1c0 0004 	rsbne	r0, r0, #4
 8013166:	4770      	bx	lr

08013168 <uxr_millis>:
 8013168:	b510      	push	{r4, lr}
 801316a:	b084      	sub	sp, #16
 801316c:	4669      	mov	r1, sp
 801316e:	2001      	movs	r0, #1
 8013170:	f7ef fd3e 	bl	8002bf0 <clock_gettime>
 8013174:	e89d 0015 	ldmia.w	sp, {r0, r2, r4}
 8013178:	4906      	ldr	r1, [pc, #24]	@ (8013194 <uxr_millis+0x2c>)
 801317a:	fba0 0301 	umull	r0, r3, r0, r1
 801317e:	1900      	adds	r0, r0, r4
 8013180:	fb01 3102 	mla	r1, r1, r2, r3
 8013184:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 8013188:	4a03      	ldr	r2, [pc, #12]	@ (8013198 <uxr_millis+0x30>)
 801318a:	2300      	movs	r3, #0
 801318c:	f7ed fd1c 	bl	8000bc8 <__aeabi_ldivmod>
 8013190:	b004      	add	sp, #16
 8013192:	bd10      	pop	{r4, pc}
 8013194:	3b9aca00 	.word	0x3b9aca00
 8013198:	000f4240 	.word	0x000f4240

0801319c <uxr_nanos>:
 801319c:	b510      	push	{r4, lr}
 801319e:	b084      	sub	sp, #16
 80131a0:	4669      	mov	r1, sp
 80131a2:	2001      	movs	r0, #1
 80131a4:	f7ef fd24 	bl	8002bf0 <clock_gettime>
 80131a8:	4a06      	ldr	r2, [pc, #24]	@ (80131c4 <uxr_nanos+0x28>)
 80131aa:	9800      	ldr	r0, [sp, #0]
 80131ac:	9902      	ldr	r1, [sp, #8]
 80131ae:	9c01      	ldr	r4, [sp, #4]
 80131b0:	fba0 0302 	umull	r0, r3, r0, r2
 80131b4:	1840      	adds	r0, r0, r1
 80131b6:	fb02 3304 	mla	r3, r2, r4, r3
 80131ba:	eb43 71e1 	adc.w	r1, r3, r1, asr #31
 80131be:	b004      	add	sp, #16
 80131c0:	bd10      	pop	{r4, pc}
 80131c2:	bf00      	nop
 80131c4:	3b9aca00 	.word	0x3b9aca00

080131c8 <on_full_output_buffer_fragmented>:
 80131c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80131cc:	460c      	mov	r4, r1
 80131ce:	b08a      	sub	sp, #40	@ 0x28
 80131d0:	f891 10c1 	ldrb.w	r1, [r1, #193]	@ 0xc1
 80131d4:	4606      	mov	r6, r0
 80131d6:	f104 0008 	add.w	r0, r4, #8
 80131da:	f7ff ff4b 	bl	8013074 <uxr_get_output_reliable_stream>
 80131de:	4605      	mov	r5, r0
 80131e0:	f006 f810 	bl	8019204 <get_available_free_slots>
 80131e4:	b968      	cbnz	r0, 8013202 <on_full_output_buffer_fragmented+0x3a>
 80131e6:	e9d4 312e 	ldrd	r3, r1, [r4, #184]	@ 0xb8
 80131ea:	4620      	mov	r0, r4
 80131ec:	4798      	blx	r3
 80131ee:	b918      	cbnz	r0, 80131f8 <on_full_output_buffer_fragmented+0x30>
 80131f0:	2001      	movs	r0, #1
 80131f2:	b00a      	add	sp, #40	@ 0x28
 80131f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80131f8:	4628      	mov	r0, r5
 80131fa:	f006 f803 	bl	8019204 <get_available_free_slots>
 80131fe:	2800      	cmp	r0, #0
 8013200:	d0f6      	beq.n	80131f0 <on_full_output_buffer_fragmented+0x28>
 8013202:	8929      	ldrh	r1, [r5, #8]
 8013204:	89eb      	ldrh	r3, [r5, #14]
 8013206:	7b28      	ldrb	r0, [r5, #12]
 8013208:	686a      	ldr	r2, [r5, #4]
 801320a:	fbb2 f8f1 	udiv	r8, r2, r1
 801320e:	fbb3 f2f1 	udiv	r2, r3, r1
 8013212:	fb01 3112 	mls	r1, r1, r2, r3
 8013216:	f5c0 407f 	rsb	r0, r0, #65280	@ 0xff00
 801321a:	b289      	uxth	r1, r1
 801321c:	fb08 f101 	mul.w	r1, r8, r1
 8013220:	30fc      	adds	r0, #252	@ 0xfc
 8013222:	f1a8 0804 	sub.w	r8, r8, #4
 8013226:	f8d4 30c4 	ldr.w	r3, [r4, #196]	@ 0xc4
 801322a:	4440      	add	r0, r8
 801322c:	b287      	uxth	r7, r0
 801322e:	1bdb      	subs	r3, r3, r7
 8013230:	f8c4 30c4 	str.w	r3, [r4, #196]	@ 0xc4
 8013234:	682b      	ldr	r3, [r5, #0]
 8013236:	3104      	adds	r1, #4
 8013238:	4419      	add	r1, r3
 801323a:	4642      	mov	r2, r8
 801323c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013240:	9300      	str	r3, [sp, #0]
 8013242:	a802      	add	r0, sp, #8
 8013244:	2300      	movs	r3, #0
 8013246:	f7f9 ff2d 	bl	800d0a4 <ucdr_init_buffer_origin_offset>
 801324a:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 801324e:	f102 0308 	add.w	r3, r2, #8
 8013252:	4543      	cmp	r3, r8
 8013254:	d928      	bls.n	80132a8 <on_full_output_buffer_fragmented+0xe0>
 8013256:	463a      	mov	r2, r7
 8013258:	2300      	movs	r3, #0
 801325a:	210d      	movs	r1, #13
 801325c:	a802      	add	r0, sp, #8
 801325e:	f7ff ff3d 	bl	80130dc <uxr_buffer_submessage_header>
 8013262:	8929      	ldrh	r1, [r5, #8]
 8013264:	89eb      	ldrh	r3, [r5, #14]
 8013266:	fbb3 f2f1 	udiv	r2, r3, r1
 801326a:	fb01 3312 	mls	r3, r1, r2, r3
 801326e:	b29b      	uxth	r3, r3
 8013270:	686a      	ldr	r2, [r5, #4]
 8013272:	fbb2 f2f1 	udiv	r2, r2, r1
 8013276:	fb02 f303 	mul.w	r3, r2, r3
 801327a:	682a      	ldr	r2, [r5, #0]
 801327c:	f842 8003 	str.w	r8, [r2, r3]
 8013280:	89e8      	ldrh	r0, [r5, #14]
 8013282:	2101      	movs	r1, #1
 8013284:	f005 ffde 	bl	8019244 <uxr_seq_num_add>
 8013288:	9904      	ldr	r1, [sp, #16]
 801328a:	9a03      	ldr	r2, [sp, #12]
 801328c:	81e8      	strh	r0, [r5, #14]
 801328e:	1a52      	subs	r2, r2, r1
 8013290:	4630      	mov	r0, r6
 8013292:	f7f9 ff19 	bl	800d0c8 <ucdr_init_buffer>
 8013296:	4630      	mov	r0, r6
 8013298:	490f      	ldr	r1, [pc, #60]	@ (80132d8 <on_full_output_buffer_fragmented+0x110>)
 801329a:	4622      	mov	r2, r4
 801329c:	f7f9 fee8 	bl	800d070 <ucdr_set_on_full_buffer_callback>
 80132a0:	2000      	movs	r0, #0
 80132a2:	b00a      	add	sp, #40	@ 0x28
 80132a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80132a8:	b292      	uxth	r2, r2
 80132aa:	2302      	movs	r3, #2
 80132ac:	210d      	movs	r1, #13
 80132ae:	a802      	add	r0, sp, #8
 80132b0:	f7ff ff14 	bl	80130dc <uxr_buffer_submessage_header>
 80132b4:	8928      	ldrh	r0, [r5, #8]
 80132b6:	89eb      	ldrh	r3, [r5, #14]
 80132b8:	fbb3 f1f0 	udiv	r1, r3, r0
 80132bc:	fb00 3311 	mls	r3, r0, r1, r3
 80132c0:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 80132c4:	6869      	ldr	r1, [r5, #4]
 80132c6:	fbb1 f1f0 	udiv	r1, r1, r0
 80132ca:	b29b      	uxth	r3, r3
 80132cc:	fb01 f303 	mul.w	r3, r1, r3
 80132d0:	6829      	ldr	r1, [r5, #0]
 80132d2:	3208      	adds	r2, #8
 80132d4:	50ca      	str	r2, [r1, r3]
 80132d6:	e7d3      	b.n	8013280 <on_full_output_buffer_fragmented+0xb8>
 80132d8:	080131c9 	.word	0x080131c9

080132dc <uxr_prepare_output_stream>:
 80132dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80132de:	b087      	sub	sp, #28
 80132e0:	2707      	movs	r7, #7
 80132e2:	9202      	str	r2, [sp, #8]
 80132e4:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80132e6:	9103      	str	r1, [sp, #12]
 80132e8:	2500      	movs	r5, #0
 80132ea:	3204      	adds	r2, #4
 80132ec:	e9cd 7500 	strd	r7, r5, [sp]
 80132f0:	461c      	mov	r4, r3
 80132f2:	4606      	mov	r6, r0
 80132f4:	f7fe ffc2 	bl	801227c <uxr_prepare_stream_to_write_submessage>
 80132f8:	f080 0201 	eor.w	r2, r0, #1
 80132fc:	b2d2      	uxtb	r2, r2
 80132fe:	75a2      	strb	r2, [r4, #22]
 8013300:	b112      	cbz	r2, 8013308 <uxr_prepare_output_stream+0x2c>
 8013302:	4628      	mov	r0, r5
 8013304:	b007      	add	sp, #28
 8013306:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013308:	aa05      	add	r2, sp, #20
 801330a:	9902      	ldr	r1, [sp, #8]
 801330c:	4630      	mov	r0, r6
 801330e:	f7ff f8eb 	bl	80124e8 <uxr_init_base_object_request>
 8013312:	a905      	add	r1, sp, #20
 8013314:	4605      	mov	r5, r0
 8013316:	4620      	mov	r0, r4
 8013318:	f000 ffd4 	bl	80142c4 <uxr_serialize_WRITE_DATA_Payload_Data>
 801331c:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 8013320:	69a6      	ldr	r6, [r4, #24]
 8013322:	69e7      	ldr	r7, [r4, #28]
 8013324:	1a52      	subs	r2, r2, r1
 8013326:	4620      	mov	r0, r4
 8013328:	f7f9 fece 	bl	800d0c8 <ucdr_init_buffer>
 801332c:	4620      	mov	r0, r4
 801332e:	463a      	mov	r2, r7
 8013330:	4631      	mov	r1, r6
 8013332:	f7f9 fe9d 	bl	800d070 <ucdr_set_on_full_buffer_callback>
 8013336:	4628      	mov	r0, r5
 8013338:	b007      	add	sp, #28
 801333a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801333c <uxr_prepare_output_stream_fragmented>:
 801333c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013340:	b091      	sub	sp, #68	@ 0x44
 8013342:	4605      	mov	r5, r0
 8013344:	9105      	str	r1, [sp, #20]
 8013346:	3008      	adds	r0, #8
 8013348:	f3c1 2107 	ubfx	r1, r1, #8, #8
 801334c:	461e      	mov	r6, r3
 801334e:	9204      	str	r2, [sp, #16]
 8013350:	f7ff fe90 	bl	8013074 <uxr_get_output_reliable_stream>
 8013354:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8013358:	2b01      	cmp	r3, #1
 801335a:	f000 8091 	beq.w	8013480 <uxr_prepare_output_stream_fragmented+0x144>
 801335e:	4604      	mov	r4, r0
 8013360:	2800      	cmp	r0, #0
 8013362:	f000 808d 	beq.w	8013480 <uxr_prepare_output_stream_fragmented+0x144>
 8013366:	f005 ff4d 	bl	8019204 <get_available_free_slots>
 801336a:	2800      	cmp	r0, #0
 801336c:	f000 8083 	beq.w	8013476 <uxr_prepare_output_stream_fragmented+0x13a>
 8013370:	8922      	ldrh	r2, [r4, #8]
 8013372:	89e7      	ldrh	r7, [r4, #14]
 8013374:	fbb7 f9f2 	udiv	r9, r7, r2
 8013378:	fb02 7919 	mls	r9, r2, r9, r7
 801337c:	fa1f f989 	uxth.w	r9, r9
 8013380:	6863      	ldr	r3, [r4, #4]
 8013382:	fbb3 f2f2 	udiv	r2, r3, r2
 8013386:	6823      	ldr	r3, [r4, #0]
 8013388:	9203      	str	r2, [sp, #12]
 801338a:	fb02 f909 	mul.w	r9, r2, r9
 801338e:	f109 0904 	add.w	r9, r9, #4
 8013392:	4499      	add	r9, r3
 8013394:	7b23      	ldrb	r3, [r4, #12]
 8013396:	f859 8c04 	ldr.w	r8, [r9, #-4]
 801339a:	4543      	cmp	r3, r8
 801339c:	f1a2 0b04 	sub.w	fp, r2, #4
 80133a0:	d37a      	bcc.n	8013498 <uxr_prepare_output_stream_fragmented+0x15c>
 80133a2:	f1ab 0a04 	sub.w	sl, fp, #4
 80133a6:	ebaa 0a03 	sub.w	sl, sl, r3
 80133aa:	465a      	mov	r2, fp
 80133ac:	2300      	movs	r3, #0
 80133ae:	4649      	mov	r1, r9
 80133b0:	a808      	add	r0, sp, #32
 80133b2:	f8cd 8000 	str.w	r8, [sp]
 80133b6:	f7f9 fe75 	bl	800d0a4 <ucdr_init_buffer_origin_offset>
 80133ba:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80133bc:	fa1f fa8a 	uxth.w	sl, sl
 80133c0:	4652      	mov	r2, sl
 80133c2:	f103 0a08 	add.w	sl, r3, #8
 80133c6:	45da      	cmp	sl, fp
 80133c8:	bf34      	ite	cc
 80133ca:	2302      	movcc	r3, #2
 80133cc:	2300      	movcs	r3, #0
 80133ce:	210d      	movs	r1, #13
 80133d0:	a808      	add	r0, sp, #32
 80133d2:	f7ff fe83 	bl	80130dc <uxr_buffer_submessage_header>
 80133d6:	8921      	ldrh	r1, [r4, #8]
 80133d8:	fbb7 f2f1 	udiv	r2, r7, r1
 80133dc:	fb01 7212 	mls	r2, r1, r2, r7
 80133e0:	b292      	uxth	r2, r2
 80133e2:	6863      	ldr	r3, [r4, #4]
 80133e4:	fbb3 f3f1 	udiv	r3, r3, r1
 80133e8:	fb02 f303 	mul.w	r3, r2, r3
 80133ec:	6822      	ldr	r2, [r4, #0]
 80133ee:	4638      	mov	r0, r7
 80133f0:	f842 b003 	str.w	fp, [r2, r3]
 80133f4:	2101      	movs	r1, #1
 80133f6:	f005 ff25 	bl	8019244 <uxr_seq_num_add>
 80133fa:	9b03      	ldr	r3, [sp, #12]
 80133fc:	f108 0104 	add.w	r1, r8, #4
 8013400:	f1a3 0208 	sub.w	r2, r3, #8
 8013404:	eba2 0208 	sub.w	r2, r2, r8
 8013408:	4449      	add	r1, r9
 801340a:	4607      	mov	r7, r0
 801340c:	4630      	mov	r0, r6
 801340e:	f7f9 fe5b 	bl	800d0c8 <ucdr_init_buffer>
 8013412:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8013414:	81e7      	strh	r7, [r4, #14]
 8013416:	1d1a      	adds	r2, r3, #4
 8013418:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 801341c:	bf28      	it	cs
 801341e:	2200      	movcs	r2, #0
 8013420:	2300      	movs	r3, #0
 8013422:	b292      	uxth	r2, r2
 8013424:	2107      	movs	r1, #7
 8013426:	4630      	mov	r0, r6
 8013428:	f7ff fe58 	bl	80130dc <uxr_buffer_submessage_header>
 801342c:	9904      	ldr	r1, [sp, #16]
 801342e:	aa07      	add	r2, sp, #28
 8013430:	4628      	mov	r0, r5
 8013432:	f7ff f859 	bl	80124e8 <uxr_init_base_object_request>
 8013436:	4604      	mov	r4, r0
 8013438:	b318      	cbz	r0, 8013482 <uxr_prepare_output_stream_fragmented+0x146>
 801343a:	a907      	add	r1, sp, #28
 801343c:	4630      	mov	r0, r6
 801343e:	f000 ff41 	bl	80142c4 <uxr_serialize_WRITE_DATA_Payload_Data>
 8013442:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 8013446:	4630      	mov	r0, r6
 8013448:	1a52      	subs	r2, r2, r1
 801344a:	f7f9 fe3d 	bl	800d0c8 <ucdr_init_buffer>
 801344e:	9b05      	ldr	r3, [sp, #20]
 8013450:	f8c5 30c0 	str.w	r3, [r5, #192]	@ 0xc0
 8013454:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8013456:	f8c5 30b8 	str.w	r3, [r5, #184]	@ 0xb8
 801345a:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 801345c:	491b      	ldr	r1, [pc, #108]	@ (80134cc <uxr_prepare_output_stream_fragmented+0x190>)
 801345e:	f8c5 a0c4 	str.w	sl, [r5, #196]	@ 0xc4
 8013462:	4630      	mov	r0, r6
 8013464:	f8c5 30bc 	str.w	r3, [r5, #188]	@ 0xbc
 8013468:	462a      	mov	r2, r5
 801346a:	f7f9 fe01 	bl	800d070 <ucdr_set_on_full_buffer_callback>
 801346e:	4620      	mov	r0, r4
 8013470:	b011      	add	sp, #68	@ 0x44
 8013472:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013476:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8013478:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 801347a:	4628      	mov	r0, r5
 801347c:	4798      	blx	r3
 801347e:	b920      	cbnz	r0, 801348a <uxr_prepare_output_stream_fragmented+0x14e>
 8013480:	2400      	movs	r4, #0
 8013482:	4620      	mov	r0, r4
 8013484:	b011      	add	sp, #68	@ 0x44
 8013486:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801348a:	4620      	mov	r0, r4
 801348c:	f005 feba 	bl	8019204 <get_available_free_slots>
 8013490:	2800      	cmp	r0, #0
 8013492:	f47f af6d 	bne.w	8013370 <uxr_prepare_output_stream_fragmented+0x34>
 8013496:	e7f3      	b.n	8013480 <uxr_prepare_output_stream_fragmented+0x144>
 8013498:	4638      	mov	r0, r7
 801349a:	2101      	movs	r1, #1
 801349c:	f005 fed2 	bl	8019244 <uxr_seq_num_add>
 80134a0:	8921      	ldrh	r1, [r4, #8]
 80134a2:	fbb0 f2f1 	udiv	r2, r0, r1
 80134a6:	fb01 0912 	mls	r9, r1, r2, r0
 80134aa:	fa1f f289 	uxth.w	r2, r9
 80134ae:	6863      	ldr	r3, [r4, #4]
 80134b0:	fbb3 f9f1 	udiv	r9, r3, r1
 80134b4:	6823      	ldr	r3, [r4, #0]
 80134b6:	fb02 f909 	mul.w	r9, r2, r9
 80134ba:	f109 0904 	add.w	r9, r9, #4
 80134be:	4499      	add	r9, r3
 80134c0:	4607      	mov	r7, r0
 80134c2:	7b23      	ldrb	r3, [r4, #12]
 80134c4:	f859 8c04 	ldr.w	r8, [r9, #-4]
 80134c8:	e76b      	b.n	80133a2 <uxr_prepare_output_stream_fragmented+0x66>
 80134ca:	bf00      	nop
 80134cc:	080131c9 	.word	0x080131c9

080134d0 <uxr_serialize_message_header>:
 80134d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80134d2:	b083      	sub	sp, #12
 80134d4:	4616      	mov	r6, r2
 80134d6:	4604      	mov	r4, r0
 80134d8:	9301      	str	r3, [sp, #4]
 80134da:	460d      	mov	r5, r1
 80134dc:	9f08      	ldr	r7, [sp, #32]
 80134de:	f7f8 fb11 	bl	800bb04 <ucdr_serialize_uint8_t>
 80134e2:	4631      	mov	r1, r6
 80134e4:	4620      	mov	r0, r4
 80134e6:	f7f8 fb0d 	bl	800bb04 <ucdr_serialize_uint8_t>
 80134ea:	9a01      	ldr	r2, [sp, #4]
 80134ec:	2101      	movs	r1, #1
 80134ee:	4620      	mov	r0, r4
 80134f0:	f7f8 fbb4 	bl	800bc5c <ucdr_serialize_endian_uint16_t>
 80134f4:	062b      	lsls	r3, r5, #24
 80134f6:	d501      	bpl.n	80134fc <uxr_serialize_message_header+0x2c>
 80134f8:	b003      	add	sp, #12
 80134fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80134fc:	2204      	movs	r2, #4
 80134fe:	4639      	mov	r1, r7
 8013500:	4620      	mov	r0, r4
 8013502:	b003      	add	sp, #12
 8013504:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8013508:	f7fd b9a4 	b.w	8010854 <ucdr_serialize_array_uint8_t>

0801350c <uxr_deserialize_message_header>:
 801350c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801350e:	b083      	sub	sp, #12
 8013510:	4616      	mov	r6, r2
 8013512:	4604      	mov	r4, r0
 8013514:	9301      	str	r3, [sp, #4]
 8013516:	460d      	mov	r5, r1
 8013518:	9f08      	ldr	r7, [sp, #32]
 801351a:	f7f8 fb09 	bl	800bb30 <ucdr_deserialize_uint8_t>
 801351e:	4631      	mov	r1, r6
 8013520:	4620      	mov	r0, r4
 8013522:	f7f8 fb05 	bl	800bb30 <ucdr_deserialize_uint8_t>
 8013526:	9a01      	ldr	r2, [sp, #4]
 8013528:	2101      	movs	r1, #1
 801352a:	4620      	mov	r0, r4
 801352c:	f7f8 fc8a 	bl	800be44 <ucdr_deserialize_endian_uint16_t>
 8013530:	f995 3000 	ldrsb.w	r3, [r5]
 8013534:	2b00      	cmp	r3, #0
 8013536:	da01      	bge.n	801353c <uxr_deserialize_message_header+0x30>
 8013538:	b003      	add	sp, #12
 801353a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801353c:	2204      	movs	r2, #4
 801353e:	4639      	mov	r1, r7
 8013540:	4620      	mov	r0, r4
 8013542:	b003      	add	sp, #12
 8013544:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8013548:	f7fd b9e8 	b.w	801091c <ucdr_deserialize_array_uint8_t>

0801354c <uxr_serialize_submessage_header>:
 801354c:	b530      	push	{r4, r5, lr}
 801354e:	b083      	sub	sp, #12
 8013550:	4615      	mov	r5, r2
 8013552:	4604      	mov	r4, r0
 8013554:	9301      	str	r3, [sp, #4]
 8013556:	f7f8 fad5 	bl	800bb04 <ucdr_serialize_uint8_t>
 801355a:	4629      	mov	r1, r5
 801355c:	4620      	mov	r0, r4
 801355e:	f7f8 fad1 	bl	800bb04 <ucdr_serialize_uint8_t>
 8013562:	9a01      	ldr	r2, [sp, #4]
 8013564:	2101      	movs	r1, #1
 8013566:	4620      	mov	r0, r4
 8013568:	b003      	add	sp, #12
 801356a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801356e:	f7f8 bb75 	b.w	800bc5c <ucdr_serialize_endian_uint16_t>
 8013572:	bf00      	nop

08013574 <uxr_deserialize_submessage_header>:
 8013574:	b530      	push	{r4, r5, lr}
 8013576:	b083      	sub	sp, #12
 8013578:	4615      	mov	r5, r2
 801357a:	4604      	mov	r4, r0
 801357c:	9301      	str	r3, [sp, #4]
 801357e:	f7f8 fad7 	bl	800bb30 <ucdr_deserialize_uint8_t>
 8013582:	4629      	mov	r1, r5
 8013584:	4620      	mov	r0, r4
 8013586:	f7f8 fad3 	bl	800bb30 <ucdr_deserialize_uint8_t>
 801358a:	9a01      	ldr	r2, [sp, #4]
 801358c:	2101      	movs	r1, #1
 801358e:	4620      	mov	r0, r4
 8013590:	b003      	add	sp, #12
 8013592:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013596:	f7f8 bc55 	b.w	800be44 <ucdr_deserialize_endian_uint16_t>
 801359a:	bf00      	nop

0801359c <uxr_serialize_CLIENT_Representation>:
 801359c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80135a0:	2204      	movs	r2, #4
 80135a2:	460e      	mov	r6, r1
 80135a4:	4605      	mov	r5, r0
 80135a6:	f7fd f955 	bl	8010854 <ucdr_serialize_array_uint8_t>
 80135aa:	2202      	movs	r2, #2
 80135ac:	4607      	mov	r7, r0
 80135ae:	1d31      	adds	r1, r6, #4
 80135b0:	4628      	mov	r0, r5
 80135b2:	f7fd f94f 	bl	8010854 <ucdr_serialize_array_uint8_t>
 80135b6:	4038      	ands	r0, r7
 80135b8:	2202      	movs	r2, #2
 80135ba:	1db1      	adds	r1, r6, #6
 80135bc:	b2c7      	uxtb	r7, r0
 80135be:	4628      	mov	r0, r5
 80135c0:	f7fd f948 	bl	8010854 <ucdr_serialize_array_uint8_t>
 80135c4:	2204      	movs	r2, #4
 80135c6:	4007      	ands	r7, r0
 80135c8:	f106 0108 	add.w	r1, r6, #8
 80135cc:	4628      	mov	r0, r5
 80135ce:	f7fd f941 	bl	8010854 <ucdr_serialize_array_uint8_t>
 80135d2:	7b31      	ldrb	r1, [r6, #12]
 80135d4:	4007      	ands	r7, r0
 80135d6:	4628      	mov	r0, r5
 80135d8:	f7f8 fa94 	bl	800bb04 <ucdr_serialize_uint8_t>
 80135dc:	7b71      	ldrb	r1, [r6, #13]
 80135de:	4007      	ands	r7, r0
 80135e0:	4628      	mov	r0, r5
 80135e2:	f7f8 fa61 	bl	800baa8 <ucdr_serialize_bool>
 80135e6:	7b73      	ldrb	r3, [r6, #13]
 80135e8:	ea07 0800 	and.w	r8, r7, r0
 80135ec:	b93b      	cbnz	r3, 80135fe <uxr_serialize_CLIENT_Representation+0x62>
 80135ee:	8bb1      	ldrh	r1, [r6, #28]
 80135f0:	4628      	mov	r0, r5
 80135f2:	f7f8 fab3 	bl	800bb5c <ucdr_serialize_uint16_t>
 80135f6:	ea08 0000 	and.w	r0, r8, r0
 80135fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80135fe:	6931      	ldr	r1, [r6, #16]
 8013600:	4628      	mov	r0, r5
 8013602:	f7f8 fc95 	bl	800bf30 <ucdr_serialize_uint32_t>
 8013606:	6933      	ldr	r3, [r6, #16]
 8013608:	b1e3      	cbz	r3, 8013644 <uxr_serialize_CLIENT_Representation+0xa8>
 801360a:	b1c0      	cbz	r0, 801363e <uxr_serialize_CLIENT_Representation+0xa2>
 801360c:	4637      	mov	r7, r6
 801360e:	f04f 0900 	mov.w	r9, #0
 8013612:	e001      	b.n	8013618 <uxr_serialize_CLIENT_Representation+0x7c>
 8013614:	3708      	adds	r7, #8
 8013616:	b194      	cbz	r4, 801363e <uxr_serialize_CLIENT_Representation+0xa2>
 8013618:	6979      	ldr	r1, [r7, #20]
 801361a:	4628      	mov	r0, r5
 801361c:	f005 f8b2 	bl	8018784 <ucdr_serialize_string>
 8013620:	69b9      	ldr	r1, [r7, #24]
 8013622:	4604      	mov	r4, r0
 8013624:	4628      	mov	r0, r5
 8013626:	f005 f8ad 	bl	8018784 <ucdr_serialize_string>
 801362a:	6933      	ldr	r3, [r6, #16]
 801362c:	f109 0901 	add.w	r9, r9, #1
 8013630:	4004      	ands	r4, r0
 8013632:	4599      	cmp	r9, r3
 8013634:	b2e4      	uxtb	r4, r4
 8013636:	d3ed      	bcc.n	8013614 <uxr_serialize_CLIENT_Representation+0x78>
 8013638:	ea08 0804 	and.w	r8, r8, r4
 801363c:	e7d7      	b.n	80135ee <uxr_serialize_CLIENT_Representation+0x52>
 801363e:	f04f 0800 	mov.w	r8, #0
 8013642:	e7d4      	b.n	80135ee <uxr_serialize_CLIENT_Representation+0x52>
 8013644:	ea08 0800 	and.w	r8, r8, r0
 8013648:	e7d1      	b.n	80135ee <uxr_serialize_CLIENT_Representation+0x52>
 801364a:	bf00      	nop

0801364c <uxr_deserialize_CLIENT_Representation>:
 801364c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013650:	2204      	movs	r2, #4
 8013652:	460c      	mov	r4, r1
 8013654:	4605      	mov	r5, r0
 8013656:	f7fd f961 	bl	801091c <ucdr_deserialize_array_uint8_t>
 801365a:	2202      	movs	r2, #2
 801365c:	4607      	mov	r7, r0
 801365e:	1d21      	adds	r1, r4, #4
 8013660:	4628      	mov	r0, r5
 8013662:	f7fd f95b 	bl	801091c <ucdr_deserialize_array_uint8_t>
 8013666:	4038      	ands	r0, r7
 8013668:	2202      	movs	r2, #2
 801366a:	1da1      	adds	r1, r4, #6
 801366c:	b2c6      	uxtb	r6, r0
 801366e:	4628      	mov	r0, r5
 8013670:	f7fd f954 	bl	801091c <ucdr_deserialize_array_uint8_t>
 8013674:	2204      	movs	r2, #4
 8013676:	4006      	ands	r6, r0
 8013678:	f104 0108 	add.w	r1, r4, #8
 801367c:	4628      	mov	r0, r5
 801367e:	f7fd f94d 	bl	801091c <ucdr_deserialize_array_uint8_t>
 8013682:	f104 010c 	add.w	r1, r4, #12
 8013686:	4006      	ands	r6, r0
 8013688:	4628      	mov	r0, r5
 801368a:	f7f8 fa51 	bl	800bb30 <ucdr_deserialize_uint8_t>
 801368e:	f104 010d 	add.w	r1, r4, #13
 8013692:	ea06 0700 	and.w	r7, r6, r0
 8013696:	4628      	mov	r0, r5
 8013698:	f7f8 fa1c 	bl	800bad4 <ucdr_deserialize_bool>
 801369c:	7b63      	ldrb	r3, [r4, #13]
 801369e:	4007      	ands	r7, r0
 80136a0:	b93b      	cbnz	r3, 80136b2 <uxr_deserialize_CLIENT_Representation+0x66>
 80136a2:	f104 011c 	add.w	r1, r4, #28
 80136a6:	4628      	mov	r0, r5
 80136a8:	f7f8 fb58 	bl	800bd5c <ucdr_deserialize_uint16_t>
 80136ac:	4038      	ands	r0, r7
 80136ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80136b2:	f104 0110 	add.w	r1, r4, #16
 80136b6:	4628      	mov	r0, r5
 80136b8:	f7f8 fd6a 	bl	800c190 <ucdr_deserialize_uint32_t>
 80136bc:	6923      	ldr	r3, [r4, #16]
 80136be:	2b01      	cmp	r3, #1
 80136c0:	d903      	bls.n	80136ca <uxr_deserialize_CLIENT_Representation+0x7e>
 80136c2:	2301      	movs	r3, #1
 80136c4:	75ab      	strb	r3, [r5, #22]
 80136c6:	2700      	movs	r7, #0
 80136c8:	e7eb      	b.n	80136a2 <uxr_deserialize_CLIENT_Representation+0x56>
 80136ca:	b30b      	cbz	r3, 8013710 <uxr_deserialize_CLIENT_Representation+0xc4>
 80136cc:	2800      	cmp	r0, #0
 80136ce:	d0fa      	beq.n	80136c6 <uxr_deserialize_CLIENT_Representation+0x7a>
 80136d0:	46a0      	mov	r8, r4
 80136d2:	f04f 0900 	mov.w	r9, #0
 80136d6:	e001      	b.n	80136dc <uxr_deserialize_CLIENT_Representation+0x90>
 80136d8:	2e00      	cmp	r6, #0
 80136da:	d0f4      	beq.n	80136c6 <uxr_deserialize_CLIENT_Representation+0x7a>
 80136dc:	f8d8 1014 	ldr.w	r1, [r8, #20]
 80136e0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80136e4:	4628      	mov	r0, r5
 80136e6:	f005 f85d 	bl	80187a4 <ucdr_deserialize_string>
 80136ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80136ee:	4606      	mov	r6, r0
 80136f0:	f8d8 1018 	ldr.w	r1, [r8, #24]
 80136f4:	4628      	mov	r0, r5
 80136f6:	f005 f855 	bl	80187a4 <ucdr_deserialize_string>
 80136fa:	6923      	ldr	r3, [r4, #16]
 80136fc:	f109 0901 	add.w	r9, r9, #1
 8013700:	4006      	ands	r6, r0
 8013702:	4599      	cmp	r9, r3
 8013704:	f108 0808 	add.w	r8, r8, #8
 8013708:	b2f6      	uxtb	r6, r6
 801370a:	d3e5      	bcc.n	80136d8 <uxr_deserialize_CLIENT_Representation+0x8c>
 801370c:	4037      	ands	r7, r6
 801370e:	e7c8      	b.n	80136a2 <uxr_deserialize_CLIENT_Representation+0x56>
 8013710:	4007      	ands	r7, r0
 8013712:	e7c6      	b.n	80136a2 <uxr_deserialize_CLIENT_Representation+0x56>

08013714 <uxr_serialize_AGENT_Representation>:
 8013714:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013718:	2204      	movs	r2, #4
 801371a:	460f      	mov	r7, r1
 801371c:	4605      	mov	r5, r0
 801371e:	f7fd f899 	bl	8010854 <ucdr_serialize_array_uint8_t>
 8013722:	2202      	movs	r2, #2
 8013724:	4604      	mov	r4, r0
 8013726:	1d39      	adds	r1, r7, #4
 8013728:	4628      	mov	r0, r5
 801372a:	f7fd f893 	bl	8010854 <ucdr_serialize_array_uint8_t>
 801372e:	4020      	ands	r0, r4
 8013730:	2202      	movs	r2, #2
 8013732:	1db9      	adds	r1, r7, #6
 8013734:	b2c4      	uxtb	r4, r0
 8013736:	4628      	mov	r0, r5
 8013738:	f7fd f88c 	bl	8010854 <ucdr_serialize_array_uint8_t>
 801373c:	7a39      	ldrb	r1, [r7, #8]
 801373e:	4004      	ands	r4, r0
 8013740:	4628      	mov	r0, r5
 8013742:	f7f8 f9b1 	bl	800baa8 <ucdr_serialize_bool>
 8013746:	7a3b      	ldrb	r3, [r7, #8]
 8013748:	ea00 0804 	and.w	r8, r0, r4
 801374c:	b913      	cbnz	r3, 8013754 <uxr_serialize_AGENT_Representation+0x40>
 801374e:	4640      	mov	r0, r8
 8013750:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013754:	68f9      	ldr	r1, [r7, #12]
 8013756:	4628      	mov	r0, r5
 8013758:	f7f8 fbea 	bl	800bf30 <ucdr_serialize_uint32_t>
 801375c:	68fb      	ldr	r3, [r7, #12]
 801375e:	b303      	cbz	r3, 80137a2 <uxr_serialize_AGENT_Representation+0x8e>
 8013760:	b1d0      	cbz	r0, 8013798 <uxr_serialize_AGENT_Representation+0x84>
 8013762:	463e      	mov	r6, r7
 8013764:	f04f 0900 	mov.w	r9, #0
 8013768:	e001      	b.n	801376e <uxr_serialize_AGENT_Representation+0x5a>
 801376a:	3608      	adds	r6, #8
 801376c:	b1a4      	cbz	r4, 8013798 <uxr_serialize_AGENT_Representation+0x84>
 801376e:	6931      	ldr	r1, [r6, #16]
 8013770:	4628      	mov	r0, r5
 8013772:	f005 f807 	bl	8018784 <ucdr_serialize_string>
 8013776:	6971      	ldr	r1, [r6, #20]
 8013778:	4604      	mov	r4, r0
 801377a:	4628      	mov	r0, r5
 801377c:	f005 f802 	bl	8018784 <ucdr_serialize_string>
 8013780:	68fb      	ldr	r3, [r7, #12]
 8013782:	f109 0901 	add.w	r9, r9, #1
 8013786:	4004      	ands	r4, r0
 8013788:	4599      	cmp	r9, r3
 801378a:	b2e4      	uxtb	r4, r4
 801378c:	d3ed      	bcc.n	801376a <uxr_serialize_AGENT_Representation+0x56>
 801378e:	ea08 0804 	and.w	r8, r8, r4
 8013792:	4640      	mov	r0, r8
 8013794:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013798:	f04f 0800 	mov.w	r8, #0
 801379c:	4640      	mov	r0, r8
 801379e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80137a2:	ea08 0800 	and.w	r8, r8, r0
 80137a6:	e7d2      	b.n	801374e <uxr_serialize_AGENT_Representation+0x3a>

080137a8 <uxr_serialize_DATAWRITER_Representation>:
 80137a8:	b570      	push	{r4, r5, r6, lr}
 80137aa:	460d      	mov	r5, r1
 80137ac:	7809      	ldrb	r1, [r1, #0]
 80137ae:	4606      	mov	r6, r0
 80137b0:	f7f8 f9a8 	bl	800bb04 <ucdr_serialize_uint8_t>
 80137b4:	4604      	mov	r4, r0
 80137b6:	b130      	cbz	r0, 80137c6 <uxr_serialize_DATAWRITER_Representation+0x1e>
 80137b8:	782b      	ldrb	r3, [r5, #0]
 80137ba:	2b02      	cmp	r3, #2
 80137bc:	d00c      	beq.n	80137d8 <uxr_serialize_DATAWRITER_Representation+0x30>
 80137be:	2b03      	cmp	r3, #3
 80137c0:	d010      	beq.n	80137e4 <uxr_serialize_DATAWRITER_Representation+0x3c>
 80137c2:	2b01      	cmp	r3, #1
 80137c4:	d008      	beq.n	80137d8 <uxr_serialize_DATAWRITER_Representation+0x30>
 80137c6:	2202      	movs	r2, #2
 80137c8:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 80137cc:	4630      	mov	r0, r6
 80137ce:	f7fd f841 	bl	8010854 <ucdr_serialize_array_uint8_t>
 80137d2:	4020      	ands	r0, r4
 80137d4:	b2c0      	uxtb	r0, r0
 80137d6:	bd70      	pop	{r4, r5, r6, pc}
 80137d8:	6869      	ldr	r1, [r5, #4]
 80137da:	4630      	mov	r0, r6
 80137dc:	f004 ffd2 	bl	8018784 <ucdr_serialize_string>
 80137e0:	4604      	mov	r4, r0
 80137e2:	e7f0      	b.n	80137c6 <uxr_serialize_DATAWRITER_Representation+0x1e>
 80137e4:	4629      	mov	r1, r5
 80137e6:	4630      	mov	r0, r6
 80137e8:	f851 2f04 	ldr.w	r2, [r1, #4]!
 80137ec:	3104      	adds	r1, #4
 80137ee:	f7fd f9cf 	bl	8010b90 <ucdr_serialize_sequence_uint8_t>
 80137f2:	4604      	mov	r4, r0
 80137f4:	e7e7      	b.n	80137c6 <uxr_serialize_DATAWRITER_Representation+0x1e>
 80137f6:	bf00      	nop

080137f8 <uxr_serialize_ObjectVariant.part.0>:
 80137f8:	b570      	push	{r4, r5, r6, lr}
 80137fa:	780b      	ldrb	r3, [r1, #0]
 80137fc:	3b01      	subs	r3, #1
 80137fe:	460c      	mov	r4, r1
 8013800:	4605      	mov	r5, r0
 8013802:	2b0d      	cmp	r3, #13
 8013804:	d854      	bhi.n	80138b0 <uxr_serialize_ObjectVariant.part.0+0xb8>
 8013806:	e8df f003 	tbb	[pc, r3]
 801380a:	0730      	.short	0x0730
 801380c:	07071b1b 	.word	0x07071b1b
 8013810:	0c530707 	.word	0x0c530707
 8013814:	494e0c0c 	.word	0x494e0c0c
 8013818:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801381c:	3104      	adds	r1, #4
 801381e:	f7ff bfc3 	b.w	80137a8 <uxr_serialize_DATAWRITER_Representation>
 8013822:	7909      	ldrb	r1, [r1, #4]
 8013824:	f7f8 f96e 	bl	800bb04 <ucdr_serialize_uint8_t>
 8013828:	b1e8      	cbz	r0, 8013866 <uxr_serialize_ObjectVariant.part.0+0x6e>
 801382a:	7923      	ldrb	r3, [r4, #4]
 801382c:	2b01      	cmp	r3, #1
 801382e:	d001      	beq.n	8013834 <uxr_serialize_ObjectVariant.part.0+0x3c>
 8013830:	2b02      	cmp	r3, #2
 8013832:	d13d      	bne.n	80138b0 <uxr_serialize_ObjectVariant.part.0+0xb8>
 8013834:	68a1      	ldr	r1, [r4, #8]
 8013836:	4628      	mov	r0, r5
 8013838:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801383c:	f004 bfa2 	b.w	8018784 <ucdr_serialize_string>
 8013840:	7909      	ldrb	r1, [r1, #4]
 8013842:	f7f8 f95f 	bl	800bb04 <ucdr_serialize_uint8_t>
 8013846:	4606      	mov	r6, r0
 8013848:	b120      	cbz	r0, 8013854 <uxr_serialize_ObjectVariant.part.0+0x5c>
 801384a:	7923      	ldrb	r3, [r4, #4]
 801384c:	2b02      	cmp	r3, #2
 801384e:	d039      	beq.n	80138c4 <uxr_serialize_ObjectVariant.part.0+0xcc>
 8013850:	2b03      	cmp	r3, #3
 8013852:	d02f      	beq.n	80138b4 <uxr_serialize_ObjectVariant.part.0+0xbc>
 8013854:	2202      	movs	r2, #2
 8013856:	f504 7103 	add.w	r1, r4, #524	@ 0x20c
 801385a:	4628      	mov	r0, r5
 801385c:	f7fc fffa 	bl	8010854 <ucdr_serialize_array_uint8_t>
 8013860:	4030      	ands	r0, r6
 8013862:	b2c0      	uxtb	r0, r0
 8013864:	bd70      	pop	{r4, r5, r6, pc}
 8013866:	2000      	movs	r0, #0
 8013868:	bd70      	pop	{r4, r5, r6, pc}
 801386a:	7909      	ldrb	r1, [r1, #4]
 801386c:	f7f8 f94a 	bl	800bb04 <ucdr_serialize_uint8_t>
 8013870:	4606      	mov	r6, r0
 8013872:	b158      	cbz	r0, 801388c <uxr_serialize_ObjectVariant.part.0+0x94>
 8013874:	7923      	ldrb	r3, [r4, #4]
 8013876:	2b02      	cmp	r3, #2
 8013878:	d003      	beq.n	8013882 <uxr_serialize_ObjectVariant.part.0+0x8a>
 801387a:	2b03      	cmp	r3, #3
 801387c:	d028      	beq.n	80138d0 <uxr_serialize_ObjectVariant.part.0+0xd8>
 801387e:	2b01      	cmp	r3, #1
 8013880:	d104      	bne.n	801388c <uxr_serialize_ObjectVariant.part.0+0x94>
 8013882:	68a1      	ldr	r1, [r4, #8]
 8013884:	4628      	mov	r0, r5
 8013886:	f004 ff7d 	bl	8018784 <ucdr_serialize_string>
 801388a:	4606      	mov	r6, r0
 801388c:	f9b4 120c 	ldrsh.w	r1, [r4, #524]	@ 0x20c
 8013890:	4628      	mov	r0, r5
 8013892:	f7f8 fe73 	bl	800c57c <ucdr_serialize_int16_t>
 8013896:	4030      	ands	r0, r6
 8013898:	b2c0      	uxtb	r0, r0
 801389a:	bd70      	pop	{r4, r5, r6, pc}
 801389c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80138a0:	3104      	adds	r1, #4
 80138a2:	f7ff be7b 	b.w	801359c <uxr_serialize_CLIENT_Representation>
 80138a6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80138aa:	3104      	adds	r1, #4
 80138ac:	f7ff bf32 	b.w	8013714 <uxr_serialize_AGENT_Representation>
 80138b0:	2001      	movs	r0, #1
 80138b2:	bd70      	pop	{r4, r5, r6, pc}
 80138b4:	68a2      	ldr	r2, [r4, #8]
 80138b6:	f104 010c 	add.w	r1, r4, #12
 80138ba:	4628      	mov	r0, r5
 80138bc:	f7fd f968 	bl	8010b90 <ucdr_serialize_sequence_uint8_t>
 80138c0:	4606      	mov	r6, r0
 80138c2:	e7c7      	b.n	8013854 <uxr_serialize_ObjectVariant.part.0+0x5c>
 80138c4:	68a1      	ldr	r1, [r4, #8]
 80138c6:	4628      	mov	r0, r5
 80138c8:	f004 ff5c 	bl	8018784 <ucdr_serialize_string>
 80138cc:	4606      	mov	r6, r0
 80138ce:	e7c1      	b.n	8013854 <uxr_serialize_ObjectVariant.part.0+0x5c>
 80138d0:	68a2      	ldr	r2, [r4, #8]
 80138d2:	f104 010c 	add.w	r1, r4, #12
 80138d6:	4628      	mov	r0, r5
 80138d8:	f7fd f95a 	bl	8010b90 <ucdr_serialize_sequence_uint8_t>
 80138dc:	4606      	mov	r6, r0
 80138de:	e7d5      	b.n	801388c <uxr_serialize_ObjectVariant.part.0+0x94>

080138e0 <uxr_deserialize_DATAWRITER_Representation>:
 80138e0:	b570      	push	{r4, r5, r6, lr}
 80138e2:	4606      	mov	r6, r0
 80138e4:	460d      	mov	r5, r1
 80138e6:	f7f8 f923 	bl	800bb30 <ucdr_deserialize_uint8_t>
 80138ea:	4604      	mov	r4, r0
 80138ec:	b130      	cbz	r0, 80138fc <uxr_deserialize_DATAWRITER_Representation+0x1c>
 80138ee:	782b      	ldrb	r3, [r5, #0]
 80138f0:	2b02      	cmp	r3, #2
 80138f2:	d00c      	beq.n	801390e <uxr_deserialize_DATAWRITER_Representation+0x2e>
 80138f4:	2b03      	cmp	r3, #3
 80138f6:	d012      	beq.n	801391e <uxr_deserialize_DATAWRITER_Representation+0x3e>
 80138f8:	2b01      	cmp	r3, #1
 80138fa:	d008      	beq.n	801390e <uxr_deserialize_DATAWRITER_Representation+0x2e>
 80138fc:	2202      	movs	r2, #2
 80138fe:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 8013902:	4630      	mov	r0, r6
 8013904:	f7fd f80a 	bl	801091c <ucdr_deserialize_array_uint8_t>
 8013908:	4020      	ands	r0, r4
 801390a:	b2c0      	uxtb	r0, r0
 801390c:	bd70      	pop	{r4, r5, r6, pc}
 801390e:	6869      	ldr	r1, [r5, #4]
 8013910:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013914:	4630      	mov	r0, r6
 8013916:	f004 ff45 	bl	80187a4 <ucdr_deserialize_string>
 801391a:	4604      	mov	r4, r0
 801391c:	e7ee      	b.n	80138fc <uxr_deserialize_DATAWRITER_Representation+0x1c>
 801391e:	1d2b      	adds	r3, r5, #4
 8013920:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013924:	f105 0108 	add.w	r1, r5, #8
 8013928:	4630      	mov	r0, r6
 801392a:	f7fd f943 	bl	8010bb4 <ucdr_deserialize_sequence_uint8_t>
 801392e:	4604      	mov	r4, r0
 8013930:	e7e4      	b.n	80138fc <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8013932:	bf00      	nop

08013934 <uxr_serialize_OBJK_DomainParticipant_Binary>:
 8013934:	b570      	push	{r4, r5, r6, lr}
 8013936:	460d      	mov	r5, r1
 8013938:	7809      	ldrb	r1, [r1, #0]
 801393a:	4606      	mov	r6, r0
 801393c:	f7f8 f8b4 	bl	800baa8 <ucdr_serialize_bool>
 8013940:	782b      	ldrb	r3, [r5, #0]
 8013942:	4604      	mov	r4, r0
 8013944:	b94b      	cbnz	r3, 801395a <uxr_serialize_OBJK_DomainParticipant_Binary+0x26>
 8013946:	7a29      	ldrb	r1, [r5, #8]
 8013948:	4630      	mov	r0, r6
 801394a:	f7f8 f8ad 	bl	800baa8 <ucdr_serialize_bool>
 801394e:	7a2b      	ldrb	r3, [r5, #8]
 8013950:	4004      	ands	r4, r0
 8013952:	b2e4      	uxtb	r4, r4
 8013954:	b943      	cbnz	r3, 8013968 <uxr_serialize_OBJK_DomainParticipant_Binary+0x34>
 8013956:	4620      	mov	r0, r4
 8013958:	bd70      	pop	{r4, r5, r6, pc}
 801395a:	6869      	ldr	r1, [r5, #4]
 801395c:	4630      	mov	r0, r6
 801395e:	f004 ff11 	bl	8018784 <ucdr_serialize_string>
 8013962:	4004      	ands	r4, r0
 8013964:	b2e4      	uxtb	r4, r4
 8013966:	e7ee      	b.n	8013946 <uxr_serialize_OBJK_DomainParticipant_Binary+0x12>
 8013968:	68e9      	ldr	r1, [r5, #12]
 801396a:	4630      	mov	r0, r6
 801396c:	f004 ff0a 	bl	8018784 <ucdr_serialize_string>
 8013970:	4004      	ands	r4, r0
 8013972:	4620      	mov	r0, r4
 8013974:	bd70      	pop	{r4, r5, r6, pc}
 8013976:	bf00      	nop

08013978 <uxr_serialize_OBJK_Topic_Binary>:
 8013978:	b570      	push	{r4, r5, r6, lr}
 801397a:	460d      	mov	r5, r1
 801397c:	6809      	ldr	r1, [r1, #0]
 801397e:	4606      	mov	r6, r0
 8013980:	f004 ff00 	bl	8018784 <ucdr_serialize_string>
 8013984:	7929      	ldrb	r1, [r5, #4]
 8013986:	4604      	mov	r4, r0
 8013988:	4630      	mov	r0, r6
 801398a:	f7f8 f88d 	bl	800baa8 <ucdr_serialize_bool>
 801398e:	792b      	ldrb	r3, [r5, #4]
 8013990:	4004      	ands	r4, r0
 8013992:	b2e4      	uxtb	r4, r4
 8013994:	b943      	cbnz	r3, 80139a8 <uxr_serialize_OBJK_Topic_Binary+0x30>
 8013996:	7b29      	ldrb	r1, [r5, #12]
 8013998:	4630      	mov	r0, r6
 801399a:	f7f8 f885 	bl	800baa8 <ucdr_serialize_bool>
 801399e:	7b2b      	ldrb	r3, [r5, #12]
 80139a0:	4004      	ands	r4, r0
 80139a2:	b93b      	cbnz	r3, 80139b4 <uxr_serialize_OBJK_Topic_Binary+0x3c>
 80139a4:	4620      	mov	r0, r4
 80139a6:	bd70      	pop	{r4, r5, r6, pc}
 80139a8:	68a9      	ldr	r1, [r5, #8]
 80139aa:	4630      	mov	r0, r6
 80139ac:	f004 feea 	bl	8018784 <ucdr_serialize_string>
 80139b0:	4004      	ands	r4, r0
 80139b2:	e7f0      	b.n	8013996 <uxr_serialize_OBJK_Topic_Binary+0x1e>
 80139b4:	6929      	ldr	r1, [r5, #16]
 80139b6:	4630      	mov	r0, r6
 80139b8:	f004 fee4 	bl	8018784 <ucdr_serialize_string>
 80139bc:	4004      	ands	r4, r0
 80139be:	b2e4      	uxtb	r4, r4
 80139c0:	4620      	mov	r0, r4
 80139c2:	bd70      	pop	{r4, r5, r6, pc}

080139c4 <uxr_serialize_OBJK_Publisher_Binary_Qos>:
 80139c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80139c8:	460c      	mov	r4, r1
 80139ca:	7809      	ldrb	r1, [r1, #0]
 80139cc:	4606      	mov	r6, r0
 80139ce:	f7f8 f86b 	bl	800baa8 <ucdr_serialize_bool>
 80139d2:	7823      	ldrb	r3, [r4, #0]
 80139d4:	4605      	mov	r5, r0
 80139d6:	b96b      	cbnz	r3, 80139f4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x30>
 80139d8:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 80139dc:	4630      	mov	r0, r6
 80139de:	f7f8 f863 	bl	800baa8 <ucdr_serialize_bool>
 80139e2:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 80139e6:	4005      	ands	r5, r0
 80139e8:	b2ed      	uxtb	r5, r5
 80139ea:	2b00      	cmp	r3, #0
 80139ec:	d169      	bne.n	8013ac2 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xfe>
 80139ee:	4628      	mov	r0, r5
 80139f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80139f4:	6861      	ldr	r1, [r4, #4]
 80139f6:	4630      	mov	r0, r6
 80139f8:	f7f8 fa9a 	bl	800bf30 <ucdr_serialize_uint32_t>
 80139fc:	6863      	ldr	r3, [r4, #4]
 80139fe:	2b00      	cmp	r3, #0
 8013a00:	d06b      	beq.n	8013ada <uxr_serialize_OBJK_Publisher_Binary_Qos+0x116>
 8013a02:	2800      	cmp	r0, #0
 8013a04:	d067      	beq.n	8013ad6 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8013a06:	68a1      	ldr	r1, [r4, #8]
 8013a08:	4630      	mov	r0, r6
 8013a0a:	f004 febb 	bl	8018784 <ucdr_serialize_string>
 8013a0e:	6863      	ldr	r3, [r4, #4]
 8013a10:	2b01      	cmp	r3, #1
 8013a12:	d953      	bls.n	8013abc <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8013a14:	2800      	cmp	r0, #0
 8013a16:	d05e      	beq.n	8013ad6 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8013a18:	68e1      	ldr	r1, [r4, #12]
 8013a1a:	4630      	mov	r0, r6
 8013a1c:	f004 feb2 	bl	8018784 <ucdr_serialize_string>
 8013a20:	6863      	ldr	r3, [r4, #4]
 8013a22:	2b02      	cmp	r3, #2
 8013a24:	d94a      	bls.n	8013abc <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8013a26:	2800      	cmp	r0, #0
 8013a28:	d055      	beq.n	8013ad6 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8013a2a:	6921      	ldr	r1, [r4, #16]
 8013a2c:	4630      	mov	r0, r6
 8013a2e:	f004 fea9 	bl	8018784 <ucdr_serialize_string>
 8013a32:	6863      	ldr	r3, [r4, #4]
 8013a34:	2b03      	cmp	r3, #3
 8013a36:	d941      	bls.n	8013abc <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8013a38:	2800      	cmp	r0, #0
 8013a3a:	d04c      	beq.n	8013ad6 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8013a3c:	6961      	ldr	r1, [r4, #20]
 8013a3e:	4630      	mov	r0, r6
 8013a40:	f004 fea0 	bl	8018784 <ucdr_serialize_string>
 8013a44:	6863      	ldr	r3, [r4, #4]
 8013a46:	2b04      	cmp	r3, #4
 8013a48:	d938      	bls.n	8013abc <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8013a4a:	2800      	cmp	r0, #0
 8013a4c:	d043      	beq.n	8013ad6 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8013a4e:	69a1      	ldr	r1, [r4, #24]
 8013a50:	4630      	mov	r0, r6
 8013a52:	f004 fe97 	bl	8018784 <ucdr_serialize_string>
 8013a56:	6863      	ldr	r3, [r4, #4]
 8013a58:	2b05      	cmp	r3, #5
 8013a5a:	d92f      	bls.n	8013abc <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8013a5c:	2800      	cmp	r0, #0
 8013a5e:	d03a      	beq.n	8013ad6 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8013a60:	69e1      	ldr	r1, [r4, #28]
 8013a62:	4630      	mov	r0, r6
 8013a64:	f004 fe8e 	bl	8018784 <ucdr_serialize_string>
 8013a68:	6863      	ldr	r3, [r4, #4]
 8013a6a:	2b06      	cmp	r3, #6
 8013a6c:	d926      	bls.n	8013abc <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8013a6e:	b390      	cbz	r0, 8013ad6 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8013a70:	6a21      	ldr	r1, [r4, #32]
 8013a72:	4630      	mov	r0, r6
 8013a74:	f004 fe86 	bl	8018784 <ucdr_serialize_string>
 8013a78:	6863      	ldr	r3, [r4, #4]
 8013a7a:	2b07      	cmp	r3, #7
 8013a7c:	d91e      	bls.n	8013abc <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8013a7e:	b350      	cbz	r0, 8013ad6 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8013a80:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8013a82:	4630      	mov	r0, r6
 8013a84:	f004 fe7e 	bl	8018784 <ucdr_serialize_string>
 8013a88:	6863      	ldr	r3, [r4, #4]
 8013a8a:	2b08      	cmp	r3, #8
 8013a8c:	d916      	bls.n	8013abc <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8013a8e:	b310      	cbz	r0, 8013ad6 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8013a90:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8013a92:	4630      	mov	r0, r6
 8013a94:	f004 fe76 	bl	8018784 <ucdr_serialize_string>
 8013a98:	6863      	ldr	r3, [r4, #4]
 8013a9a:	2b09      	cmp	r3, #9
 8013a9c:	d90e      	bls.n	8013abc <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8013a9e:	b1d0      	cbz	r0, 8013ad6 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8013aa0:	f104 082c 	add.w	r8, r4, #44	@ 0x2c
 8013aa4:	2709      	movs	r7, #9
 8013aa6:	e000      	b.n	8013aaa <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe6>
 8013aa8:	b1a8      	cbz	r0, 8013ad6 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8013aaa:	f858 1b04 	ldr.w	r1, [r8], #4
 8013aae:	4630      	mov	r0, r6
 8013ab0:	f004 fe68 	bl	8018784 <ucdr_serialize_string>
 8013ab4:	6862      	ldr	r2, [r4, #4]
 8013ab6:	3701      	adds	r7, #1
 8013ab8:	4297      	cmp	r7, r2
 8013aba:	d3f5      	bcc.n	8013aa8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe4>
 8013abc:	4005      	ands	r5, r0
 8013abe:	b2ed      	uxtb	r5, r5
 8013ac0:	e78a      	b.n	80139d8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8013ac2:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8013ac4:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8013ac8:	4630      	mov	r0, r6
 8013aca:	f7fd f861 	bl	8010b90 <ucdr_serialize_sequence_uint8_t>
 8013ace:	4005      	ands	r5, r0
 8013ad0:	4628      	mov	r0, r5
 8013ad2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013ad6:	2500      	movs	r5, #0
 8013ad8:	e77e      	b.n	80139d8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8013ada:	4028      	ands	r0, r5
 8013adc:	b2c5      	uxtb	r5, r0
 8013ade:	e77b      	b.n	80139d8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>

08013ae0 <uxr_serialize_OBJK_Publisher_Binary>:
 8013ae0:	b570      	push	{r4, r5, r6, lr}
 8013ae2:	460d      	mov	r5, r1
 8013ae4:	7809      	ldrb	r1, [r1, #0]
 8013ae6:	4606      	mov	r6, r0
 8013ae8:	f7f7 ffde 	bl	800baa8 <ucdr_serialize_bool>
 8013aec:	782b      	ldrb	r3, [r5, #0]
 8013aee:	4604      	mov	r4, r0
 8013af0:	b94b      	cbnz	r3, 8013b06 <uxr_serialize_OBJK_Publisher_Binary+0x26>
 8013af2:	7a29      	ldrb	r1, [r5, #8]
 8013af4:	4630      	mov	r0, r6
 8013af6:	f7f7 ffd7 	bl	800baa8 <ucdr_serialize_bool>
 8013afa:	7a2b      	ldrb	r3, [r5, #8]
 8013afc:	4004      	ands	r4, r0
 8013afe:	b2e4      	uxtb	r4, r4
 8013b00:	b943      	cbnz	r3, 8013b14 <uxr_serialize_OBJK_Publisher_Binary+0x34>
 8013b02:	4620      	mov	r0, r4
 8013b04:	bd70      	pop	{r4, r5, r6, pc}
 8013b06:	6869      	ldr	r1, [r5, #4]
 8013b08:	4630      	mov	r0, r6
 8013b0a:	f004 fe3b 	bl	8018784 <ucdr_serialize_string>
 8013b0e:	4004      	ands	r4, r0
 8013b10:	b2e4      	uxtb	r4, r4
 8013b12:	e7ee      	b.n	8013af2 <uxr_serialize_OBJK_Publisher_Binary+0x12>
 8013b14:	f105 010c 	add.w	r1, r5, #12
 8013b18:	4630      	mov	r0, r6
 8013b1a:	f7ff ff53 	bl	80139c4 <uxr_serialize_OBJK_Publisher_Binary_Qos>
 8013b1e:	4004      	ands	r4, r0
 8013b20:	4620      	mov	r0, r4
 8013b22:	bd70      	pop	{r4, r5, r6, pc}

08013b24 <uxr_serialize_OBJK_Endpoint_QosBinary>:
 8013b24:	e92d 4368 	stmdb	sp!, {r3, r5, r6, r8, r9, lr}
 8013b28:	4688      	mov	r8, r1
 8013b2a:	8809      	ldrh	r1, [r1, #0]
 8013b2c:	4681      	mov	r9, r0
 8013b2e:	f7f8 f815 	bl	800bb5c <ucdr_serialize_uint16_t>
 8013b32:	f898 1002 	ldrb.w	r1, [r8, #2]
 8013b36:	4606      	mov	r6, r0
 8013b38:	4648      	mov	r0, r9
 8013b3a:	f7f7 ffb5 	bl	800baa8 <ucdr_serialize_bool>
 8013b3e:	f898 3002 	ldrb.w	r3, [r8, #2]
 8013b42:	4006      	ands	r6, r0
 8013b44:	b2f5      	uxtb	r5, r6
 8013b46:	b9eb      	cbnz	r3, 8013b84 <uxr_serialize_OBJK_Endpoint_QosBinary+0x60>
 8013b48:	f898 1006 	ldrb.w	r1, [r8, #6]
 8013b4c:	4648      	mov	r0, r9
 8013b4e:	f7f7 ffab 	bl	800baa8 <ucdr_serialize_bool>
 8013b52:	f898 3006 	ldrb.w	r3, [r8, #6]
 8013b56:	4005      	ands	r5, r0
 8013b58:	bb7b      	cbnz	r3, 8013bba <uxr_serialize_OBJK_Endpoint_QosBinary+0x96>
 8013b5a:	f898 100c 	ldrb.w	r1, [r8, #12]
 8013b5e:	4648      	mov	r0, r9
 8013b60:	f7f7 ffa2 	bl	800baa8 <ucdr_serialize_bool>
 8013b64:	f898 300c 	ldrb.w	r3, [r8, #12]
 8013b68:	4005      	ands	r5, r0
 8013b6a:	b9f3      	cbnz	r3, 8013baa <uxr_serialize_OBJK_Endpoint_QosBinary+0x86>
 8013b6c:	f898 1014 	ldrb.w	r1, [r8, #20]
 8013b70:	4648      	mov	r0, r9
 8013b72:	f7f7 ff99 	bl	800baa8 <ucdr_serialize_bool>
 8013b76:	f898 3014 	ldrb.w	r3, [r8, #20]
 8013b7a:	4005      	ands	r5, r0
 8013b7c:	b94b      	cbnz	r3, 8013b92 <uxr_serialize_OBJK_Endpoint_QosBinary+0x6e>
 8013b7e:	4628      	mov	r0, r5
 8013b80:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 8013b84:	f8b8 1004 	ldrh.w	r1, [r8, #4]
 8013b88:	4648      	mov	r0, r9
 8013b8a:	f7f7 ffe7 	bl	800bb5c <ucdr_serialize_uint16_t>
 8013b8e:	4005      	ands	r5, r0
 8013b90:	e7da      	b.n	8013b48 <uxr_serialize_OBJK_Endpoint_QosBinary+0x24>
 8013b92:	f8d8 2018 	ldr.w	r2, [r8, #24]
 8013b96:	f108 011c 	add.w	r1, r8, #28
 8013b9a:	4648      	mov	r0, r9
 8013b9c:	f7fc fff8 	bl	8010b90 <ucdr_serialize_sequence_uint8_t>
 8013ba0:	4028      	ands	r0, r5
 8013ba2:	b2c5      	uxtb	r5, r0
 8013ba4:	4628      	mov	r0, r5
 8013ba6:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 8013baa:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8013bae:	4648      	mov	r0, r9
 8013bb0:	f7f8 f9be 	bl	800bf30 <ucdr_serialize_uint32_t>
 8013bb4:	4028      	ands	r0, r5
 8013bb6:	b2c5      	uxtb	r5, r0
 8013bb8:	e7d8      	b.n	8013b6c <uxr_serialize_OBJK_Endpoint_QosBinary+0x48>
 8013bba:	f8d8 1008 	ldr.w	r1, [r8, #8]
 8013bbe:	4648      	mov	r0, r9
 8013bc0:	f7f8 f9b6 	bl	800bf30 <ucdr_serialize_uint32_t>
 8013bc4:	4028      	ands	r0, r5
 8013bc6:	b2c5      	uxtb	r5, r0
 8013bc8:	e7c7      	b.n	8013b5a <uxr_serialize_OBJK_Endpoint_QosBinary+0x36>
 8013bca:	bf00      	nop

08013bcc <uxr_serialize_OBJK_DataWriter_Binary>:
 8013bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013bce:	2202      	movs	r2, #2
 8013bd0:	460d      	mov	r5, r1
 8013bd2:	4606      	mov	r6, r0
 8013bd4:	f7fc fe3e 	bl	8010854 <ucdr_serialize_array_uint8_t>
 8013bd8:	78a9      	ldrb	r1, [r5, #2]
 8013bda:	4604      	mov	r4, r0
 8013bdc:	4630      	mov	r0, r6
 8013bde:	f7f7 ff63 	bl	800baa8 <ucdr_serialize_bool>
 8013be2:	78ab      	ldrb	r3, [r5, #2]
 8013be4:	4004      	ands	r4, r0
 8013be6:	b2e4      	uxtb	r4, r4
 8013be8:	b90b      	cbnz	r3, 8013bee <uxr_serialize_OBJK_DataWriter_Binary+0x22>
 8013bea:	4620      	mov	r0, r4
 8013bec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013bee:	f105 0108 	add.w	r1, r5, #8
 8013bf2:	4630      	mov	r0, r6
 8013bf4:	f7ff ff96 	bl	8013b24 <uxr_serialize_OBJK_Endpoint_QosBinary>
 8013bf8:	f895 102c 	ldrb.w	r1, [r5, #44]	@ 0x2c
 8013bfc:	4607      	mov	r7, r0
 8013bfe:	4630      	mov	r0, r6
 8013c00:	f7f7 ff52 	bl	800baa8 <ucdr_serialize_bool>
 8013c04:	f895 302c 	ldrb.w	r3, [r5, #44]	@ 0x2c
 8013c08:	4038      	ands	r0, r7
 8013c0a:	b2c7      	uxtb	r7, r0
 8013c0c:	b913      	cbnz	r3, 8013c14 <uxr_serialize_OBJK_DataWriter_Binary+0x48>
 8013c0e:	403c      	ands	r4, r7
 8013c10:	4620      	mov	r0, r4
 8013c12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013c14:	e9d5 230c 	ldrd	r2, r3, [r5, #48]	@ 0x30
 8013c18:	4630      	mov	r0, r6
 8013c1a:	f7f8 fbdf 	bl	800c3dc <ucdr_serialize_uint64_t>
 8013c1e:	4007      	ands	r7, r0
 8013c20:	e7f5      	b.n	8013c0e <uxr_serialize_OBJK_DataWriter_Binary+0x42>
 8013c22:	bf00      	nop

08013c24 <uxr_serialize_OBJK_Replier_Binary>:
 8013c24:	e92d 41b8 	stmdb	sp!, {r3, r4, r5, r7, r8, lr}
 8013c28:	460f      	mov	r7, r1
 8013c2a:	6809      	ldr	r1, [r1, #0]
 8013c2c:	4680      	mov	r8, r0
 8013c2e:	f004 fda9 	bl	8018784 <ucdr_serialize_string>
 8013c32:	6879      	ldr	r1, [r7, #4]
 8013c34:	4605      	mov	r5, r0
 8013c36:	4640      	mov	r0, r8
 8013c38:	f004 fda4 	bl	8018784 <ucdr_serialize_string>
 8013c3c:	68b9      	ldr	r1, [r7, #8]
 8013c3e:	4005      	ands	r5, r0
 8013c40:	4640      	mov	r0, r8
 8013c42:	f004 fd9f 	bl	8018784 <ucdr_serialize_string>
 8013c46:	b2ec      	uxtb	r4, r5
 8013c48:	4004      	ands	r4, r0
 8013c4a:	7b39      	ldrb	r1, [r7, #12]
 8013c4c:	4640      	mov	r0, r8
 8013c4e:	f7f7 ff2b 	bl	800baa8 <ucdr_serialize_bool>
 8013c52:	7b3b      	ldrb	r3, [r7, #12]
 8013c54:	4004      	ands	r4, r0
 8013c56:	b94b      	cbnz	r3, 8013c6c <uxr_serialize_OBJK_Replier_Binary+0x48>
 8013c58:	7d39      	ldrb	r1, [r7, #20]
 8013c5a:	4640      	mov	r0, r8
 8013c5c:	f7f7 ff24 	bl	800baa8 <ucdr_serialize_bool>
 8013c60:	7d3b      	ldrb	r3, [r7, #20]
 8013c62:	4004      	ands	r4, r0
 8013c64:	b943      	cbnz	r3, 8013c78 <uxr_serialize_OBJK_Replier_Binary+0x54>
 8013c66:	4620      	mov	r0, r4
 8013c68:	e8bd 81b8 	ldmia.w	sp!, {r3, r4, r5, r7, r8, pc}
 8013c6c:	6939      	ldr	r1, [r7, #16]
 8013c6e:	4640      	mov	r0, r8
 8013c70:	f004 fd88 	bl	8018784 <ucdr_serialize_string>
 8013c74:	4004      	ands	r4, r0
 8013c76:	e7ef      	b.n	8013c58 <uxr_serialize_OBJK_Replier_Binary+0x34>
 8013c78:	69b9      	ldr	r1, [r7, #24]
 8013c7a:	4640      	mov	r0, r8
 8013c7c:	f004 fd82 	bl	8018784 <ucdr_serialize_string>
 8013c80:	4004      	ands	r4, r0
 8013c82:	b2e4      	uxtb	r4, r4
 8013c84:	4620      	mov	r0, r4
 8013c86:	e8bd 81b8 	ldmia.w	sp!, {r3, r4, r5, r7, r8, pc}
 8013c8a:	bf00      	nop

08013c8c <uxr_deserialize_ObjectVariant>:
 8013c8c:	b570      	push	{r4, r5, r6, lr}
 8013c8e:	4605      	mov	r5, r0
 8013c90:	460e      	mov	r6, r1
 8013c92:	f7f7 ff4d 	bl	800bb30 <ucdr_deserialize_uint8_t>
 8013c96:	b168      	cbz	r0, 8013cb4 <uxr_deserialize_ObjectVariant+0x28>
 8013c98:	7833      	ldrb	r3, [r6, #0]
 8013c9a:	3b01      	subs	r3, #1
 8013c9c:	4604      	mov	r4, r0
 8013c9e:	2b0d      	cmp	r3, #13
 8013ca0:	d809      	bhi.n	8013cb6 <uxr_deserialize_ObjectVariant+0x2a>
 8013ca2:	e8df f003 	tbb	[pc, r3]
 8013ca6:	0a41      	.short	0x0a41
 8013ca8:	0a0a2323 	.word	0x0a0a2323
 8013cac:	10080a0a 	.word	0x10080a0a
 8013cb0:	565c1010 	.word	0x565c1010
 8013cb4:	2400      	movs	r4, #0
 8013cb6:	4620      	mov	r0, r4
 8013cb8:	bd70      	pop	{r4, r5, r6, pc}
 8013cba:	1d31      	adds	r1, r6, #4
 8013cbc:	4628      	mov	r0, r5
 8013cbe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013cc2:	f7ff be0d 	b.w	80138e0 <uxr_deserialize_DATAWRITER_Representation>
 8013cc6:	1d31      	adds	r1, r6, #4
 8013cc8:	4628      	mov	r0, r5
 8013cca:	f7f7 ff31 	bl	800bb30 <ucdr_deserialize_uint8_t>
 8013cce:	2800      	cmp	r0, #0
 8013cd0:	d0f0      	beq.n	8013cb4 <uxr_deserialize_ObjectVariant+0x28>
 8013cd2:	7933      	ldrb	r3, [r6, #4]
 8013cd4:	2b01      	cmp	r3, #1
 8013cd6:	d001      	beq.n	8013cdc <uxr_deserialize_ObjectVariant+0x50>
 8013cd8:	2b02      	cmp	r3, #2
 8013cda:	d1ec      	bne.n	8013cb6 <uxr_deserialize_ObjectVariant+0x2a>
 8013cdc:	68b1      	ldr	r1, [r6, #8]
 8013cde:	4628      	mov	r0, r5
 8013ce0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013ce4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013ce8:	f004 bd5c 	b.w	80187a4 <ucdr_deserialize_string>
 8013cec:	1d31      	adds	r1, r6, #4
 8013cee:	4628      	mov	r0, r5
 8013cf0:	f7f7 ff1e 	bl	800bb30 <ucdr_deserialize_uint8_t>
 8013cf4:	4604      	mov	r4, r0
 8013cf6:	b170      	cbz	r0, 8013d16 <uxr_deserialize_ObjectVariant+0x8a>
 8013cf8:	7933      	ldrb	r3, [r6, #4]
 8013cfa:	2b02      	cmp	r3, #2
 8013cfc:	d04c      	beq.n	8013d98 <uxr_deserialize_ObjectVariant+0x10c>
 8013cfe:	2b03      	cmp	r3, #3
 8013d00:	d109      	bne.n	8013d16 <uxr_deserialize_ObjectVariant+0x8a>
 8013d02:	f106 0308 	add.w	r3, r6, #8
 8013d06:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013d0a:	f106 010c 	add.w	r1, r6, #12
 8013d0e:	4628      	mov	r0, r5
 8013d10:	f7fc ff50 	bl	8010bb4 <ucdr_deserialize_sequence_uint8_t>
 8013d14:	4604      	mov	r4, r0
 8013d16:	2202      	movs	r2, #2
 8013d18:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 8013d1c:	4628      	mov	r0, r5
 8013d1e:	f7fc fdfd 	bl	801091c <ucdr_deserialize_array_uint8_t>
 8013d22:	4020      	ands	r0, r4
 8013d24:	b2c4      	uxtb	r4, r0
 8013d26:	e7c6      	b.n	8013cb6 <uxr_deserialize_ObjectVariant+0x2a>
 8013d28:	1d31      	adds	r1, r6, #4
 8013d2a:	4628      	mov	r0, r5
 8013d2c:	f7f7 ff00 	bl	800bb30 <ucdr_deserialize_uint8_t>
 8013d30:	4604      	mov	r4, r0
 8013d32:	b130      	cbz	r0, 8013d42 <uxr_deserialize_ObjectVariant+0xb6>
 8013d34:	7933      	ldrb	r3, [r6, #4]
 8013d36:	2b02      	cmp	r3, #2
 8013d38:	d036      	beq.n	8013da8 <uxr_deserialize_ObjectVariant+0x11c>
 8013d3a:	2b03      	cmp	r3, #3
 8013d3c:	d03c      	beq.n	8013db8 <uxr_deserialize_ObjectVariant+0x12c>
 8013d3e:	2b01      	cmp	r3, #1
 8013d40:	d032      	beq.n	8013da8 <uxr_deserialize_ObjectVariant+0x11c>
 8013d42:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 8013d46:	4628      	mov	r0, r5
 8013d48:	f7f8 fc98 	bl	800c67c <ucdr_deserialize_int16_t>
 8013d4c:	4020      	ands	r0, r4
 8013d4e:	b2c4      	uxtb	r4, r0
 8013d50:	e7b1      	b.n	8013cb6 <uxr_deserialize_ObjectVariant+0x2a>
 8013d52:	1d31      	adds	r1, r6, #4
 8013d54:	4628      	mov	r0, r5
 8013d56:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013d5a:	f7ff bc77 	b.w	801364c <uxr_deserialize_CLIENT_Representation>
 8013d5e:	2204      	movs	r2, #4
 8013d60:	18b1      	adds	r1, r6, r2
 8013d62:	4628      	mov	r0, r5
 8013d64:	f7fc fdda 	bl	801091c <ucdr_deserialize_array_uint8_t>
 8013d68:	2202      	movs	r2, #2
 8013d6a:	f106 0108 	add.w	r1, r6, #8
 8013d6e:	4604      	mov	r4, r0
 8013d70:	4628      	mov	r0, r5
 8013d72:	f7fc fdd3 	bl	801091c <ucdr_deserialize_array_uint8_t>
 8013d76:	2202      	movs	r2, #2
 8013d78:	4004      	ands	r4, r0
 8013d7a:	f106 010a 	add.w	r1, r6, #10
 8013d7e:	4628      	mov	r0, r5
 8013d80:	f7fc fdcc 	bl	801091c <ucdr_deserialize_array_uint8_t>
 8013d84:	b2e4      	uxtb	r4, r4
 8013d86:	4603      	mov	r3, r0
 8013d88:	f106 010c 	add.w	r1, r6, #12
 8013d8c:	4628      	mov	r0, r5
 8013d8e:	401c      	ands	r4, r3
 8013d90:	f7f7 fea0 	bl	800bad4 <ucdr_deserialize_bool>
 8013d94:	4004      	ands	r4, r0
 8013d96:	e78e      	b.n	8013cb6 <uxr_deserialize_ObjectVariant+0x2a>
 8013d98:	68b1      	ldr	r1, [r6, #8]
 8013d9a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013d9e:	4628      	mov	r0, r5
 8013da0:	f004 fd00 	bl	80187a4 <ucdr_deserialize_string>
 8013da4:	4604      	mov	r4, r0
 8013da6:	e7b6      	b.n	8013d16 <uxr_deserialize_ObjectVariant+0x8a>
 8013da8:	68b1      	ldr	r1, [r6, #8]
 8013daa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013dae:	4628      	mov	r0, r5
 8013db0:	f004 fcf8 	bl	80187a4 <ucdr_deserialize_string>
 8013db4:	4604      	mov	r4, r0
 8013db6:	e7c4      	b.n	8013d42 <uxr_deserialize_ObjectVariant+0xb6>
 8013db8:	f106 0308 	add.w	r3, r6, #8
 8013dbc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013dc0:	f106 010c 	add.w	r1, r6, #12
 8013dc4:	4628      	mov	r0, r5
 8013dc6:	f7fc fef5 	bl	8010bb4 <ucdr_deserialize_sequence_uint8_t>
 8013dca:	4604      	mov	r4, r0
 8013dcc:	e7b9      	b.n	8013d42 <uxr_deserialize_ObjectVariant+0xb6>
 8013dce:	bf00      	nop

08013dd0 <uxr_deserialize_BaseObjectRequest>:
 8013dd0:	b570      	push	{r4, r5, r6, lr}
 8013dd2:	2202      	movs	r2, #2
 8013dd4:	4605      	mov	r5, r0
 8013dd6:	460e      	mov	r6, r1
 8013dd8:	f7fc fda0 	bl	801091c <ucdr_deserialize_array_uint8_t>
 8013ddc:	2202      	movs	r2, #2
 8013dde:	4604      	mov	r4, r0
 8013de0:	18b1      	adds	r1, r6, r2
 8013de2:	4628      	mov	r0, r5
 8013de4:	f7fc fd9a 	bl	801091c <ucdr_deserialize_array_uint8_t>
 8013de8:	4020      	ands	r0, r4
 8013dea:	b2c0      	uxtb	r0, r0
 8013dec:	bd70      	pop	{r4, r5, r6, pc}
 8013dee:	bf00      	nop

08013df0 <uxr_serialize_ActivityInfoVariant>:
 8013df0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013df4:	460d      	mov	r5, r1
 8013df6:	7809      	ldrb	r1, [r1, #0]
 8013df8:	4607      	mov	r7, r0
 8013dfa:	f7f7 fe83 	bl	800bb04 <ucdr_serialize_uint8_t>
 8013dfe:	4681      	mov	r9, r0
 8013e00:	b138      	cbz	r0, 8013e12 <uxr_serialize_ActivityInfoVariant+0x22>
 8013e02:	782b      	ldrb	r3, [r5, #0]
 8013e04:	2b06      	cmp	r3, #6
 8013e06:	f000 8082 	beq.w	8013f0e <uxr_serialize_ActivityInfoVariant+0x11e>
 8013e0a:	2b0d      	cmp	r3, #13
 8013e0c:	d016      	beq.n	8013e3c <uxr_serialize_ActivityInfoVariant+0x4c>
 8013e0e:	2b05      	cmp	r3, #5
 8013e10:	d002      	beq.n	8013e18 <uxr_serialize_ActivityInfoVariant+0x28>
 8013e12:	4648      	mov	r0, r9
 8013e14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013e18:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 8013e1c:	4638      	mov	r0, r7
 8013e1e:	f7f8 fbad 	bl	800c57c <ucdr_serialize_int16_t>
 8013e22:	e9d5 2304 	ldrd	r2, r3, [r5, #16]
 8013e26:	4681      	mov	r9, r0
 8013e28:	4638      	mov	r0, r7
 8013e2a:	f7f8 fad7 	bl	800c3dc <ucdr_serialize_uint64_t>
 8013e2e:	ea09 0000 	and.w	r0, r9, r0
 8013e32:	fa5f f980 	uxtb.w	r9, r0
 8013e36:	4648      	mov	r0, r9
 8013e38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013e3c:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 8013e40:	4638      	mov	r0, r7
 8013e42:	f7f8 fb9b 	bl	800c57c <ucdr_serialize_int16_t>
 8013e46:	68e9      	ldr	r1, [r5, #12]
 8013e48:	4681      	mov	r9, r0
 8013e4a:	4638      	mov	r0, r7
 8013e4c:	f7f8 f870 	bl	800bf30 <ucdr_serialize_uint32_t>
 8013e50:	68eb      	ldr	r3, [r5, #12]
 8013e52:	2b00      	cmp	r3, #0
 8013e54:	d0eb      	beq.n	8013e2e <uxr_serialize_ActivityInfoVariant+0x3e>
 8013e56:	b320      	cbz	r0, 8013ea2 <uxr_serialize_ActivityInfoVariant+0xb2>
 8013e58:	f105 080c 	add.w	r8, r5, #12
 8013e5c:	2600      	movs	r6, #0
 8013e5e:	eb06 0a46 	add.w	sl, r6, r6, lsl #1
 8013e62:	eb05 0aca 	add.w	sl, r5, sl, lsl #3
 8013e66:	f89a 1010 	ldrb.w	r1, [sl, #16]
 8013e6a:	4638      	mov	r0, r7
 8013e6c:	f7f7 fe4a 	bl	800bb04 <ucdr_serialize_uint8_t>
 8013e70:	2800      	cmp	r0, #0
 8013e72:	d053      	beq.n	8013f1c <uxr_serialize_ActivityInfoVariant+0x12c>
 8013e74:	f89a 3010 	ldrb.w	r3, [sl, #16]
 8013e78:	eb06 0146 	add.w	r1, r6, r6, lsl #1
 8013e7c:	0074      	lsls	r4, r6, #1
 8013e7e:	00c9      	lsls	r1, r1, #3
 8013e80:	2b03      	cmp	r3, #3
 8013e82:	d854      	bhi.n	8013f2e <uxr_serialize_ActivityInfoVariant+0x13e>
 8013e84:	e8df f003 	tbb	[pc, r3]
 8013e88:	02102132 	.word	0x02102132
 8013e8c:	4441      	add	r1, r8
 8013e8e:	4638      	mov	r0, r7
 8013e90:	6889      	ldr	r1, [r1, #8]
 8013e92:	f004 fc77 	bl	8018784 <ucdr_serialize_string>
 8013e96:	68ea      	ldr	r2, [r5, #12]
 8013e98:	3601      	adds	r6, #1
 8013e9a:	4296      	cmp	r6, r2
 8013e9c:	d242      	bcs.n	8013f24 <uxr_serialize_ActivityInfoVariant+0x134>
 8013e9e:	2800      	cmp	r0, #0
 8013ea0:	d1dd      	bne.n	8013e5e <uxr_serialize_ActivityInfoVariant+0x6e>
 8013ea2:	f04f 0900 	mov.w	r9, #0
 8013ea6:	e7b4      	b.n	8013e12 <uxr_serialize_ActivityInfoVariant+0x22>
 8013ea8:	3108      	adds	r1, #8
 8013eaa:	4441      	add	r1, r8
 8013eac:	2210      	movs	r2, #16
 8013eae:	4638      	mov	r0, r7
 8013eb0:	f7fc fcd0 	bl	8010854 <ucdr_serialize_array_uint8_t>
 8013eb4:	4434      	add	r4, r6
 8013eb6:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 8013eba:	4604      	mov	r4, r0
 8013ebc:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8013ebe:	4638      	mov	r0, r7
 8013ec0:	f7f8 f836 	bl	800bf30 <ucdr_serialize_uint32_t>
 8013ec4:	4020      	ands	r0, r4
 8013ec6:	b2c0      	uxtb	r0, r0
 8013ec8:	e7e5      	b.n	8013e96 <uxr_serialize_ActivityInfoVariant+0xa6>
 8013eca:	3108      	adds	r1, #8
 8013ecc:	4441      	add	r1, r8
 8013ece:	2204      	movs	r2, #4
 8013ed0:	4638      	mov	r0, r7
 8013ed2:	f7fc fcbf 	bl	8010854 <ucdr_serialize_array_uint8_t>
 8013ed6:	4434      	add	r4, r6
 8013ed8:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 8013edc:	4604      	mov	r4, r0
 8013ede:	8b19      	ldrh	r1, [r3, #24]
 8013ee0:	4638      	mov	r0, r7
 8013ee2:	f7f7 fe3b 	bl	800bb5c <ucdr_serialize_uint16_t>
 8013ee6:	4020      	ands	r0, r4
 8013ee8:	b2c0      	uxtb	r0, r0
 8013eea:	e7d4      	b.n	8013e96 <uxr_serialize_ActivityInfoVariant+0xa6>
 8013eec:	3108      	adds	r1, #8
 8013eee:	4441      	add	r1, r8
 8013ef0:	2202      	movs	r2, #2
 8013ef2:	4638      	mov	r0, r7
 8013ef4:	f7fc fcae 	bl	8010854 <ucdr_serialize_array_uint8_t>
 8013ef8:	4434      	add	r4, r6
 8013efa:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 8013efe:	4604      	mov	r4, r0
 8013f00:	7d99      	ldrb	r1, [r3, #22]
 8013f02:	4638      	mov	r0, r7
 8013f04:	f7f7 fdfe 	bl	800bb04 <ucdr_serialize_uint8_t>
 8013f08:	4020      	ands	r0, r4
 8013f0a:	b2c0      	uxtb	r0, r0
 8013f0c:	e7c3      	b.n	8013e96 <uxr_serialize_ActivityInfoVariant+0xa6>
 8013f0e:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 8013f12:	4638      	mov	r0, r7
 8013f14:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013f18:	f7f8 bb30 	b.w	800c57c <ucdr_serialize_int16_t>
 8013f1c:	68ea      	ldr	r2, [r5, #12]
 8013f1e:	3601      	adds	r6, #1
 8013f20:	42b2      	cmp	r2, r6
 8013f22:	d8be      	bhi.n	8013ea2 <uxr_serialize_ActivityInfoVariant+0xb2>
 8013f24:	ea09 0900 	and.w	r9, r9, r0
 8013f28:	fa5f f989 	uxtb.w	r9, r9
 8013f2c:	e771      	b.n	8013e12 <uxr_serialize_ActivityInfoVariant+0x22>
 8013f2e:	68eb      	ldr	r3, [r5, #12]
 8013f30:	3601      	adds	r6, #1
 8013f32:	429e      	cmp	r6, r3
 8013f34:	f10a 0a18 	add.w	sl, sl, #24
 8013f38:	d395      	bcc.n	8013e66 <uxr_serialize_ActivityInfoVariant+0x76>
 8013f3a:	e76a      	b.n	8013e12 <uxr_serialize_ActivityInfoVariant+0x22>

08013f3c <uxr_deserialize_BaseObjectReply>:
 8013f3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013f40:	2202      	movs	r2, #2
 8013f42:	4606      	mov	r6, r0
 8013f44:	460f      	mov	r7, r1
 8013f46:	f7fc fce9 	bl	801091c <ucdr_deserialize_array_uint8_t>
 8013f4a:	2202      	movs	r2, #2
 8013f4c:	18b9      	adds	r1, r7, r2
 8013f4e:	4605      	mov	r5, r0
 8013f50:	4630      	mov	r0, r6
 8013f52:	f7fc fce3 	bl	801091c <ucdr_deserialize_array_uint8_t>
 8013f56:	1d39      	adds	r1, r7, #4
 8013f58:	4680      	mov	r8, r0
 8013f5a:	4630      	mov	r0, r6
 8013f5c:	f7f7 fde8 	bl	800bb30 <ucdr_deserialize_uint8_t>
 8013f60:	1d79      	adds	r1, r7, #5
 8013f62:	4604      	mov	r4, r0
 8013f64:	4630      	mov	r0, r6
 8013f66:	f7f7 fde3 	bl	800bb30 <ucdr_deserialize_uint8_t>
 8013f6a:	ea05 0508 	and.w	r5, r5, r8
 8013f6e:	402c      	ands	r4, r5
 8013f70:	4020      	ands	r0, r4
 8013f72:	b2c0      	uxtb	r0, r0
 8013f74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013f78 <uxr_serialize_ReadSpecification>:
 8013f78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013f7c:	460e      	mov	r6, r1
 8013f7e:	7809      	ldrb	r1, [r1, #0]
 8013f80:	4607      	mov	r7, r0
 8013f82:	f7f7 fdbf 	bl	800bb04 <ucdr_serialize_uint8_t>
 8013f86:	7871      	ldrb	r1, [r6, #1]
 8013f88:	4604      	mov	r4, r0
 8013f8a:	4638      	mov	r0, r7
 8013f8c:	f7f7 fdba 	bl	800bb04 <ucdr_serialize_uint8_t>
 8013f90:	78b1      	ldrb	r1, [r6, #2]
 8013f92:	4004      	ands	r4, r0
 8013f94:	4638      	mov	r0, r7
 8013f96:	f7f7 fd87 	bl	800baa8 <ucdr_serialize_bool>
 8013f9a:	78b3      	ldrb	r3, [r6, #2]
 8013f9c:	b2e4      	uxtb	r4, r4
 8013f9e:	4004      	ands	r4, r0
 8013fa0:	b94b      	cbnz	r3, 8013fb6 <uxr_serialize_ReadSpecification+0x3e>
 8013fa2:	7a31      	ldrb	r1, [r6, #8]
 8013fa4:	4638      	mov	r0, r7
 8013fa6:	f7f7 fd7f 	bl	800baa8 <ucdr_serialize_bool>
 8013faa:	7a33      	ldrb	r3, [r6, #8]
 8013fac:	4004      	ands	r4, r0
 8013fae:	b943      	cbnz	r3, 8013fc2 <uxr_serialize_ReadSpecification+0x4a>
 8013fb0:	4620      	mov	r0, r4
 8013fb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013fb6:	6871      	ldr	r1, [r6, #4]
 8013fb8:	4638      	mov	r0, r7
 8013fba:	f004 fbe3 	bl	8018784 <ucdr_serialize_string>
 8013fbe:	4004      	ands	r4, r0
 8013fc0:	e7ef      	b.n	8013fa2 <uxr_serialize_ReadSpecification+0x2a>
 8013fc2:	8971      	ldrh	r1, [r6, #10]
 8013fc4:	4638      	mov	r0, r7
 8013fc6:	f7f7 fdc9 	bl	800bb5c <ucdr_serialize_uint16_t>
 8013fca:	89b1      	ldrh	r1, [r6, #12]
 8013fcc:	4605      	mov	r5, r0
 8013fce:	4638      	mov	r0, r7
 8013fd0:	f7f7 fdc4 	bl	800bb5c <ucdr_serialize_uint16_t>
 8013fd4:	89f1      	ldrh	r1, [r6, #14]
 8013fd6:	4005      	ands	r5, r0
 8013fd8:	4638      	mov	r0, r7
 8013fda:	f7f7 fdbf 	bl	800bb5c <ucdr_serialize_uint16_t>
 8013fde:	8a31      	ldrh	r1, [r6, #16]
 8013fe0:	4680      	mov	r8, r0
 8013fe2:	4638      	mov	r0, r7
 8013fe4:	f7f7 fdba 	bl	800bb5c <ucdr_serialize_uint16_t>
 8013fe8:	b2ed      	uxtb	r5, r5
 8013fea:	4025      	ands	r5, r4
 8013fec:	ea08 0505 	and.w	r5, r8, r5
 8013ff0:	ea00 0405 	and.w	r4, r0, r5
 8013ff4:	4620      	mov	r0, r4
 8013ff6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013ffa:	bf00      	nop

08013ffc <uxr_serialize_CREATE_CLIENT_Payload>:
 8013ffc:	f7ff bace 	b.w	801359c <uxr_serialize_CLIENT_Representation>

08014000 <uxr_serialize_CREATE_Payload>:
 8014000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014002:	2202      	movs	r2, #2
 8014004:	4607      	mov	r7, r0
 8014006:	460e      	mov	r6, r1
 8014008:	f7fc fc24 	bl	8010854 <ucdr_serialize_array_uint8_t>
 801400c:	2202      	movs	r2, #2
 801400e:	18b1      	adds	r1, r6, r2
 8014010:	4605      	mov	r5, r0
 8014012:	4638      	mov	r0, r7
 8014014:	f7fc fc1e 	bl	8010854 <ucdr_serialize_array_uint8_t>
 8014018:	7931      	ldrb	r1, [r6, #4]
 801401a:	4604      	mov	r4, r0
 801401c:	4638      	mov	r0, r7
 801401e:	f7f7 fd71 	bl	800bb04 <ucdr_serialize_uint8_t>
 8014022:	b170      	cbz	r0, 8014042 <uxr_serialize_CREATE_Payload+0x42>
 8014024:	7933      	ldrb	r3, [r6, #4]
 8014026:	402c      	ands	r4, r5
 8014028:	3b01      	subs	r3, #1
 801402a:	b2e4      	uxtb	r4, r4
 801402c:	2b0d      	cmp	r3, #13
 801402e:	d809      	bhi.n	8014044 <uxr_serialize_CREATE_Payload+0x44>
 8014030:	e8df f003 	tbb	[pc, r3]
 8014034:	23230a4c 	.word	0x23230a4c
 8014038:	0a0a0a0a 	.word	0x0a0a0a0a
 801403c:	12121208 	.word	0x12121208
 8014040:	3e45      	.short	0x3e45
 8014042:	2400      	movs	r4, #0
 8014044:	4620      	mov	r0, r4
 8014046:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014048:	f106 0108 	add.w	r1, r6, #8
 801404c:	4638      	mov	r0, r7
 801404e:	f7ff fbab 	bl	80137a8 <uxr_serialize_DATAWRITER_Representation>
 8014052:	4004      	ands	r4, r0
 8014054:	4620      	mov	r0, r4
 8014056:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014058:	7a31      	ldrb	r1, [r6, #8]
 801405a:	4638      	mov	r0, r7
 801405c:	f7f7 fd52 	bl	800bb04 <ucdr_serialize_uint8_t>
 8014060:	2800      	cmp	r0, #0
 8014062:	d0ee      	beq.n	8014042 <uxr_serialize_CREATE_Payload+0x42>
 8014064:	7a33      	ldrb	r3, [r6, #8]
 8014066:	2b01      	cmp	r3, #1
 8014068:	d001      	beq.n	801406e <uxr_serialize_CREATE_Payload+0x6e>
 801406a:	2b02      	cmp	r3, #2
 801406c:	d1ea      	bne.n	8014044 <uxr_serialize_CREATE_Payload+0x44>
 801406e:	68f1      	ldr	r1, [r6, #12]
 8014070:	4638      	mov	r0, r7
 8014072:	f004 fb87 	bl	8018784 <ucdr_serialize_string>
 8014076:	4004      	ands	r4, r0
 8014078:	e7e4      	b.n	8014044 <uxr_serialize_CREATE_Payload+0x44>
 801407a:	7a31      	ldrb	r1, [r6, #8]
 801407c:	4638      	mov	r0, r7
 801407e:	f7f7 fd41 	bl	800bb04 <ucdr_serialize_uint8_t>
 8014082:	4605      	mov	r5, r0
 8014084:	b158      	cbz	r0, 801409e <uxr_serialize_CREATE_Payload+0x9e>
 8014086:	7a33      	ldrb	r3, [r6, #8]
 8014088:	2b02      	cmp	r3, #2
 801408a:	d034      	beq.n	80140f6 <uxr_serialize_CREATE_Payload+0xf6>
 801408c:	2b03      	cmp	r3, #3
 801408e:	d106      	bne.n	801409e <uxr_serialize_CREATE_Payload+0x9e>
 8014090:	68f2      	ldr	r2, [r6, #12]
 8014092:	f106 0110 	add.w	r1, r6, #16
 8014096:	4638      	mov	r0, r7
 8014098:	f7fc fd7a 	bl	8010b90 <ucdr_serialize_sequence_uint8_t>
 801409c:	4605      	mov	r5, r0
 801409e:	2202      	movs	r2, #2
 80140a0:	f506 7104 	add.w	r1, r6, #528	@ 0x210
 80140a4:	4638      	mov	r0, r7
 80140a6:	f7fc fbd5 	bl	8010854 <ucdr_serialize_array_uint8_t>
 80140aa:	4028      	ands	r0, r5
 80140ac:	4004      	ands	r4, r0
 80140ae:	e7c9      	b.n	8014044 <uxr_serialize_CREATE_Payload+0x44>
 80140b0:	f106 0108 	add.w	r1, r6, #8
 80140b4:	4638      	mov	r0, r7
 80140b6:	f7ff fa71 	bl	801359c <uxr_serialize_CLIENT_Representation>
 80140ba:	4004      	ands	r4, r0
 80140bc:	e7c2      	b.n	8014044 <uxr_serialize_CREATE_Payload+0x44>
 80140be:	f106 0108 	add.w	r1, r6, #8
 80140c2:	4638      	mov	r0, r7
 80140c4:	f7ff fb26 	bl	8013714 <uxr_serialize_AGENT_Representation>
 80140c8:	4004      	ands	r4, r0
 80140ca:	e7bb      	b.n	8014044 <uxr_serialize_CREATE_Payload+0x44>
 80140cc:	7a31      	ldrb	r1, [r6, #8]
 80140ce:	4638      	mov	r0, r7
 80140d0:	f7f7 fd18 	bl	800bb04 <ucdr_serialize_uint8_t>
 80140d4:	4605      	mov	r5, r0
 80140d6:	b130      	cbz	r0, 80140e6 <uxr_serialize_CREATE_Payload+0xe6>
 80140d8:	7a33      	ldrb	r3, [r6, #8]
 80140da:	2b02      	cmp	r3, #2
 80140dc:	d011      	beq.n	8014102 <uxr_serialize_CREATE_Payload+0x102>
 80140de:	2b03      	cmp	r3, #3
 80140e0:	d015      	beq.n	801410e <uxr_serialize_CREATE_Payload+0x10e>
 80140e2:	2b01      	cmp	r3, #1
 80140e4:	d00d      	beq.n	8014102 <uxr_serialize_CREATE_Payload+0x102>
 80140e6:	f9b6 1210 	ldrsh.w	r1, [r6, #528]	@ 0x210
 80140ea:	4638      	mov	r0, r7
 80140ec:	f7f8 fa46 	bl	800c57c <ucdr_serialize_int16_t>
 80140f0:	4028      	ands	r0, r5
 80140f2:	4004      	ands	r4, r0
 80140f4:	e7a6      	b.n	8014044 <uxr_serialize_CREATE_Payload+0x44>
 80140f6:	68f1      	ldr	r1, [r6, #12]
 80140f8:	4638      	mov	r0, r7
 80140fa:	f004 fb43 	bl	8018784 <ucdr_serialize_string>
 80140fe:	4605      	mov	r5, r0
 8014100:	e7cd      	b.n	801409e <uxr_serialize_CREATE_Payload+0x9e>
 8014102:	68f1      	ldr	r1, [r6, #12]
 8014104:	4638      	mov	r0, r7
 8014106:	f004 fb3d 	bl	8018784 <ucdr_serialize_string>
 801410a:	4605      	mov	r5, r0
 801410c:	e7eb      	b.n	80140e6 <uxr_serialize_CREATE_Payload+0xe6>
 801410e:	68f2      	ldr	r2, [r6, #12]
 8014110:	f106 0110 	add.w	r1, r6, #16
 8014114:	4638      	mov	r0, r7
 8014116:	f7fc fd3b 	bl	8010b90 <ucdr_serialize_sequence_uint8_t>
 801411a:	4605      	mov	r5, r0
 801411c:	e7e3      	b.n	80140e6 <uxr_serialize_CREATE_Payload+0xe6>
 801411e:	bf00      	nop

08014120 <uxr_deserialize_GET_INFO_Payload>:
 8014120:	b570      	push	{r4, r5, r6, lr}
 8014122:	2202      	movs	r2, #2
 8014124:	4605      	mov	r5, r0
 8014126:	460e      	mov	r6, r1
 8014128:	f7fc fbf8 	bl	801091c <ucdr_deserialize_array_uint8_t>
 801412c:	2202      	movs	r2, #2
 801412e:	18b1      	adds	r1, r6, r2
 8014130:	4604      	mov	r4, r0
 8014132:	4628      	mov	r0, r5
 8014134:	f7fc fbf2 	bl	801091c <ucdr_deserialize_array_uint8_t>
 8014138:	1d31      	adds	r1, r6, #4
 801413a:	4004      	ands	r4, r0
 801413c:	4628      	mov	r0, r5
 801413e:	f7f8 f827 	bl	800c190 <ucdr_deserialize_uint32_t>
 8014142:	b2e4      	uxtb	r4, r4
 8014144:	4020      	ands	r0, r4
 8014146:	bd70      	pop	{r4, r5, r6, pc}

08014148 <uxr_serialize_DELETE_Payload>:
 8014148:	b570      	push	{r4, r5, r6, lr}
 801414a:	2202      	movs	r2, #2
 801414c:	4605      	mov	r5, r0
 801414e:	460e      	mov	r6, r1
 8014150:	f7fc fb80 	bl	8010854 <ucdr_serialize_array_uint8_t>
 8014154:	2202      	movs	r2, #2
 8014156:	4604      	mov	r4, r0
 8014158:	18b1      	adds	r1, r6, r2
 801415a:	4628      	mov	r0, r5
 801415c:	f7fc fb7a 	bl	8010854 <ucdr_serialize_array_uint8_t>
 8014160:	4020      	ands	r0, r4
 8014162:	b2c0      	uxtb	r0, r0
 8014164:	bd70      	pop	{r4, r5, r6, pc}
 8014166:	bf00      	nop

08014168 <uxr_deserialize_STATUS_AGENT_Payload>:
 8014168:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801416c:	4605      	mov	r5, r0
 801416e:	460e      	mov	r6, r1
 8014170:	f7f7 fcde 	bl	800bb30 <ucdr_deserialize_uint8_t>
 8014174:	1c71      	adds	r1, r6, #1
 8014176:	4604      	mov	r4, r0
 8014178:	4628      	mov	r0, r5
 801417a:	f7f7 fcd9 	bl	800bb30 <ucdr_deserialize_uint8_t>
 801417e:	2204      	movs	r2, #4
 8014180:	18b1      	adds	r1, r6, r2
 8014182:	4680      	mov	r8, r0
 8014184:	4628      	mov	r0, r5
 8014186:	f7fc fbc9 	bl	801091c <ucdr_deserialize_array_uint8_t>
 801418a:	f106 0108 	add.w	r1, r6, #8
 801418e:	4607      	mov	r7, r0
 8014190:	2202      	movs	r2, #2
 8014192:	4628      	mov	r0, r5
 8014194:	f7fc fbc2 	bl	801091c <ucdr_deserialize_array_uint8_t>
 8014198:	ea04 0308 	and.w	r3, r4, r8
 801419c:	b2db      	uxtb	r3, r3
 801419e:	ea03 0407 	and.w	r4, r3, r7
 80141a2:	2202      	movs	r2, #2
 80141a4:	4607      	mov	r7, r0
 80141a6:	f106 010a 	add.w	r1, r6, #10
 80141aa:	4628      	mov	r0, r5
 80141ac:	f7fc fbb6 	bl	801091c <ucdr_deserialize_array_uint8_t>
 80141b0:	f106 010c 	add.w	r1, r6, #12
 80141b4:	4603      	mov	r3, r0
 80141b6:	4628      	mov	r0, r5
 80141b8:	461d      	mov	r5, r3
 80141ba:	f7f7 fc8b 	bl	800bad4 <ucdr_deserialize_bool>
 80141be:	403c      	ands	r4, r7
 80141c0:	4025      	ands	r5, r4
 80141c2:	4028      	ands	r0, r5
 80141c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080141c8 <uxr_deserialize_STATUS_Payload>:
 80141c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80141cc:	2202      	movs	r2, #2
 80141ce:	4606      	mov	r6, r0
 80141d0:	460f      	mov	r7, r1
 80141d2:	f7fc fba3 	bl	801091c <ucdr_deserialize_array_uint8_t>
 80141d6:	2202      	movs	r2, #2
 80141d8:	18b9      	adds	r1, r7, r2
 80141da:	4605      	mov	r5, r0
 80141dc:	4630      	mov	r0, r6
 80141de:	f7fc fb9d 	bl	801091c <ucdr_deserialize_array_uint8_t>
 80141e2:	1d39      	adds	r1, r7, #4
 80141e4:	4680      	mov	r8, r0
 80141e6:	4630      	mov	r0, r6
 80141e8:	f7f7 fca2 	bl	800bb30 <ucdr_deserialize_uint8_t>
 80141ec:	1d79      	adds	r1, r7, #5
 80141ee:	4604      	mov	r4, r0
 80141f0:	4630      	mov	r0, r6
 80141f2:	f7f7 fc9d 	bl	800bb30 <ucdr_deserialize_uint8_t>
 80141f6:	ea05 0508 	and.w	r5, r5, r8
 80141fa:	402c      	ands	r4, r5
 80141fc:	4020      	ands	r0, r4
 80141fe:	b2c0      	uxtb	r0, r0
 8014200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08014204 <uxr_serialize_INFO_Payload>:
 8014204:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014208:	2202      	movs	r2, #2
 801420a:	460c      	mov	r4, r1
 801420c:	4605      	mov	r5, r0
 801420e:	f7fc fb21 	bl	8010854 <ucdr_serialize_array_uint8_t>
 8014212:	2202      	movs	r2, #2
 8014214:	18a1      	adds	r1, r4, r2
 8014216:	4680      	mov	r8, r0
 8014218:	4628      	mov	r0, r5
 801421a:	f7fc fb1b 	bl	8010854 <ucdr_serialize_array_uint8_t>
 801421e:	7921      	ldrb	r1, [r4, #4]
 8014220:	4607      	mov	r7, r0
 8014222:	4628      	mov	r0, r5
 8014224:	f7f7 fc6e 	bl	800bb04 <ucdr_serialize_uint8_t>
 8014228:	7961      	ldrb	r1, [r4, #5]
 801422a:	4606      	mov	r6, r0
 801422c:	4628      	mov	r0, r5
 801422e:	f7f7 fc69 	bl	800bb04 <ucdr_serialize_uint8_t>
 8014232:	ea08 0807 	and.w	r8, r8, r7
 8014236:	ea06 0608 	and.w	r6, r6, r8
 801423a:	4006      	ands	r6, r0
 801423c:	7a21      	ldrb	r1, [r4, #8]
 801423e:	4628      	mov	r0, r5
 8014240:	f7f7 fc32 	bl	800baa8 <ucdr_serialize_bool>
 8014244:	7a23      	ldrb	r3, [r4, #8]
 8014246:	b2f7      	uxtb	r7, r6
 8014248:	4606      	mov	r6, r0
 801424a:	b96b      	cbnz	r3, 8014268 <uxr_serialize_INFO_Payload+0x64>
 801424c:	f894 121c 	ldrb.w	r1, [r4, #540]	@ 0x21c
 8014250:	4628      	mov	r0, r5
 8014252:	f7f7 fc29 	bl	800baa8 <ucdr_serialize_bool>
 8014256:	f894 321c 	ldrb.w	r3, [r4, #540]	@ 0x21c
 801425a:	4030      	ands	r0, r6
 801425c:	b2c6      	uxtb	r6, r0
 801425e:	b983      	cbnz	r3, 8014282 <uxr_serialize_INFO_Payload+0x7e>
 8014260:	ea06 0007 	and.w	r0, r6, r7
 8014264:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014268:	7b21      	ldrb	r1, [r4, #12]
 801426a:	4628      	mov	r0, r5
 801426c:	f7f7 fc4a 	bl	800bb04 <ucdr_serialize_uint8_t>
 8014270:	b188      	cbz	r0, 8014296 <uxr_serialize_INFO_Payload+0x92>
 8014272:	f104 010c 	add.w	r1, r4, #12
 8014276:	4628      	mov	r0, r5
 8014278:	f7ff fabe 	bl	80137f8 <uxr_serialize_ObjectVariant.part.0>
 801427c:	4030      	ands	r0, r6
 801427e:	b2c6      	uxtb	r6, r0
 8014280:	e7e4      	b.n	801424c <uxr_serialize_INFO_Payload+0x48>
 8014282:	f504 7108 	add.w	r1, r4, #544	@ 0x220
 8014286:	4628      	mov	r0, r5
 8014288:	f7ff fdb2 	bl	8013df0 <uxr_serialize_ActivityInfoVariant>
 801428c:	4006      	ands	r6, r0
 801428e:	ea06 0007 	and.w	r0, r6, r7
 8014292:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014296:	4606      	mov	r6, r0
 8014298:	e7d8      	b.n	801424c <uxr_serialize_INFO_Payload+0x48>
 801429a:	bf00      	nop

0801429c <uxr_serialize_READ_DATA_Payload>:
 801429c:	b570      	push	{r4, r5, r6, lr}
 801429e:	2202      	movs	r2, #2
 80142a0:	4605      	mov	r5, r0
 80142a2:	460e      	mov	r6, r1
 80142a4:	f7fc fad6 	bl	8010854 <ucdr_serialize_array_uint8_t>
 80142a8:	2202      	movs	r2, #2
 80142aa:	18b1      	adds	r1, r6, r2
 80142ac:	4604      	mov	r4, r0
 80142ae:	4628      	mov	r0, r5
 80142b0:	f7fc fad0 	bl	8010854 <ucdr_serialize_array_uint8_t>
 80142b4:	1d31      	adds	r1, r6, #4
 80142b6:	4004      	ands	r4, r0
 80142b8:	4628      	mov	r0, r5
 80142ba:	f7ff fe5d 	bl	8013f78 <uxr_serialize_ReadSpecification>
 80142be:	b2e4      	uxtb	r4, r4
 80142c0:	4020      	ands	r0, r4
 80142c2:	bd70      	pop	{r4, r5, r6, pc}

080142c4 <uxr_serialize_WRITE_DATA_Payload_Data>:
 80142c4:	b570      	push	{r4, r5, r6, lr}
 80142c6:	2202      	movs	r2, #2
 80142c8:	4605      	mov	r5, r0
 80142ca:	460e      	mov	r6, r1
 80142cc:	f7fc fac2 	bl	8010854 <ucdr_serialize_array_uint8_t>
 80142d0:	2202      	movs	r2, #2
 80142d2:	4604      	mov	r4, r0
 80142d4:	18b1      	adds	r1, r6, r2
 80142d6:	4628      	mov	r0, r5
 80142d8:	f7fc fabc 	bl	8010854 <ucdr_serialize_array_uint8_t>
 80142dc:	4020      	ands	r0, r4
 80142de:	b2c0      	uxtb	r0, r0
 80142e0:	bd70      	pop	{r4, r5, r6, pc}
 80142e2:	bf00      	nop

080142e4 <uxr_serialize_ACKNACK_Payload>:
 80142e4:	b570      	push	{r4, r5, r6, lr}
 80142e6:	460c      	mov	r4, r1
 80142e8:	460e      	mov	r6, r1
 80142ea:	f834 1b02 	ldrh.w	r1, [r4], #2
 80142ee:	4605      	mov	r5, r0
 80142f0:	f7f7 fc34 	bl	800bb5c <ucdr_serialize_uint16_t>
 80142f4:	2202      	movs	r2, #2
 80142f6:	4621      	mov	r1, r4
 80142f8:	4604      	mov	r4, r0
 80142fa:	4628      	mov	r0, r5
 80142fc:	f7fc faaa 	bl	8010854 <ucdr_serialize_array_uint8_t>
 8014300:	7931      	ldrb	r1, [r6, #4]
 8014302:	4004      	ands	r4, r0
 8014304:	4628      	mov	r0, r5
 8014306:	f7f7 fbfd 	bl	800bb04 <ucdr_serialize_uint8_t>
 801430a:	b2e4      	uxtb	r4, r4
 801430c:	4020      	ands	r0, r4
 801430e:	bd70      	pop	{r4, r5, r6, pc}

08014310 <uxr_deserialize_ACKNACK_Payload>:
 8014310:	b570      	push	{r4, r5, r6, lr}
 8014312:	4605      	mov	r5, r0
 8014314:	460e      	mov	r6, r1
 8014316:	f7f7 fd21 	bl	800bd5c <ucdr_deserialize_uint16_t>
 801431a:	2202      	movs	r2, #2
 801431c:	18b1      	adds	r1, r6, r2
 801431e:	4604      	mov	r4, r0
 8014320:	4628      	mov	r0, r5
 8014322:	f7fc fafb 	bl	801091c <ucdr_deserialize_array_uint8_t>
 8014326:	1d31      	adds	r1, r6, #4
 8014328:	4004      	ands	r4, r0
 801432a:	4628      	mov	r0, r5
 801432c:	f7f7 fc00 	bl	800bb30 <ucdr_deserialize_uint8_t>
 8014330:	b2e4      	uxtb	r4, r4
 8014332:	4020      	ands	r0, r4
 8014334:	bd70      	pop	{r4, r5, r6, pc}
 8014336:	bf00      	nop

08014338 <uxr_serialize_HEARTBEAT_Payload>:
 8014338:	b570      	push	{r4, r5, r6, lr}
 801433a:	460d      	mov	r5, r1
 801433c:	8809      	ldrh	r1, [r1, #0]
 801433e:	4606      	mov	r6, r0
 8014340:	f7f7 fc0c 	bl	800bb5c <ucdr_serialize_uint16_t>
 8014344:	8869      	ldrh	r1, [r5, #2]
 8014346:	4604      	mov	r4, r0
 8014348:	4630      	mov	r0, r6
 801434a:	f7f7 fc07 	bl	800bb5c <ucdr_serialize_uint16_t>
 801434e:	7929      	ldrb	r1, [r5, #4]
 8014350:	4004      	ands	r4, r0
 8014352:	4630      	mov	r0, r6
 8014354:	f7f7 fbd6 	bl	800bb04 <ucdr_serialize_uint8_t>
 8014358:	b2e4      	uxtb	r4, r4
 801435a:	4020      	ands	r0, r4
 801435c:	bd70      	pop	{r4, r5, r6, pc}
 801435e:	bf00      	nop

08014360 <uxr_deserialize_HEARTBEAT_Payload>:
 8014360:	b570      	push	{r4, r5, r6, lr}
 8014362:	4605      	mov	r5, r0
 8014364:	460e      	mov	r6, r1
 8014366:	f7f7 fcf9 	bl	800bd5c <ucdr_deserialize_uint16_t>
 801436a:	1cb1      	adds	r1, r6, #2
 801436c:	4604      	mov	r4, r0
 801436e:	4628      	mov	r0, r5
 8014370:	f7f7 fcf4 	bl	800bd5c <ucdr_deserialize_uint16_t>
 8014374:	1d31      	adds	r1, r6, #4
 8014376:	4004      	ands	r4, r0
 8014378:	4628      	mov	r0, r5
 801437a:	f7f7 fbd9 	bl	800bb30 <ucdr_deserialize_uint8_t>
 801437e:	b2e4      	uxtb	r4, r4
 8014380:	4020      	ands	r0, r4
 8014382:	bd70      	pop	{r4, r5, r6, pc}

08014384 <uxr_serialize_TIMESTAMP_Payload>:
 8014384:	b570      	push	{r4, r5, r6, lr}
 8014386:	460d      	mov	r5, r1
 8014388:	6809      	ldr	r1, [r1, #0]
 801438a:	4606      	mov	r6, r0
 801438c:	f7f8 f9ea 	bl	800c764 <ucdr_serialize_int32_t>
 8014390:	6869      	ldr	r1, [r5, #4]
 8014392:	4604      	mov	r4, r0
 8014394:	4630      	mov	r0, r6
 8014396:	f7f7 fdcb 	bl	800bf30 <ucdr_serialize_uint32_t>
 801439a:	4020      	ands	r0, r4
 801439c:	b2c0      	uxtb	r0, r0
 801439e:	bd70      	pop	{r4, r5, r6, pc}

080143a0 <uxr_deserialize_TIMESTAMP_REPLY_Payload>:
 80143a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80143a4:	4605      	mov	r5, r0
 80143a6:	460e      	mov	r6, r1
 80143a8:	f7f8 fa74 	bl	800c894 <ucdr_deserialize_int32_t>
 80143ac:	1d31      	adds	r1, r6, #4
 80143ae:	4607      	mov	r7, r0
 80143b0:	4628      	mov	r0, r5
 80143b2:	f7f7 feed 	bl	800c190 <ucdr_deserialize_uint32_t>
 80143b6:	f106 0108 	add.w	r1, r6, #8
 80143ba:	4680      	mov	r8, r0
 80143bc:	4628      	mov	r0, r5
 80143be:	f7f8 fa69 	bl	800c894 <ucdr_deserialize_int32_t>
 80143c2:	f106 010c 	add.w	r1, r6, #12
 80143c6:	4604      	mov	r4, r0
 80143c8:	4628      	mov	r0, r5
 80143ca:	f7f7 fee1 	bl	800c190 <ucdr_deserialize_uint32_t>
 80143ce:	ea07 0708 	and.w	r7, r7, r8
 80143d2:	403c      	ands	r4, r7
 80143d4:	f106 0110 	add.w	r1, r6, #16
 80143d8:	4004      	ands	r4, r0
 80143da:	4628      	mov	r0, r5
 80143dc:	f7f8 fa5a 	bl	800c894 <ucdr_deserialize_int32_t>
 80143e0:	f106 0114 	add.w	r1, r6, #20
 80143e4:	4607      	mov	r7, r0
 80143e6:	4628      	mov	r0, r5
 80143e8:	f7f7 fed2 	bl	800c190 <ucdr_deserialize_uint32_t>
 80143ec:	b2e4      	uxtb	r4, r4
 80143ee:	403c      	ands	r4, r7
 80143f0:	4020      	ands	r0, r4
 80143f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80143f6:	bf00      	nop

080143f8 <uxr_serialize_SampleIdentity>:
 80143f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80143fc:	220c      	movs	r2, #12
 80143fe:	4604      	mov	r4, r0
 8014400:	460d      	mov	r5, r1
 8014402:	f7fc fa27 	bl	8010854 <ucdr_serialize_array_uint8_t>
 8014406:	2203      	movs	r2, #3
 8014408:	f105 010c 	add.w	r1, r5, #12
 801440c:	4607      	mov	r7, r0
 801440e:	4620      	mov	r0, r4
 8014410:	f7fc fa20 	bl	8010854 <ucdr_serialize_array_uint8_t>
 8014414:	7be9      	ldrb	r1, [r5, #15]
 8014416:	4680      	mov	r8, r0
 8014418:	4620      	mov	r0, r4
 801441a:	f7f7 fb73 	bl	800bb04 <ucdr_serialize_uint8_t>
 801441e:	6929      	ldr	r1, [r5, #16]
 8014420:	4606      	mov	r6, r0
 8014422:	4620      	mov	r0, r4
 8014424:	f7f8 f99e 	bl	800c764 <ucdr_serialize_int32_t>
 8014428:	6969      	ldr	r1, [r5, #20]
 801442a:	4603      	mov	r3, r0
 801442c:	4620      	mov	r0, r4
 801442e:	ea07 0708 	and.w	r7, r7, r8
 8014432:	461c      	mov	r4, r3
 8014434:	f7f7 fd7c 	bl	800bf30 <ucdr_serialize_uint32_t>
 8014438:	403e      	ands	r6, r7
 801443a:	4034      	ands	r4, r6
 801443c:	4020      	ands	r0, r4
 801443e:	b2c0      	uxtb	r0, r0
 8014440:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08014444 <uxr_deserialize_SampleIdentity>:
 8014444:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014448:	220c      	movs	r2, #12
 801444a:	4604      	mov	r4, r0
 801444c:	460d      	mov	r5, r1
 801444e:	f7fc fa65 	bl	801091c <ucdr_deserialize_array_uint8_t>
 8014452:	2203      	movs	r2, #3
 8014454:	f105 010c 	add.w	r1, r5, #12
 8014458:	4607      	mov	r7, r0
 801445a:	4620      	mov	r0, r4
 801445c:	f7fc fa5e 	bl	801091c <ucdr_deserialize_array_uint8_t>
 8014460:	f105 010f 	add.w	r1, r5, #15
 8014464:	4680      	mov	r8, r0
 8014466:	4620      	mov	r0, r4
 8014468:	f7f7 fb62 	bl	800bb30 <ucdr_deserialize_uint8_t>
 801446c:	f105 0110 	add.w	r1, r5, #16
 8014470:	4606      	mov	r6, r0
 8014472:	4620      	mov	r0, r4
 8014474:	f7f8 fa0e 	bl	800c894 <ucdr_deserialize_int32_t>
 8014478:	f105 0114 	add.w	r1, r5, #20
 801447c:	4603      	mov	r3, r0
 801447e:	4620      	mov	r0, r4
 8014480:	ea07 0708 	and.w	r7, r7, r8
 8014484:	461c      	mov	r4, r3
 8014486:	f7f7 fe83 	bl	800c190 <ucdr_deserialize_uint32_t>
 801448a:	403e      	ands	r6, r7
 801448c:	4034      	ands	r4, r6
 801448e:	4020      	ands	r0, r4
 8014490:	b2c0      	uxtb	r0, r0
 8014492:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014496:	bf00      	nop

08014498 <rcl_client_get_rmw_handle>:
 8014498:	b118      	cbz	r0, 80144a2 <rcl_client_get_rmw_handle+0xa>
 801449a:	6800      	ldr	r0, [r0, #0]
 801449c:	b108      	cbz	r0, 80144a2 <rcl_client_get_rmw_handle+0xa>
 801449e:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 80144a2:	4770      	bx	lr

080144a4 <rcl_send_request>:
 80144a4:	b570      	push	{r4, r5, r6, lr}
 80144a6:	b082      	sub	sp, #8
 80144a8:	b1e8      	cbz	r0, 80144e6 <rcl_send_request+0x42>
 80144aa:	4604      	mov	r4, r0
 80144ac:	6800      	ldr	r0, [r0, #0]
 80144ae:	b1d0      	cbz	r0, 80144e6 <rcl_send_request+0x42>
 80144b0:	f8d0 3108 	ldr.w	r3, [r0, #264]	@ 0x108
 80144b4:	b1bb      	cbz	r3, 80144e6 <rcl_send_request+0x42>
 80144b6:	460e      	mov	r6, r1
 80144b8:	b1d1      	cbz	r1, 80144f0 <rcl_send_request+0x4c>
 80144ba:	4615      	mov	r5, r2
 80144bc:	b1c2      	cbz	r2, 80144f0 <rcl_send_request+0x4c>
 80144be:	2105      	movs	r1, #5
 80144c0:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 80144c4:	f002 fe58 	bl	8017178 <__atomic_load_8>
 80144c8:	6823      	ldr	r3, [r4, #0]
 80144ca:	e9c5 0100 	strd	r0, r1, [r5]
 80144ce:	462a      	mov	r2, r5
 80144d0:	4631      	mov	r1, r6
 80144d2:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 80144d6:	f003 fd43 	bl	8017f60 <rmw_send_request>
 80144da:	4606      	mov	r6, r0
 80144dc:	b160      	cbz	r0, 80144f8 <rcl_send_request+0x54>
 80144de:	2601      	movs	r6, #1
 80144e0:	4630      	mov	r0, r6
 80144e2:	b002      	add	sp, #8
 80144e4:	bd70      	pop	{r4, r5, r6, pc}
 80144e6:	f44f 76fa 	mov.w	r6, #500	@ 0x1f4
 80144ea:	4630      	mov	r0, r6
 80144ec:	b002      	add	sp, #8
 80144ee:	bd70      	pop	{r4, r5, r6, pc}
 80144f0:	260b      	movs	r6, #11
 80144f2:	4630      	mov	r0, r6
 80144f4:	b002      	add	sp, #8
 80144f6:	bd70      	pop	{r4, r5, r6, pc}
 80144f8:	6820      	ldr	r0, [r4, #0]
 80144fa:	2105      	movs	r1, #5
 80144fc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014500:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 8014504:	9100      	str	r1, [sp, #0]
 8014506:	f002 fea3 	bl	8017250 <__atomic_exchange_8>
 801450a:	4630      	mov	r0, r6
 801450c:	b002      	add	sp, #8
 801450e:	bd70      	pop	{r4, r5, r6, pc}

08014510 <rcl_take_response>:
 8014510:	b570      	push	{r4, r5, r6, lr}
 8014512:	468e      	mov	lr, r1
 8014514:	460c      	mov	r4, r1
 8014516:	4616      	mov	r6, r2
 8014518:	4605      	mov	r5, r0
 801451a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801451e:	b08c      	sub	sp, #48	@ 0x30
 8014520:	f10d 0c18 	add.w	ip, sp, #24
 8014524:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014528:	e89e 0003 	ldmia.w	lr, {r0, r1}
 801452c:	e88c 0003 	stmia.w	ip, {r0, r1}
 8014530:	b35d      	cbz	r5, 801458a <rcl_take_response+0x7a>
 8014532:	682b      	ldr	r3, [r5, #0]
 8014534:	b34b      	cbz	r3, 801458a <rcl_take_response+0x7a>
 8014536:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 801453a:	b330      	cbz	r0, 801458a <rcl_take_response+0x7a>
 801453c:	b346      	cbz	r6, 8014590 <rcl_take_response+0x80>
 801453e:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 8014598 <rcl_take_response+0x88>
 8014542:	2300      	movs	r3, #0
 8014544:	f88d 3007 	strb.w	r3, [sp, #7]
 8014548:	4632      	mov	r2, r6
 801454a:	f10d 0307 	add.w	r3, sp, #7
 801454e:	a902      	add	r1, sp, #8
 8014550:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014554:	ed8d 7b04 	vstr	d7, [sp, #16]
 8014558:	f003 fe0a 	bl	8018170 <rmw_take_response>
 801455c:	4605      	mov	r5, r0
 801455e:	b9c8      	cbnz	r0, 8014594 <rcl_take_response+0x84>
 8014560:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8014564:	f240 13f5 	movw	r3, #501	@ 0x1f5
 8014568:	2a00      	cmp	r2, #0
 801456a:	bf08      	it	eq
 801456c:	461d      	moveq	r5, r3
 801456e:	f10d 0e18 	add.w	lr, sp, #24
 8014572:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014576:	46a4      	mov	ip, r4
 8014578:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801457c:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8014580:	e88c 0003 	stmia.w	ip, {r0, r1}
 8014584:	4628      	mov	r0, r5
 8014586:	b00c      	add	sp, #48	@ 0x30
 8014588:	bd70      	pop	{r4, r5, r6, pc}
 801458a:	f44f 75fa 	mov.w	r5, #500	@ 0x1f4
 801458e:	e7ee      	b.n	801456e <rcl_take_response+0x5e>
 8014590:	250b      	movs	r5, #11
 8014592:	e7ec      	b.n	801456e <rcl_take_response+0x5e>
 8014594:	2501      	movs	r5, #1
 8014596:	e7ea      	b.n	801456e <rcl_take_response+0x5e>
	...

080145a0 <rcl_client_is_valid>:
 80145a0:	b130      	cbz	r0, 80145b0 <rcl_client_is_valid+0x10>
 80145a2:	6800      	ldr	r0, [r0, #0]
 80145a4:	b120      	cbz	r0, 80145b0 <rcl_client_is_valid+0x10>
 80145a6:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 80145aa:	3800      	subs	r0, #0
 80145ac:	bf18      	it	ne
 80145ae:	2001      	movne	r0, #1
 80145b0:	4770      	bx	lr
 80145b2:	bf00      	nop

080145b4 <rcl_convert_rmw_ret_to_rcl_ret>:
 80145b4:	280b      	cmp	r0, #11
 80145b6:	dc0d      	bgt.n	80145d4 <rcl_convert_rmw_ret_to_rcl_ret+0x20>
 80145b8:	2800      	cmp	r0, #0
 80145ba:	db09      	blt.n	80145d0 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 80145bc:	280b      	cmp	r0, #11
 80145be:	d807      	bhi.n	80145d0 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 80145c0:	e8df f000 	tbb	[pc, r0]
 80145c4:	07060607 	.word	0x07060607
 80145c8:	06060606 	.word	0x06060606
 80145cc:	07070606 	.word	0x07070606
 80145d0:	2001      	movs	r0, #1
 80145d2:	4770      	bx	lr
 80145d4:	28cb      	cmp	r0, #203	@ 0xcb
 80145d6:	bf18      	it	ne
 80145d8:	2001      	movne	r0, #1
 80145da:	4770      	bx	lr

080145dc <rcl_get_zero_initialized_context>:
 80145dc:	4a03      	ldr	r2, [pc, #12]	@ (80145ec <rcl_get_zero_initialized_context+0x10>)
 80145de:	4603      	mov	r3, r0
 80145e0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80145e4:	e883 0003 	stmia.w	r3, {r0, r1}
 80145e8:	4618      	mov	r0, r3
 80145ea:	4770      	bx	lr
 80145ec:	0801cacc 	.word	0x0801cacc

080145f0 <rcl_context_is_valid>:
 80145f0:	b118      	cbz	r0, 80145fa <rcl_context_is_valid+0xa>
 80145f2:	6840      	ldr	r0, [r0, #4]
 80145f4:	3800      	subs	r0, #0
 80145f6:	bf18      	it	ne
 80145f8:	2001      	movne	r0, #1
 80145fa:	4770      	bx	lr

080145fc <__cleanup_context>:
 80145fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014600:	4606      	mov	r6, r0
 8014602:	6800      	ldr	r0, [r0, #0]
 8014604:	2300      	movs	r3, #0
 8014606:	6073      	str	r3, [r6, #4]
 8014608:	2800      	cmp	r0, #0
 801460a:	d049      	beq.n	80146a0 <__cleanup_context+0xa4>
 801460c:	6947      	ldr	r7, [r0, #20]
 801460e:	f8d0 8004 	ldr.w	r8, [r0, #4]
 8014612:	f8d0 9010 	ldr.w	r9, [r0, #16]
 8014616:	b137      	cbz	r7, 8014626 <__cleanup_context+0x2a>
 8014618:	3014      	adds	r0, #20
 801461a:	f7f8 fe2d 	bl	800d278 <rcl_init_options_fini>
 801461e:	4607      	mov	r7, r0
 8014620:	2800      	cmp	r0, #0
 8014622:	d144      	bne.n	80146ae <__cleanup_context+0xb2>
 8014624:	6830      	ldr	r0, [r6, #0]
 8014626:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8014628:	b143      	cbz	r3, 801463c <__cleanup_context+0x40>
 801462a:	3028      	adds	r0, #40	@ 0x28
 801462c:	f7fa fa90 	bl	800eb50 <rmw_context_fini>
 8014630:	b118      	cbz	r0, 801463a <__cleanup_context+0x3e>
 8014632:	2f00      	cmp	r7, #0
 8014634:	d03e      	beq.n	80146b4 <__cleanup_context+0xb8>
 8014636:	f7f9 ffc3 	bl	800e5c0 <rcutils_reset_error>
 801463a:	6830      	ldr	r0, [r6, #0]
 801463c:	6a03      	ldr	r3, [r0, #32]
 801463e:	b1db      	cbz	r3, 8014678 <__cleanup_context+0x7c>
 8014640:	e9d0 2c06 	ldrd	r2, ip, [r0, #24]
 8014644:	2a01      	cmp	r2, #1
 8014646:	f17c 0100 	sbcs.w	r1, ip, #0
 801464a:	db11      	blt.n	8014670 <__cleanup_context+0x74>
 801464c:	2400      	movs	r4, #0
 801464e:	4625      	mov	r5, r4
 8014650:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8014654:	4649      	mov	r1, r9
 8014656:	b1b8      	cbz	r0, 8014688 <__cleanup_context+0x8c>
 8014658:	47c0      	blx	r8
 801465a:	6833      	ldr	r3, [r6, #0]
 801465c:	e9d3 2c06 	ldrd	r2, ip, [r3, #24]
 8014660:	3401      	adds	r4, #1
 8014662:	f145 0500 	adc.w	r5, r5, #0
 8014666:	4294      	cmp	r4, r2
 8014668:	eb75 010c 	sbcs.w	r1, r5, ip
 801466c:	6a1b      	ldr	r3, [r3, #32]
 801466e:	dbef      	blt.n	8014650 <__cleanup_context+0x54>
 8014670:	4618      	mov	r0, r3
 8014672:	4649      	mov	r1, r9
 8014674:	47c0      	blx	r8
 8014676:	6830      	ldr	r0, [r6, #0]
 8014678:	4649      	mov	r1, r9
 801467a:	47c0      	blx	r8
 801467c:	2300      	movs	r3, #0
 801467e:	e9c6 3300 	strd	r3, r3, [r6]
 8014682:	4638      	mov	r0, r7
 8014684:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014688:	3401      	adds	r4, #1
 801468a:	f145 0500 	adc.w	r5, r5, #0
 801468e:	4294      	cmp	r4, r2
 8014690:	eb75 010c 	sbcs.w	r1, r5, ip
 8014694:	dbdc      	blt.n	8014650 <__cleanup_context+0x54>
 8014696:	4618      	mov	r0, r3
 8014698:	4649      	mov	r1, r9
 801469a:	47c0      	blx	r8
 801469c:	6830      	ldr	r0, [r6, #0]
 801469e:	e7eb      	b.n	8014678 <__cleanup_context+0x7c>
 80146a0:	4607      	mov	r7, r0
 80146a2:	2300      	movs	r3, #0
 80146a4:	e9c6 3300 	strd	r3, r3, [r6]
 80146a8:	4638      	mov	r0, r7
 80146aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80146ae:	f7f9 ff87 	bl	800e5c0 <rcutils_reset_error>
 80146b2:	e7b7      	b.n	8014624 <__cleanup_context+0x28>
 80146b4:	f7ff ff7e 	bl	80145b4 <rcl_convert_rmw_ret_to_rcl_ret>
 80146b8:	4607      	mov	r7, r0
 80146ba:	e7bc      	b.n	8014636 <__cleanup_context+0x3a>

080146bc <rcl_init>:
 80146bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80146c0:	1e05      	subs	r5, r0, #0
 80146c2:	b09e      	sub	sp, #120	@ 0x78
 80146c4:	460e      	mov	r6, r1
 80146c6:	4690      	mov	r8, r2
 80146c8:	461f      	mov	r7, r3
 80146ca:	f340 809c 	ble.w	8014806 <rcl_init+0x14a>
 80146ce:	2900      	cmp	r1, #0
 80146d0:	f000 809c 	beq.w	801480c <rcl_init+0x150>
 80146d4:	f1a1 0e04 	sub.w	lr, r1, #4
 80146d8:	f04f 0c00 	mov.w	ip, #0
 80146dc:	f85e 4f04 	ldr.w	r4, [lr, #4]!
 80146e0:	f10c 0c01 	add.w	ip, ip, #1
 80146e4:	2c00      	cmp	r4, #0
 80146e6:	f000 8091 	beq.w	801480c <rcl_init+0x150>
 80146ea:	4565      	cmp	r5, ip
 80146ec:	d1f6      	bne.n	80146dc <rcl_init+0x20>
 80146ee:	f1b8 0f00 	cmp.w	r8, #0
 80146f2:	f000 808b 	beq.w	801480c <rcl_init+0x150>
 80146f6:	f8d8 4000 	ldr.w	r4, [r8]
 80146fa:	2c00      	cmp	r4, #0
 80146fc:	f000 8086 	beq.w	801480c <rcl_init+0x150>
 8014700:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014702:	f10d 0c64 	add.w	ip, sp, #100	@ 0x64
 8014706:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801470a:	6823      	ldr	r3, [r4, #0]
 801470c:	f8cc 3000 	str.w	r3, [ip]
 8014710:	a819      	add	r0, sp, #100	@ 0x64
 8014712:	f7f9 ff2f 	bl	800e574 <rcutils_allocator_is_valid>
 8014716:	2800      	cmp	r0, #0
 8014718:	d078      	beq.n	801480c <rcl_init+0x150>
 801471a:	2f00      	cmp	r7, #0
 801471c:	d076      	beq.n	801480c <rcl_init+0x150>
 801471e:	683b      	ldr	r3, [r7, #0]
 8014720:	2b00      	cmp	r3, #0
 8014722:	d178      	bne.n	8014816 <rcl_init+0x15a>
 8014724:	e9dd 321c 	ldrd	r3, r2, [sp, #112]	@ 0x70
 8014728:	2178      	movs	r1, #120	@ 0x78
 801472a:	2001      	movs	r0, #1
 801472c:	4798      	blx	r3
 801472e:	4604      	mov	r4, r0
 8014730:	6038      	str	r0, [r7, #0]
 8014732:	2800      	cmp	r0, #0
 8014734:	f000 80b6 	beq.w	80148a4 <rcl_init+0x1e8>
 8014738:	a802      	add	r0, sp, #8
 801473a:	f003 f86d 	bl	8017818 <rmw_get_zero_initialized_context>
 801473e:	a902      	add	r1, sp, #8
 8014740:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8014744:	2250      	movs	r2, #80	@ 0x50
 8014746:	ac19      	add	r4, sp, #100	@ 0x64
 8014748:	f005 ff5d 	bl	801a606 <memcpy>
 801474c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801474e:	f8d7 e000 	ldr.w	lr, [r7]
 8014752:	46f4      	mov	ip, lr
 8014754:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014758:	6823      	ldr	r3, [r4, #0]
 801475a:	f8cc 3000 	str.w	r3, [ip]
 801475e:	f10e 0114 	add.w	r1, lr, #20
 8014762:	4640      	mov	r0, r8
 8014764:	f7f8 fdb2 	bl	800d2cc <rcl_init_options_copy>
 8014768:	4604      	mov	r4, r0
 801476a:	2800      	cmp	r0, #0
 801476c:	d144      	bne.n	80147f8 <rcl_init+0x13c>
 801476e:	f8d7 9000 	ldr.w	r9, [r7]
 8014772:	ea4f 78e5 	mov.w	r8, r5, asr #31
 8014776:	f8c9 0020 	str.w	r0, [r9, #32]
 801477a:	f8c9 5018 	str.w	r5, [r9, #24]
 801477e:	f8c9 801c 	str.w	r8, [r9, #28]
 8014782:	2d00      	cmp	r5, #0
 8014784:	d04e      	beq.n	8014824 <rcl_init+0x168>
 8014786:	2e00      	cmp	r6, #0
 8014788:	d04c      	beq.n	8014824 <rcl_init+0x168>
 801478a:	e9dd 321c 	ldrd	r3, r2, [sp, #112]	@ 0x70
 801478e:	2104      	movs	r1, #4
 8014790:	4628      	mov	r0, r5
 8014792:	4798      	blx	r3
 8014794:	f8c9 0020 	str.w	r0, [r9, #32]
 8014798:	f8d7 9000 	ldr.w	r9, [r7]
 801479c:	f8d9 3020 	ldr.w	r3, [r9, #32]
 80147a0:	46ca      	mov	sl, r9
 80147a2:	b343      	cbz	r3, 80147f6 <rcl_init+0x13a>
 80147a4:	2d01      	cmp	r5, #1
 80147a6:	f178 0300 	sbcs.w	r3, r8, #0
 80147aa:	db3b      	blt.n	8014824 <rcl_init+0x168>
 80147ac:	2400      	movs	r4, #0
 80147ae:	3e04      	subs	r6, #4
 80147b0:	46a1      	mov	r9, r4
 80147b2:	e00b      	b.n	80147cc <rcl_init+0x110>
 80147b4:	6831      	ldr	r1, [r6, #0]
 80147b6:	f005 ff26 	bl	801a606 <memcpy>
 80147ba:	3401      	adds	r4, #1
 80147bc:	f149 0900 	adc.w	r9, r9, #0
 80147c0:	45c8      	cmp	r8, r9
 80147c2:	bf08      	it	eq
 80147c4:	42a5      	cmpeq	r5, r4
 80147c6:	d02b      	beq.n	8014820 <rcl_init+0x164>
 80147c8:	f8d7 a000 	ldr.w	sl, [r7]
 80147cc:	f856 0f04 	ldr.w	r0, [r6, #4]!
 80147d0:	f7eb fd30 	bl	8000234 <strlen>
 80147d4:	1c42      	adds	r2, r0, #1
 80147d6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80147d8:	991d      	ldr	r1, [sp, #116]	@ 0x74
 80147da:	f8da a020 	ldr.w	sl, [sl, #32]
 80147de:	9201      	str	r2, [sp, #4]
 80147e0:	4610      	mov	r0, r2
 80147e2:	4798      	blx	r3
 80147e4:	683b      	ldr	r3, [r7, #0]
 80147e6:	f84a 0024 	str.w	r0, [sl, r4, lsl #2]
 80147ea:	6a1b      	ldr	r3, [r3, #32]
 80147ec:	9a01      	ldr	r2, [sp, #4]
 80147ee:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80147f2:	2800      	cmp	r0, #0
 80147f4:	d1de      	bne.n	80147b4 <rcl_init+0xf8>
 80147f6:	240a      	movs	r4, #10
 80147f8:	4638      	mov	r0, r7
 80147fa:	f7ff feff 	bl	80145fc <__cleanup_context>
 80147fe:	4620      	mov	r0, r4
 8014800:	b01e      	add	sp, #120	@ 0x78
 8014802:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014806:	2900      	cmp	r1, #0
 8014808:	f43f af71 	beq.w	80146ee <rcl_init+0x32>
 801480c:	240b      	movs	r4, #11
 801480e:	4620      	mov	r0, r4
 8014810:	b01e      	add	sp, #120	@ 0x78
 8014812:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014816:	2464      	movs	r4, #100	@ 0x64
 8014818:	4620      	mov	r0, r4
 801481a:	b01e      	add	sp, #120	@ 0x78
 801481c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014820:	f8d7 9000 	ldr.w	r9, [r7]
 8014824:	4926      	ldr	r1, [pc, #152]	@ (80148c0 <rcl_init+0x204>)
 8014826:	680b      	ldr	r3, [r1, #0]
 8014828:	3301      	adds	r3, #1
 801482a:	d036      	beq.n	801489a <rcl_init+0x1de>
 801482c:	600b      	str	r3, [r1, #0]
 801482e:	461a      	mov	r2, r3
 8014830:	2400      	movs	r4, #0
 8014832:	f8d9 0014 	ldr.w	r0, [r9, #20]
 8014836:	607b      	str	r3, [r7, #4]
 8014838:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 801483a:	3301      	adds	r3, #1
 801483c:	e9c0 2406 	strd	r2, r4, [r0, #24]
 8014840:	d034      	beq.n	80148ac <rcl_init+0x1f0>
 8014842:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
 8014846:	b93b      	cbnz	r3, 8014858 <rcl_init+0x19c>
 8014848:	3030      	adds	r0, #48	@ 0x30
 801484a:	f000 f83b 	bl	80148c4 <rcl_get_localhost_only>
 801484e:	4604      	mov	r4, r0
 8014850:	2800      	cmp	r0, #0
 8014852:	d1d1      	bne.n	80147f8 <rcl_init+0x13c>
 8014854:	683b      	ldr	r3, [r7, #0]
 8014856:	6958      	ldr	r0, [r3, #20]
 8014858:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 801485a:	aa18      	add	r2, sp, #96	@ 0x60
 801485c:	a917      	add	r1, sp, #92	@ 0x5c
 801485e:	f001 f925 	bl	8015aac <rcl_validate_enclave_name>
 8014862:	4604      	mov	r4, r0
 8014864:	2800      	cmp	r0, #0
 8014866:	d1c7      	bne.n	80147f8 <rcl_init+0x13c>
 8014868:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801486a:	b9eb      	cbnz	r3, 80148a8 <rcl_init+0x1ec>
 801486c:	6839      	ldr	r1, [r7, #0]
 801486e:	694b      	ldr	r3, [r1, #20]
 8014870:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8014872:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8014876:	f000 fb3f 	bl	8014ef8 <rcl_get_security_options_from_environment>
 801487a:	4604      	mov	r4, r0
 801487c:	2800      	cmp	r0, #0
 801487e:	d1bb      	bne.n	80147f8 <rcl_init+0x13c>
 8014880:	6839      	ldr	r1, [r7, #0]
 8014882:	6948      	ldr	r0, [r1, #20]
 8014884:	3128      	adds	r1, #40	@ 0x28
 8014886:	3018      	adds	r0, #24
 8014888:	f7fa f82c 	bl	800e8e4 <rmw_init>
 801488c:	4604      	mov	r4, r0
 801488e:	2800      	cmp	r0, #0
 8014890:	d0bd      	beq.n	801480e <rcl_init+0x152>
 8014892:	f7ff fe8f 	bl	80145b4 <rcl_convert_rmw_ret_to_rcl_ret>
 8014896:	4604      	mov	r4, r0
 8014898:	e7ae      	b.n	80147f8 <rcl_init+0x13c>
 801489a:	2201      	movs	r2, #1
 801489c:	461c      	mov	r4, r3
 801489e:	600a      	str	r2, [r1, #0]
 80148a0:	4613      	mov	r3, r2
 80148a2:	e7c6      	b.n	8014832 <rcl_init+0x176>
 80148a4:	240a      	movs	r4, #10
 80148a6:	e7b2      	b.n	801480e <rcl_init+0x152>
 80148a8:	2401      	movs	r4, #1
 80148aa:	e7a5      	b.n	80147f8 <rcl_init+0x13c>
 80148ac:	3024      	adds	r0, #36	@ 0x24
 80148ae:	f004 fce9 	bl	8019284 <rcl_get_default_domain_id>
 80148b2:	4604      	mov	r4, r0
 80148b4:	2800      	cmp	r0, #0
 80148b6:	d19f      	bne.n	80147f8 <rcl_init+0x13c>
 80148b8:	683b      	ldr	r3, [r7, #0]
 80148ba:	6958      	ldr	r0, [r3, #20]
 80148bc:	e7c1      	b.n	8014842 <rcl_init+0x186>
 80148be:	bf00      	nop
 80148c0:	2000b9d0 	.word	0x2000b9d0

080148c4 <rcl_get_localhost_only>:
 80148c4:	b510      	push	{r4, lr}
 80148c6:	b082      	sub	sp, #8
 80148c8:	2300      	movs	r3, #0
 80148ca:	9301      	str	r3, [sp, #4]
 80148cc:	b1b8      	cbz	r0, 80148fe <rcl_get_localhost_only+0x3a>
 80148ce:	4604      	mov	r4, r0
 80148d0:	a901      	add	r1, sp, #4
 80148d2:	480c      	ldr	r0, [pc, #48]	@ (8014904 <rcl_get_localhost_only+0x40>)
 80148d4:	f002 fcf4 	bl	80172c0 <rcutils_get_env>
 80148d8:	b110      	cbz	r0, 80148e0 <rcl_get_localhost_only+0x1c>
 80148da:	2001      	movs	r0, #1
 80148dc:	b002      	add	sp, #8
 80148de:	bd10      	pop	{r4, pc}
 80148e0:	9b01      	ldr	r3, [sp, #4]
 80148e2:	b113      	cbz	r3, 80148ea <rcl_get_localhost_only+0x26>
 80148e4:	781a      	ldrb	r2, [r3, #0]
 80148e6:	2a31      	cmp	r2, #49	@ 0x31
 80148e8:	d004      	beq.n	80148f4 <rcl_get_localhost_only+0x30>
 80148ea:	2302      	movs	r3, #2
 80148ec:	2000      	movs	r0, #0
 80148ee:	7023      	strb	r3, [r4, #0]
 80148f0:	b002      	add	sp, #8
 80148f2:	bd10      	pop	{r4, pc}
 80148f4:	785b      	ldrb	r3, [r3, #1]
 80148f6:	2b00      	cmp	r3, #0
 80148f8:	d1f7      	bne.n	80148ea <rcl_get_localhost_only+0x26>
 80148fa:	2301      	movs	r3, #1
 80148fc:	e7f6      	b.n	80148ec <rcl_get_localhost_only+0x28>
 80148fe:	200b      	movs	r0, #11
 8014900:	b002      	add	sp, #8
 8014902:	bd10      	pop	{r4, pc}
 8014904:	0801cad4 	.word	0x0801cad4

08014908 <rcl_get_zero_initialized_node>:
 8014908:	4a03      	ldr	r2, [pc, #12]	@ (8014918 <rcl_get_zero_initialized_node+0x10>)
 801490a:	4603      	mov	r3, r0
 801490c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8014910:	e883 0003 	stmia.w	r3, {r0, r1}
 8014914:	4618      	mov	r0, r3
 8014916:	4770      	bx	lr
 8014918:	0801caf0 	.word	0x0801caf0

0801491c <rcl_node_init>:
 801491c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014920:	b0a9      	sub	sp, #164	@ 0xa4
 8014922:	4604      	mov	r4, r0
 8014924:	f8dd 80c8 	ldr.w	r8, [sp, #200]	@ 0xc8
 8014928:	a823      	add	r0, sp, #140	@ 0x8c
 801492a:	460e      	mov	r6, r1
 801492c:	4615      	mov	r5, r2
 801492e:	461f      	mov	r7, r3
 8014930:	f004 ff1c 	bl	801976c <rcl_guard_condition_get_default_options>
 8014934:	f1b8 0f00 	cmp.w	r8, #0
 8014938:	f000 80e6 	beq.w	8014b08 <rcl_node_init+0x1ec>
 801493c:	4640      	mov	r0, r8
 801493e:	f7f9 fe19 	bl	800e574 <rcutils_allocator_is_valid>
 8014942:	2800      	cmp	r0, #0
 8014944:	f000 80e0 	beq.w	8014b08 <rcl_node_init+0x1ec>
 8014948:	2e00      	cmp	r6, #0
 801494a:	f000 80dd 	beq.w	8014b08 <rcl_node_init+0x1ec>
 801494e:	2d00      	cmp	r5, #0
 8014950:	f000 80da 	beq.w	8014b08 <rcl_node_init+0x1ec>
 8014954:	2c00      	cmp	r4, #0
 8014956:	f000 80d7 	beq.w	8014b08 <rcl_node_init+0x1ec>
 801495a:	f8d4 9004 	ldr.w	r9, [r4, #4]
 801495e:	f1b9 0f00 	cmp.w	r9, #0
 8014962:	f040 80fd 	bne.w	8014b60 <rcl_node_init+0x244>
 8014966:	2f00      	cmp	r7, #0
 8014968:	f000 80ce 	beq.w	8014b08 <rcl_node_init+0x1ec>
 801496c:	4638      	mov	r0, r7
 801496e:	f7ff fe3f 	bl	80145f0 <rcl_context_is_valid>
 8014972:	4682      	mov	sl, r0
 8014974:	2800      	cmp	r0, #0
 8014976:	f000 80cd 	beq.w	8014b14 <rcl_node_init+0x1f8>
 801497a:	464a      	mov	r2, r9
 801497c:	a922      	add	r1, sp, #136	@ 0x88
 801497e:	4630      	mov	r0, r6
 8014980:	f8cd 9088 	str.w	r9, [sp, #136]	@ 0x88
 8014984:	f003 f8c6 	bl	8017b14 <rmw_validate_node_name>
 8014988:	4681      	mov	r9, r0
 801498a:	2800      	cmp	r0, #0
 801498c:	f040 80be 	bne.w	8014b0c <rcl_node_init+0x1f0>
 8014990:	9822      	ldr	r0, [sp, #136]	@ 0x88
 8014992:	2800      	cmp	r0, #0
 8014994:	f040 80f0 	bne.w	8014b78 <rcl_node_init+0x25c>
 8014998:	4628      	mov	r0, r5
 801499a:	f7eb fc4b 	bl	8000234 <strlen>
 801499e:	2800      	cmp	r0, #0
 80149a0:	f040 80bb 	bne.w	8014b1a <rcl_node_init+0x1fe>
 80149a4:	4d7c      	ldr	r5, [pc, #496]	@ (8014b98 <rcl_node_init+0x27c>)
 80149a6:	a922      	add	r1, sp, #136	@ 0x88
 80149a8:	2200      	movs	r2, #0
 80149aa:	4628      	mov	r0, r5
 80149ac:	f003 f894 	bl	8017ad8 <rmw_validate_namespace>
 80149b0:	4681      	mov	r9, r0
 80149b2:	2800      	cmp	r0, #0
 80149b4:	f040 80aa 	bne.w	8014b0c <rcl_node_init+0x1f0>
 80149b8:	4682      	mov	sl, r0
 80149ba:	9822      	ldr	r0, [sp, #136]	@ 0x88
 80149bc:	2800      	cmp	r0, #0
 80149be:	f040 80e0 	bne.w	8014b82 <rcl_node_init+0x266>
 80149c2:	f8d8 3000 	ldr.w	r3, [r8]
 80149c6:	f8d8 1010 	ldr.w	r1, [r8, #16]
 80149ca:	2078      	movs	r0, #120	@ 0x78
 80149cc:	4798      	blx	r3
 80149ce:	4681      	mov	r9, r0
 80149d0:	6060      	str	r0, [r4, #4]
 80149d2:	2800      	cmp	r0, #0
 80149d4:	f000 80ca 	beq.w	8014b6c <rcl_node_init+0x250>
 80149d8:	2200      	movs	r2, #0
 80149da:	2300      	movs	r3, #0
 80149dc:	e9c9 231a 	strd	r2, r3, [r9, #104]	@ 0x68
 80149e0:	e9c9 231c 	strd	r2, r3, [r9, #112]	@ 0x70
 80149e4:	a808      	add	r0, sp, #32
 80149e6:	f000 f907 	bl	8014bf8 <rcl_node_get_default_options>
 80149ea:	a908      	add	r1, sp, #32
 80149ec:	4648      	mov	r0, r9
 80149ee:	2268      	movs	r2, #104	@ 0x68
 80149f0:	f005 fe09 	bl	801a606 <memcpy>
 80149f4:	6861      	ldr	r1, [r4, #4]
 80149f6:	6027      	str	r7, [r4, #0]
 80149f8:	4640      	mov	r0, r8
 80149fa:	f000 f90b 	bl	8014c14 <rcl_node_options_copy>
 80149fe:	2800      	cmp	r0, #0
 8014a00:	d158      	bne.n	8014ab4 <rcl_node_init+0x198>
 8014a02:	4628      	mov	r0, r5
 8014a04:	f7eb fc16 	bl	8000234 <strlen>
 8014a08:	4428      	add	r0, r5
 8014a0a:	f810 3c01 	ldrb.w	r3, [r0, #-1]
 8014a0e:	e9cd 5603 	strd	r5, r6, [sp, #12]
 8014a12:	2b2f      	cmp	r3, #47	@ 0x2f
 8014a14:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8014a18:	9300      	str	r3, [sp, #0]
 8014a1a:	bf0c      	ite	eq
 8014a1c:	4b5f      	ldreq	r3, [pc, #380]	@ (8014b9c <rcl_node_init+0x280>)
 8014a1e:	4b60      	ldrne	r3, [pc, #384]	@ (8014ba0 <rcl_node_init+0x284>)
 8014a20:	9302      	str	r3, [sp, #8]
 8014a22:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8014a26:	9301      	str	r3, [sp, #4]
 8014a28:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 8014a2c:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8014a30:	f002 fc6e 	bl	8017310 <rcutils_format_string_limit>
 8014a34:	6823      	ldr	r3, [r4, #0]
 8014a36:	f8c9 0074 	str.w	r0, [r9, #116]	@ 0x74
 8014a3a:	6818      	ldr	r0, [r3, #0]
 8014a3c:	4631      	mov	r1, r6
 8014a3e:	3028      	adds	r0, #40	@ 0x28
 8014a40:	462a      	mov	r2, r5
 8014a42:	6866      	ldr	r6, [r4, #4]
 8014a44:	f7fa f930 	bl	800eca8 <rmw_create_node>
 8014a48:	6863      	ldr	r3, [r4, #4]
 8014a4a:	66b0      	str	r0, [r6, #104]	@ 0x68
 8014a4c:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 8014a4e:	2800      	cmp	r0, #0
 8014a50:	d032      	beq.n	8014ab8 <rcl_node_init+0x19c>
 8014a52:	f7fa f9bd 	bl	800edd0 <rmw_node_get_graph_guard_condition>
 8014a56:	4681      	mov	r9, r0
 8014a58:	b360      	cbz	r0, 8014ab4 <rcl_node_init+0x198>
 8014a5a:	f8d8 3000 	ldr.w	r3, [r8]
 8014a5e:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8014a62:	6866      	ldr	r6, [r4, #4]
 8014a64:	2008      	movs	r0, #8
 8014a66:	4798      	blx	r3
 8014a68:	6863      	ldr	r3, [r4, #4]
 8014a6a:	66f0      	str	r0, [r6, #108]	@ 0x6c
 8014a6c:	f8d3 b06c 	ldr.w	fp, [r3, #108]	@ 0x6c
 8014a70:	f1bb 0f00 	cmp.w	fp, #0
 8014a74:	d020      	beq.n	8014ab8 <rcl_node_init+0x19c>
 8014a76:	a806      	add	r0, sp, #24
 8014a78:	f004 fd9c 	bl	80195b4 <rcl_get_zero_initialized_guard_condition>
 8014a7c:	a806      	add	r0, sp, #24
 8014a7e:	c803      	ldmia	r0, {r0, r1}
 8014a80:	6863      	ldr	r3, [r4, #4]
 8014a82:	46c4      	mov	ip, r8
 8014a84:	f8d3 e06c 	ldr.w	lr, [r3, #108]	@ 0x6c
 8014a88:	e88b 0003 	stmia.w	fp, {r0, r1}
 8014a8c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014a90:	ae23      	add	r6, sp, #140	@ 0x8c
 8014a92:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8014a94:	f8dc 3000 	ldr.w	r3, [ip]
 8014a98:	6033      	str	r3, [r6, #0]
 8014a9a:	ab28      	add	r3, sp, #160	@ 0xa0
 8014a9c:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 8014aa0:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8014aa4:	4649      	mov	r1, r9
 8014aa6:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8014aa8:	463a      	mov	r2, r7
 8014aaa:	4670      	mov	r0, lr
 8014aac:	f004 fdd8 	bl	8019660 <rcl_guard_condition_init_from_rmw>
 8014ab0:	4681      	mov	r9, r0
 8014ab2:	b328      	cbz	r0, 8014b00 <rcl_node_init+0x1e4>
 8014ab4:	6863      	ldr	r3, [r4, #4]
 8014ab6:	b1f3      	cbz	r3, 8014af6 <rcl_node_init+0x1da>
 8014ab8:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8014aba:	b128      	cbz	r0, 8014ac8 <rcl_node_init+0x1ac>
 8014abc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8014ac0:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8014ac4:	4798      	blx	r3
 8014ac6:	6863      	ldr	r3, [r4, #4]
 8014ac8:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 8014aca:	b110      	cbz	r0, 8014ad2 <rcl_node_init+0x1b6>
 8014acc:	f7fa f904 	bl	800ecd8 <rmw_destroy_node>
 8014ad0:	6863      	ldr	r3, [r4, #4]
 8014ad2:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8014ad4:	b148      	cbz	r0, 8014aea <rcl_node_init+0x1ce>
 8014ad6:	f004 fe23 	bl	8019720 <rcl_guard_condition_fini>
 8014ada:	6863      	ldr	r3, [r4, #4]
 8014adc:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8014ae0:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8014ae2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8014ae6:	4798      	blx	r3
 8014ae8:	6863      	ldr	r3, [r4, #4]
 8014aea:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8014aee:	4618      	mov	r0, r3
 8014af0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8014af4:	4798      	blx	r3
 8014af6:	2300      	movs	r3, #0
 8014af8:	e9c4 3300 	strd	r3, r3, [r4]
 8014afc:	f04f 0901 	mov.w	r9, #1
 8014b00:	f1ba 0f00 	cmp.w	sl, #0
 8014b04:	d125      	bne.n	8014b52 <rcl_node_init+0x236>
 8014b06:	e001      	b.n	8014b0c <rcl_node_init+0x1f0>
 8014b08:	f04f 090b 	mov.w	r9, #11
 8014b0c:	4648      	mov	r0, r9
 8014b0e:	b029      	add	sp, #164	@ 0xa4
 8014b10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014b14:	f04f 0965 	mov.w	r9, #101	@ 0x65
 8014b18:	e7f8      	b.n	8014b0c <rcl_node_init+0x1f0>
 8014b1a:	782b      	ldrb	r3, [r5, #0]
 8014b1c:	2b2f      	cmp	r3, #47	@ 0x2f
 8014b1e:	f43f af42 	beq.w	80149a6 <rcl_node_init+0x8a>
 8014b22:	9503      	str	r5, [sp, #12]
 8014b24:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8014b28:	9300      	str	r3, [sp, #0]
 8014b2a:	4b1e      	ldr	r3, [pc, #120]	@ (8014ba4 <rcl_node_init+0x288>)
 8014b2c:	9302      	str	r3, [sp, #8]
 8014b2e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8014b32:	9301      	str	r3, [sp, #4]
 8014b34:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 8014b38:	f002 fbea 	bl	8017310 <rcutils_format_string_limit>
 8014b3c:	4605      	mov	r5, r0
 8014b3e:	b340      	cbz	r0, 8014b92 <rcl_node_init+0x276>
 8014b40:	2200      	movs	r2, #0
 8014b42:	a922      	add	r1, sp, #136	@ 0x88
 8014b44:	9222      	str	r2, [sp, #136]	@ 0x88
 8014b46:	f002 ffc7 	bl	8017ad8 <rmw_validate_namespace>
 8014b4a:	4681      	mov	r9, r0
 8014b4c:	2800      	cmp	r0, #0
 8014b4e:	f43f af34 	beq.w	80149ba <rcl_node_init+0x9e>
 8014b52:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8014b56:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8014b5a:	4628      	mov	r0, r5
 8014b5c:	4798      	blx	r3
 8014b5e:	e7d5      	b.n	8014b0c <rcl_node_init+0x1f0>
 8014b60:	f04f 0964 	mov.w	r9, #100	@ 0x64
 8014b64:	4648      	mov	r0, r9
 8014b66:	b029      	add	sp, #164	@ 0xa4
 8014b68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014b6c:	f04f 090a 	mov.w	r9, #10
 8014b70:	f1ba 0f00 	cmp.w	sl, #0
 8014b74:	d1ed      	bne.n	8014b52 <rcl_node_init+0x236>
 8014b76:	e7c9      	b.n	8014b0c <rcl_node_init+0x1f0>
 8014b78:	f003 f81e 	bl	8017bb8 <rmw_node_name_validation_result_string>
 8014b7c:	f04f 09c9 	mov.w	r9, #201	@ 0xc9
 8014b80:	e7c4      	b.n	8014b0c <rcl_node_init+0x1f0>
 8014b82:	f002 ffbb 	bl	8017afc <rmw_namespace_validation_result_string>
 8014b86:	f04f 09ca 	mov.w	r9, #202	@ 0xca
 8014b8a:	f1ba 0f00 	cmp.w	sl, #0
 8014b8e:	d1e0      	bne.n	8014b52 <rcl_node_init+0x236>
 8014b90:	e7bc      	b.n	8014b0c <rcl_node_init+0x1f0>
 8014b92:	f04f 090a 	mov.w	r9, #10
 8014b96:	e7b9      	b.n	8014b0c <rcl_node_init+0x1f0>
 8014b98:	0801c29c 	.word	0x0801c29c
 8014b9c:	0801c2c4 	.word	0x0801c2c4
 8014ba0:	0801c2a0 	.word	0x0801c2a0
 8014ba4:	0801caec 	.word	0x0801caec

08014ba8 <rcl_node_is_valid>:
 8014ba8:	b130      	cbz	r0, 8014bb8 <rcl_node_is_valid+0x10>
 8014baa:	6843      	ldr	r3, [r0, #4]
 8014bac:	b123      	cbz	r3, 8014bb8 <rcl_node_is_valid+0x10>
 8014bae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8014bb0:	b113      	cbz	r3, 8014bb8 <rcl_node_is_valid+0x10>
 8014bb2:	6800      	ldr	r0, [r0, #0]
 8014bb4:	f7ff bd1c 	b.w	80145f0 <rcl_context_is_valid>
 8014bb8:	2000      	movs	r0, #0
 8014bba:	4770      	bx	lr

08014bbc <rcl_node_get_name>:
 8014bbc:	b120      	cbz	r0, 8014bc8 <rcl_node_get_name+0xc>
 8014bbe:	6840      	ldr	r0, [r0, #4]
 8014bc0:	b110      	cbz	r0, 8014bc8 <rcl_node_get_name+0xc>
 8014bc2:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8014bc4:	b100      	cbz	r0, 8014bc8 <rcl_node_get_name+0xc>
 8014bc6:	6880      	ldr	r0, [r0, #8]
 8014bc8:	4770      	bx	lr
 8014bca:	bf00      	nop

08014bcc <rcl_node_get_namespace>:
 8014bcc:	b120      	cbz	r0, 8014bd8 <rcl_node_get_namespace+0xc>
 8014bce:	6840      	ldr	r0, [r0, #4]
 8014bd0:	b110      	cbz	r0, 8014bd8 <rcl_node_get_namespace+0xc>
 8014bd2:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8014bd4:	b100      	cbz	r0, 8014bd8 <rcl_node_get_namespace+0xc>
 8014bd6:	68c0      	ldr	r0, [r0, #12]
 8014bd8:	4770      	bx	lr
 8014bda:	bf00      	nop

08014bdc <rcl_node_get_options>:
 8014bdc:	b128      	cbz	r0, 8014bea <rcl_node_get_options+0xe>
 8014bde:	6840      	ldr	r0, [r0, #4]
 8014be0:	b118      	cbz	r0, 8014bea <rcl_node_get_options+0xe>
 8014be2:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 8014be4:	2b00      	cmp	r3, #0
 8014be6:	bf08      	it	eq
 8014be8:	2000      	moveq	r0, #0
 8014bea:	4770      	bx	lr

08014bec <rcl_node_get_rmw_handle>:
 8014bec:	b110      	cbz	r0, 8014bf4 <rcl_node_get_rmw_handle+0x8>
 8014bee:	6840      	ldr	r0, [r0, #4]
 8014bf0:	b100      	cbz	r0, 8014bf4 <rcl_node_get_rmw_handle+0x8>
 8014bf2:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8014bf4:	4770      	bx	lr
 8014bf6:	bf00      	nop

08014bf8 <rcl_node_get_default_options>:
 8014bf8:	b510      	push	{r4, lr}
 8014bfa:	2268      	movs	r2, #104	@ 0x68
 8014bfc:	4604      	mov	r4, r0
 8014bfe:	2100      	movs	r1, #0
 8014c00:	f005 fc38 	bl	801a474 <memset>
 8014c04:	4620      	mov	r0, r4
 8014c06:	f7f9 fca7 	bl	800e558 <rcutils_get_default_allocator>
 8014c0a:	2301      	movs	r3, #1
 8014c0c:	7523      	strb	r3, [r4, #20]
 8014c0e:	4620      	mov	r0, r4
 8014c10:	bd10      	pop	{r4, pc}
 8014c12:	bf00      	nop

08014c14 <rcl_node_options_copy>:
 8014c14:	b1d0      	cbz	r0, 8014c4c <rcl_node_options_copy+0x38>
 8014c16:	b570      	push	{r4, r5, r6, lr}
 8014c18:	460c      	mov	r4, r1
 8014c1a:	b1a9      	cbz	r1, 8014c48 <rcl_node_options_copy+0x34>
 8014c1c:	4288      	cmp	r0, r1
 8014c1e:	4684      	mov	ip, r0
 8014c20:	d012      	beq.n	8014c48 <rcl_node_options_copy+0x34>
 8014c22:	4605      	mov	r5, r0
 8014c24:	8a86      	ldrh	r6, [r0, #20]
 8014c26:	468e      	mov	lr, r1
 8014c28:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8014c2a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014c2e:	682b      	ldr	r3, [r5, #0]
 8014c30:	f8ce 3000 	str.w	r3, [lr]
 8014c34:	f10c 0118 	add.w	r1, ip, #24
 8014c38:	2250      	movs	r2, #80	@ 0x50
 8014c3a:	82a6      	strh	r6, [r4, #20]
 8014c3c:	f104 0018 	add.w	r0, r4, #24
 8014c40:	f005 fce1 	bl	801a606 <memcpy>
 8014c44:	2000      	movs	r0, #0
 8014c46:	bd70      	pop	{r4, r5, r6, pc}
 8014c48:	200b      	movs	r0, #11
 8014c4a:	bd70      	pop	{r4, r5, r6, pc}
 8014c4c:	200b      	movs	r0, #11
 8014c4e:	4770      	bx	lr

08014c50 <rcl_node_resolve_name>:
 8014c50:	b082      	sub	sp, #8
 8014c52:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014c56:	b091      	sub	sp, #68	@ 0x44
 8014c58:	ac1a      	add	r4, sp, #104	@ 0x68
 8014c5a:	e884 000c 	stmia.w	r4, {r2, r3}
 8014c5e:	f89d 807c 	ldrb.w	r8, [sp, #124]	@ 0x7c
 8014c62:	2800      	cmp	r0, #0
 8014c64:	d03b      	beq.n	8014cde <rcl_node_resolve_name+0x8e>
 8014c66:	460c      	mov	r4, r1
 8014c68:	4605      	mov	r5, r0
 8014c6a:	f7ff ffb7 	bl	8014bdc <rcl_node_get_options>
 8014c6e:	2800      	cmp	r0, #0
 8014c70:	d037      	beq.n	8014ce2 <rcl_node_resolve_name+0x92>
 8014c72:	4628      	mov	r0, r5
 8014c74:	f7ff ffa2 	bl	8014bbc <rcl_node_get_name>
 8014c78:	4606      	mov	r6, r0
 8014c7a:	4628      	mov	r0, r5
 8014c7c:	f7ff ffa6 	bl	8014bcc <rcl_node_get_namespace>
 8014c80:	f10d 0e68 	add.w	lr, sp, #104	@ 0x68
 8014c84:	4681      	mov	r9, r0
 8014c86:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014c8a:	ad0b      	add	r5, sp, #44	@ 0x2c
 8014c8c:	46ac      	mov	ip, r5
 8014c8e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014c92:	f8de 3000 	ldr.w	r3, [lr]
 8014c96:	f8cc 3000 	str.w	r3, [ip]
 8014c9a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014c9c:	b1fb      	cbz	r3, 8014cde <rcl_node_resolve_name+0x8e>
 8014c9e:	468a      	mov	sl, r1
 8014ca0:	f8dd b078 	ldr.w	fp, [sp, #120]	@ 0x78
 8014ca4:	f002 fc8c 	bl	80175c0 <rcutils_get_zero_initialized_string_map>
 8014ca8:	ab10      	add	r3, sp, #64	@ 0x40
 8014caa:	9008      	str	r0, [sp, #32]
 8014cac:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8014cb0:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8014cb4:	2100      	movs	r1, #0
 8014cb6:	e895 000c 	ldmia.w	r5, {r2, r3}
 8014cba:	a808      	add	r0, sp, #32
 8014cbc:	f002 fcf8 	bl	80176b0 <rcutils_string_map_init>
 8014cc0:	4607      	mov	r7, r0
 8014cc2:	b180      	cbz	r0, 8014ce6 <rcl_node_resolve_name+0x96>
 8014cc4:	f7f9 fc64 	bl	800e590 <rcutils_get_error_string>
 8014cc8:	f7f9 fc7a 	bl	800e5c0 <rcutils_reset_error>
 8014ccc:	2f0a      	cmp	r7, #10
 8014cce:	bf18      	it	ne
 8014cd0:	2701      	movne	r7, #1
 8014cd2:	4638      	mov	r0, r7
 8014cd4:	b011      	add	sp, #68	@ 0x44
 8014cd6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014cda:	b002      	add	sp, #8
 8014cdc:	4770      	bx	lr
 8014cde:	270b      	movs	r7, #11
 8014ce0:	e7f7      	b.n	8014cd2 <rcl_node_resolve_name+0x82>
 8014ce2:	2701      	movs	r7, #1
 8014ce4:	e7f5      	b.n	8014cd2 <rcl_node_resolve_name+0x82>
 8014ce6:	9009      	str	r0, [sp, #36]	@ 0x24
 8014ce8:	9007      	str	r0, [sp, #28]
 8014cea:	a808      	add	r0, sp, #32
 8014cec:	f004 fc5c 	bl	80195a8 <rcl_get_default_topic_name_substitutions>
 8014cf0:	4607      	mov	r7, r0
 8014cf2:	b1a8      	cbz	r0, 8014d20 <rcl_node_resolve_name+0xd0>
 8014cf4:	280a      	cmp	r0, #10
 8014cf6:	9c07      	ldr	r4, [sp, #28]
 8014cf8:	d000      	beq.n	8014cfc <rcl_node_resolve_name+0xac>
 8014cfa:	2701      	movs	r7, #1
 8014cfc:	a808      	add	r0, sp, #32
 8014cfe:	f002 fd17 	bl	8017730 <rcutils_string_map_fini>
 8014d02:	2800      	cmp	r0, #0
 8014d04:	d13d      	bne.n	8014d82 <rcl_node_resolve_name+0x132>
 8014d06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014d08:	4659      	mov	r1, fp
 8014d0a:	47d0      	blx	sl
 8014d0c:	4659      	mov	r1, fp
 8014d0e:	4620      	mov	r0, r4
 8014d10:	47d0      	blx	sl
 8014d12:	f1b8 0f00 	cmp.w	r8, #0
 8014d16:	d0dc      	beq.n	8014cd2 <rcl_node_resolve_name+0x82>
 8014d18:	2f67      	cmp	r7, #103	@ 0x67
 8014d1a:	bf08      	it	eq
 8014d1c:	2768      	moveq	r7, #104	@ 0x68
 8014d1e:	e7d8      	b.n	8014cd2 <rcl_node_resolve_name+0x82>
 8014d20:	ab09      	add	r3, sp, #36	@ 0x24
 8014d22:	9305      	str	r3, [sp, #20]
 8014d24:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8014d26:	46ec      	mov	ip, sp
 8014d28:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014d2c:	682b      	ldr	r3, [r5, #0]
 8014d2e:	f8cc 3000 	str.w	r3, [ip]
 8014d32:	464a      	mov	r2, r9
 8014d34:	4631      	mov	r1, r6
 8014d36:	4620      	mov	r0, r4
 8014d38:	ab08      	add	r3, sp, #32
 8014d3a:	f004 fad7 	bl	80192ec <rcl_expand_topic_name>
 8014d3e:	4607      	mov	r7, r0
 8014d40:	b9b8      	cbnz	r0, 8014d72 <rcl_node_resolve_name+0x122>
 8014d42:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8014d44:	9009      	str	r0, [sp, #36]	@ 0x24
 8014d46:	4602      	mov	r2, r0
 8014d48:	a90a      	add	r1, sp, #40	@ 0x28
 8014d4a:	4620      	mov	r0, r4
 8014d4c:	f002 fe00 	bl	8017950 <rmw_validate_full_topic_name>
 8014d50:	b988      	cbnz	r0, 8014d76 <rcl_node_resolve_name+0x126>
 8014d52:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8014d54:	b9d5      	cbnz	r5, 8014d8c <rcl_node_resolve_name+0x13c>
 8014d56:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014d58:	a808      	add	r0, sp, #32
 8014d5a:	601c      	str	r4, [r3, #0]
 8014d5c:	f002 fce8 	bl	8017730 <rcutils_string_map_fini>
 8014d60:	4607      	mov	r7, r0
 8014d62:	b1a8      	cbz	r0, 8014d90 <rcl_node_resolve_name+0x140>
 8014d64:	f7f9 fc14 	bl	800e590 <rcutils_get_error_string>
 8014d68:	462c      	mov	r4, r5
 8014d6a:	f7f9 fc29 	bl	800e5c0 <rcutils_reset_error>
 8014d6e:	2701      	movs	r7, #1
 8014d70:	e7c9      	b.n	8014d06 <rcl_node_resolve_name+0xb6>
 8014d72:	9c07      	ldr	r4, [sp, #28]
 8014d74:	e7c2      	b.n	8014cfc <rcl_node_resolve_name+0xac>
 8014d76:	f7f9 fc0b 	bl	800e590 <rcutils_get_error_string>
 8014d7a:	2701      	movs	r7, #1
 8014d7c:	f7f9 fc20 	bl	800e5c0 <rcutils_reset_error>
 8014d80:	e7bc      	b.n	8014cfc <rcl_node_resolve_name+0xac>
 8014d82:	f7f9 fc05 	bl	800e590 <rcutils_get_error_string>
 8014d86:	f7f9 fc1b 	bl	800e5c0 <rcutils_reset_error>
 8014d8a:	e7bc      	b.n	8014d06 <rcl_node_resolve_name+0xb6>
 8014d8c:	2767      	movs	r7, #103	@ 0x67
 8014d8e:	e7b5      	b.n	8014cfc <rcl_node_resolve_name+0xac>
 8014d90:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014d92:	4659      	mov	r1, fp
 8014d94:	47d0      	blx	sl
 8014d96:	4659      	mov	r1, fp
 8014d98:	4638      	mov	r0, r7
 8014d9a:	47d0      	blx	sl
 8014d9c:	e799      	b.n	8014cd2 <rcl_node_resolve_name+0x82>
 8014d9e:	bf00      	nop

08014da0 <exact_match_lookup>:
 8014da0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014da2:	f102 0708 	add.w	r7, r2, #8
 8014da6:	460b      	mov	r3, r1
 8014da8:	4614      	mov	r4, r2
 8014daa:	4606      	mov	r6, r0
 8014dac:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 8014db0:	b085      	sub	sp, #20
 8014db2:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8014db6:	4618      	mov	r0, r3
 8014db8:	4919      	ldr	r1, [pc, #100]	@ (8014e20 <exact_match_lookup+0x80>)
 8014dba:	e894 000c 	ldmia.w	r4, {r2, r3}
 8014dbe:	f002 fa99 	bl	80172f4 <rcutils_join_path>
 8014dc2:	7833      	ldrb	r3, [r6, #0]
 8014dc4:	2b2f      	cmp	r3, #47	@ 0x2f
 8014dc6:	4605      	mov	r5, r0
 8014dc8:	d023      	beq.n	8014e12 <exact_match_lookup+0x72>
 8014dca:	f104 030c 	add.w	r3, r4, #12
 8014dce:	e893 0003 	ldmia.w	r3, {r0, r1}
 8014dd2:	e88d 0003 	stmia.w	sp, {r0, r1}
 8014dd6:	1c70      	adds	r0, r6, #1
 8014dd8:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8014ddc:	f002 fa90 	bl	8017300 <rcutils_to_native_path>
 8014de0:	4606      	mov	r6, r0
 8014de2:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 8014de6:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8014dea:	4631      	mov	r1, r6
 8014dec:	e894 000c 	ldmia.w	r4, {r2, r3}
 8014df0:	4628      	mov	r0, r5
 8014df2:	f002 fa7f 	bl	80172f4 <rcutils_join_path>
 8014df6:	6862      	ldr	r2, [r4, #4]
 8014df8:	6921      	ldr	r1, [r4, #16]
 8014dfa:	4603      	mov	r3, r0
 8014dfc:	4630      	mov	r0, r6
 8014dfe:	461e      	mov	r6, r3
 8014e00:	4790      	blx	r2
 8014e02:	4628      	mov	r0, r5
 8014e04:	6863      	ldr	r3, [r4, #4]
 8014e06:	6921      	ldr	r1, [r4, #16]
 8014e08:	4798      	blx	r3
 8014e0a:	4635      	mov	r5, r6
 8014e0c:	4628      	mov	r0, r5
 8014e0e:	b005      	add	sp, #20
 8014e10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014e12:	7873      	ldrb	r3, [r6, #1]
 8014e14:	2b00      	cmp	r3, #0
 8014e16:	d1d8      	bne.n	8014dca <exact_match_lookup+0x2a>
 8014e18:	4628      	mov	r0, r5
 8014e1a:	b005      	add	sp, #20
 8014e1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014e1e:	bf00      	nop
 8014e20:	0801cb34 	.word	0x0801cb34

08014e24 <rcl_get_secure_root>:
 8014e24:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014e28:	b085      	sub	sp, #20
 8014e2a:	b168      	cbz	r0, 8014e48 <rcl_get_secure_root+0x24>
 8014e2c:	4607      	mov	r7, r0
 8014e2e:	4608      	mov	r0, r1
 8014e30:	460c      	mov	r4, r1
 8014e32:	f7f9 fb9f 	bl	800e574 <rcutils_allocator_is_valid>
 8014e36:	b138      	cbz	r0, 8014e48 <rcl_get_secure_root+0x24>
 8014e38:	2300      	movs	r3, #0
 8014e3a:	482d      	ldr	r0, [pc, #180]	@ (8014ef0 <rcl_get_secure_root+0xcc>)
 8014e3c:	9303      	str	r3, [sp, #12]
 8014e3e:	a903      	add	r1, sp, #12
 8014e40:	f002 fa3e 	bl	80172c0 <rcutils_get_env>
 8014e44:	4605      	mov	r5, r0
 8014e46:	b120      	cbz	r0, 8014e52 <rcl_get_secure_root+0x2e>
 8014e48:	2500      	movs	r5, #0
 8014e4a:	4628      	mov	r0, r5
 8014e4c:	b005      	add	sp, #20
 8014e4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014e52:	9b03      	ldr	r3, [sp, #12]
 8014e54:	781a      	ldrb	r2, [r3, #0]
 8014e56:	2a00      	cmp	r2, #0
 8014e58:	d0f6      	beq.n	8014e48 <rcl_get_secure_root+0x24>
 8014e5a:	f104 090c 	add.w	r9, r4, #12
 8014e5e:	e899 0003 	ldmia.w	r9, {r0, r1}
 8014e62:	e88d 0003 	stmia.w	sp, {r0, r1}
 8014e66:	4618      	mov	r0, r3
 8014e68:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8014e6c:	f002 fb6a 	bl	8017544 <rcutils_strdup>
 8014e70:	4680      	mov	r8, r0
 8014e72:	2800      	cmp	r0, #0
 8014e74:	d0e8      	beq.n	8014e48 <rcl_get_secure_root+0x24>
 8014e76:	481f      	ldr	r0, [pc, #124]	@ (8014ef4 <rcl_get_secure_root+0xd0>)
 8014e78:	9503      	str	r5, [sp, #12]
 8014e7a:	a903      	add	r1, sp, #12
 8014e7c:	f002 fa20 	bl	80172c0 <rcutils_get_env>
 8014e80:	b160      	cbz	r0, 8014e9c <rcl_get_secure_root+0x78>
 8014e82:	2600      	movs	r6, #0
 8014e84:	6863      	ldr	r3, [r4, #4]
 8014e86:	6921      	ldr	r1, [r4, #16]
 8014e88:	4630      	mov	r0, r6
 8014e8a:	4798      	blx	r3
 8014e8c:	4640      	mov	r0, r8
 8014e8e:	6863      	ldr	r3, [r4, #4]
 8014e90:	6921      	ldr	r1, [r4, #16]
 8014e92:	4798      	blx	r3
 8014e94:	4628      	mov	r0, r5
 8014e96:	b005      	add	sp, #20
 8014e98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014e9c:	9b03      	ldr	r3, [sp, #12]
 8014e9e:	781e      	ldrb	r6, [r3, #0]
 8014ea0:	b1f6      	cbz	r6, 8014ee0 <rcl_get_secure_root+0xbc>
 8014ea2:	e899 0003 	ldmia.w	r9, {r0, r1}
 8014ea6:	e88d 0003 	stmia.w	sp, {r0, r1}
 8014eaa:	4618      	mov	r0, r3
 8014eac:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8014eb0:	f002 fb48 	bl	8017544 <rcutils_strdup>
 8014eb4:	4606      	mov	r6, r0
 8014eb6:	2800      	cmp	r0, #0
 8014eb8:	d0e3      	beq.n	8014e82 <rcl_get_secure_root+0x5e>
 8014eba:	4622      	mov	r2, r4
 8014ebc:	4641      	mov	r1, r8
 8014ebe:	f7ff ff6f 	bl	8014da0 <exact_match_lookup>
 8014ec2:	4605      	mov	r5, r0
 8014ec4:	2d00      	cmp	r5, #0
 8014ec6:	d0dd      	beq.n	8014e84 <rcl_get_secure_root+0x60>
 8014ec8:	4628      	mov	r0, r5
 8014eca:	f002 fa11 	bl	80172f0 <rcutils_is_directory>
 8014ece:	4603      	mov	r3, r0
 8014ed0:	2800      	cmp	r0, #0
 8014ed2:	d1d7      	bne.n	8014e84 <rcl_get_secure_root+0x60>
 8014ed4:	4628      	mov	r0, r5
 8014ed6:	6921      	ldr	r1, [r4, #16]
 8014ed8:	461d      	mov	r5, r3
 8014eda:	6863      	ldr	r3, [r4, #4]
 8014edc:	4798      	blx	r3
 8014ede:	e7d1      	b.n	8014e84 <rcl_get_secure_root+0x60>
 8014ee0:	4622      	mov	r2, r4
 8014ee2:	4638      	mov	r0, r7
 8014ee4:	4641      	mov	r1, r8
 8014ee6:	f7ff ff5b 	bl	8014da0 <exact_match_lookup>
 8014eea:	4605      	mov	r5, r0
 8014eec:	e7ea      	b.n	8014ec4 <rcl_get_secure_root+0xa0>
 8014eee:	bf00      	nop
 8014ef0:	0801cb40 	.word	0x0801cb40
 8014ef4:	0801cb58 	.word	0x0801cb58

08014ef8 <rcl_get_security_options_from_environment>:
 8014ef8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014efc:	b082      	sub	sp, #8
 8014efe:	2300      	movs	r3, #0
 8014f00:	4606      	mov	r6, r0
 8014f02:	460f      	mov	r7, r1
 8014f04:	4820      	ldr	r0, [pc, #128]	@ (8014f88 <rcl_get_security_options_from_environment+0x90>)
 8014f06:	9301      	str	r3, [sp, #4]
 8014f08:	a901      	add	r1, sp, #4
 8014f0a:	4690      	mov	r8, r2
 8014f0c:	f002 f9d8 	bl	80172c0 <rcutils_get_env>
 8014f10:	b120      	cbz	r0, 8014f1c <rcl_get_security_options_from_environment+0x24>
 8014f12:	2501      	movs	r5, #1
 8014f14:	4628      	mov	r0, r5
 8014f16:	b002      	add	sp, #8
 8014f18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014f1c:	491b      	ldr	r1, [pc, #108]	@ (8014f8c <rcl_get_security_options_from_environment+0x94>)
 8014f1e:	4604      	mov	r4, r0
 8014f20:	9801      	ldr	r0, [sp, #4]
 8014f22:	f7eb f97d 	bl	8000220 <strcmp>
 8014f26:	4605      	mov	r5, r0
 8014f28:	b9e8      	cbnz	r0, 8014f66 <rcl_get_security_options_from_environment+0x6e>
 8014f2a:	9001      	str	r0, [sp, #4]
 8014f2c:	f1b8 0f00 	cmp.w	r8, #0
 8014f30:	d020      	beq.n	8014f74 <rcl_get_security_options_from_environment+0x7c>
 8014f32:	4817      	ldr	r0, [pc, #92]	@ (8014f90 <rcl_get_security_options_from_environment+0x98>)
 8014f34:	a901      	add	r1, sp, #4
 8014f36:	f002 f9c3 	bl	80172c0 <rcutils_get_env>
 8014f3a:	2800      	cmp	r0, #0
 8014f3c:	d1e9      	bne.n	8014f12 <rcl_get_security_options_from_environment+0x1a>
 8014f3e:	4915      	ldr	r1, [pc, #84]	@ (8014f94 <rcl_get_security_options_from_environment+0x9c>)
 8014f40:	9801      	ldr	r0, [sp, #4]
 8014f42:	f7eb f96d 	bl	8000220 <strcmp>
 8014f46:	fab0 f080 	clz	r0, r0
 8014f4a:	0940      	lsrs	r0, r0, #5
 8014f4c:	f888 0000 	strb.w	r0, [r8]
 8014f50:	4639      	mov	r1, r7
 8014f52:	4630      	mov	r0, r6
 8014f54:	f7ff ff66 	bl	8014e24 <rcl_get_secure_root>
 8014f58:	b170      	cbz	r0, 8014f78 <rcl_get_security_options_from_environment+0x80>
 8014f5a:	f8c8 0004 	str.w	r0, [r8, #4]
 8014f5e:	4628      	mov	r0, r5
 8014f60:	b002      	add	sp, #8
 8014f62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014f66:	4625      	mov	r5, r4
 8014f68:	4628      	mov	r0, r5
 8014f6a:	f888 4000 	strb.w	r4, [r8]
 8014f6e:	b002      	add	sp, #8
 8014f70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014f74:	250b      	movs	r5, #11
 8014f76:	e7cd      	b.n	8014f14 <rcl_get_security_options_from_environment+0x1c>
 8014f78:	f898 5000 	ldrb.w	r5, [r8]
 8014f7c:	f1a5 0501 	sub.w	r5, r5, #1
 8014f80:	fab5 f585 	clz	r5, r5
 8014f84:	096d      	lsrs	r5, r5, #5
 8014f86:	e7c5      	b.n	8014f14 <rcl_get_security_options_from_environment+0x1c>
 8014f88:	0801caf8 	.word	0x0801caf8
 8014f8c:	0801cb0c 	.word	0x0801cb0c
 8014f90:	0801cb14 	.word	0x0801cb14
 8014f94:	0801cb2c 	.word	0x0801cb2c

08014f98 <rcl_get_zero_initialized_service>:
 8014f98:	4b01      	ldr	r3, [pc, #4]	@ (8014fa0 <rcl_get_zero_initialized_service+0x8>)
 8014f9a:	6818      	ldr	r0, [r3, #0]
 8014f9c:	4770      	bx	lr
 8014f9e:	bf00      	nop
 8014fa0:	0801cb78 	.word	0x0801cb78

08014fa4 <rcl_service_init>:
 8014fa4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014fa8:	b089      	sub	sp, #36	@ 0x24
 8014faa:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8014fac:	b1c5      	cbz	r5, 8014fe0 <rcl_service_init+0x3c>
 8014fae:	f105 0950 	add.w	r9, r5, #80	@ 0x50
 8014fb2:	4604      	mov	r4, r0
 8014fb4:	4648      	mov	r0, r9
 8014fb6:	4688      	mov	r8, r1
 8014fb8:	4617      	mov	r7, r2
 8014fba:	461e      	mov	r6, r3
 8014fbc:	f7f9 fada 	bl	800e574 <rcutils_allocator_is_valid>
 8014fc0:	b170      	cbz	r0, 8014fe0 <rcl_service_init+0x3c>
 8014fc2:	b16c      	cbz	r4, 8014fe0 <rcl_service_init+0x3c>
 8014fc4:	4640      	mov	r0, r8
 8014fc6:	f7ff fdef 	bl	8014ba8 <rcl_node_is_valid>
 8014fca:	2800      	cmp	r0, #0
 8014fcc:	d058      	beq.n	8015080 <rcl_service_init+0xdc>
 8014fce:	b13f      	cbz	r7, 8014fe0 <rcl_service_init+0x3c>
 8014fd0:	b136      	cbz	r6, 8014fe0 <rcl_service_init+0x3c>
 8014fd2:	6823      	ldr	r3, [r4, #0]
 8014fd4:	b14b      	cbz	r3, 8014fea <rcl_service_init+0x46>
 8014fd6:	2664      	movs	r6, #100	@ 0x64
 8014fd8:	4630      	mov	r0, r6
 8014fda:	b009      	add	sp, #36	@ 0x24
 8014fdc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014fe0:	260b      	movs	r6, #11
 8014fe2:	4630      	mov	r0, r6
 8014fe4:	b009      	add	sp, #36	@ 0x24
 8014fe6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014fea:	aa07      	add	r2, sp, #28
 8014fec:	9205      	str	r2, [sp, #20]
 8014fee:	2201      	movs	r2, #1
 8014ff0:	9304      	str	r3, [sp, #16]
 8014ff2:	9203      	str	r2, [sp, #12]
 8014ff4:	9307      	str	r3, [sp, #28]
 8014ff6:	f105 0358 	add.w	r3, r5, #88	@ 0x58
 8014ffa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8014ffe:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8015002:	4631      	mov	r1, r6
 8015004:	e899 000c 	ldmia.w	r9, {r2, r3}
 8015008:	4640      	mov	r0, r8
 801500a:	f7ff fe21 	bl	8014c50 <rcl_node_resolve_name>
 801500e:	2800      	cmp	r0, #0
 8015010:	d145      	bne.n	801509e <rcl_service_init+0xfa>
 8015012:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 8015014:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 8015016:	f44f 7088 	mov.w	r0, #272	@ 0x110
 801501a:	4798      	blx	r3
 801501c:	6020      	str	r0, [r4, #0]
 801501e:	2800      	cmp	r0, #0
 8015020:	d043      	beq.n	80150aa <rcl_service_init+0x106>
 8015022:	4640      	mov	r0, r8
 8015024:	f7ff fde2 	bl	8014bec <rcl_node_get_rmw_handle>
 8015028:	462b      	mov	r3, r5
 801502a:	9a07      	ldr	r2, [sp, #28]
 801502c:	6826      	ldr	r6, [r4, #0]
 801502e:	4639      	mov	r1, r7
 8015030:	f7fa f878 	bl	800f124 <rmw_create_service>
 8015034:	6823      	ldr	r3, [r4, #0]
 8015036:	f8c6 0108 	str.w	r0, [r6, #264]	@ 0x108
 801503a:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 801503e:	b330      	cbz	r0, 801508e <rcl_service_init+0xea>
 8015040:	f103 0168 	add.w	r1, r3, #104	@ 0x68
 8015044:	f7fa f994 	bl	800f370 <rmw_service_request_subscription_get_actual_qos>
 8015048:	b9f8      	cbnz	r0, 801508a <rcl_service_init+0xe6>
 801504a:	6821      	ldr	r1, [r4, #0]
 801504c:	f8d1 0108 	ldr.w	r0, [r1, #264]	@ 0x108
 8015050:	31b8      	adds	r1, #184	@ 0xb8
 8015052:	f7fa f97d 	bl	800f350 <rmw_service_response_publisher_get_actual_qos>
 8015056:	4606      	mov	r6, r0
 8015058:	b9b8      	cbnz	r0, 801508a <rcl_service_init+0xe6>
 801505a:	6820      	ldr	r0, [r4, #0]
 801505c:	f895 3048 	ldrb.w	r3, [r5, #72]	@ 0x48
 8015060:	f880 30b0 	strb.w	r3, [r0, #176]	@ 0xb0
 8015064:	f880 3100 	strb.w	r3, [r0, #256]	@ 0x100
 8015068:	2268      	movs	r2, #104	@ 0x68
 801506a:	4629      	mov	r1, r5
 801506c:	f005 facb 	bl	801a606 <memcpy>
 8015070:	9807      	ldr	r0, [sp, #28]
 8015072:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 8015074:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 8015076:	4798      	blx	r3
 8015078:	4630      	mov	r0, r6
 801507a:	b009      	add	sp, #36	@ 0x24
 801507c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015080:	26c8      	movs	r6, #200	@ 0xc8
 8015082:	4630      	mov	r0, r6
 8015084:	b009      	add	sp, #36	@ 0x24
 8015086:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801508a:	6823      	ldr	r3, [r4, #0]
 801508c:	b12b      	cbz	r3, 801509a <rcl_service_init+0xf6>
 801508e:	4618      	mov	r0, r3
 8015090:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 8015092:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 8015094:	4790      	blx	r2
 8015096:	2300      	movs	r3, #0
 8015098:	6023      	str	r3, [r4, #0]
 801509a:	2601      	movs	r6, #1
 801509c:	e7e8      	b.n	8015070 <rcl_service_init+0xcc>
 801509e:	f1a0 0368 	sub.w	r3, r0, #104	@ 0x68
 80150a2:	2b01      	cmp	r3, #1
 80150a4:	d903      	bls.n	80150ae <rcl_service_init+0x10a>
 80150a6:	280a      	cmp	r0, #10
 80150a8:	d1f7      	bne.n	801509a <rcl_service_init+0xf6>
 80150aa:	260a      	movs	r6, #10
 80150ac:	e7e0      	b.n	8015070 <rcl_service_init+0xcc>
 80150ae:	2668      	movs	r6, #104	@ 0x68
 80150b0:	e7de      	b.n	8015070 <rcl_service_init+0xcc>
 80150b2:	bf00      	nop

080150b4 <rcl_service_get_default_options>:
 80150b4:	b530      	push	{r4, r5, lr}
 80150b6:	4d0f      	ldr	r5, [pc, #60]	@ (80150f4 <rcl_service_get_default_options+0x40>)
 80150b8:	490f      	ldr	r1, [pc, #60]	@ (80150f8 <rcl_service_get_default_options+0x44>)
 80150ba:	b087      	sub	sp, #28
 80150bc:	4604      	mov	r4, r0
 80150be:	2250      	movs	r2, #80	@ 0x50
 80150c0:	4628      	mov	r0, r5
 80150c2:	f005 faa0 	bl	801a606 <memcpy>
 80150c6:	4668      	mov	r0, sp
 80150c8:	f7f9 fa46 	bl	800e558 <rcutils_get_default_allocator>
 80150cc:	46ec      	mov	ip, sp
 80150ce:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80150d2:	f105 0e50 	add.w	lr, r5, #80	@ 0x50
 80150d6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80150da:	2268      	movs	r2, #104	@ 0x68
 80150dc:	f8dc 3000 	ldr.w	r3, [ip]
 80150e0:	f8ce 3000 	str.w	r3, [lr]
 80150e4:	4629      	mov	r1, r5
 80150e6:	4620      	mov	r0, r4
 80150e8:	f005 fa8d 	bl	801a606 <memcpy>
 80150ec:	4620      	mov	r0, r4
 80150ee:	b007      	add	sp, #28
 80150f0:	bd30      	pop	{r4, r5, pc}
 80150f2:	bf00      	nop
 80150f4:	2000b9d8 	.word	0x2000b9d8
 80150f8:	0801cb80 	.word	0x0801cb80

080150fc <rcl_service_get_rmw_handle>:
 80150fc:	b118      	cbz	r0, 8015106 <rcl_service_get_rmw_handle+0xa>
 80150fe:	6800      	ldr	r0, [r0, #0]
 8015100:	b108      	cbz	r0, 8015106 <rcl_service_get_rmw_handle+0xa>
 8015102:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8015106:	4770      	bx	lr

08015108 <rcl_take_request>:
 8015108:	b570      	push	{r4, r5, r6, lr}
 801510a:	468e      	mov	lr, r1
 801510c:	460c      	mov	r4, r1
 801510e:	4616      	mov	r6, r2
 8015110:	4605      	mov	r5, r0
 8015112:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8015116:	b08c      	sub	sp, #48	@ 0x30
 8015118:	f10d 0c18 	add.w	ip, sp, #24
 801511c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015120:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8015124:	e88c 0003 	stmia.w	ip, {r0, r1}
 8015128:	b30d      	cbz	r5, 801516e <rcl_take_request+0x66>
 801512a:	682b      	ldr	r3, [r5, #0]
 801512c:	b1fb      	cbz	r3, 801516e <rcl_take_request+0x66>
 801512e:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8015132:	b1e0      	cbz	r0, 801516e <rcl_take_request+0x66>
 8015134:	b336      	cbz	r6, 8015184 <rcl_take_request+0x7c>
 8015136:	2300      	movs	r3, #0
 8015138:	f88d 3007 	strb.w	r3, [sp, #7]
 801513c:	4632      	mov	r2, r6
 801513e:	f10d 0307 	add.w	r3, sp, #7
 8015142:	a902      	add	r1, sp, #8
 8015144:	f002 ff5a 	bl	8017ffc <rmw_take_request>
 8015148:	4605      	mov	r5, r0
 801514a:	b198      	cbz	r0, 8015174 <rcl_take_request+0x6c>
 801514c:	280a      	cmp	r0, #10
 801514e:	bf18      	it	ne
 8015150:	2501      	movne	r5, #1
 8015152:	f10d 0e18 	add.w	lr, sp, #24
 8015156:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801515a:	46a4      	mov	ip, r4
 801515c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015160:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8015164:	e88c 0003 	stmia.w	ip, {r0, r1}
 8015168:	4628      	mov	r0, r5
 801516a:	b00c      	add	sp, #48	@ 0x30
 801516c:	bd70      	pop	{r4, r5, r6, pc}
 801516e:	f44f 7516 	mov.w	r5, #600	@ 0x258
 8015172:	e7ee      	b.n	8015152 <rcl_take_request+0x4a>
 8015174:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8015178:	f240 2359 	movw	r3, #601	@ 0x259
 801517c:	2a00      	cmp	r2, #0
 801517e:	bf08      	it	eq
 8015180:	461d      	moveq	r5, r3
 8015182:	e7e6      	b.n	8015152 <rcl_take_request+0x4a>
 8015184:	250b      	movs	r5, #11
 8015186:	e7e4      	b.n	8015152 <rcl_take_request+0x4a>

08015188 <rcl_send_response>:
 8015188:	b170      	cbz	r0, 80151a8 <rcl_send_response+0x20>
 801518a:	6800      	ldr	r0, [r0, #0]
 801518c:	b160      	cbz	r0, 80151a8 <rcl_send_response+0x20>
 801518e:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8015192:	b148      	cbz	r0, 80151a8 <rcl_send_response+0x20>
 8015194:	b159      	cbz	r1, 80151ae <rcl_send_response+0x26>
 8015196:	b510      	push	{r4, lr}
 8015198:	b15a      	cbz	r2, 80151b2 <rcl_send_response+0x2a>
 801519a:	f002 ff8d 	bl	80180b8 <rmw_send_response>
 801519e:	b110      	cbz	r0, 80151a6 <rcl_send_response+0x1e>
 80151a0:	2802      	cmp	r0, #2
 80151a2:	bf18      	it	ne
 80151a4:	2001      	movne	r0, #1
 80151a6:	bd10      	pop	{r4, pc}
 80151a8:	f44f 7016 	mov.w	r0, #600	@ 0x258
 80151ac:	4770      	bx	lr
 80151ae:	200b      	movs	r0, #11
 80151b0:	4770      	bx	lr
 80151b2:	200b      	movs	r0, #11
 80151b4:	bd10      	pop	{r4, pc}
 80151b6:	bf00      	nop

080151b8 <rcl_service_is_valid>:
 80151b8:	b130      	cbz	r0, 80151c8 <rcl_service_is_valid+0x10>
 80151ba:	6800      	ldr	r0, [r0, #0]
 80151bc:	b120      	cbz	r0, 80151c8 <rcl_service_is_valid+0x10>
 80151be:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 80151c2:	3800      	subs	r0, #0
 80151c4:	bf18      	it	ne
 80151c6:	2001      	movne	r0, #1
 80151c8:	4770      	bx	lr
 80151ca:	bf00      	nop

080151cc <rcl_take>:
 80151cc:	2800      	cmp	r0, #0
 80151ce:	d04a      	beq.n	8015266 <rcl_take+0x9a>
 80151d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80151d4:	4604      	mov	r4, r0
 80151d6:	6800      	ldr	r0, [r0, #0]
 80151d8:	b0a4      	sub	sp, #144	@ 0x90
 80151da:	2800      	cmp	r0, #0
 80151dc:	d03b      	beq.n	8015256 <rcl_take+0x8a>
 80151de:	461f      	mov	r7, r3
 80151e0:	f8d0 30c0 	ldr.w	r3, [r0, #192]	@ 0xc0
 80151e4:	2b00      	cmp	r3, #0
 80151e6:	d036      	beq.n	8015256 <rcl_take+0x8a>
 80151e8:	460e      	mov	r6, r1
 80151ea:	2900      	cmp	r1, #0
 80151ec:	d039      	beq.n	8015262 <rcl_take+0x96>
 80151ee:	4615      	mov	r5, r2
 80151f0:	2a00      	cmp	r2, #0
 80151f2:	d03c      	beq.n	801526e <rcl_take+0xa2>
 80151f4:	a802      	add	r0, sp, #8
 80151f6:	f002 fba3 	bl	8017940 <rmw_get_zero_initialized_message_info>
 80151fa:	f10d 0c08 	add.w	ip, sp, #8
 80151fe:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015202:	46ae      	mov	lr, r5
 8015204:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8015208:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801520c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8015210:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015214:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8015218:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 801521c:	f04f 0800 	mov.w	r8, #0
 8015220:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 8015224:	f88d 804f 	strb.w	r8, [sp, #79]	@ 0x4f
 8015228:	6822      	ldr	r2, [r4, #0]
 801522a:	462b      	mov	r3, r5
 801522c:	f8d2 00c0 	ldr.w	r0, [r2, #192]	@ 0xc0
 8015230:	9700      	str	r7, [sp, #0]
 8015232:	f10d 024f 	add.w	r2, sp, #79	@ 0x4f
 8015236:	4631      	mov	r1, r6
 8015238:	f002 ffe4 	bl	8018204 <rmw_take_with_info>
 801523c:	4603      	mov	r3, r0
 801523e:	b9c0      	cbnz	r0, 8015272 <rcl_take+0xa6>
 8015240:	f89d 104f 	ldrb.w	r1, [sp, #79]	@ 0x4f
 8015244:	f240 1291 	movw	r2, #401	@ 0x191
 8015248:	2900      	cmp	r1, #0
 801524a:	bf08      	it	eq
 801524c:	4613      	moveq	r3, r2
 801524e:	4618      	mov	r0, r3
 8015250:	b024      	add	sp, #144	@ 0x90
 8015252:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015256:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 801525a:	4618      	mov	r0, r3
 801525c:	b024      	add	sp, #144	@ 0x90
 801525e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015262:	230b      	movs	r3, #11
 8015264:	e7f3      	b.n	801524e <rcl_take+0x82>
 8015266:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 801526a:	4618      	mov	r0, r3
 801526c:	4770      	bx	lr
 801526e:	ad14      	add	r5, sp, #80	@ 0x50
 8015270:	e7c0      	b.n	80151f4 <rcl_take+0x28>
 8015272:	f7ff f99f 	bl	80145b4 <rcl_convert_rmw_ret_to_rcl_ret>
 8015276:	4603      	mov	r3, r0
 8015278:	e7e9      	b.n	801524e <rcl_take+0x82>
 801527a:	bf00      	nop

0801527c <rcl_subscription_get_rmw_handle>:
 801527c:	b118      	cbz	r0, 8015286 <rcl_subscription_get_rmw_handle+0xa>
 801527e:	6800      	ldr	r0, [r0, #0]
 8015280:	b108      	cbz	r0, 8015286 <rcl_subscription_get_rmw_handle+0xa>
 8015282:	f8d0 00c0 	ldr.w	r0, [r0, #192]	@ 0xc0
 8015286:	4770      	bx	lr

08015288 <rcl_subscription_is_valid>:
 8015288:	b130      	cbz	r0, 8015298 <rcl_subscription_is_valid+0x10>
 801528a:	6800      	ldr	r0, [r0, #0]
 801528c:	b120      	cbz	r0, 8015298 <rcl_subscription_is_valid+0x10>
 801528e:	f8d0 00c0 	ldr.w	r0, [r0, #192]	@ 0xc0
 8015292:	3800      	subs	r0, #0
 8015294:	bf18      	it	ne
 8015296:	2001      	movne	r0, #1
 8015298:	4770      	bx	lr
 801529a:	bf00      	nop

0801529c <rcl_get_system_time>:
 801529c:	4608      	mov	r0, r1
 801529e:	f7f9 b9ab 	b.w	800e5f8 <rcutils_system_time_now>
 80152a2:	bf00      	nop

080152a4 <rcl_get_steady_time>:
 80152a4:	4608      	mov	r0, r1
 80152a6:	f7f9 b9cf 	b.w	800e648 <rcutils_steady_time_now>
 80152aa:	bf00      	nop

080152ac <rcl_get_ros_time>:
 80152ac:	7a03      	ldrb	r3, [r0, #8]
 80152ae:	b510      	push	{r4, lr}
 80152b0:	460c      	mov	r4, r1
 80152b2:	b133      	cbz	r3, 80152c2 <rcl_get_ros_time+0x16>
 80152b4:	2105      	movs	r1, #5
 80152b6:	f001 ff5f 	bl	8017178 <__atomic_load_8>
 80152ba:	e9c4 0100 	strd	r0, r1, [r4]
 80152be:	2000      	movs	r0, #0
 80152c0:	bd10      	pop	{r4, pc}
 80152c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80152c6:	4608      	mov	r0, r1
 80152c8:	f7f9 b996 	b.w	800e5f8 <rcutils_system_time_now>

080152cc <rcl_clock_init>:
 80152cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80152ce:	4605      	mov	r5, r0
 80152d0:	4610      	mov	r0, r2
 80152d2:	4614      	mov	r4, r2
 80152d4:	460e      	mov	r6, r1
 80152d6:	f7f9 f94d 	bl	800e574 <rcutils_allocator_is_valid>
 80152da:	b128      	cbz	r0, 80152e8 <rcl_clock_init+0x1c>
 80152dc:	2d03      	cmp	r5, #3
 80152de:	d803      	bhi.n	80152e8 <rcl_clock_init+0x1c>
 80152e0:	e8df f005 	tbb	[pc, r5]
 80152e4:	06532e1d 	.word	0x06532e1d
 80152e8:	f04f 0c0b 	mov.w	ip, #11
 80152ec:	4660      	mov	r0, ip
 80152ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80152f0:	2e00      	cmp	r6, #0
 80152f2:	d0f9      	beq.n	80152e8 <rcl_clock_init+0x1c>
 80152f4:	2c00      	cmp	r4, #0
 80152f6:	d0f7      	beq.n	80152e8 <rcl_clock_init+0x1c>
 80152f8:	2300      	movs	r3, #0
 80152fa:	e9c6 3301 	strd	r3, r3, [r6, #4]
 80152fe:	f8df e0b4 	ldr.w	lr, [pc, #180]	@ 80153b4 <rcl_clock_init+0xe8>
 8015302:	6133      	str	r3, [r6, #16]
 8015304:	f106 0514 	add.w	r5, r6, #20
 8015308:	469c      	mov	ip, r3
 801530a:	2703      	movs	r7, #3
 801530c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801530e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8015310:	6823      	ldr	r3, [r4, #0]
 8015312:	602b      	str	r3, [r5, #0]
 8015314:	7037      	strb	r7, [r6, #0]
 8015316:	f8c6 e00c 	str.w	lr, [r6, #12]
 801531a:	4660      	mov	r0, ip
 801531c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801531e:	2e00      	cmp	r6, #0
 8015320:	d0e2      	beq.n	80152e8 <rcl_clock_init+0x1c>
 8015322:	2300      	movs	r3, #0
 8015324:	7033      	strb	r3, [r6, #0]
 8015326:	e9c6 3301 	strd	r3, r3, [r6, #4]
 801532a:	e9c6 3303 	strd	r3, r3, [r6, #12]
 801532e:	469c      	mov	ip, r3
 8015330:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8015332:	f106 0514 	add.w	r5, r6, #20
 8015336:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8015338:	6823      	ldr	r3, [r4, #0]
 801533a:	602b      	str	r3, [r5, #0]
 801533c:	4660      	mov	r0, ip
 801533e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015340:	2e00      	cmp	r6, #0
 8015342:	d0d1      	beq.n	80152e8 <rcl_clock_init+0x1c>
 8015344:	2c00      	cmp	r4, #0
 8015346:	d0cf      	beq.n	80152e8 <rcl_clock_init+0x1c>
 8015348:	2700      	movs	r7, #0
 801534a:	7037      	strb	r7, [r6, #0]
 801534c:	46a4      	mov	ip, r4
 801534e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015352:	f106 0514 	add.w	r5, r6, #20
 8015356:	e9c6 7701 	strd	r7, r7, [r6, #4]
 801535a:	e9c6 7703 	strd	r7, r7, [r6, #12]
 801535e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8015360:	f8dc 3000 	ldr.w	r3, [ip]
 8015364:	602b      	str	r3, [r5, #0]
 8015366:	6921      	ldr	r1, [r4, #16]
 8015368:	6823      	ldr	r3, [r4, #0]
 801536a:	2010      	movs	r0, #16
 801536c:	4798      	blx	r3
 801536e:	6130      	str	r0, [r6, #16]
 8015370:	b1d0      	cbz	r0, 80153a8 <rcl_clock_init+0xdc>
 8015372:	2200      	movs	r2, #0
 8015374:	2300      	movs	r3, #0
 8015376:	e9c0 2300 	strd	r2, r3, [r0]
 801537a:	2301      	movs	r3, #1
 801537c:	7207      	strb	r7, [r0, #8]
 801537e:	4a0c      	ldr	r2, [pc, #48]	@ (80153b0 <rcl_clock_init+0xe4>)
 8015380:	7033      	strb	r3, [r6, #0]
 8015382:	46bc      	mov	ip, r7
 8015384:	60f2      	str	r2, [r6, #12]
 8015386:	4660      	mov	r0, ip
 8015388:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801538a:	2e00      	cmp	r6, #0
 801538c:	d0ac      	beq.n	80152e8 <rcl_clock_init+0x1c>
 801538e:	2c00      	cmp	r4, #0
 8015390:	d0aa      	beq.n	80152e8 <rcl_clock_init+0x1c>
 8015392:	2300      	movs	r3, #0
 8015394:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8015398:	f8df e01c 	ldr.w	lr, [pc, #28]	@ 80153b8 <rcl_clock_init+0xec>
 801539c:	6133      	str	r3, [r6, #16]
 801539e:	f106 0514 	add.w	r5, r6, #20
 80153a2:	469c      	mov	ip, r3
 80153a4:	2702      	movs	r7, #2
 80153a6:	e7b1      	b.n	801530c <rcl_clock_init+0x40>
 80153a8:	f04f 0c0a 	mov.w	ip, #10
 80153ac:	e79e      	b.n	80152ec <rcl_clock_init+0x20>
 80153ae:	bf00      	nop
 80153b0:	080152ad 	.word	0x080152ad
 80153b4:	080152a5 	.word	0x080152a5
 80153b8:	0801529d 	.word	0x0801529d

080153bc <rcl_clock_get_now>:
 80153bc:	b140      	cbz	r0, 80153d0 <rcl_clock_get_now+0x14>
 80153be:	b139      	cbz	r1, 80153d0 <rcl_clock_get_now+0x14>
 80153c0:	7803      	ldrb	r3, [r0, #0]
 80153c2:	b11b      	cbz	r3, 80153cc <rcl_clock_get_now+0x10>
 80153c4:	68c3      	ldr	r3, [r0, #12]
 80153c6:	b10b      	cbz	r3, 80153cc <rcl_clock_get_now+0x10>
 80153c8:	6900      	ldr	r0, [r0, #16]
 80153ca:	4718      	bx	r3
 80153cc:	2001      	movs	r0, #1
 80153ce:	4770      	bx	lr
 80153d0:	200b      	movs	r0, #11
 80153d2:	4770      	bx	lr

080153d4 <rcl_clock_add_jump_callback>:
 80153d4:	b082      	sub	sp, #8
 80153d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80153da:	a906      	add	r1, sp, #24
 80153dc:	e881 000c 	stmia.w	r1, {r2, r3}
 80153e0:	e9dd 650c 	ldrd	r6, r5, [sp, #48]	@ 0x30
 80153e4:	b320      	cbz	r0, 8015430 <rcl_clock_add_jump_callback+0x5c>
 80153e6:	4604      	mov	r4, r0
 80153e8:	3014      	adds	r0, #20
 80153ea:	f7f9 f8c3 	bl	800e574 <rcutils_allocator_is_valid>
 80153ee:	b1f8      	cbz	r0, 8015430 <rcl_clock_add_jump_callback+0x5c>
 80153f0:	b1f6      	cbz	r6, 8015430 <rcl_clock_add_jump_callback+0x5c>
 80153f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80153f4:	2b00      	cmp	r3, #0
 80153f6:	db1b      	blt.n	8015430 <rcl_clock_add_jump_callback+0x5c>
 80153f8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 80153fc:	2a01      	cmp	r2, #1
 80153fe:	f173 0300 	sbcs.w	r3, r3, #0
 8015402:	da15      	bge.n	8015430 <rcl_clock_add_jump_callback+0x5c>
 8015404:	e9d4 0701 	ldrd	r0, r7, [r4, #4]
 8015408:	2f00      	cmp	r7, #0
 801540a:	d042      	beq.n	8015492 <rcl_clock_add_jump_callback+0xbe>
 801540c:	2300      	movs	r3, #0
 801540e:	4602      	mov	r2, r0
 8015410:	e003      	b.n	801541a <rcl_clock_add_jump_callback+0x46>
 8015412:	42bb      	cmp	r3, r7
 8015414:	f102 0228 	add.w	r2, r2, #40	@ 0x28
 8015418:	d011      	beq.n	801543e <rcl_clock_add_jump_callback+0x6a>
 801541a:	6811      	ldr	r1, [r2, #0]
 801541c:	42b1      	cmp	r1, r6
 801541e:	f103 0301 	add.w	r3, r3, #1
 8015422:	d1f6      	bne.n	8015412 <rcl_clock_add_jump_callback+0x3e>
 8015424:	6a11      	ldr	r1, [r2, #32]
 8015426:	42a9      	cmp	r1, r5
 8015428:	d1f3      	bne.n	8015412 <rcl_clock_add_jump_callback+0x3e>
 801542a:	f04f 0e01 	mov.w	lr, #1
 801542e:	e001      	b.n	8015434 <rcl_clock_add_jump_callback+0x60>
 8015430:	f04f 0e0b 	mov.w	lr, #11
 8015434:	4670      	mov	r0, lr
 8015436:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801543a:	b002      	add	sp, #8
 801543c:	4770      	bx	lr
 801543e:	3301      	adds	r3, #1
 8015440:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8015444:	00d9      	lsls	r1, r3, #3
 8015446:	69e3      	ldr	r3, [r4, #28]
 8015448:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 801544a:	4798      	blx	r3
 801544c:	b1f0      	cbz	r0, 801548c <rcl_clock_add_jump_callback+0xb8>
 801544e:	68a3      	ldr	r3, [r4, #8]
 8015450:	6060      	str	r0, [r4, #4]
 8015452:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8015456:	f10d 0c18 	add.w	ip, sp, #24
 801545a:	f840 6032 	str.w	r6, [r0, r2, lsl #3]
 801545e:	f103 0801 	add.w	r8, r3, #1
 8015462:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 8015466:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801546a:	f106 0708 	add.w	r7, r6, #8
 801546e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015470:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8015474:	f04f 0e00 	mov.w	lr, #0
 8015478:	e887 0003 	stmia.w	r7, {r0, r1}
 801547c:	6235      	str	r5, [r6, #32]
 801547e:	4670      	mov	r0, lr
 8015480:	f8c4 8008 	str.w	r8, [r4, #8]
 8015484:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015488:	b002      	add	sp, #8
 801548a:	4770      	bx	lr
 801548c:	f04f 0e0a 	mov.w	lr, #10
 8015490:	e7d0      	b.n	8015434 <rcl_clock_add_jump_callback+0x60>
 8015492:	2128      	movs	r1, #40	@ 0x28
 8015494:	e7d7      	b.n	8015446 <rcl_clock_add_jump_callback+0x72>
 8015496:	bf00      	nop

08015498 <rcl_clock_remove_jump_callback>:
 8015498:	2800      	cmp	r0, #0
 801549a:	d057      	beq.n	801554c <rcl_clock_remove_jump_callback+0xb4>
 801549c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80154a0:	4605      	mov	r5, r0
 80154a2:	3014      	adds	r0, #20
 80154a4:	4688      	mov	r8, r1
 80154a6:	4692      	mov	sl, r2
 80154a8:	f7f9 f864 	bl	800e574 <rcutils_allocator_is_valid>
 80154ac:	2800      	cmp	r0, #0
 80154ae:	d03b      	beq.n	8015528 <rcl_clock_remove_jump_callback+0x90>
 80154b0:	f1b8 0f00 	cmp.w	r8, #0
 80154b4:	d038      	beq.n	8015528 <rcl_clock_remove_jump_callback+0x90>
 80154b6:	68ae      	ldr	r6, [r5, #8]
 80154b8:	b166      	cbz	r6, 80154d4 <rcl_clock_remove_jump_callback+0x3c>
 80154ba:	f8d5 9004 	ldr.w	r9, [r5, #4]
 80154be:	eb06 0786 	add.w	r7, r6, r6, lsl #2
 80154c2:	eb09 07c7 	add.w	r7, r9, r7, lsl #3
 80154c6:	464c      	mov	r4, r9
 80154c8:	6823      	ldr	r3, [r4, #0]
 80154ca:	4543      	cmp	r3, r8
 80154cc:	d005      	beq.n	80154da <rcl_clock_remove_jump_callback+0x42>
 80154ce:	3428      	adds	r4, #40	@ 0x28
 80154d0:	42a7      	cmp	r7, r4
 80154d2:	d1f9      	bne.n	80154c8 <rcl_clock_remove_jump_callback+0x30>
 80154d4:	2001      	movs	r0, #1
 80154d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80154da:	6a23      	ldr	r3, [r4, #32]
 80154dc:	3428      	adds	r4, #40	@ 0x28
 80154de:	42bc      	cmp	r4, r7
 80154e0:	d02d      	beq.n	801553e <rcl_clock_remove_jump_callback+0xa6>
 80154e2:	4553      	cmp	r3, sl
 80154e4:	d1f0      	bne.n	80154c8 <rcl_clock_remove_jump_callback+0x30>
 80154e6:	46a6      	mov	lr, r4
 80154e8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80154ec:	f1a4 0c28 	sub.w	ip, r4, #40	@ 0x28
 80154f0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80154f4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80154f8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80154fc:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8015500:	3428      	adds	r4, #40	@ 0x28
 8015502:	42a7      	cmp	r7, r4
 8015504:	e88c 0003 	stmia.w	ip, {r0, r1}
 8015508:	d1ed      	bne.n	80154e6 <rcl_clock_remove_jump_callback+0x4e>
 801550a:	3e01      	subs	r6, #1
 801550c:	60ae      	str	r6, [r5, #8]
 801550e:	b176      	cbz	r6, 801552e <rcl_clock_remove_jump_callback+0x96>
 8015510:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 8015514:	69eb      	ldr	r3, [r5, #28]
 8015516:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 8015518:	00f1      	lsls	r1, r6, #3
 801551a:	4648      	mov	r0, r9
 801551c:	4798      	blx	r3
 801551e:	b1b8      	cbz	r0, 8015550 <rcl_clock_remove_jump_callback+0xb8>
 8015520:	6068      	str	r0, [r5, #4]
 8015522:	2000      	movs	r0, #0
 8015524:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015528:	200b      	movs	r0, #11
 801552a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801552e:	4648      	mov	r0, r9
 8015530:	69ab      	ldr	r3, [r5, #24]
 8015532:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 8015534:	4798      	blx	r3
 8015536:	606e      	str	r6, [r5, #4]
 8015538:	4630      	mov	r0, r6
 801553a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801553e:	4553      	cmp	r3, sl
 8015540:	d1c8      	bne.n	80154d4 <rcl_clock_remove_jump_callback+0x3c>
 8015542:	3e01      	subs	r6, #1
 8015544:	60ae      	str	r6, [r5, #8]
 8015546:	2e00      	cmp	r6, #0
 8015548:	d1e2      	bne.n	8015510 <rcl_clock_remove_jump_callback+0x78>
 801554a:	e7f0      	b.n	801552e <rcl_clock_remove_jump_callback+0x96>
 801554c:	200b      	movs	r0, #11
 801554e:	4770      	bx	lr
 8015550:	200a      	movs	r0, #10
 8015552:	e7ea      	b.n	801552a <rcl_clock_remove_jump_callback+0x92>

08015554 <_rcl_timer_time_jump>:
 8015554:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015558:	4605      	mov	r5, r0
 801555a:	b084      	sub	sp, #16
 801555c:	4614      	mov	r4, r2
 801555e:	b131      	cbz	r1, 801556e <_rcl_timer_time_jump+0x1a>
 8015560:	7803      	ldrb	r3, [r0, #0]
 8015562:	3b02      	subs	r3, #2
 8015564:	2b01      	cmp	r3, #1
 8015566:	d93f      	bls.n	80155e8 <_rcl_timer_time_jump+0x94>
 8015568:	b004      	add	sp, #16
 801556a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801556e:	6813      	ldr	r3, [r2, #0]
 8015570:	a902      	add	r1, sp, #8
 8015572:	6818      	ldr	r0, [r3, #0]
 8015574:	f7ff ff22 	bl	80153bc <rcl_clock_get_now>
 8015578:	2800      	cmp	r0, #0
 801557a:	d1f5      	bne.n	8015568 <_rcl_timer_time_jump+0x14>
 801557c:	6820      	ldr	r0, [r4, #0]
 801557e:	2105      	movs	r1, #5
 8015580:	3020      	adds	r0, #32
 8015582:	f001 fdf9 	bl	8017178 <__atomic_load_8>
 8015586:	6823      	ldr	r3, [r4, #0]
 8015588:	4681      	mov	r9, r0
 801558a:	4688      	mov	r8, r1
 801558c:	f103 0028 	add.w	r0, r3, #40	@ 0x28
 8015590:	2105      	movs	r1, #5
 8015592:	f001 fdf1 	bl	8017178 <__atomic_load_8>
 8015596:	4607      	mov	r7, r0
 8015598:	6820      	ldr	r0, [r4, #0]
 801559a:	460e      	mov	r6, r1
 801559c:	3018      	adds	r0, #24
 801559e:	2105      	movs	r1, #5
 80155a0:	f001 fdea 	bl	8017178 <__atomic_load_8>
 80155a4:	782b      	ldrb	r3, [r5, #0]
 80155a6:	9a02      	ldr	r2, [sp, #8]
 80155a8:	3b02      	subs	r3, #2
 80155aa:	2b01      	cmp	r3, #1
 80155ac:	460d      	mov	r5, r1
 80155ae:	9b03      	ldr	r3, [sp, #12]
 80155b0:	4682      	mov	sl, r0
 80155b2:	d937      	bls.n	8015624 <_rcl_timer_time_jump+0xd0>
 80155b4:	42ba      	cmp	r2, r7
 80155b6:	eb73 0106 	sbcs.w	r1, r3, r6
 80155ba:	da5f      	bge.n	801567c <_rcl_timer_time_jump+0x128>
 80155bc:	454a      	cmp	r2, r9
 80155be:	eb73 0108 	sbcs.w	r1, r3, r8
 80155c2:	dad1      	bge.n	8015568 <_rcl_timer_time_jump+0x14>
 80155c4:	6820      	ldr	r0, [r4, #0]
 80155c6:	eb1a 0202 	adds.w	r2, sl, r2
 80155ca:	eb43 0305 	adc.w	r3, r3, r5
 80155ce:	2505      	movs	r5, #5
 80155d0:	3028      	adds	r0, #40	@ 0x28
 80155d2:	9500      	str	r5, [sp, #0]
 80155d4:	f001 fe06 	bl	80171e4 <__atomic_store_8>
 80155d8:	6820      	ldr	r0, [r4, #0]
 80155da:	9500      	str	r5, [sp, #0]
 80155dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80155e0:	3020      	adds	r0, #32
 80155e2:	f001 fdff 	bl	80171e4 <__atomic_store_8>
 80155e6:	e7bf      	b.n	8015568 <_rcl_timer_time_jump+0x14>
 80155e8:	6813      	ldr	r3, [r2, #0]
 80155ea:	a902      	add	r1, sp, #8
 80155ec:	6818      	ldr	r0, [r3, #0]
 80155ee:	f7ff fee5 	bl	80153bc <rcl_clock_get_now>
 80155f2:	2800      	cmp	r0, #0
 80155f4:	d1b8      	bne.n	8015568 <_rcl_timer_time_jump+0x14>
 80155f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80155fa:	4313      	orrs	r3, r2
 80155fc:	d0b4      	beq.n	8015568 <_rcl_timer_time_jump+0x14>
 80155fe:	6820      	ldr	r0, [r4, #0]
 8015600:	2105      	movs	r1, #5
 8015602:	3028      	adds	r0, #40	@ 0x28
 8015604:	f001 fdb8 	bl	8017178 <__atomic_load_8>
 8015608:	9d02      	ldr	r5, [sp, #8]
 801560a:	9b03      	ldr	r3, [sp, #12]
 801560c:	4602      	mov	r2, r0
 801560e:	6820      	ldr	r0, [r4, #0]
 8015610:	1b52      	subs	r2, r2, r5
 8015612:	f04f 0405 	mov.w	r4, #5
 8015616:	9400      	str	r4, [sp, #0]
 8015618:	eb61 0303 	sbc.w	r3, r1, r3
 801561c:	3030      	adds	r0, #48	@ 0x30
 801561e:	f001 fde1 	bl	80171e4 <__atomic_store_8>
 8015622:	e7a1      	b.n	8015568 <_rcl_timer_time_jump+0x14>
 8015624:	4313      	orrs	r3, r2
 8015626:	d09f      	beq.n	8015568 <_rcl_timer_time_jump+0x14>
 8015628:	6820      	ldr	r0, [r4, #0]
 801562a:	f04f 0805 	mov.w	r8, #5
 801562e:	2300      	movs	r3, #0
 8015630:	f8cd 8000 	str.w	r8, [sp]
 8015634:	3030      	adds	r0, #48	@ 0x30
 8015636:	2200      	movs	r2, #0
 8015638:	f001 fe0a 	bl	8017250 <__atomic_exchange_8>
 801563c:	ea51 0300 	orrs.w	r3, r1, r0
 8015640:	4606      	mov	r6, r0
 8015642:	460f      	mov	r7, r1
 8015644:	d090      	beq.n	8015568 <_rcl_timer_time_jump+0x14>
 8015646:	9a02      	ldr	r2, [sp, #8]
 8015648:	9b03      	ldr	r3, [sp, #12]
 801564a:	f8cd 8000 	str.w	r8, [sp]
 801564e:	1a12      	subs	r2, r2, r0
 8015650:	6820      	ldr	r0, [r4, #0]
 8015652:	eb63 0301 	sbc.w	r3, r3, r1
 8015656:	eb12 020a 	adds.w	r2, r2, sl
 801565a:	eb43 0305 	adc.w	r3, r3, r5
 801565e:	3028      	adds	r0, #40	@ 0x28
 8015660:	f001 fdc0 	bl	80171e4 <__atomic_store_8>
 8015664:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015668:	f8cd 8000 	str.w	r8, [sp]
 801566c:	6820      	ldr	r0, [r4, #0]
 801566e:	1b92      	subs	r2, r2, r6
 8015670:	eb63 0307 	sbc.w	r3, r3, r7
 8015674:	3020      	adds	r0, #32
 8015676:	f001 fdb5 	bl	80171e4 <__atomic_store_8>
 801567a:	e775      	b.n	8015568 <_rcl_timer_time_jump+0x14>
 801567c:	6820      	ldr	r0, [r4, #0]
 801567e:	3008      	adds	r0, #8
 8015680:	f004 f890 	bl	80197a4 <rcl_trigger_guard_condition>
 8015684:	e770      	b.n	8015568 <_rcl_timer_time_jump+0x14>
 8015686:	bf00      	nop

08015688 <rcl_get_zero_initialized_timer>:
 8015688:	4b01      	ldr	r3, [pc, #4]	@ (8015690 <rcl_get_zero_initialized_timer+0x8>)
 801568a:	6818      	ldr	r0, [r3, #0]
 801568c:	4770      	bx	lr
 801568e:	bf00      	nop
 8015690:	0801cbd0 	.word	0x0801cbd0
 8015694:	00000000 	.word	0x00000000

08015698 <rcl_timer_init>:
 8015698:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801569c:	b0aa      	sub	sp, #168	@ 0xa8
 801569e:	4604      	mov	r4, r0
 80156a0:	a835      	add	r0, sp, #212	@ 0xd4
 80156a2:	e9dd 8732 	ldrd	r8, r7, [sp, #200]	@ 0xc8
 80156a6:	460d      	mov	r5, r1
 80156a8:	4692      	mov	sl, r2
 80156aa:	f7f8 ff63 	bl	800e574 <rcutils_allocator_is_valid>
 80156ae:	2800      	cmp	r0, #0
 80156b0:	d064      	beq.n	801577c <rcl_timer_init+0xe4>
 80156b2:	2c00      	cmp	r4, #0
 80156b4:	d062      	beq.n	801577c <rcl_timer_init+0xe4>
 80156b6:	2d00      	cmp	r5, #0
 80156b8:	d060      	beq.n	801577c <rcl_timer_init+0xe4>
 80156ba:	2f00      	cmp	r7, #0
 80156bc:	db5e      	blt.n	801577c <rcl_timer_init+0xe4>
 80156be:	6823      	ldr	r3, [r4, #0]
 80156c0:	b123      	cbz	r3, 80156cc <rcl_timer_init+0x34>
 80156c2:	2664      	movs	r6, #100	@ 0x64
 80156c4:	4630      	mov	r0, r6
 80156c6:	b02a      	add	sp, #168	@ 0xa8
 80156c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80156cc:	a908      	add	r1, sp, #32
 80156ce:	4628      	mov	r0, r5
 80156d0:	f7ff fe74 	bl	80153bc <rcl_clock_get_now>
 80156d4:	4606      	mov	r6, r0
 80156d6:	2800      	cmp	r0, #0
 80156d8:	d1f4      	bne.n	80156c4 <rcl_timer_init+0x2c>
 80156da:	ae06      	add	r6, sp, #24
 80156dc:	4630      	mov	r0, r6
 80156de:	e9cd 5a16 	strd	r5, sl, [sp, #88]	@ 0x58
 80156e2:	f003 ff67 	bl	80195b4 <rcl_get_zero_initialized_guard_condition>
 80156e6:	e896 0003 	ldmia.w	r6, {r0, r1}
 80156ea:	f10d 0960 	add.w	r9, sp, #96	@ 0x60
 80156ee:	ae0b      	add	r6, sp, #44	@ 0x2c
 80156f0:	e889 0003 	stmia.w	r9, {r0, r1}
 80156f4:	4630      	mov	r0, r6
 80156f6:	f004 f839 	bl	801976c <rcl_guard_condition_get_default_options>
 80156fa:	ab0d      	add	r3, sp, #52	@ 0x34
 80156fc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8015700:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8015704:	4651      	mov	r1, sl
 8015706:	e896 000c 	ldmia.w	r6, {r2, r3}
 801570a:	4648      	mov	r0, r9
 801570c:	f003 ff5c 	bl	80195c8 <rcl_guard_condition_init>
 8015710:	4606      	mov	r6, r0
 8015712:	2800      	cmp	r0, #0
 8015714:	d1d6      	bne.n	80156c4 <rcl_timer_init+0x2c>
 8015716:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8015718:	781b      	ldrb	r3, [r3, #0]
 801571a:	2b01      	cmp	r3, #1
 801571c:	d033      	beq.n	8015786 <rcl_timer_init+0xee>
 801571e:	9934      	ldr	r1, [sp, #208]	@ 0xd0
 8015720:	911a      	str	r1, [sp, #104]	@ 0x68
 8015722:	4642      	mov	r2, r8
 8015724:	463b      	mov	r3, r7
 8015726:	e9cd 231c 	strd	r2, r3, [sp, #112]	@ 0x70
 801572a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801572e:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 80157e0 <rcl_timer_init+0x148>
 8015732:	eb12 0008 	adds.w	r0, r2, r8
 8015736:	eb47 0103 	adc.w	r1, r7, r3
 801573a:	f10d 0ed4 	add.w	lr, sp, #212	@ 0xd4
 801573e:	ed8d 7b22 	vstr	d7, [sp, #136]	@ 0x88
 8015742:	e9cd 231e 	strd	r2, r3, [sp, #120]	@ 0x78
 8015746:	e9cd 0120 	strd	r0, r1, [sp, #128]	@ 0x80
 801574a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801574e:	f10d 0c94 	add.w	ip, sp, #148	@ 0x94
 8015752:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015756:	f8de 3000 	ldr.w	r3, [lr]
 801575a:	f8cc 3000 	str.w	r3, [ip]
 801575e:	f04f 0a00 	mov.w	sl, #0
 8015762:	4619      	mov	r1, r3
 8015764:	f88d a090 	strb.w	sl, [sp, #144]	@ 0x90
 8015768:	9b35      	ldr	r3, [sp, #212]	@ 0xd4
 801576a:	2050      	movs	r0, #80	@ 0x50
 801576c:	4798      	blx	r3
 801576e:	6020      	str	r0, [r4, #0]
 8015770:	b358      	cbz	r0, 80157ca <rcl_timer_init+0x132>
 8015772:	2250      	movs	r2, #80	@ 0x50
 8015774:	a916      	add	r1, sp, #88	@ 0x58
 8015776:	f004 ff46 	bl	801a606 <memcpy>
 801577a:	e7a3      	b.n	80156c4 <rcl_timer_init+0x2c>
 801577c:	260b      	movs	r6, #11
 801577e:	4630      	mov	r0, r6
 8015780:	b02a      	add	sp, #168	@ 0xa8
 8015782:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015786:	2001      	movs	r0, #1
 8015788:	2100      	movs	r1, #0
 801578a:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
 801578e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015792:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8015796:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 801579a:	4a13      	ldr	r2, [pc, #76]	@ (80157e8 <rcl_timer_init+0x150>)
 801579c:	f88d 3040 	strb.w	r3, [sp, #64]	@ 0x40
 80157a0:	9405      	str	r4, [sp, #20]
 80157a2:	9204      	str	r2, [sp, #16]
 80157a4:	ab12      	add	r3, sp, #72	@ 0x48
 80157a6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80157a8:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 80157ac:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 80157b0:	e89c 000c 	ldmia.w	ip, {r2, r3}
 80157b4:	4628      	mov	r0, r5
 80157b6:	f7ff fe0d 	bl	80153d4 <rcl_clock_add_jump_callback>
 80157ba:	4682      	mov	sl, r0
 80157bc:	2800      	cmp	r0, #0
 80157be:	d0ae      	beq.n	801571e <rcl_timer_init+0x86>
 80157c0:	4648      	mov	r0, r9
 80157c2:	f003 ffad 	bl	8019720 <rcl_guard_condition_fini>
 80157c6:	4656      	mov	r6, sl
 80157c8:	e77c      	b.n	80156c4 <rcl_timer_init+0x2c>
 80157ca:	4648      	mov	r0, r9
 80157cc:	f003 ffa8 	bl	8019720 <rcl_guard_condition_fini>
 80157d0:	4905      	ldr	r1, [pc, #20]	@ (80157e8 <rcl_timer_init+0x150>)
 80157d2:	4622      	mov	r2, r4
 80157d4:	4628      	mov	r0, r5
 80157d6:	f7ff fe5f 	bl	8015498 <rcl_clock_remove_jump_callback>
 80157da:	260a      	movs	r6, #10
 80157dc:	e772      	b.n	80156c4 <rcl_timer_init+0x2c>
 80157de:	bf00      	nop
	...
 80157e8:	08015555 	.word	0x08015555

080157ec <rcl_timer_call>:
 80157ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80157f0:	b087      	sub	sp, #28
 80157f2:	2800      	cmp	r0, #0
 80157f4:	d06d      	beq.n	80158d2 <rcl_timer_call+0xe6>
 80157f6:	6803      	ldr	r3, [r0, #0]
 80157f8:	4604      	mov	r4, r0
 80157fa:	2b00      	cmp	r3, #0
 80157fc:	d063      	beq.n	80158c6 <rcl_timer_call+0xda>
 80157fe:	f3bf 8f5b 	dmb	ish
 8015802:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8015806:	f3bf 8f5b 	dmb	ish
 801580a:	2b00      	cmp	r3, #0
 801580c:	d150      	bne.n	80158b0 <rcl_timer_call+0xc4>
 801580e:	6803      	ldr	r3, [r0, #0]
 8015810:	a904      	add	r1, sp, #16
 8015812:	6818      	ldr	r0, [r3, #0]
 8015814:	f7ff fdd2 	bl	80153bc <rcl_clock_get_now>
 8015818:	4605      	mov	r5, r0
 801581a:	2800      	cmp	r0, #0
 801581c:	d14a      	bne.n	80158b4 <rcl_timer_call+0xc8>
 801581e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015822:	2b00      	cmp	r3, #0
 8015824:	db4a      	blt.n	80158bc <rcl_timer_call+0xd0>
 8015826:	6820      	ldr	r0, [r4, #0]
 8015828:	f04f 0a05 	mov.w	sl, #5
 801582c:	f8cd a000 	str.w	sl, [sp]
 8015830:	3020      	adds	r0, #32
 8015832:	f001 fd0d 	bl	8017250 <__atomic_exchange_8>
 8015836:	6823      	ldr	r3, [r4, #0]
 8015838:	f3bf 8f5b 	dmb	ish
 801583c:	4680      	mov	r8, r0
 801583e:	f8d3 b010 	ldr.w	fp, [r3, #16]
 8015842:	f3bf 8f5b 	dmb	ish
 8015846:	6820      	ldr	r0, [r4, #0]
 8015848:	4689      	mov	r9, r1
 801584a:	3028      	adds	r0, #40	@ 0x28
 801584c:	4651      	mov	r1, sl
 801584e:	f001 fc93 	bl	8017178 <__atomic_load_8>
 8015852:	4606      	mov	r6, r0
 8015854:	6820      	ldr	r0, [r4, #0]
 8015856:	460f      	mov	r7, r1
 8015858:	3018      	adds	r0, #24
 801585a:	4651      	mov	r1, sl
 801585c:	f001 fc8c 	bl	8017178 <__atomic_load_8>
 8015860:	1836      	adds	r6, r6, r0
 8015862:	4602      	mov	r2, r0
 8015864:	4682      	mov	sl, r0
 8015866:	e9dd 0c04 	ldrd	r0, ip, [sp, #16]
 801586a:	eb47 0701 	adc.w	r7, r7, r1
 801586e:	4286      	cmp	r6, r0
 8015870:	460b      	mov	r3, r1
 8015872:	eb77 010c 	sbcs.w	r1, r7, ip
 8015876:	da04      	bge.n	8015882 <rcl_timer_call+0x96>
 8015878:	ea53 0102 	orrs.w	r1, r3, r2
 801587c:	d12e      	bne.n	80158dc <rcl_timer_call+0xf0>
 801587e:	4606      	mov	r6, r0
 8015880:	4667      	mov	r7, ip
 8015882:	6820      	ldr	r0, [r4, #0]
 8015884:	2105      	movs	r1, #5
 8015886:	4632      	mov	r2, r6
 8015888:	463b      	mov	r3, r7
 801588a:	3028      	adds	r0, #40	@ 0x28
 801588c:	9100      	str	r1, [sp, #0]
 801588e:	f001 fca9 	bl	80171e4 <__atomic_store_8>
 8015892:	f1bb 0f00 	cmp.w	fp, #0
 8015896:	d00d      	beq.n	80158b4 <rcl_timer_call+0xc8>
 8015898:	9a04      	ldr	r2, [sp, #16]
 801589a:	9b05      	ldr	r3, [sp, #20]
 801589c:	ebb2 0208 	subs.w	r2, r2, r8
 80158a0:	4620      	mov	r0, r4
 80158a2:	eb63 0309 	sbc.w	r3, r3, r9
 80158a6:	47d8      	blx	fp
 80158a8:	4628      	mov	r0, r5
 80158aa:	b007      	add	sp, #28
 80158ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80158b0:	f240 3521 	movw	r5, #801	@ 0x321
 80158b4:	4628      	mov	r0, r5
 80158b6:	b007      	add	sp, #28
 80158b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80158bc:	2501      	movs	r5, #1
 80158be:	4628      	mov	r0, r5
 80158c0:	b007      	add	sp, #28
 80158c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80158c6:	f44f 7548 	mov.w	r5, #800	@ 0x320
 80158ca:	4628      	mov	r0, r5
 80158cc:	b007      	add	sp, #28
 80158ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80158d2:	250b      	movs	r5, #11
 80158d4:	4628      	mov	r0, r5
 80158d6:	b007      	add	sp, #28
 80158d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80158dc:	1b80      	subs	r0, r0, r6
 80158de:	eb6c 0107 	sbc.w	r1, ip, r7
 80158e2:	3801      	subs	r0, #1
 80158e4:	f161 0100 	sbc.w	r1, r1, #0
 80158e8:	e9cd 3202 	strd	r3, r2, [sp, #8]
 80158ec:	f7eb f96c 	bl	8000bc8 <__aeabi_ldivmod>
 80158f0:	9b02      	ldr	r3, [sp, #8]
 80158f2:	3001      	adds	r0, #1
 80158f4:	f141 0100 	adc.w	r1, r1, #0
 80158f8:	fb00 f303 	mul.w	r3, r0, r3
 80158fc:	fb01 330a 	mla	r3, r1, sl, r3
 8015900:	fba0 0a0a 	umull	r0, sl, r0, sl
 8015904:	1986      	adds	r6, r0, r6
 8015906:	4453      	add	r3, sl
 8015908:	eb43 0707 	adc.w	r7, r3, r7
 801590c:	e7b9      	b.n	8015882 <rcl_timer_call+0x96>
 801590e:	bf00      	nop

08015910 <rcl_timer_is_ready>:
 8015910:	b570      	push	{r4, r5, r6, lr}
 8015912:	b082      	sub	sp, #8
 8015914:	b378      	cbz	r0, 8015976 <rcl_timer_is_ready+0x66>
 8015916:	6803      	ldr	r3, [r0, #0]
 8015918:	4604      	mov	r4, r0
 801591a:	b383      	cbz	r3, 801597e <rcl_timer_is_ready+0x6e>
 801591c:	460d      	mov	r5, r1
 801591e:	b351      	cbz	r1, 8015976 <rcl_timer_is_ready+0x66>
 8015920:	f3bf 8f5b 	dmb	ish
 8015924:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8015928:	f3bf 8f5b 	dmb	ish
 801592c:	b953      	cbnz	r3, 8015944 <rcl_timer_is_ready+0x34>
 801592e:	6803      	ldr	r3, [r0, #0]
 8015930:	4669      	mov	r1, sp
 8015932:	6818      	ldr	r0, [r3, #0]
 8015934:	f7ff fd42 	bl	80153bc <rcl_clock_get_now>
 8015938:	4606      	mov	r6, r0
 801593a:	b140      	cbz	r0, 801594e <rcl_timer_is_ready+0x3e>
 801593c:	f240 3321 	movw	r3, #801	@ 0x321
 8015940:	4298      	cmp	r0, r3
 8015942:	d101      	bne.n	8015948 <rcl_timer_is_ready+0x38>
 8015944:	2600      	movs	r6, #0
 8015946:	702e      	strb	r6, [r5, #0]
 8015948:	4630      	mov	r0, r6
 801594a:	b002      	add	sp, #8
 801594c:	bd70      	pop	{r4, r5, r6, pc}
 801594e:	6820      	ldr	r0, [r4, #0]
 8015950:	2105      	movs	r1, #5
 8015952:	3028      	adds	r0, #40	@ 0x28
 8015954:	f001 fc10 	bl	8017178 <__atomic_load_8>
 8015958:	9b00      	ldr	r3, [sp, #0]
 801595a:	1ac0      	subs	r0, r0, r3
 801595c:	9b01      	ldr	r3, [sp, #4]
 801595e:	eb61 0103 	sbc.w	r1, r1, r3
 8015962:	2801      	cmp	r0, #1
 8015964:	f171 0300 	sbcs.w	r3, r1, #0
 8015968:	bfb4      	ite	lt
 801596a:	2301      	movlt	r3, #1
 801596c:	2300      	movge	r3, #0
 801596e:	4630      	mov	r0, r6
 8015970:	702b      	strb	r3, [r5, #0]
 8015972:	b002      	add	sp, #8
 8015974:	bd70      	pop	{r4, r5, r6, pc}
 8015976:	260b      	movs	r6, #11
 8015978:	4630      	mov	r0, r6
 801597a:	b002      	add	sp, #8
 801597c:	bd70      	pop	{r4, r5, r6, pc}
 801597e:	f44f 7648 	mov.w	r6, #800	@ 0x320
 8015982:	e7e1      	b.n	8015948 <rcl_timer_is_ready+0x38>

08015984 <rcl_timer_get_time_until_next_call>:
 8015984:	b570      	push	{r4, r5, r6, lr}
 8015986:	b082      	sub	sp, #8
 8015988:	b330      	cbz	r0, 80159d8 <rcl_timer_get_time_until_next_call+0x54>
 801598a:	6803      	ldr	r3, [r0, #0]
 801598c:	4604      	mov	r4, r0
 801598e:	b33b      	cbz	r3, 80159e0 <rcl_timer_get_time_until_next_call+0x5c>
 8015990:	460d      	mov	r5, r1
 8015992:	b309      	cbz	r1, 80159d8 <rcl_timer_get_time_until_next_call+0x54>
 8015994:	f3bf 8f5b 	dmb	ish
 8015998:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 801599c:	f3bf 8f5b 	dmb	ish
 80159a0:	b9ab      	cbnz	r3, 80159ce <rcl_timer_get_time_until_next_call+0x4a>
 80159a2:	6803      	ldr	r3, [r0, #0]
 80159a4:	4669      	mov	r1, sp
 80159a6:	6818      	ldr	r0, [r3, #0]
 80159a8:	f7ff fd08 	bl	80153bc <rcl_clock_get_now>
 80159ac:	4606      	mov	r6, r0
 80159ae:	b958      	cbnz	r0, 80159c8 <rcl_timer_get_time_until_next_call+0x44>
 80159b0:	6820      	ldr	r0, [r4, #0]
 80159b2:	2105      	movs	r1, #5
 80159b4:	3028      	adds	r0, #40	@ 0x28
 80159b6:	f001 fbdf 	bl	8017178 <__atomic_load_8>
 80159ba:	9b00      	ldr	r3, [sp, #0]
 80159bc:	1ac0      	subs	r0, r0, r3
 80159be:	9b01      	ldr	r3, [sp, #4]
 80159c0:	6028      	str	r0, [r5, #0]
 80159c2:	eb61 0103 	sbc.w	r1, r1, r3
 80159c6:	6069      	str	r1, [r5, #4]
 80159c8:	4630      	mov	r0, r6
 80159ca:	b002      	add	sp, #8
 80159cc:	bd70      	pop	{r4, r5, r6, pc}
 80159ce:	f240 3621 	movw	r6, #801	@ 0x321
 80159d2:	4630      	mov	r0, r6
 80159d4:	b002      	add	sp, #8
 80159d6:	bd70      	pop	{r4, r5, r6, pc}
 80159d8:	260b      	movs	r6, #11
 80159da:	4630      	mov	r0, r6
 80159dc:	b002      	add	sp, #8
 80159de:	bd70      	pop	{r4, r5, r6, pc}
 80159e0:	f44f 7648 	mov.w	r6, #800	@ 0x320
 80159e4:	e7f0      	b.n	80159c8 <rcl_timer_get_time_until_next_call+0x44>
 80159e6:	bf00      	nop

080159e8 <rcl_timer_get_guard_condition>:
 80159e8:	b130      	cbz	r0, 80159f8 <rcl_timer_get_guard_condition+0x10>
 80159ea:	6800      	ldr	r0, [r0, #0]
 80159ec:	b120      	cbz	r0, 80159f8 <rcl_timer_get_guard_condition+0x10>
 80159ee:	68c3      	ldr	r3, [r0, #12]
 80159f0:	b10b      	cbz	r3, 80159f6 <rcl_timer_get_guard_condition+0xe>
 80159f2:	3008      	adds	r0, #8
 80159f4:	4770      	bx	lr
 80159f6:	4618      	mov	r0, r3
 80159f8:	4770      	bx	lr
 80159fa:	bf00      	nop

080159fc <rcl_validate_enclave_name_with_size>:
 80159fc:	b378      	cbz	r0, 8015a5e <rcl_validate_enclave_name_with_size+0x62>
 80159fe:	b570      	push	{r4, r5, r6, lr}
 8015a00:	4615      	mov	r5, r2
 8015a02:	b0c2      	sub	sp, #264	@ 0x108
 8015a04:	b302      	cbz	r2, 8015a48 <rcl_validate_enclave_name_with_size+0x4c>
 8015a06:	461e      	mov	r6, r3
 8015a08:	466a      	mov	r2, sp
 8015a0a:	ab01      	add	r3, sp, #4
 8015a0c:	460c      	mov	r4, r1
 8015a0e:	f002 f815 	bl	8017a3c <rmw_validate_namespace_with_size>
 8015a12:	4684      	mov	ip, r0
 8015a14:	b9e8      	cbnz	r0, 8015a52 <rcl_validate_enclave_name_with_size+0x56>
 8015a16:	9b00      	ldr	r3, [sp, #0]
 8015a18:	b923      	cbnz	r3, 8015a24 <rcl_validate_enclave_name_with_size+0x28>
 8015a1a:	2300      	movs	r3, #0
 8015a1c:	602b      	str	r3, [r5, #0]
 8015a1e:	4660      	mov	r0, ip
 8015a20:	b042      	add	sp, #264	@ 0x108
 8015a22:	bd70      	pop	{r4, r5, r6, pc}
 8015a24:	2b07      	cmp	r3, #7
 8015a26:	d007      	beq.n	8015a38 <rcl_validate_enclave_name_with_size+0x3c>
 8015a28:	1e5a      	subs	r2, r3, #1
 8015a2a:	2a05      	cmp	r2, #5
 8015a2c:	d833      	bhi.n	8015a96 <rcl_validate_enclave_name_with_size+0x9a>
 8015a2e:	e8df f002 	tbb	[pc, r2]
 8015a32:	2c2f      	.short	0x2c2f
 8015a34:	1a232629 	.word	0x1a232629
 8015a38:	2cff      	cmp	r4, #255	@ 0xff
 8015a3a:	d9ee      	bls.n	8015a1a <rcl_validate_enclave_name_with_size+0x1e>
 8015a3c:	602b      	str	r3, [r5, #0]
 8015a3e:	2e00      	cmp	r6, #0
 8015a40:	d0ed      	beq.n	8015a1e <rcl_validate_enclave_name_with_size+0x22>
 8015a42:	23fe      	movs	r3, #254	@ 0xfe
 8015a44:	6033      	str	r3, [r6, #0]
 8015a46:	e7ea      	b.n	8015a1e <rcl_validate_enclave_name_with_size+0x22>
 8015a48:	f04f 0c0b 	mov.w	ip, #11
 8015a4c:	4660      	mov	r0, ip
 8015a4e:	b042      	add	sp, #264	@ 0x108
 8015a50:	bd70      	pop	{r4, r5, r6, pc}
 8015a52:	f7fe fdaf 	bl	80145b4 <rcl_convert_rmw_ret_to_rcl_ret>
 8015a56:	4684      	mov	ip, r0
 8015a58:	4660      	mov	r0, ip
 8015a5a:	b042      	add	sp, #264	@ 0x108
 8015a5c:	bd70      	pop	{r4, r5, r6, pc}
 8015a5e:	f04f 0c0b 	mov.w	ip, #11
 8015a62:	4660      	mov	r0, ip
 8015a64:	4770      	bx	lr
 8015a66:	2306      	movs	r3, #6
 8015a68:	602b      	str	r3, [r5, #0]
 8015a6a:	2e00      	cmp	r6, #0
 8015a6c:	d0d7      	beq.n	8015a1e <rcl_validate_enclave_name_with_size+0x22>
 8015a6e:	9b01      	ldr	r3, [sp, #4]
 8015a70:	6033      	str	r3, [r6, #0]
 8015a72:	4660      	mov	r0, ip
 8015a74:	b042      	add	sp, #264	@ 0x108
 8015a76:	bd70      	pop	{r4, r5, r6, pc}
 8015a78:	2305      	movs	r3, #5
 8015a7a:	602b      	str	r3, [r5, #0]
 8015a7c:	e7f5      	b.n	8015a6a <rcl_validate_enclave_name_with_size+0x6e>
 8015a7e:	2304      	movs	r3, #4
 8015a80:	602b      	str	r3, [r5, #0]
 8015a82:	e7f2      	b.n	8015a6a <rcl_validate_enclave_name_with_size+0x6e>
 8015a84:	2303      	movs	r3, #3
 8015a86:	602b      	str	r3, [r5, #0]
 8015a88:	e7ef      	b.n	8015a6a <rcl_validate_enclave_name_with_size+0x6e>
 8015a8a:	2302      	movs	r3, #2
 8015a8c:	602b      	str	r3, [r5, #0]
 8015a8e:	e7ec      	b.n	8015a6a <rcl_validate_enclave_name_with_size+0x6e>
 8015a90:	2301      	movs	r3, #1
 8015a92:	602b      	str	r3, [r5, #0]
 8015a94:	e7e9      	b.n	8015a6a <rcl_validate_enclave_name_with_size+0x6e>
 8015a96:	4a04      	ldr	r2, [pc, #16]	@ (8015aa8 <rcl_validate_enclave_name_with_size+0xac>)
 8015a98:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8015a9c:	a802      	add	r0, sp, #8
 8015a9e:	f001 fd25 	bl	80174ec <rcutils_snprintf>
 8015aa2:	f04f 0c01 	mov.w	ip, #1
 8015aa6:	e7ba      	b.n	8015a1e <rcl_validate_enclave_name_with_size+0x22>
 8015aa8:	0801cbd4 	.word	0x0801cbd4

08015aac <rcl_validate_enclave_name>:
 8015aac:	b168      	cbz	r0, 8015aca <rcl_validate_enclave_name+0x1e>
 8015aae:	b570      	push	{r4, r5, r6, lr}
 8015ab0:	460d      	mov	r5, r1
 8015ab2:	4616      	mov	r6, r2
 8015ab4:	4604      	mov	r4, r0
 8015ab6:	f7ea fbbd 	bl	8000234 <strlen>
 8015aba:	4633      	mov	r3, r6
 8015abc:	4601      	mov	r1, r0
 8015abe:	462a      	mov	r2, r5
 8015ac0:	4620      	mov	r0, r4
 8015ac2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8015ac6:	f7ff bf99 	b.w	80159fc <rcl_validate_enclave_name_with_size>
 8015aca:	200b      	movs	r0, #11
 8015acc:	4770      	bx	lr
 8015ace:	bf00      	nop

08015ad0 <rcl_get_zero_initialized_wait_set>:
 8015ad0:	b510      	push	{r4, lr}
 8015ad2:	4c08      	ldr	r4, [pc, #32]	@ (8015af4 <rcl_get_zero_initialized_wait_set+0x24>)
 8015ad4:	4686      	mov	lr, r0
 8015ad6:	4684      	mov	ip, r0
 8015ad8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8015ada:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015ade:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8015ae0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015ae4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8015ae6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015aea:	6823      	ldr	r3, [r4, #0]
 8015aec:	f8cc 3000 	str.w	r3, [ip]
 8015af0:	4670      	mov	r0, lr
 8015af2:	bd10      	pop	{r4, pc}
 8015af4:	0801cc34 	.word	0x0801cc34

08015af8 <rcl_wait_set_is_valid>:
 8015af8:	b118      	cbz	r0, 8015b02 <rcl_wait_set_is_valid+0xa>
 8015afa:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8015afc:	3800      	subs	r0, #0
 8015afe:	bf18      	it	ne
 8015b00:	2001      	movne	r0, #1
 8015b02:	4770      	bx	lr

08015b04 <rcl_wait_set_fini>:
 8015b04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015b08:	b082      	sub	sp, #8
 8015b0a:	2800      	cmp	r0, #0
 8015b0c:	f000 8095 	beq.w	8015c3a <rcl_wait_set_fini+0x136>
 8015b10:	6b06      	ldr	r6, [r0, #48]	@ 0x30
 8015b12:	4604      	mov	r4, r0
 8015b14:	2e00      	cmp	r6, #0
 8015b16:	f000 808c 	beq.w	8015c32 <rcl_wait_set_fini+0x12e>
 8015b1a:	6bf0      	ldr	r0, [r6, #60]	@ 0x3c
 8015b1c:	f002 fd48 	bl	80185b0 <rmw_destroy_wait_set>
 8015b20:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8015b22:	1e06      	subs	r6, r0, #0
 8015b24:	bf18      	it	ne
 8015b26:	f44f 7661 	movne.w	r6, #900	@ 0x384
 8015b2a:	2d00      	cmp	r5, #0
 8015b2c:	f000 8081 	beq.w	8015c32 <rcl_wait_set_fini+0x12e>
 8015b30:	6820      	ldr	r0, [r4, #0]
 8015b32:	f8d5 804c 	ldr.w	r8, [r5, #76]	@ 0x4c
 8015b36:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8015b38:	2700      	movs	r7, #0
 8015b3a:	6067      	str	r7, [r4, #4]
 8015b3c:	602f      	str	r7, [r5, #0]
 8015b3e:	b120      	cbz	r0, 8015b4a <rcl_wait_set_fini+0x46>
 8015b40:	9101      	str	r1, [sp, #4]
 8015b42:	47c0      	blx	r8
 8015b44:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8015b46:	9901      	ldr	r1, [sp, #4]
 8015b48:	6027      	str	r7, [r4, #0]
 8015b4a:	68a8      	ldr	r0, [r5, #8]
 8015b4c:	b120      	cbz	r0, 8015b58 <rcl_wait_set_fini+0x54>
 8015b4e:	47c0      	blx	r8
 8015b50:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8015b52:	2300      	movs	r3, #0
 8015b54:	e9c5 3301 	strd	r3, r3, [r5, #4]
 8015b58:	68a0      	ldr	r0, [r4, #8]
 8015b5a:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 8015b5c:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8015b5e:	f04f 0800 	mov.w	r8, #0
 8015b62:	f8c4 800c 	str.w	r8, [r4, #12]
 8015b66:	f8c5 800c 	str.w	r8, [r5, #12]
 8015b6a:	b128      	cbz	r0, 8015b78 <rcl_wait_set_fini+0x74>
 8015b6c:	47b8      	blx	r7
 8015b6e:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8015b70:	f8c4 8008 	str.w	r8, [r4, #8]
 8015b74:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 8015b76:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8015b78:	6968      	ldr	r0, [r5, #20]
 8015b7a:	f04f 0800 	mov.w	r8, #0
 8015b7e:	f8c5 8010 	str.w	r8, [r5, #16]
 8015b82:	b128      	cbz	r0, 8015b90 <rcl_wait_set_fini+0x8c>
 8015b84:	47b8      	blx	r7
 8015b86:	f8c5 8014 	str.w	r8, [r5, #20]
 8015b8a:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8015b8c:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 8015b8e:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8015b90:	6920      	ldr	r0, [r4, #16]
 8015b92:	f04f 0800 	mov.w	r8, #0
 8015b96:	f8c4 8014 	str.w	r8, [r4, #20]
 8015b9a:	f8c5 8040 	str.w	r8, [r5, #64]	@ 0x40
 8015b9e:	b128      	cbz	r0, 8015bac <rcl_wait_set_fini+0xa8>
 8015ba0:	47b8      	blx	r7
 8015ba2:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8015ba4:	f8c4 8010 	str.w	r8, [r4, #16]
 8015ba8:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 8015baa:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8015bac:	69a0      	ldr	r0, [r4, #24]
 8015bae:	f04f 0800 	mov.w	r8, #0
 8015bb2:	f8c4 801c 	str.w	r8, [r4, #28]
 8015bb6:	f8c5 8018 	str.w	r8, [r5, #24]
 8015bba:	b128      	cbz	r0, 8015bc8 <rcl_wait_set_fini+0xc4>
 8015bbc:	9101      	str	r1, [sp, #4]
 8015bbe:	47b8      	blx	r7
 8015bc0:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8015bc2:	9901      	ldr	r1, [sp, #4]
 8015bc4:	f8c4 8018 	str.w	r8, [r4, #24]
 8015bc8:	6a28      	ldr	r0, [r5, #32]
 8015bca:	b120      	cbz	r0, 8015bd6 <rcl_wait_set_fini+0xd2>
 8015bcc:	47b8      	blx	r7
 8015bce:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8015bd0:	2300      	movs	r3, #0
 8015bd2:	e9c5 3307 	strd	r3, r3, [r5, #28]
 8015bd6:	6a20      	ldr	r0, [r4, #32]
 8015bd8:	f8d5 804c 	ldr.w	r8, [r5, #76]	@ 0x4c
 8015bdc:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8015bde:	2700      	movs	r7, #0
 8015be0:	6267      	str	r7, [r4, #36]	@ 0x24
 8015be2:	626f      	str	r7, [r5, #36]	@ 0x24
 8015be4:	b120      	cbz	r0, 8015bf0 <rcl_wait_set_fini+0xec>
 8015be6:	9101      	str	r1, [sp, #4]
 8015be8:	47c0      	blx	r8
 8015bea:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8015bec:	9901      	ldr	r1, [sp, #4]
 8015bee:	6227      	str	r7, [r4, #32]
 8015bf0:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8015bf2:	b120      	cbz	r0, 8015bfe <rcl_wait_set_fini+0xfa>
 8015bf4:	47c0      	blx	r8
 8015bf6:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8015bf8:	2300      	movs	r3, #0
 8015bfa:	e9c5 330a 	strd	r3, r3, [r5, #40]	@ 0x28
 8015bfe:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8015c00:	f8d5 804c 	ldr.w	r8, [r5, #76]	@ 0x4c
 8015c04:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8015c06:	2700      	movs	r7, #0
 8015c08:	62e7      	str	r7, [r4, #44]	@ 0x2c
 8015c0a:	632f      	str	r7, [r5, #48]	@ 0x30
 8015c0c:	b120      	cbz	r0, 8015c18 <rcl_wait_set_fini+0x114>
 8015c0e:	9101      	str	r1, [sp, #4]
 8015c10:	47c0      	blx	r8
 8015c12:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8015c14:	9901      	ldr	r1, [sp, #4]
 8015c16:	62a7      	str	r7, [r4, #40]	@ 0x28
 8015c18:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8015c1a:	b120      	cbz	r0, 8015c26 <rcl_wait_set_fini+0x122>
 8015c1c:	47c0      	blx	r8
 8015c1e:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8015c20:	2300      	movs	r3, #0
 8015c22:	e9c5 330d 	strd	r3, r3, [r5, #52]	@ 0x34
 8015c26:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8015c28:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8015c2a:	4628      	mov	r0, r5
 8015c2c:	4798      	blx	r3
 8015c2e:	2300      	movs	r3, #0
 8015c30:	6323      	str	r3, [r4, #48]	@ 0x30
 8015c32:	4630      	mov	r0, r6
 8015c34:	b002      	add	sp, #8
 8015c36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015c3a:	260b      	movs	r6, #11
 8015c3c:	4630      	mov	r0, r6
 8015c3e:	b002      	add	sp, #8
 8015c40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08015c44 <rcl_wait_set_add_subscription>:
 8015c44:	b318      	cbz	r0, 8015c8e <rcl_wait_set_add_subscription+0x4a>
 8015c46:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015c48:	b570      	push	{r4, r5, r6, lr}
 8015c4a:	4604      	mov	r4, r0
 8015c4c:	b30b      	cbz	r3, 8015c92 <rcl_wait_set_add_subscription+0x4e>
 8015c4e:	b319      	cbz	r1, 8015c98 <rcl_wait_set_add_subscription+0x54>
 8015c50:	681d      	ldr	r5, [r3, #0]
 8015c52:	6840      	ldr	r0, [r0, #4]
 8015c54:	4285      	cmp	r5, r0
 8015c56:	d217      	bcs.n	8015c88 <rcl_wait_set_add_subscription+0x44>
 8015c58:	6820      	ldr	r0, [r4, #0]
 8015c5a:	1c6e      	adds	r6, r5, #1
 8015c5c:	601e      	str	r6, [r3, #0]
 8015c5e:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8015c62:	b102      	cbz	r2, 8015c66 <rcl_wait_set_add_subscription+0x22>
 8015c64:	6015      	str	r5, [r2, #0]
 8015c66:	4608      	mov	r0, r1
 8015c68:	f7ff fb08 	bl	801527c <rcl_subscription_get_rmw_handle>
 8015c6c:	b150      	cbz	r0, 8015c84 <rcl_wait_set_add_subscription+0x40>
 8015c6e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015c70:	6842      	ldr	r2, [r0, #4]
 8015c72:	689b      	ldr	r3, [r3, #8]
 8015c74:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015c78:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8015c7a:	6853      	ldr	r3, [r2, #4]
 8015c7c:	3301      	adds	r3, #1
 8015c7e:	2000      	movs	r0, #0
 8015c80:	6053      	str	r3, [r2, #4]
 8015c82:	bd70      	pop	{r4, r5, r6, pc}
 8015c84:	2001      	movs	r0, #1
 8015c86:	bd70      	pop	{r4, r5, r6, pc}
 8015c88:	f240 3086 	movw	r0, #902	@ 0x386
 8015c8c:	bd70      	pop	{r4, r5, r6, pc}
 8015c8e:	200b      	movs	r0, #11
 8015c90:	4770      	bx	lr
 8015c92:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015c96:	bd70      	pop	{r4, r5, r6, pc}
 8015c98:	200b      	movs	r0, #11
 8015c9a:	bd70      	pop	{r4, r5, r6, pc}

08015c9c <rcl_wait_set_clear>:
 8015c9c:	2800      	cmp	r0, #0
 8015c9e:	d073      	beq.n	8015d88 <rcl_wait_set_clear+0xec>
 8015ca0:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015ca2:	b510      	push	{r4, lr}
 8015ca4:	4604      	mov	r4, r0
 8015ca6:	2b00      	cmp	r3, #0
 8015ca8:	d070      	beq.n	8015d8c <rcl_wait_set_clear+0xf0>
 8015caa:	6800      	ldr	r0, [r0, #0]
 8015cac:	b138      	cbz	r0, 8015cbe <rcl_wait_set_clear+0x22>
 8015cae:	6862      	ldr	r2, [r4, #4]
 8015cb0:	2100      	movs	r1, #0
 8015cb2:	0092      	lsls	r2, r2, #2
 8015cb4:	f004 fbde 	bl	801a474 <memset>
 8015cb8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015cba:	2200      	movs	r2, #0
 8015cbc:	601a      	str	r2, [r3, #0]
 8015cbe:	68a0      	ldr	r0, [r4, #8]
 8015cc0:	b138      	cbz	r0, 8015cd2 <rcl_wait_set_clear+0x36>
 8015cc2:	68e2      	ldr	r2, [r4, #12]
 8015cc4:	2100      	movs	r1, #0
 8015cc6:	0092      	lsls	r2, r2, #2
 8015cc8:	f004 fbd4 	bl	801a474 <memset>
 8015ccc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015cce:	2200      	movs	r2, #0
 8015cd0:	60da      	str	r2, [r3, #12]
 8015cd2:	69a0      	ldr	r0, [r4, #24]
 8015cd4:	b138      	cbz	r0, 8015ce6 <rcl_wait_set_clear+0x4a>
 8015cd6:	69e2      	ldr	r2, [r4, #28]
 8015cd8:	2100      	movs	r1, #0
 8015cda:	0092      	lsls	r2, r2, #2
 8015cdc:	f004 fbca 	bl	801a474 <memset>
 8015ce0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015ce2:	2200      	movs	r2, #0
 8015ce4:	619a      	str	r2, [r3, #24]
 8015ce6:	6a20      	ldr	r0, [r4, #32]
 8015ce8:	b138      	cbz	r0, 8015cfa <rcl_wait_set_clear+0x5e>
 8015cea:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8015cec:	2100      	movs	r1, #0
 8015cee:	0092      	lsls	r2, r2, #2
 8015cf0:	f004 fbc0 	bl	801a474 <memset>
 8015cf4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015cf6:	2200      	movs	r2, #0
 8015cf8:	625a      	str	r2, [r3, #36]	@ 0x24
 8015cfa:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8015cfc:	b138      	cbz	r0, 8015d0e <rcl_wait_set_clear+0x72>
 8015cfe:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8015d00:	2100      	movs	r1, #0
 8015d02:	0092      	lsls	r2, r2, #2
 8015d04:	f004 fbb6 	bl	801a474 <memset>
 8015d08:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015d0a:	2200      	movs	r2, #0
 8015d0c:	631a      	str	r2, [r3, #48]	@ 0x30
 8015d0e:	6920      	ldr	r0, [r4, #16]
 8015d10:	b138      	cbz	r0, 8015d22 <rcl_wait_set_clear+0x86>
 8015d12:	6962      	ldr	r2, [r4, #20]
 8015d14:	2100      	movs	r1, #0
 8015d16:	0092      	lsls	r2, r2, #2
 8015d18:	f004 fbac 	bl	801a474 <memset>
 8015d1c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015d1e:	2200      	movs	r2, #0
 8015d20:	641a      	str	r2, [r3, #64]	@ 0x40
 8015d22:	6898      	ldr	r0, [r3, #8]
 8015d24:	b138      	cbz	r0, 8015d36 <rcl_wait_set_clear+0x9a>
 8015d26:	685a      	ldr	r2, [r3, #4]
 8015d28:	2100      	movs	r1, #0
 8015d2a:	0092      	lsls	r2, r2, #2
 8015d2c:	f004 fba2 	bl	801a474 <memset>
 8015d30:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015d32:	2200      	movs	r2, #0
 8015d34:	605a      	str	r2, [r3, #4]
 8015d36:	6958      	ldr	r0, [r3, #20]
 8015d38:	b138      	cbz	r0, 8015d4a <rcl_wait_set_clear+0xae>
 8015d3a:	691a      	ldr	r2, [r3, #16]
 8015d3c:	2100      	movs	r1, #0
 8015d3e:	0092      	lsls	r2, r2, #2
 8015d40:	f004 fb98 	bl	801a474 <memset>
 8015d44:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015d46:	2200      	movs	r2, #0
 8015d48:	611a      	str	r2, [r3, #16]
 8015d4a:	6a18      	ldr	r0, [r3, #32]
 8015d4c:	b138      	cbz	r0, 8015d5e <rcl_wait_set_clear+0xc2>
 8015d4e:	69da      	ldr	r2, [r3, #28]
 8015d50:	2100      	movs	r1, #0
 8015d52:	0092      	lsls	r2, r2, #2
 8015d54:	f004 fb8e 	bl	801a474 <memset>
 8015d58:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015d5a:	2200      	movs	r2, #0
 8015d5c:	61da      	str	r2, [r3, #28]
 8015d5e:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8015d60:	b138      	cbz	r0, 8015d72 <rcl_wait_set_clear+0xd6>
 8015d62:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8015d64:	2100      	movs	r1, #0
 8015d66:	0092      	lsls	r2, r2, #2
 8015d68:	f004 fb84 	bl	801a474 <memset>
 8015d6c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015d6e:	2200      	movs	r2, #0
 8015d70:	629a      	str	r2, [r3, #40]	@ 0x28
 8015d72:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8015d74:	b138      	cbz	r0, 8015d86 <rcl_wait_set_clear+0xea>
 8015d76:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8015d78:	2100      	movs	r1, #0
 8015d7a:	0092      	lsls	r2, r2, #2
 8015d7c:	f004 fb7a 	bl	801a474 <memset>
 8015d80:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015d82:	2000      	movs	r0, #0
 8015d84:	6358      	str	r0, [r3, #52]	@ 0x34
 8015d86:	bd10      	pop	{r4, pc}
 8015d88:	200b      	movs	r0, #11
 8015d8a:	4770      	bx	lr
 8015d8c:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015d90:	bd10      	pop	{r4, pc}
 8015d92:	bf00      	nop

08015d94 <rcl_wait_set_resize>:
 8015d94:	2800      	cmp	r0, #0
 8015d96:	f000 8185 	beq.w	80160a4 <rcl_wait_set_resize+0x310>
 8015d9a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015d9e:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8015da0:	b083      	sub	sp, #12
 8015da2:	4605      	mov	r5, r0
 8015da4:	2c00      	cmp	r4, #0
 8015da6:	f000 817f 	beq.w	80160a8 <rcl_wait_set_resize+0x314>
 8015daa:	f04f 0900 	mov.w	r9, #0
 8015dae:	f8d4 a058 	ldr.w	sl, [r4, #88]	@ 0x58
 8015db2:	461f      	mov	r7, r3
 8015db4:	4688      	mov	r8, r1
 8015db6:	e9d4 b313 	ldrd	fp, r3, [r4, #76]	@ 0x4c
 8015dba:	4616      	mov	r6, r2
 8015dbc:	f8c0 9004 	str.w	r9, [r0, #4]
 8015dc0:	f8c4 9000 	str.w	r9, [r4]
 8015dc4:	2900      	cmp	r1, #0
 8015dc6:	f000 80bd 	beq.w	8015f44 <rcl_wait_set_resize+0x1b0>
 8015dca:	008c      	lsls	r4, r1, #2
 8015dcc:	6800      	ldr	r0, [r0, #0]
 8015dce:	9301      	str	r3, [sp, #4]
 8015dd0:	4652      	mov	r2, sl
 8015dd2:	4621      	mov	r1, r4
 8015dd4:	4798      	blx	r3
 8015dd6:	9b01      	ldr	r3, [sp, #4]
 8015dd8:	6028      	str	r0, [r5, #0]
 8015dda:	2800      	cmp	r0, #0
 8015ddc:	f000 80cb 	beq.w	8015f76 <rcl_wait_set_resize+0x1e2>
 8015de0:	4622      	mov	r2, r4
 8015de2:	4649      	mov	r1, r9
 8015de4:	9301      	str	r3, [sp, #4]
 8015de6:	f004 fb45 	bl	801a474 <memset>
 8015dea:	f8c5 8004 	str.w	r8, [r5, #4]
 8015dee:	f8d5 8030 	ldr.w	r8, [r5, #48]	@ 0x30
 8015df2:	9b01      	ldr	r3, [sp, #4]
 8015df4:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8015df8:	f8c8 9004 	str.w	r9, [r8, #4]
 8015dfc:	4652      	mov	r2, sl
 8015dfe:	4621      	mov	r1, r4
 8015e00:	4798      	blx	r3
 8015e02:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8015e04:	f8c8 0008 	str.w	r0, [r8, #8]
 8015e08:	689b      	ldr	r3, [r3, #8]
 8015e0a:	2b00      	cmp	r3, #0
 8015e0c:	f000 80ac 	beq.w	8015f68 <rcl_wait_set_resize+0x1d4>
 8015e10:	4622      	mov	r2, r4
 8015e12:	4649      	mov	r1, r9
 8015e14:	4618      	mov	r0, r3
 8015e16:	f004 fb2d 	bl	801a474 <memset>
 8015e1a:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015e1c:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8015e20:	f04f 0800 	mov.w	r8, #0
 8015e24:	e9d4 2313 	ldrd	r2, r3, [r4, #76]	@ 0x4c
 8015e28:	f8c5 800c 	str.w	r8, [r5, #12]
 8015e2c:	f8c4 800c 	str.w	r8, [r4, #12]
 8015e30:	2e00      	cmp	r6, #0
 8015e32:	f040 80a4 	bne.w	8015f7e <rcl_wait_set_resize+0x1ea>
 8015e36:	68a8      	ldr	r0, [r5, #8]
 8015e38:	b128      	cbz	r0, 8015e46 <rcl_wait_set_resize+0xb2>
 8015e3a:	4649      	mov	r1, r9
 8015e3c:	4790      	blx	r2
 8015e3e:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015e40:	60ae      	str	r6, [r5, #8]
 8015e42:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8015e46:	f04f 0800 	mov.w	r8, #0
 8015e4a:	19f6      	adds	r6, r6, r7
 8015e4c:	f8c4 8010 	str.w	r8, [r4, #16]
 8015e50:	f040 80ac 	bne.w	8015fac <rcl_wait_set_resize+0x218>
 8015e54:	6960      	ldr	r0, [r4, #20]
 8015e56:	b130      	cbz	r0, 8015e66 <rcl_wait_set_resize+0xd2>
 8015e58:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8015e5a:	4649      	mov	r1, r9
 8015e5c:	4798      	blx	r3
 8015e5e:	6166      	str	r6, [r4, #20]
 8015e60:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015e62:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8015e66:	2600      	movs	r6, #0
 8015e68:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	@ 0x4c
 8015e6c:	616e      	str	r6, [r5, #20]
 8015e6e:	6426      	str	r6, [r4, #64]	@ 0x40
 8015e70:	2f00      	cmp	r7, #0
 8015e72:	f040 80ad 	bne.w	8015fd0 <rcl_wait_set_resize+0x23c>
 8015e76:	6928      	ldr	r0, [r5, #16]
 8015e78:	b138      	cbz	r0, 8015e8a <rcl_wait_set_resize+0xf6>
 8015e7a:	4649      	mov	r1, r9
 8015e7c:	47d0      	blx	sl
 8015e7e:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015e80:	612f      	str	r7, [r5, #16]
 8015e82:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	@ 0x4c
 8015e86:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8015e8a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015e8c:	2600      	movs	r6, #0
 8015e8e:	61ee      	str	r6, [r5, #28]
 8015e90:	61a6      	str	r6, [r4, #24]
 8015e92:	2b00      	cmp	r3, #0
 8015e94:	f040 80af 	bne.w	8015ff6 <rcl_wait_set_resize+0x262>
 8015e98:	69a8      	ldr	r0, [r5, #24]
 8015e9a:	b120      	cbz	r0, 8015ea6 <rcl_wait_set_resize+0x112>
 8015e9c:	4649      	mov	r1, r9
 8015e9e:	47d0      	blx	sl
 8015ea0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015ea2:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015ea4:	61ab      	str	r3, [r5, #24]
 8015ea6:	6a20      	ldr	r0, [r4, #32]
 8015ea8:	b128      	cbz	r0, 8015eb6 <rcl_wait_set_resize+0x122>
 8015eaa:	4649      	mov	r1, r9
 8015eac:	47d0      	blx	sl
 8015eae:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015eb0:	2300      	movs	r3, #0
 8015eb2:	e9c4 3307 	strd	r3, r3, [r4, #28]
 8015eb6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015eb8:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8015eba:	2600      	movs	r6, #0
 8015ebc:	e9d4 8913 	ldrd	r8, r9, [r4, #76]	@ 0x4c
 8015ec0:	626e      	str	r6, [r5, #36]	@ 0x24
 8015ec2:	6266      	str	r6, [r4, #36]	@ 0x24
 8015ec4:	2b00      	cmp	r3, #0
 8015ec6:	f000 80b6 	beq.w	8016036 <rcl_wait_set_resize+0x2a2>
 8015eca:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 8015ece:	6a28      	ldr	r0, [r5, #32]
 8015ed0:	463a      	mov	r2, r7
 8015ed2:	4651      	mov	r1, sl
 8015ed4:	47c8      	blx	r9
 8015ed6:	6228      	str	r0, [r5, #32]
 8015ed8:	2800      	cmp	r0, #0
 8015eda:	d04c      	beq.n	8015f76 <rcl_wait_set_resize+0x1e2>
 8015edc:	4652      	mov	r2, sl
 8015ede:	4631      	mov	r1, r6
 8015ee0:	f004 fac8 	bl	801a474 <memset>
 8015ee4:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015ee6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015ee8:	626b      	str	r3, [r5, #36]	@ 0x24
 8015eea:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8015eec:	62a6      	str	r6, [r4, #40]	@ 0x28
 8015eee:	463a      	mov	r2, r7
 8015ef0:	4651      	mov	r1, sl
 8015ef2:	47c8      	blx	r9
 8015ef4:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8015ef6:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8015ef8:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8015efa:	2c00      	cmp	r4, #0
 8015efc:	f000 80f0 	beq.w	80160e0 <rcl_wait_set_resize+0x34c>
 8015f00:	4620      	mov	r0, r4
 8015f02:	4652      	mov	r2, sl
 8015f04:	4631      	mov	r1, r6
 8015f06:	f004 fab5 	bl	801a474 <memset>
 8015f0a:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015f0c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015f0e:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8015f10:	2600      	movs	r6, #0
 8015f12:	e9d4 8913 	ldrd	r8, r9, [r4, #76]	@ 0x4c
 8015f16:	62ee      	str	r6, [r5, #44]	@ 0x2c
 8015f18:	6326      	str	r6, [r4, #48]	@ 0x30
 8015f1a:	2b00      	cmp	r3, #0
 8015f1c:	f040 809d 	bne.w	801605a <rcl_wait_set_resize+0x2c6>
 8015f20:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8015f22:	b120      	cbz	r0, 8015f2e <rcl_wait_set_resize+0x19a>
 8015f24:	4639      	mov	r1, r7
 8015f26:	47c0      	blx	r8
 8015f28:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015f2a:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015f2c:	62ab      	str	r3, [r5, #40]	@ 0x28
 8015f2e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8015f30:	b310      	cbz	r0, 8015f78 <rcl_wait_set_resize+0x1e4>
 8015f32:	4639      	mov	r1, r7
 8015f34:	47c0      	blx	r8
 8015f36:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8015f38:	2000      	movs	r0, #0
 8015f3a:	e9c3 000d 	strd	r0, r0, [r3, #52]	@ 0x34
 8015f3e:	b003      	add	sp, #12
 8015f40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015f44:	6800      	ldr	r0, [r0, #0]
 8015f46:	b120      	cbz	r0, 8015f52 <rcl_wait_set_resize+0x1be>
 8015f48:	4651      	mov	r1, sl
 8015f4a:	47d8      	blx	fp
 8015f4c:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015f4e:	f8c5 8000 	str.w	r8, [r5]
 8015f52:	68a0      	ldr	r0, [r4, #8]
 8015f54:	2800      	cmp	r0, #0
 8015f56:	f43f af61 	beq.w	8015e1c <rcl_wait_set_resize+0x88>
 8015f5a:	4651      	mov	r1, sl
 8015f5c:	47d8      	blx	fp
 8015f5e:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015f60:	2300      	movs	r3, #0
 8015f62:	e9c4 3301 	strd	r3, r3, [r4, #4]
 8015f66:	e759      	b.n	8015e1c <rcl_wait_set_resize+0x88>
 8015f68:	6828      	ldr	r0, [r5, #0]
 8015f6a:	9301      	str	r3, [sp, #4]
 8015f6c:	4651      	mov	r1, sl
 8015f6e:	47d8      	blx	fp
 8015f70:	9b01      	ldr	r3, [sp, #4]
 8015f72:	e9c5 3300 	strd	r3, r3, [r5]
 8015f76:	200a      	movs	r0, #10
 8015f78:	b003      	add	sp, #12
 8015f7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015f7e:	00b4      	lsls	r4, r6, #2
 8015f80:	68a8      	ldr	r0, [r5, #8]
 8015f82:	464a      	mov	r2, r9
 8015f84:	4621      	mov	r1, r4
 8015f86:	4798      	blx	r3
 8015f88:	60a8      	str	r0, [r5, #8]
 8015f8a:	2800      	cmp	r0, #0
 8015f8c:	d0f3      	beq.n	8015f76 <rcl_wait_set_resize+0x1e2>
 8015f8e:	4622      	mov	r2, r4
 8015f90:	4641      	mov	r1, r8
 8015f92:	f004 fa6f 	bl	801a474 <memset>
 8015f96:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015f98:	60ee      	str	r6, [r5, #12]
 8015f9a:	f04f 0800 	mov.w	r8, #0
 8015f9e:	19f6      	adds	r6, r6, r7
 8015fa0:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8015fa4:	f8c4 8010 	str.w	r8, [r4, #16]
 8015fa8:	f43f af54 	beq.w	8015e54 <rcl_wait_set_resize+0xc0>
 8015fac:	00b6      	lsls	r6, r6, #2
 8015fae:	464a      	mov	r2, r9
 8015fb0:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8015fb2:	6960      	ldr	r0, [r4, #20]
 8015fb4:	4631      	mov	r1, r6
 8015fb6:	4798      	blx	r3
 8015fb8:	4681      	mov	r9, r0
 8015fba:	6160      	str	r0, [r4, #20]
 8015fbc:	2800      	cmp	r0, #0
 8015fbe:	d076      	beq.n	80160ae <rcl_wait_set_resize+0x31a>
 8015fc0:	4632      	mov	r2, r6
 8015fc2:	4641      	mov	r1, r8
 8015fc4:	f004 fa56 	bl	801a474 <memset>
 8015fc8:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015fca:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8015fce:	e74a      	b.n	8015e66 <rcl_wait_set_resize+0xd2>
 8015fd0:	00bc      	lsls	r4, r7, #2
 8015fd2:	6928      	ldr	r0, [r5, #16]
 8015fd4:	464a      	mov	r2, r9
 8015fd6:	4621      	mov	r1, r4
 8015fd8:	47c0      	blx	r8
 8015fda:	6128      	str	r0, [r5, #16]
 8015fdc:	2800      	cmp	r0, #0
 8015fde:	d0ca      	beq.n	8015f76 <rcl_wait_set_resize+0x1e2>
 8015fe0:	4622      	mov	r2, r4
 8015fe2:	4631      	mov	r1, r6
 8015fe4:	f004 fa46 	bl	801a474 <memset>
 8015fe8:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015fea:	616f      	str	r7, [r5, #20]
 8015fec:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	@ 0x4c
 8015ff0:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8015ff4:	e749      	b.n	8015e8a <rcl_wait_set_resize+0xf6>
 8015ff6:	009c      	lsls	r4, r3, #2
 8015ff8:	69a8      	ldr	r0, [r5, #24]
 8015ffa:	464a      	mov	r2, r9
 8015ffc:	4621      	mov	r1, r4
 8015ffe:	47c0      	blx	r8
 8016000:	61a8      	str	r0, [r5, #24]
 8016002:	2800      	cmp	r0, #0
 8016004:	d0b7      	beq.n	8015f76 <rcl_wait_set_resize+0x1e2>
 8016006:	4622      	mov	r2, r4
 8016008:	4631      	mov	r1, r6
 801600a:	f004 fa33 	bl	801a474 <memset>
 801600e:	6b2f      	ldr	r7, [r5, #48]	@ 0x30
 8016010:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8016012:	61eb      	str	r3, [r5, #28]
 8016014:	6a38      	ldr	r0, [r7, #32]
 8016016:	61fe      	str	r6, [r7, #28]
 8016018:	464a      	mov	r2, r9
 801601a:	4621      	mov	r1, r4
 801601c:	47c0      	blx	r8
 801601e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8016020:	6238      	str	r0, [r7, #32]
 8016022:	6a1f      	ldr	r7, [r3, #32]
 8016024:	2f00      	cmp	r7, #0
 8016026:	d054      	beq.n	80160d2 <rcl_wait_set_resize+0x33e>
 8016028:	4622      	mov	r2, r4
 801602a:	4631      	mov	r1, r6
 801602c:	4638      	mov	r0, r7
 801602e:	f004 fa21 	bl	801a474 <memset>
 8016032:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8016034:	e73f      	b.n	8015eb6 <rcl_wait_set_resize+0x122>
 8016036:	6a28      	ldr	r0, [r5, #32]
 8016038:	b120      	cbz	r0, 8016044 <rcl_wait_set_resize+0x2b0>
 801603a:	4639      	mov	r1, r7
 801603c:	47c0      	blx	r8
 801603e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016040:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8016042:	622b      	str	r3, [r5, #32]
 8016044:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8016046:	2800      	cmp	r0, #0
 8016048:	f43f af60 	beq.w	8015f0c <rcl_wait_set_resize+0x178>
 801604c:	4639      	mov	r1, r7
 801604e:	47c0      	blx	r8
 8016050:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8016052:	2300      	movs	r3, #0
 8016054:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
 8016058:	e758      	b.n	8015f0c <rcl_wait_set_resize+0x178>
 801605a:	009c      	lsls	r4, r3, #2
 801605c:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 801605e:	463a      	mov	r2, r7
 8016060:	4621      	mov	r1, r4
 8016062:	47c8      	blx	r9
 8016064:	62a8      	str	r0, [r5, #40]	@ 0x28
 8016066:	2800      	cmp	r0, #0
 8016068:	d085      	beq.n	8015f76 <rcl_wait_set_resize+0x1e2>
 801606a:	4622      	mov	r2, r4
 801606c:	4631      	mov	r1, r6
 801606e:	f004 fa01 	bl	801a474 <memset>
 8016072:	f8d5 a030 	ldr.w	sl, [r5, #48]	@ 0x30
 8016076:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016078:	62eb      	str	r3, [r5, #44]	@ 0x2c
 801607a:	f8da 0038 	ldr.w	r0, [sl, #56]	@ 0x38
 801607e:	f8ca 6034 	str.w	r6, [sl, #52]	@ 0x34
 8016082:	463a      	mov	r2, r7
 8016084:	4621      	mov	r1, r4
 8016086:	47c8      	blx	r9
 8016088:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801608a:	f8ca 0038 	str.w	r0, [sl, #56]	@ 0x38
 801608e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016090:	b36b      	cbz	r3, 80160ee <rcl_wait_set_resize+0x35a>
 8016092:	4622      	mov	r2, r4
 8016094:	4631      	mov	r1, r6
 8016096:	4618      	mov	r0, r3
 8016098:	f004 f9ec 	bl	801a474 <memset>
 801609c:	4630      	mov	r0, r6
 801609e:	b003      	add	sp, #12
 80160a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80160a4:	200b      	movs	r0, #11
 80160a6:	4770      	bx	lr
 80160a8:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80160ac:	e764      	b.n	8015f78 <rcl_wait_set_resize+0x1e4>
 80160ae:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80160b0:	68a8      	ldr	r0, [r5, #8]
 80160b2:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 80160b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80160b6:	4798      	blx	r3
 80160b8:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80160ba:	6928      	ldr	r0, [r5, #16]
 80160bc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80160be:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 80160c0:	f8c5 900c 	str.w	r9, [r5, #12]
 80160c4:	f8c5 9008 	str.w	r9, [r5, #8]
 80160c8:	4790      	blx	r2
 80160ca:	e9c5 9904 	strd	r9, r9, [r5, #16]
 80160ce:	200a      	movs	r0, #10
 80160d0:	e752      	b.n	8015f78 <rcl_wait_set_resize+0x1e4>
 80160d2:	69a8      	ldr	r0, [r5, #24]
 80160d4:	4649      	mov	r1, r9
 80160d6:	47d0      	blx	sl
 80160d8:	e9c5 7706 	strd	r7, r7, [r5, #24]
 80160dc:	200a      	movs	r0, #10
 80160de:	e74b      	b.n	8015f78 <rcl_wait_set_resize+0x1e4>
 80160e0:	6a28      	ldr	r0, [r5, #32]
 80160e2:	4639      	mov	r1, r7
 80160e4:	47c0      	blx	r8
 80160e6:	e9c5 4408 	strd	r4, r4, [r5, #32]
 80160ea:	200a      	movs	r0, #10
 80160ec:	e744      	b.n	8015f78 <rcl_wait_set_resize+0x1e4>
 80160ee:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 80160f0:	9301      	str	r3, [sp, #4]
 80160f2:	4639      	mov	r1, r7
 80160f4:	47c0      	blx	r8
 80160f6:	9b01      	ldr	r3, [sp, #4]
 80160f8:	200a      	movs	r0, #10
 80160fa:	e9c5 330a 	strd	r3, r3, [r5, #40]	@ 0x28
 80160fe:	e73b      	b.n	8015f78 <rcl_wait_set_resize+0x1e4>

08016100 <rcl_wait_set_init>:
 8016100:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016104:	b084      	sub	sp, #16
 8016106:	4604      	mov	r4, r0
 8016108:	a810      	add	r0, sp, #64	@ 0x40
 801610a:	f8dd a03c 	ldr.w	sl, [sp, #60]	@ 0x3c
 801610e:	460f      	mov	r7, r1
 8016110:	4690      	mov	r8, r2
 8016112:	4699      	mov	r9, r3
 8016114:	f7f8 fa2e 	bl	800e574 <rcutils_allocator_is_valid>
 8016118:	2800      	cmp	r0, #0
 801611a:	d06b      	beq.n	80161f4 <rcl_wait_set_init+0xf4>
 801611c:	2c00      	cmp	r4, #0
 801611e:	d069      	beq.n	80161f4 <rcl_wait_set_init+0xf4>
 8016120:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8016122:	b125      	cbz	r5, 801612e <rcl_wait_set_init+0x2e>
 8016124:	2564      	movs	r5, #100	@ 0x64
 8016126:	4628      	mov	r0, r5
 8016128:	b004      	add	sp, #16
 801612a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801612e:	f1ba 0f00 	cmp.w	sl, #0
 8016132:	d05f      	beq.n	80161f4 <rcl_wait_set_init+0xf4>
 8016134:	4650      	mov	r0, sl
 8016136:	f7fe fa5b 	bl	80145f0 <rcl_context_is_valid>
 801613a:	2800      	cmp	r0, #0
 801613c:	d067      	beq.n	801620e <rcl_wait_set_init+0x10e>
 801613e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8016140:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8016142:	205c      	movs	r0, #92	@ 0x5c
 8016144:	4798      	blx	r3
 8016146:	6320      	str	r0, [r4, #48]	@ 0x30
 8016148:	2800      	cmp	r0, #0
 801614a:	d062      	beq.n	8016212 <rcl_wait_set_init+0x112>
 801614c:	4629      	mov	r1, r5
 801614e:	225c      	movs	r2, #92	@ 0x5c
 8016150:	f004 f990 	bl	801a474 <memset>
 8016154:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	@ 0x34
 8016158:	eb03 0e02 	add.w	lr, r3, r2
 801615c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801615e:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 8016160:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 8016164:	449e      	add	lr, r3
 8016166:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801616a:	e9c6 5501 	strd	r5, r5, [r6, #4]
 801616e:	e9c6 5504 	strd	r5, r5, [r6, #16]
 8016172:	e9c6 5507 	strd	r5, r5, [r6, #28]
 8016176:	e9c6 550a 	strd	r5, r5, [r6, #40]	@ 0x28
 801617a:	e9c6 550d 	strd	r5, r5, [r6, #52]	@ 0x34
 801617e:	f106 0548 	add.w	r5, r6, #72	@ 0x48
 8016182:	f8c6 a044 	str.w	sl, [r6, #68]	@ 0x44
 8016186:	f8da a000 	ldr.w	sl, [sl]
 801618a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801618c:	44c6      	add	lr, r8
 801618e:	f8dc 3000 	ldr.w	r3, [ip]
 8016192:	602b      	str	r3, [r5, #0]
 8016194:	eb0e 0147 	add.w	r1, lr, r7, lsl #1
 8016198:	f10a 0028 	add.w	r0, sl, #40	@ 0x28
 801619c:	f002 f9fe 	bl	801859c <rmw_create_wait_set>
 80161a0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80161a2:	63f0      	str	r0, [r6, #60]	@ 0x3c
 80161a4:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80161a6:	b350      	cbz	r0, 80161fe <rcl_wait_set_init+0xfe>
 80161a8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80161aa:	9302      	str	r3, [sp, #8]
 80161ac:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80161ae:	9301      	str	r3, [sp, #4]
 80161b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80161b2:	9300      	str	r3, [sp, #0]
 80161b4:	4642      	mov	r2, r8
 80161b6:	464b      	mov	r3, r9
 80161b8:	4639      	mov	r1, r7
 80161ba:	4620      	mov	r0, r4
 80161bc:	f7ff fdea 	bl	8015d94 <rcl_wait_set_resize>
 80161c0:	4605      	mov	r5, r0
 80161c2:	2800      	cmp	r0, #0
 80161c4:	d0af      	beq.n	8016126 <rcl_wait_set_init+0x26>
 80161c6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80161c8:	bb2b      	cbnz	r3, 8016216 <rcl_wait_set_init+0x116>
 80161ca:	2600      	movs	r6, #0
 80161cc:	e9cd 6601 	strd	r6, r6, [sp, #4]
 80161d0:	9600      	str	r6, [sp, #0]
 80161d2:	4633      	mov	r3, r6
 80161d4:	4632      	mov	r2, r6
 80161d6:	4631      	mov	r1, r6
 80161d8:	4620      	mov	r0, r4
 80161da:	f7ff fddb 	bl	8015d94 <rcl_wait_set_resize>
 80161de:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80161e0:	2800      	cmp	r0, #0
 80161e2:	d0a0      	beq.n	8016126 <rcl_wait_set_init+0x26>
 80161e4:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 80161e6:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 80161e8:	4798      	blx	r3
 80161ea:	4628      	mov	r0, r5
 80161ec:	6326      	str	r6, [r4, #48]	@ 0x30
 80161ee:	b004      	add	sp, #16
 80161f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80161f4:	250b      	movs	r5, #11
 80161f6:	4628      	mov	r0, r5
 80161f8:	b004      	add	sp, #16
 80161fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80161fe:	2501      	movs	r5, #1
 8016200:	f002 f9d6 	bl	80185b0 <rmw_destroy_wait_set>
 8016204:	2800      	cmp	r0, #0
 8016206:	bf18      	it	ne
 8016208:	f44f 7561 	movne.w	r5, #900	@ 0x384
 801620c:	e7dd      	b.n	80161ca <rcl_wait_set_init+0xca>
 801620e:	2565      	movs	r5, #101	@ 0x65
 8016210:	e789      	b.n	8016126 <rcl_wait_set_init+0x26>
 8016212:	250a      	movs	r5, #10
 8016214:	e787      	b.n	8016126 <rcl_wait_set_init+0x26>
 8016216:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8016218:	e7f2      	b.n	8016200 <rcl_wait_set_init+0x100>
 801621a:	bf00      	nop

0801621c <rcl_wait_set_add_guard_condition>:
 801621c:	b318      	cbz	r0, 8016266 <rcl_wait_set_add_guard_condition+0x4a>
 801621e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8016220:	b570      	push	{r4, r5, r6, lr}
 8016222:	4604      	mov	r4, r0
 8016224:	b30b      	cbz	r3, 801626a <rcl_wait_set_add_guard_condition+0x4e>
 8016226:	b319      	cbz	r1, 8016270 <rcl_wait_set_add_guard_condition+0x54>
 8016228:	68dd      	ldr	r5, [r3, #12]
 801622a:	68c0      	ldr	r0, [r0, #12]
 801622c:	4285      	cmp	r5, r0
 801622e:	d217      	bcs.n	8016260 <rcl_wait_set_add_guard_condition+0x44>
 8016230:	68a0      	ldr	r0, [r4, #8]
 8016232:	1c6e      	adds	r6, r5, #1
 8016234:	60de      	str	r6, [r3, #12]
 8016236:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 801623a:	b102      	cbz	r2, 801623e <rcl_wait_set_add_guard_condition+0x22>
 801623c:	6015      	str	r5, [r2, #0]
 801623e:	4608      	mov	r0, r1
 8016240:	f003 fac0 	bl	80197c4 <rcl_guard_condition_get_rmw_handle>
 8016244:	b150      	cbz	r0, 801625c <rcl_wait_set_add_guard_condition+0x40>
 8016246:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8016248:	6842      	ldr	r2, [r0, #4]
 801624a:	695b      	ldr	r3, [r3, #20]
 801624c:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8016250:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8016252:	6913      	ldr	r3, [r2, #16]
 8016254:	3301      	adds	r3, #1
 8016256:	2000      	movs	r0, #0
 8016258:	6113      	str	r3, [r2, #16]
 801625a:	bd70      	pop	{r4, r5, r6, pc}
 801625c:	2001      	movs	r0, #1
 801625e:	bd70      	pop	{r4, r5, r6, pc}
 8016260:	f240 3086 	movw	r0, #902	@ 0x386
 8016264:	bd70      	pop	{r4, r5, r6, pc}
 8016266:	200b      	movs	r0, #11
 8016268:	4770      	bx	lr
 801626a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801626e:	bd70      	pop	{r4, r5, r6, pc}
 8016270:	200b      	movs	r0, #11
 8016272:	bd70      	pop	{r4, r5, r6, pc}

08016274 <rcl_wait_set_add_timer>:
 8016274:	b328      	cbz	r0, 80162c2 <rcl_wait_set_add_timer+0x4e>
 8016276:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8016278:	b570      	push	{r4, r5, r6, lr}
 801627a:	4604      	mov	r4, r0
 801627c:	b31b      	cbz	r3, 80162c6 <rcl_wait_set_add_timer+0x52>
 801627e:	b329      	cbz	r1, 80162cc <rcl_wait_set_add_timer+0x58>
 8016280:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8016282:	6965      	ldr	r5, [r4, #20]
 8016284:	42a8      	cmp	r0, r5
 8016286:	d219      	bcs.n	80162bc <rcl_wait_set_add_timer+0x48>
 8016288:	6925      	ldr	r5, [r4, #16]
 801628a:	1c46      	adds	r6, r0, #1
 801628c:	641e      	str	r6, [r3, #64]	@ 0x40
 801628e:	f845 1020 	str.w	r1, [r5, r0, lsl #2]
 8016292:	b102      	cbz	r2, 8016296 <rcl_wait_set_add_timer+0x22>
 8016294:	6010      	str	r0, [r2, #0]
 8016296:	4608      	mov	r0, r1
 8016298:	f7ff fba6 	bl	80159e8 <rcl_timer_get_guard_condition>
 801629c:	b168      	cbz	r0, 80162ba <rcl_wait_set_add_timer+0x46>
 801629e:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80162a0:	68e3      	ldr	r3, [r4, #12]
 80162a2:	6c15      	ldr	r5, [r2, #64]	@ 0x40
 80162a4:	3b01      	subs	r3, #1
 80162a6:	441d      	add	r5, r3
 80162a8:	f003 fa8c 	bl	80197c4 <rcl_guard_condition_get_rmw_handle>
 80162ac:	b180      	cbz	r0, 80162d0 <rcl_wait_set_add_timer+0x5c>
 80162ae:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80162b0:	6842      	ldr	r2, [r0, #4]
 80162b2:	695b      	ldr	r3, [r3, #20]
 80162b4:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80162b8:	2000      	movs	r0, #0
 80162ba:	bd70      	pop	{r4, r5, r6, pc}
 80162bc:	f240 3086 	movw	r0, #902	@ 0x386
 80162c0:	bd70      	pop	{r4, r5, r6, pc}
 80162c2:	200b      	movs	r0, #11
 80162c4:	4770      	bx	lr
 80162c6:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80162ca:	bd70      	pop	{r4, r5, r6, pc}
 80162cc:	200b      	movs	r0, #11
 80162ce:	bd70      	pop	{r4, r5, r6, pc}
 80162d0:	2001      	movs	r0, #1
 80162d2:	bd70      	pop	{r4, r5, r6, pc}

080162d4 <rcl_wait_set_add_client>:
 80162d4:	b318      	cbz	r0, 801631e <rcl_wait_set_add_client+0x4a>
 80162d6:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80162d8:	b570      	push	{r4, r5, r6, lr}
 80162da:	4604      	mov	r4, r0
 80162dc:	b30b      	cbz	r3, 8016322 <rcl_wait_set_add_client+0x4e>
 80162de:	b319      	cbz	r1, 8016328 <rcl_wait_set_add_client+0x54>
 80162e0:	699d      	ldr	r5, [r3, #24]
 80162e2:	69c0      	ldr	r0, [r0, #28]
 80162e4:	4285      	cmp	r5, r0
 80162e6:	d217      	bcs.n	8016318 <rcl_wait_set_add_client+0x44>
 80162e8:	69a0      	ldr	r0, [r4, #24]
 80162ea:	1c6e      	adds	r6, r5, #1
 80162ec:	619e      	str	r6, [r3, #24]
 80162ee:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 80162f2:	b102      	cbz	r2, 80162f6 <rcl_wait_set_add_client+0x22>
 80162f4:	6015      	str	r5, [r2, #0]
 80162f6:	4608      	mov	r0, r1
 80162f8:	f7fe f8ce 	bl	8014498 <rcl_client_get_rmw_handle>
 80162fc:	b150      	cbz	r0, 8016314 <rcl_wait_set_add_client+0x40>
 80162fe:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8016300:	6842      	ldr	r2, [r0, #4]
 8016302:	6a1b      	ldr	r3, [r3, #32]
 8016304:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8016308:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 801630a:	69d3      	ldr	r3, [r2, #28]
 801630c:	3301      	adds	r3, #1
 801630e:	2000      	movs	r0, #0
 8016310:	61d3      	str	r3, [r2, #28]
 8016312:	bd70      	pop	{r4, r5, r6, pc}
 8016314:	2001      	movs	r0, #1
 8016316:	bd70      	pop	{r4, r5, r6, pc}
 8016318:	f240 3086 	movw	r0, #902	@ 0x386
 801631c:	bd70      	pop	{r4, r5, r6, pc}
 801631e:	200b      	movs	r0, #11
 8016320:	4770      	bx	lr
 8016322:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8016326:	bd70      	pop	{r4, r5, r6, pc}
 8016328:	200b      	movs	r0, #11
 801632a:	bd70      	pop	{r4, r5, r6, pc}

0801632c <rcl_wait_set_add_service>:
 801632c:	b318      	cbz	r0, 8016376 <rcl_wait_set_add_service+0x4a>
 801632e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8016330:	b570      	push	{r4, r5, r6, lr}
 8016332:	4604      	mov	r4, r0
 8016334:	b30b      	cbz	r3, 801637a <rcl_wait_set_add_service+0x4e>
 8016336:	b319      	cbz	r1, 8016380 <rcl_wait_set_add_service+0x54>
 8016338:	6a5d      	ldr	r5, [r3, #36]	@ 0x24
 801633a:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 801633c:	4285      	cmp	r5, r0
 801633e:	d217      	bcs.n	8016370 <rcl_wait_set_add_service+0x44>
 8016340:	6a20      	ldr	r0, [r4, #32]
 8016342:	1c6e      	adds	r6, r5, #1
 8016344:	625e      	str	r6, [r3, #36]	@ 0x24
 8016346:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 801634a:	b102      	cbz	r2, 801634e <rcl_wait_set_add_service+0x22>
 801634c:	6015      	str	r5, [r2, #0]
 801634e:	4608      	mov	r0, r1
 8016350:	f7fe fed4 	bl	80150fc <rcl_service_get_rmw_handle>
 8016354:	b150      	cbz	r0, 801636c <rcl_wait_set_add_service+0x40>
 8016356:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8016358:	6842      	ldr	r2, [r0, #4]
 801635a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801635c:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8016360:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8016362:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8016364:	3301      	adds	r3, #1
 8016366:	2000      	movs	r0, #0
 8016368:	6293      	str	r3, [r2, #40]	@ 0x28
 801636a:	bd70      	pop	{r4, r5, r6, pc}
 801636c:	2001      	movs	r0, #1
 801636e:	bd70      	pop	{r4, r5, r6, pc}
 8016370:	f240 3086 	movw	r0, #902	@ 0x386
 8016374:	bd70      	pop	{r4, r5, r6, pc}
 8016376:	200b      	movs	r0, #11
 8016378:	4770      	bx	lr
 801637a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801637e:	bd70      	pop	{r4, r5, r6, pc}
 8016380:	200b      	movs	r0, #11
 8016382:	bd70      	pop	{r4, r5, r6, pc}
 8016384:	0000      	movs	r0, r0
	...

08016388 <rcl_wait>:
 8016388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801638c:	ed2d 8b02 	vpush	{d8}
 8016390:	b08d      	sub	sp, #52	@ 0x34
 8016392:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8016396:	2800      	cmp	r0, #0
 8016398:	f000 8143 	beq.w	8016622 <rcl_wait+0x29a>
 801639c:	6b06      	ldr	r6, [r0, #48]	@ 0x30
 801639e:	4605      	mov	r5, r0
 80163a0:	2e00      	cmp	r6, #0
 80163a2:	f000 8112 	beq.w	80165ca <rcl_wait+0x242>
 80163a6:	6843      	ldr	r3, [r0, #4]
 80163a8:	b983      	cbnz	r3, 80163cc <rcl_wait+0x44>
 80163aa:	68eb      	ldr	r3, [r5, #12]
 80163ac:	b973      	cbnz	r3, 80163cc <rcl_wait+0x44>
 80163ae:	696b      	ldr	r3, [r5, #20]
 80163b0:	b963      	cbnz	r3, 80163cc <rcl_wait+0x44>
 80163b2:	69eb      	ldr	r3, [r5, #28]
 80163b4:	b953      	cbnz	r3, 80163cc <rcl_wait+0x44>
 80163b6:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 80163b8:	b943      	cbnz	r3, 80163cc <rcl_wait+0x44>
 80163ba:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80163bc:	b933      	cbnz	r3, 80163cc <rcl_wait+0x44>
 80163be:	f240 3085 	movw	r0, #901	@ 0x385
 80163c2:	b00d      	add	sp, #52	@ 0x34
 80163c4:	ecbd 8b02 	vpop	{d8}
 80163c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80163cc:	9b04      	ldr	r3, [sp, #16]
 80163ce:	6c32      	ldr	r2, [r6, #64]	@ 0x40
 80163d0:	2b01      	cmp	r3, #1
 80163d2:	9b05      	ldr	r3, [sp, #20]
 80163d4:	f173 0300 	sbcs.w	r3, r3, #0
 80163d8:	f2c0 80f0 	blt.w	80165bc <rcl_wait+0x234>
 80163dc:	e9dd 8704 	ldrd	r8, r7, [sp, #16]
 80163e0:	4643      	mov	r3, r8
 80163e2:	2a00      	cmp	r2, #0
 80163e4:	f000 8133 	beq.w	801664e <rcl_wait+0x2c6>
 80163e8:	2400      	movs	r4, #0
 80163ea:	4613      	mov	r3, r2
 80163ec:	ed9f 8b9c 	vldr	d8, [pc, #624]	@ 8016660 <rcl_wait+0x2d8>
 80163f0:	46a2      	mov	sl, r4
 80163f2:	46a3      	mov	fp, r4
 80163f4:	f240 3921 	movw	r9, #801	@ 0x321
 80163f8:	4632      	mov	r2, r6
 80163fa:	e014      	b.n	8016426 <rcl_wait+0x9e>
 80163fc:	2800      	cmp	r0, #0
 80163fe:	d1e0      	bne.n	80163c2 <rcl_wait+0x3a>
 8016400:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8016404:	4542      	cmp	r2, r8
 8016406:	eb73 0107 	sbcs.w	r1, r3, r7
 801640a:	da03      	bge.n	8016414 <rcl_wait+0x8c>
 801640c:	4690      	mov	r8, r2
 801640e:	461f      	mov	r7, r3
 8016410:	f04f 0b01 	mov.w	fp, #1
 8016414:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 8016416:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8016418:	3401      	adds	r4, #1
 801641a:	f14a 0a00 	adc.w	sl, sl, #0
 801641e:	429c      	cmp	r4, r3
 8016420:	f17a 0100 	sbcs.w	r1, sl, #0
 8016424:	d228      	bcs.n	8016478 <rcl_wait+0xf0>
 8016426:	6928      	ldr	r0, [r5, #16]
 8016428:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 801642c:	a908      	add	r1, sp, #32
 801642e:	00a6      	lsls	r6, r4, #2
 8016430:	2800      	cmp	r0, #0
 8016432:	d0f1      	beq.n	8016418 <rcl_wait+0x90>
 8016434:	68eb      	ldr	r3, [r5, #12]
 8016436:	f8d2 c014 	ldr.w	ip, [r2, #20]
 801643a:	4423      	add	r3, r4
 801643c:	f85c e023 	ldr.w	lr, [ip, r3, lsl #2]
 8016440:	f1be 0f00 	cmp.w	lr, #0
 8016444:	d006      	beq.n	8016454 <rcl_wait+0xcc>
 8016446:	6913      	ldr	r3, [r2, #16]
 8016448:	f84c e023 	str.w	lr, [ip, r3, lsl #2]
 801644c:	3301      	adds	r3, #1
 801644e:	6113      	str	r3, [r2, #16]
 8016450:	692b      	ldr	r3, [r5, #16]
 8016452:	5998      	ldr	r0, [r3, r6]
 8016454:	ed8d 8b08 	vstr	d8, [sp, #32]
 8016458:	f7ff fa94 	bl	8015984 <rcl_timer_get_time_until_next_call>
 801645c:	4548      	cmp	r0, r9
 801645e:	d1cd      	bne.n	80163fc <rcl_wait+0x74>
 8016460:	692b      	ldr	r3, [r5, #16]
 8016462:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 8016464:	2100      	movs	r1, #0
 8016466:	5199      	str	r1, [r3, r6]
 8016468:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 801646a:	3401      	adds	r4, #1
 801646c:	f14a 0a00 	adc.w	sl, sl, #0
 8016470:	429c      	cmp	r4, r3
 8016472:	f17a 0100 	sbcs.w	r1, sl, #0
 8016476:	d3d6      	bcc.n	8016426 <rcl_wait+0x9e>
 8016478:	4616      	mov	r6, r2
 801647a:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 801647e:	4313      	orrs	r3, r2
 8016480:	46d9      	mov	r9, fp
 8016482:	f040 80a9 	bne.w	80165d8 <rcl_wait+0x250>
 8016486:	2300      	movs	r3, #0
 8016488:	2200      	movs	r2, #0
 801648a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801648e:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 8016492:	ab08      	add	r3, sp, #32
 8016494:	9302      	str	r3, [sp, #8]
 8016496:	6bf2      	ldr	r2, [r6, #60]	@ 0x3c
 8016498:	f106 0334 	add.w	r3, r6, #52	@ 0x34
 801649c:	e9cd 3200 	strd	r3, r2, [sp]
 80164a0:	f106 0110 	add.w	r1, r6, #16
 80164a4:	f106 031c 	add.w	r3, r6, #28
 80164a8:	f106 0228 	add.w	r2, r6, #40	@ 0x28
 80164ac:	1d30      	adds	r0, r6, #4
 80164ae:	f001 fefd 	bl	80182ac <rmw_wait>
 80164b2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80164b4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80164b6:	4680      	mov	r8, r0
 80164b8:	b1ca      	cbz	r2, 80164ee <rcl_wait+0x166>
 80164ba:	2400      	movs	r4, #0
 80164bc:	4627      	mov	r7, r4
 80164be:	692a      	ldr	r2, [r5, #16]
 80164c0:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
 80164c4:	f10d 011f 	add.w	r1, sp, #31
 80164c8:	00a6      	lsls	r6, r4, #2
 80164ca:	b160      	cbz	r0, 80164e6 <rcl_wait+0x15e>
 80164cc:	f88d 701f 	strb.w	r7, [sp, #31]
 80164d0:	f7ff fa1e 	bl	8015910 <rcl_timer_is_ready>
 80164d4:	2800      	cmp	r0, #0
 80164d6:	f47f af74 	bne.w	80163c2 <rcl_wait+0x3a>
 80164da:	f89d 301f 	ldrb.w	r3, [sp, #31]
 80164de:	b90b      	cbnz	r3, 80164e4 <rcl_wait+0x15c>
 80164e0:	692a      	ldr	r2, [r5, #16]
 80164e2:	5193      	str	r3, [r2, r6]
 80164e4:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80164e6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80164e8:	3401      	adds	r4, #1
 80164ea:	42a2      	cmp	r2, r4
 80164ec:	d8e7      	bhi.n	80164be <rcl_wait+0x136>
 80164ee:	f038 0002 	bics.w	r0, r8, #2
 80164f2:	f040 8090 	bne.w	8016616 <rcl_wait+0x28e>
 80164f6:	686e      	ldr	r6, [r5, #4]
 80164f8:	4602      	mov	r2, r0
 80164fa:	b91e      	cbnz	r6, 8016504 <rcl_wait+0x17c>
 80164fc:	e00d      	b.n	801651a <rcl_wait+0x192>
 80164fe:	3201      	adds	r2, #1
 8016500:	42b2      	cmp	r2, r6
 8016502:	d00a      	beq.n	801651a <rcl_wait+0x192>
 8016504:	6899      	ldr	r1, [r3, #8]
 8016506:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801650a:	2900      	cmp	r1, #0
 801650c:	d1f7      	bne.n	80164fe <rcl_wait+0x176>
 801650e:	682c      	ldr	r4, [r5, #0]
 8016510:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 8016514:	3201      	adds	r2, #1
 8016516:	42b2      	cmp	r2, r6
 8016518:	d1f4      	bne.n	8016504 <rcl_wait+0x17c>
 801651a:	68ee      	ldr	r6, [r5, #12]
 801651c:	2200      	movs	r2, #0
 801651e:	b91e      	cbnz	r6, 8016528 <rcl_wait+0x1a0>
 8016520:	e00d      	b.n	801653e <rcl_wait+0x1b6>
 8016522:	3201      	adds	r2, #1
 8016524:	42b2      	cmp	r2, r6
 8016526:	d00a      	beq.n	801653e <rcl_wait+0x1b6>
 8016528:	6959      	ldr	r1, [r3, #20]
 801652a:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801652e:	2900      	cmp	r1, #0
 8016530:	d1f7      	bne.n	8016522 <rcl_wait+0x19a>
 8016532:	68ac      	ldr	r4, [r5, #8]
 8016534:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 8016538:	3201      	adds	r2, #1
 801653a:	42b2      	cmp	r2, r6
 801653c:	d1f4      	bne.n	8016528 <rcl_wait+0x1a0>
 801653e:	69ee      	ldr	r6, [r5, #28]
 8016540:	2200      	movs	r2, #0
 8016542:	b91e      	cbnz	r6, 801654c <rcl_wait+0x1c4>
 8016544:	e00d      	b.n	8016562 <rcl_wait+0x1da>
 8016546:	3201      	adds	r2, #1
 8016548:	42b2      	cmp	r2, r6
 801654a:	d00a      	beq.n	8016562 <rcl_wait+0x1da>
 801654c:	6a19      	ldr	r1, [r3, #32]
 801654e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8016552:	2900      	cmp	r1, #0
 8016554:	d1f7      	bne.n	8016546 <rcl_wait+0x1be>
 8016556:	69ac      	ldr	r4, [r5, #24]
 8016558:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 801655c:	3201      	adds	r2, #1
 801655e:	42b2      	cmp	r2, r6
 8016560:	d1f4      	bne.n	801654c <rcl_wait+0x1c4>
 8016562:	6a6e      	ldr	r6, [r5, #36]	@ 0x24
 8016564:	2200      	movs	r2, #0
 8016566:	b91e      	cbnz	r6, 8016570 <rcl_wait+0x1e8>
 8016568:	e00d      	b.n	8016586 <rcl_wait+0x1fe>
 801656a:	3201      	adds	r2, #1
 801656c:	4296      	cmp	r6, r2
 801656e:	d00a      	beq.n	8016586 <rcl_wait+0x1fe>
 8016570:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8016572:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8016576:	2900      	cmp	r1, #0
 8016578:	d1f7      	bne.n	801656a <rcl_wait+0x1e2>
 801657a:	6a2c      	ldr	r4, [r5, #32]
 801657c:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 8016580:	3201      	adds	r2, #1
 8016582:	4296      	cmp	r6, r2
 8016584:	d1f4      	bne.n	8016570 <rcl_wait+0x1e8>
 8016586:	6aee      	ldr	r6, [r5, #44]	@ 0x2c
 8016588:	2200      	movs	r2, #0
 801658a:	b91e      	cbnz	r6, 8016594 <rcl_wait+0x20c>
 801658c:	e00d      	b.n	80165aa <rcl_wait+0x222>
 801658e:	3201      	adds	r2, #1
 8016590:	42b2      	cmp	r2, r6
 8016592:	d00a      	beq.n	80165aa <rcl_wait+0x222>
 8016594:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8016596:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801659a:	2900      	cmp	r1, #0
 801659c:	d1f7      	bne.n	801658e <rcl_wait+0x206>
 801659e:	6aac      	ldr	r4, [r5, #40]	@ 0x28
 80165a0:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 80165a4:	3201      	adds	r2, #1
 80165a6:	42b2      	cmp	r2, r6
 80165a8:	d1f4      	bne.n	8016594 <rcl_wait+0x20c>
 80165aa:	f1b8 0f02 	cmp.w	r8, #2
 80165ae:	f47f af08 	bne.w	80163c2 <rcl_wait+0x3a>
 80165b2:	464b      	mov	r3, r9
 80165b4:	2b00      	cmp	r3, #0
 80165b6:	bf08      	it	eq
 80165b8:	2002      	moveq	r0, #2
 80165ba:	e702      	b.n	80163c2 <rcl_wait+0x3a>
 80165bc:	2a00      	cmp	r2, #0
 80165be:	d03a      	beq.n	8016636 <rcl_wait+0x2ae>
 80165c0:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 80165c4:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 80165c8:	e70e      	b.n	80163e8 <rcl_wait+0x60>
 80165ca:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80165ce:	b00d      	add	sp, #52	@ 0x34
 80165d0:	ecbd 8b02 	vpop	{d8}
 80165d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80165d8:	9b04      	ldr	r3, [sp, #16]
 80165da:	2b01      	cmp	r3, #1
 80165dc:	9b05      	ldr	r3, [sp, #20]
 80165de:	f173 0300 	sbcs.w	r3, r3, #0
 80165e2:	db24      	blt.n	801662e <rcl_wait+0x2a6>
 80165e4:	2f00      	cmp	r7, #0
 80165e6:	bfbc      	itt	lt
 80165e8:	f04f 0800 	movlt.w	r8, #0
 80165ec:	4647      	movlt	r7, r8
 80165ee:	a31e      	add	r3, pc, #120	@ (adr r3, 8016668 <rcl_wait+0x2e0>)
 80165f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80165f4:	4640      	mov	r0, r8
 80165f6:	4639      	mov	r1, r7
 80165f8:	f7ea fae6 	bl	8000bc8 <__aeabi_ldivmod>
 80165fc:	a31a      	add	r3, pc, #104	@ (adr r3, 8016668 <rcl_wait+0x2e0>)
 80165fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016602:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8016606:	4640      	mov	r0, r8
 8016608:	4639      	mov	r1, r7
 801660a:	f7ea fadd 	bl	8000bc8 <__aeabi_ldivmod>
 801660e:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 8016612:	ab08      	add	r3, sp, #32
 8016614:	e73e      	b.n	8016494 <rcl_wait+0x10c>
 8016616:	2001      	movs	r0, #1
 8016618:	b00d      	add	sp, #52	@ 0x34
 801661a:	ecbd 8b02 	vpop	{d8}
 801661e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016622:	200b      	movs	r0, #11
 8016624:	b00d      	add	sp, #52	@ 0x34
 8016626:	ecbd 8b02 	vpop	{d8}
 801662a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801662e:	465b      	mov	r3, fp
 8016630:	2b00      	cmp	r3, #0
 8016632:	d1d7      	bne.n	80165e4 <rcl_wait+0x25c>
 8016634:	e72e      	b.n	8016494 <rcl_wait+0x10c>
 8016636:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 801663a:	430b      	orrs	r3, r1
 801663c:	bf08      	it	eq
 801663e:	4691      	moveq	r9, r2
 8016640:	f43f af21 	beq.w	8016486 <rcl_wait+0xfe>
 8016644:	9b04      	ldr	r3, [sp, #16]
 8016646:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 801664a:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 801664e:	2b01      	cmp	r3, #1
 8016650:	9b05      	ldr	r3, [sp, #20]
 8016652:	f173 0300 	sbcs.w	r3, r3, #0
 8016656:	f04f 0300 	mov.w	r3, #0
 801665a:	4699      	mov	r9, r3
 801665c:	dac2      	bge.n	80165e4 <rcl_wait+0x25c>
 801665e:	e719      	b.n	8016494 <rcl_wait+0x10c>
 8016660:	ffffffff 	.word	0xffffffff
 8016664:	7fffffff 	.word	0x7fffffff
 8016668:	3b9aca00 	.word	0x3b9aca00
 801666c:	00000000 	.word	0x00000000

08016670 <rcl_action_take_goal_response>:
 8016670:	2800      	cmp	r0, #0
 8016672:	d039      	beq.n	80166e8 <rcl_action_take_goal_response+0x78>
 8016674:	b570      	push	{r4, r5, r6, lr}
 8016676:	4604      	mov	r4, r0
 8016678:	6800      	ldr	r0, [r0, #0]
 801667a:	b380      	cbz	r0, 80166de <rcl_action_take_goal_response+0x6e>
 801667c:	460d      	mov	r5, r1
 801667e:	4616      	mov	r6, r2
 8016680:	f7fd ff8e 	bl	80145a0 <rcl_client_is_valid>
 8016684:	b330      	cbz	r0, 80166d4 <rcl_action_take_goal_response+0x64>
 8016686:	6820      	ldr	r0, [r4, #0]
 8016688:	3004      	adds	r0, #4
 801668a:	f7fd ff89 	bl	80145a0 <rcl_client_is_valid>
 801668e:	b308      	cbz	r0, 80166d4 <rcl_action_take_goal_response+0x64>
 8016690:	6820      	ldr	r0, [r4, #0]
 8016692:	3008      	adds	r0, #8
 8016694:	f7fd ff84 	bl	80145a0 <rcl_client_is_valid>
 8016698:	b1e0      	cbz	r0, 80166d4 <rcl_action_take_goal_response+0x64>
 801669a:	6820      	ldr	r0, [r4, #0]
 801669c:	300c      	adds	r0, #12
 801669e:	f7fe fdf3 	bl	8015288 <rcl_subscription_is_valid>
 80166a2:	b1b8      	cbz	r0, 80166d4 <rcl_action_take_goal_response+0x64>
 80166a4:	6820      	ldr	r0, [r4, #0]
 80166a6:	3010      	adds	r0, #16
 80166a8:	f7fe fdee 	bl	8015288 <rcl_subscription_is_valid>
 80166ac:	b190      	cbz	r0, 80166d4 <rcl_action_take_goal_response+0x64>
 80166ae:	b1cd      	cbz	r5, 80166e4 <rcl_action_take_goal_response+0x74>
 80166b0:	b1c6      	cbz	r6, 80166e4 <rcl_action_take_goal_response+0x74>
 80166b2:	6820      	ldr	r0, [r4, #0]
 80166b4:	4632      	mov	r2, r6
 80166b6:	4629      	mov	r1, r5
 80166b8:	f7fd ff2a 	bl	8014510 <rcl_take_response>
 80166bc:	b148      	cbz	r0, 80166d2 <rcl_action_take_goal_response+0x62>
 80166be:	280a      	cmp	r0, #10
 80166c0:	d007      	beq.n	80166d2 <rcl_action_take_goal_response+0x62>
 80166c2:	f240 12f5 	movw	r2, #501	@ 0x1f5
 80166c6:	f640 0337 	movw	r3, #2103	@ 0x837
 80166ca:	4290      	cmp	r0, r2
 80166cc:	bf0c      	ite	eq
 80166ce:	4618      	moveq	r0, r3
 80166d0:	2001      	movne	r0, #1
 80166d2:	bd70      	pop	{r4, r5, r6, pc}
 80166d4:	f7f7 ff74 	bl	800e5c0 <rcutils_reset_error>
 80166d8:	f640 0036 	movw	r0, #2102	@ 0x836
 80166dc:	bd70      	pop	{r4, r5, r6, pc}
 80166de:	f640 0036 	movw	r0, #2102	@ 0x836
 80166e2:	bd70      	pop	{r4, r5, r6, pc}
 80166e4:	200b      	movs	r0, #11
 80166e6:	bd70      	pop	{r4, r5, r6, pc}
 80166e8:	f640 0036 	movw	r0, #2102	@ 0x836
 80166ec:	4770      	bx	lr
 80166ee:	bf00      	nop

080166f0 <rcl_action_send_result_request>:
 80166f0:	b390      	cbz	r0, 8016758 <rcl_action_send_result_request+0x68>
 80166f2:	b570      	push	{r4, r5, r6, lr}
 80166f4:	4604      	mov	r4, r0
 80166f6:	6800      	ldr	r0, [r0, #0]
 80166f8:	b348      	cbz	r0, 801674e <rcl_action_send_result_request+0x5e>
 80166fa:	460d      	mov	r5, r1
 80166fc:	4616      	mov	r6, r2
 80166fe:	f7fd ff4f 	bl	80145a0 <rcl_client_is_valid>
 8016702:	b1f8      	cbz	r0, 8016744 <rcl_action_send_result_request+0x54>
 8016704:	6820      	ldr	r0, [r4, #0]
 8016706:	3004      	adds	r0, #4
 8016708:	f7fd ff4a 	bl	80145a0 <rcl_client_is_valid>
 801670c:	b1d0      	cbz	r0, 8016744 <rcl_action_send_result_request+0x54>
 801670e:	6820      	ldr	r0, [r4, #0]
 8016710:	3008      	adds	r0, #8
 8016712:	f7fd ff45 	bl	80145a0 <rcl_client_is_valid>
 8016716:	b1a8      	cbz	r0, 8016744 <rcl_action_send_result_request+0x54>
 8016718:	6820      	ldr	r0, [r4, #0]
 801671a:	300c      	adds	r0, #12
 801671c:	f7fe fdb4 	bl	8015288 <rcl_subscription_is_valid>
 8016720:	b180      	cbz	r0, 8016744 <rcl_action_send_result_request+0x54>
 8016722:	6820      	ldr	r0, [r4, #0]
 8016724:	3010      	adds	r0, #16
 8016726:	f7fe fdaf 	bl	8015288 <rcl_subscription_is_valid>
 801672a:	b158      	cbz	r0, 8016744 <rcl_action_send_result_request+0x54>
 801672c:	b195      	cbz	r5, 8016754 <rcl_action_send_result_request+0x64>
 801672e:	b18e      	cbz	r6, 8016754 <rcl_action_send_result_request+0x64>
 8016730:	6820      	ldr	r0, [r4, #0]
 8016732:	4632      	mov	r2, r6
 8016734:	4629      	mov	r1, r5
 8016736:	3008      	adds	r0, #8
 8016738:	f7fd feb4 	bl	80144a4 <rcl_send_request>
 801673c:	3800      	subs	r0, #0
 801673e:	bf18      	it	ne
 8016740:	2001      	movne	r0, #1
 8016742:	bd70      	pop	{r4, r5, r6, pc}
 8016744:	f7f7 ff3c 	bl	800e5c0 <rcutils_reset_error>
 8016748:	f640 0036 	movw	r0, #2102	@ 0x836
 801674c:	bd70      	pop	{r4, r5, r6, pc}
 801674e:	f640 0036 	movw	r0, #2102	@ 0x836
 8016752:	bd70      	pop	{r4, r5, r6, pc}
 8016754:	200b      	movs	r0, #11
 8016756:	bd70      	pop	{r4, r5, r6, pc}
 8016758:	f640 0036 	movw	r0, #2102	@ 0x836
 801675c:	4770      	bx	lr
 801675e:	bf00      	nop

08016760 <rcl_action_take_result_response>:
 8016760:	2800      	cmp	r0, #0
 8016762:	d03a      	beq.n	80167da <rcl_action_take_result_response+0x7a>
 8016764:	b570      	push	{r4, r5, r6, lr}
 8016766:	4604      	mov	r4, r0
 8016768:	6800      	ldr	r0, [r0, #0]
 801676a:	b388      	cbz	r0, 80167d0 <rcl_action_take_result_response+0x70>
 801676c:	460d      	mov	r5, r1
 801676e:	4616      	mov	r6, r2
 8016770:	f7fd ff16 	bl	80145a0 <rcl_client_is_valid>
 8016774:	b338      	cbz	r0, 80167c6 <rcl_action_take_result_response+0x66>
 8016776:	6820      	ldr	r0, [r4, #0]
 8016778:	3004      	adds	r0, #4
 801677a:	f7fd ff11 	bl	80145a0 <rcl_client_is_valid>
 801677e:	b310      	cbz	r0, 80167c6 <rcl_action_take_result_response+0x66>
 8016780:	6820      	ldr	r0, [r4, #0]
 8016782:	3008      	adds	r0, #8
 8016784:	f7fd ff0c 	bl	80145a0 <rcl_client_is_valid>
 8016788:	b1e8      	cbz	r0, 80167c6 <rcl_action_take_result_response+0x66>
 801678a:	6820      	ldr	r0, [r4, #0]
 801678c:	300c      	adds	r0, #12
 801678e:	f7fe fd7b 	bl	8015288 <rcl_subscription_is_valid>
 8016792:	b1c0      	cbz	r0, 80167c6 <rcl_action_take_result_response+0x66>
 8016794:	6820      	ldr	r0, [r4, #0]
 8016796:	3010      	adds	r0, #16
 8016798:	f7fe fd76 	bl	8015288 <rcl_subscription_is_valid>
 801679c:	b198      	cbz	r0, 80167c6 <rcl_action_take_result_response+0x66>
 801679e:	b1d5      	cbz	r5, 80167d6 <rcl_action_take_result_response+0x76>
 80167a0:	b1ce      	cbz	r6, 80167d6 <rcl_action_take_result_response+0x76>
 80167a2:	6820      	ldr	r0, [r4, #0]
 80167a4:	4632      	mov	r2, r6
 80167a6:	4629      	mov	r1, r5
 80167a8:	3008      	adds	r0, #8
 80167aa:	f7fd feb1 	bl	8014510 <rcl_take_response>
 80167ae:	b148      	cbz	r0, 80167c4 <rcl_action_take_result_response+0x64>
 80167b0:	280a      	cmp	r0, #10
 80167b2:	d007      	beq.n	80167c4 <rcl_action_take_result_response+0x64>
 80167b4:	f240 12f5 	movw	r2, #501	@ 0x1f5
 80167b8:	f640 0337 	movw	r3, #2103	@ 0x837
 80167bc:	4290      	cmp	r0, r2
 80167be:	bf0c      	ite	eq
 80167c0:	4618      	moveq	r0, r3
 80167c2:	2001      	movne	r0, #1
 80167c4:	bd70      	pop	{r4, r5, r6, pc}
 80167c6:	f7f7 fefb 	bl	800e5c0 <rcutils_reset_error>
 80167ca:	f640 0036 	movw	r0, #2102	@ 0x836
 80167ce:	bd70      	pop	{r4, r5, r6, pc}
 80167d0:	f640 0036 	movw	r0, #2102	@ 0x836
 80167d4:	bd70      	pop	{r4, r5, r6, pc}
 80167d6:	200b      	movs	r0, #11
 80167d8:	bd70      	pop	{r4, r5, r6, pc}
 80167da:	f640 0036 	movw	r0, #2102	@ 0x836
 80167de:	4770      	bx	lr

080167e0 <rcl_action_take_cancel_response>:
 80167e0:	2800      	cmp	r0, #0
 80167e2:	d03a      	beq.n	801685a <rcl_action_take_cancel_response+0x7a>
 80167e4:	b570      	push	{r4, r5, r6, lr}
 80167e6:	4604      	mov	r4, r0
 80167e8:	6800      	ldr	r0, [r0, #0]
 80167ea:	b388      	cbz	r0, 8016850 <rcl_action_take_cancel_response+0x70>
 80167ec:	460d      	mov	r5, r1
 80167ee:	4616      	mov	r6, r2
 80167f0:	f7fd fed6 	bl	80145a0 <rcl_client_is_valid>
 80167f4:	b338      	cbz	r0, 8016846 <rcl_action_take_cancel_response+0x66>
 80167f6:	6820      	ldr	r0, [r4, #0]
 80167f8:	3004      	adds	r0, #4
 80167fa:	f7fd fed1 	bl	80145a0 <rcl_client_is_valid>
 80167fe:	b310      	cbz	r0, 8016846 <rcl_action_take_cancel_response+0x66>
 8016800:	6820      	ldr	r0, [r4, #0]
 8016802:	3008      	adds	r0, #8
 8016804:	f7fd fecc 	bl	80145a0 <rcl_client_is_valid>
 8016808:	b1e8      	cbz	r0, 8016846 <rcl_action_take_cancel_response+0x66>
 801680a:	6820      	ldr	r0, [r4, #0]
 801680c:	300c      	adds	r0, #12
 801680e:	f7fe fd3b 	bl	8015288 <rcl_subscription_is_valid>
 8016812:	b1c0      	cbz	r0, 8016846 <rcl_action_take_cancel_response+0x66>
 8016814:	6820      	ldr	r0, [r4, #0]
 8016816:	3010      	adds	r0, #16
 8016818:	f7fe fd36 	bl	8015288 <rcl_subscription_is_valid>
 801681c:	b198      	cbz	r0, 8016846 <rcl_action_take_cancel_response+0x66>
 801681e:	b1d5      	cbz	r5, 8016856 <rcl_action_take_cancel_response+0x76>
 8016820:	b1ce      	cbz	r6, 8016856 <rcl_action_take_cancel_response+0x76>
 8016822:	6820      	ldr	r0, [r4, #0]
 8016824:	4632      	mov	r2, r6
 8016826:	4629      	mov	r1, r5
 8016828:	3004      	adds	r0, #4
 801682a:	f7fd fe71 	bl	8014510 <rcl_take_response>
 801682e:	b148      	cbz	r0, 8016844 <rcl_action_take_cancel_response+0x64>
 8016830:	280a      	cmp	r0, #10
 8016832:	d007      	beq.n	8016844 <rcl_action_take_cancel_response+0x64>
 8016834:	f240 12f5 	movw	r2, #501	@ 0x1f5
 8016838:	f640 0337 	movw	r3, #2103	@ 0x837
 801683c:	4290      	cmp	r0, r2
 801683e:	bf0c      	ite	eq
 8016840:	4618      	moveq	r0, r3
 8016842:	2001      	movne	r0, #1
 8016844:	bd70      	pop	{r4, r5, r6, pc}
 8016846:	f7f7 febb 	bl	800e5c0 <rcutils_reset_error>
 801684a:	f640 0036 	movw	r0, #2102	@ 0x836
 801684e:	bd70      	pop	{r4, r5, r6, pc}
 8016850:	f640 0036 	movw	r0, #2102	@ 0x836
 8016854:	bd70      	pop	{r4, r5, r6, pc}
 8016856:	200b      	movs	r0, #11
 8016858:	bd70      	pop	{r4, r5, r6, pc}
 801685a:	f640 0036 	movw	r0, #2102	@ 0x836
 801685e:	4770      	bx	lr

08016860 <rcl_action_take_feedback>:
 8016860:	2800      	cmp	r0, #0
 8016862:	d038      	beq.n	80168d6 <rcl_action_take_feedback+0x76>
 8016864:	b530      	push	{r4, r5, lr}
 8016866:	4604      	mov	r4, r0
 8016868:	6800      	ldr	r0, [r0, #0]
 801686a:	b091      	sub	sp, #68	@ 0x44
 801686c:	b378      	cbz	r0, 80168ce <rcl_action_take_feedback+0x6e>
 801686e:	460d      	mov	r5, r1
 8016870:	f7fd fe96 	bl	80145a0 <rcl_client_is_valid>
 8016874:	b328      	cbz	r0, 80168c2 <rcl_action_take_feedback+0x62>
 8016876:	6820      	ldr	r0, [r4, #0]
 8016878:	3004      	adds	r0, #4
 801687a:	f7fd fe91 	bl	80145a0 <rcl_client_is_valid>
 801687e:	b300      	cbz	r0, 80168c2 <rcl_action_take_feedback+0x62>
 8016880:	6820      	ldr	r0, [r4, #0]
 8016882:	3008      	adds	r0, #8
 8016884:	f7fd fe8c 	bl	80145a0 <rcl_client_is_valid>
 8016888:	b1d8      	cbz	r0, 80168c2 <rcl_action_take_feedback+0x62>
 801688a:	6820      	ldr	r0, [r4, #0]
 801688c:	300c      	adds	r0, #12
 801688e:	f7fe fcfb 	bl	8015288 <rcl_subscription_is_valid>
 8016892:	b1b0      	cbz	r0, 80168c2 <rcl_action_take_feedback+0x62>
 8016894:	6820      	ldr	r0, [r4, #0]
 8016896:	3010      	adds	r0, #16
 8016898:	f7fe fcf6 	bl	8015288 <rcl_subscription_is_valid>
 801689c:	b188      	cbz	r0, 80168c2 <rcl_action_take_feedback+0x62>
 801689e:	b1ed      	cbz	r5, 80168dc <rcl_action_take_feedback+0x7c>
 80168a0:	6820      	ldr	r0, [r4, #0]
 80168a2:	2300      	movs	r3, #0
 80168a4:	466a      	mov	r2, sp
 80168a6:	4629      	mov	r1, r5
 80168a8:	300c      	adds	r0, #12
 80168aa:	f7fe fc8f 	bl	80151cc <rcl_take>
 80168ae:	b160      	cbz	r0, 80168ca <rcl_action_take_feedback+0x6a>
 80168b0:	f240 1391 	movw	r3, #401	@ 0x191
 80168b4:	4298      	cmp	r0, r3
 80168b6:	d014      	beq.n	80168e2 <rcl_action_take_feedback+0x82>
 80168b8:	280a      	cmp	r0, #10
 80168ba:	bf18      	it	ne
 80168bc:	2001      	movne	r0, #1
 80168be:	b011      	add	sp, #68	@ 0x44
 80168c0:	bd30      	pop	{r4, r5, pc}
 80168c2:	f7f7 fe7d 	bl	800e5c0 <rcutils_reset_error>
 80168c6:	f640 0036 	movw	r0, #2102	@ 0x836
 80168ca:	b011      	add	sp, #68	@ 0x44
 80168cc:	bd30      	pop	{r4, r5, pc}
 80168ce:	f640 0036 	movw	r0, #2102	@ 0x836
 80168d2:	b011      	add	sp, #68	@ 0x44
 80168d4:	bd30      	pop	{r4, r5, pc}
 80168d6:	f640 0036 	movw	r0, #2102	@ 0x836
 80168da:	4770      	bx	lr
 80168dc:	200b      	movs	r0, #11
 80168de:	b011      	add	sp, #68	@ 0x44
 80168e0:	bd30      	pop	{r4, r5, pc}
 80168e2:	f640 0037 	movw	r0, #2103	@ 0x837
 80168e6:	e7f0      	b.n	80168ca <rcl_action_take_feedback+0x6a>

080168e8 <rcl_action_wait_set_add_action_client>:
 80168e8:	2800      	cmp	r0, #0
 80168ea:	d048      	beq.n	801697e <rcl_action_wait_set_add_action_client+0x96>
 80168ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80168ee:	460c      	mov	r4, r1
 80168f0:	2900      	cmp	r1, #0
 80168f2:	d03c      	beq.n	801696e <rcl_action_wait_set_add_action_client+0x86>
 80168f4:	4605      	mov	r5, r0
 80168f6:	6808      	ldr	r0, [r1, #0]
 80168f8:	2800      	cmp	r0, #0
 80168fa:	d038      	beq.n	801696e <rcl_action_wait_set_add_action_client+0x86>
 80168fc:	4617      	mov	r7, r2
 80168fe:	461e      	mov	r6, r3
 8016900:	f7fd fe4e 	bl	80145a0 <rcl_client_is_valid>
 8016904:	b3b0      	cbz	r0, 8016974 <rcl_action_wait_set_add_action_client+0x8c>
 8016906:	6820      	ldr	r0, [r4, #0]
 8016908:	3004      	adds	r0, #4
 801690a:	f7fd fe49 	bl	80145a0 <rcl_client_is_valid>
 801690e:	b388      	cbz	r0, 8016974 <rcl_action_wait_set_add_action_client+0x8c>
 8016910:	6820      	ldr	r0, [r4, #0]
 8016912:	3008      	adds	r0, #8
 8016914:	f7fd fe44 	bl	80145a0 <rcl_client_is_valid>
 8016918:	b360      	cbz	r0, 8016974 <rcl_action_wait_set_add_action_client+0x8c>
 801691a:	6820      	ldr	r0, [r4, #0]
 801691c:	300c      	adds	r0, #12
 801691e:	f7fe fcb3 	bl	8015288 <rcl_subscription_is_valid>
 8016922:	b338      	cbz	r0, 8016974 <rcl_action_wait_set_add_action_client+0x8c>
 8016924:	6820      	ldr	r0, [r4, #0]
 8016926:	3010      	adds	r0, #16
 8016928:	f7fe fcae 	bl	8015288 <rcl_subscription_is_valid>
 801692c:	b310      	cbz	r0, 8016974 <rcl_action_wait_set_add_action_client+0x8c>
 801692e:	6821      	ldr	r1, [r4, #0]
 8016930:	4628      	mov	r0, r5
 8016932:	f501 72e2 	add.w	r2, r1, #452	@ 0x1c4
 8016936:	f7ff fccd 	bl	80162d4 <rcl_wait_set_add_client>
 801693a:	b9b8      	cbnz	r0, 801696c <rcl_action_wait_set_add_action_client+0x84>
 801693c:	6821      	ldr	r1, [r4, #0]
 801693e:	4628      	mov	r0, r5
 8016940:	f501 72e4 	add.w	r2, r1, #456	@ 0x1c8
 8016944:	3104      	adds	r1, #4
 8016946:	f7ff fcc5 	bl	80162d4 <rcl_wait_set_add_client>
 801694a:	b978      	cbnz	r0, 801696c <rcl_action_wait_set_add_action_client+0x84>
 801694c:	6821      	ldr	r1, [r4, #0]
 801694e:	4628      	mov	r0, r5
 8016950:	f501 72e6 	add.w	r2, r1, #460	@ 0x1cc
 8016954:	3108      	adds	r1, #8
 8016956:	f7ff fcbd 	bl	80162d4 <rcl_wait_set_add_client>
 801695a:	b938      	cbnz	r0, 801696c <rcl_action_wait_set_add_action_client+0x84>
 801695c:	6821      	ldr	r1, [r4, #0]
 801695e:	4628      	mov	r0, r5
 8016960:	f501 72e8 	add.w	r2, r1, #464	@ 0x1d0
 8016964:	310c      	adds	r1, #12
 8016966:	f7ff f96d 	bl	8015c44 <rcl_wait_set_add_subscription>
 801696a:	b158      	cbz	r0, 8016984 <rcl_action_wait_set_add_action_client+0x9c>
 801696c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801696e:	f640 0036 	movw	r0, #2102	@ 0x836
 8016972:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016974:	f7f7 fe24 	bl	800e5c0 <rcutils_reset_error>
 8016978:	f640 0036 	movw	r0, #2102	@ 0x836
 801697c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801697e:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8016982:	4770      	bx	lr
 8016984:	6821      	ldr	r1, [r4, #0]
 8016986:	4628      	mov	r0, r5
 8016988:	f501 72ea 	add.w	r2, r1, #468	@ 0x1d4
 801698c:	3110      	adds	r1, #16
 801698e:	f7ff f959 	bl	8015c44 <rcl_wait_set_add_subscription>
 8016992:	2800      	cmp	r0, #0
 8016994:	d1ea      	bne.n	801696c <rcl_action_wait_set_add_action_client+0x84>
 8016996:	b11f      	cbz	r7, 80169a0 <rcl_action_wait_set_add_action_client+0xb8>
 8016998:	6823      	ldr	r3, [r4, #0]
 801699a:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 801699e:	603b      	str	r3, [r7, #0]
 80169a0:	2e00      	cmp	r6, #0
 80169a2:	d0e3      	beq.n	801696c <rcl_action_wait_set_add_action_client+0x84>
 80169a4:	6823      	ldr	r3, [r4, #0]
 80169a6:	f8d3 31d0 	ldr.w	r3, [r3, #464]	@ 0x1d0
 80169aa:	6033      	str	r3, [r6, #0]
 80169ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80169ae:	bf00      	nop

080169b0 <rcl_action_client_wait_set_get_entities_ready>:
 80169b0:	2800      	cmp	r0, #0
 80169b2:	f000 808d 	beq.w	8016ad0 <rcl_action_client_wait_set_get_entities_ready+0x120>
 80169b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80169ba:	460c      	mov	r4, r1
 80169bc:	2900      	cmp	r1, #0
 80169be:	d077      	beq.n	8016ab0 <rcl_action_client_wait_set_get_entities_ready+0x100>
 80169c0:	4605      	mov	r5, r0
 80169c2:	6808      	ldr	r0, [r1, #0]
 80169c4:	2800      	cmp	r0, #0
 80169c6:	d073      	beq.n	8016ab0 <rcl_action_client_wait_set_get_entities_ready+0x100>
 80169c8:	4616      	mov	r6, r2
 80169ca:	461f      	mov	r7, r3
 80169cc:	f7fd fde8 	bl	80145a0 <rcl_client_is_valid>
 80169d0:	2800      	cmp	r0, #0
 80169d2:	d071      	beq.n	8016ab8 <rcl_action_client_wait_set_get_entities_ready+0x108>
 80169d4:	6820      	ldr	r0, [r4, #0]
 80169d6:	3004      	adds	r0, #4
 80169d8:	f7fd fde2 	bl	80145a0 <rcl_client_is_valid>
 80169dc:	2800      	cmp	r0, #0
 80169de:	d06b      	beq.n	8016ab8 <rcl_action_client_wait_set_get_entities_ready+0x108>
 80169e0:	6820      	ldr	r0, [r4, #0]
 80169e2:	3008      	adds	r0, #8
 80169e4:	f7fd fddc 	bl	80145a0 <rcl_client_is_valid>
 80169e8:	2800      	cmp	r0, #0
 80169ea:	d065      	beq.n	8016ab8 <rcl_action_client_wait_set_get_entities_ready+0x108>
 80169ec:	6820      	ldr	r0, [r4, #0]
 80169ee:	300c      	adds	r0, #12
 80169f0:	f7fe fc4a 	bl	8015288 <rcl_subscription_is_valid>
 80169f4:	2800      	cmp	r0, #0
 80169f6:	d05f      	beq.n	8016ab8 <rcl_action_client_wait_set_get_entities_ready+0x108>
 80169f8:	6820      	ldr	r0, [r4, #0]
 80169fa:	3010      	adds	r0, #16
 80169fc:	f7fe fc44 	bl	8015288 <rcl_subscription_is_valid>
 8016a00:	2800      	cmp	r0, #0
 8016a02:	d059      	beq.n	8016ab8 <rcl_action_client_wait_set_get_entities_ready+0x108>
 8016a04:	2e00      	cmp	r6, #0
 8016a06:	d060      	beq.n	8016aca <rcl_action_client_wait_set_get_entities_ready+0x11a>
 8016a08:	2f00      	cmp	r7, #0
 8016a0a:	d05e      	beq.n	8016aca <rcl_action_client_wait_set_get_entities_ready+0x11a>
 8016a0c:	9b06      	ldr	r3, [sp, #24]
 8016a0e:	2b00      	cmp	r3, #0
 8016a10:	d05b      	beq.n	8016aca <rcl_action_client_wait_set_get_entities_ready+0x11a>
 8016a12:	9b07      	ldr	r3, [sp, #28]
 8016a14:	2b00      	cmp	r3, #0
 8016a16:	d058      	beq.n	8016aca <rcl_action_client_wait_set_get_entities_ready+0x11a>
 8016a18:	9b08      	ldr	r3, [sp, #32]
 8016a1a:	2b00      	cmp	r3, #0
 8016a1c:	d055      	beq.n	8016aca <rcl_action_client_wait_set_get_entities_ready+0x11a>
 8016a1e:	6823      	ldr	r3, [r4, #0]
 8016a20:	686a      	ldr	r2, [r5, #4]
 8016a22:	f8d3 11d0 	ldr.w	r1, [r3, #464]	@ 0x1d0
 8016a26:	428a      	cmp	r2, r1
 8016a28:	d94c      	bls.n	8016ac4 <rcl_action_client_wait_set_get_entities_ready+0x114>
 8016a2a:	f8d3 01d4 	ldr.w	r0, [r3, #468]	@ 0x1d4
 8016a2e:	4282      	cmp	r2, r0
 8016a30:	d948      	bls.n	8016ac4 <rcl_action_client_wait_set_get_entities_ready+0x114>
 8016a32:	f8d3 41c4 	ldr.w	r4, [r3, #452]	@ 0x1c4
 8016a36:	69ea      	ldr	r2, [r5, #28]
 8016a38:	42a2      	cmp	r2, r4
 8016a3a:	d943      	bls.n	8016ac4 <rcl_action_client_wait_set_get_entities_ready+0x114>
 8016a3c:	f8d3 c1c8 	ldr.w	ip, [r3, #456]	@ 0x1c8
 8016a40:	4562      	cmp	r2, ip
 8016a42:	d93f      	bls.n	8016ac4 <rcl_action_client_wait_set_get_entities_ready+0x114>
 8016a44:	f8d3 e1cc 	ldr.w	lr, [r3, #460]	@ 0x1cc
 8016a48:	4572      	cmp	r2, lr
 8016a4a:	d93b      	bls.n	8016ac4 <rcl_action_client_wait_set_get_entities_ready+0x114>
 8016a4c:	69aa      	ldr	r2, [r5, #24]
 8016a4e:	682d      	ldr	r5, [r5, #0]
 8016a50:	f852 8024 	ldr.w	r8, [r2, r4, lsl #2]
 8016a54:	f855 4020 	ldr.w	r4, [r5, r0, lsl #2]
 8016a58:	f855 5021 	ldr.w	r5, [r5, r1, lsl #2]
 8016a5c:	f852 102c 	ldr.w	r1, [r2, ip, lsl #2]
 8016a60:	f852 202e 	ldr.w	r2, [r2, lr, lsl #2]
 8016a64:	f103 0c0c 	add.w	ip, r3, #12
 8016a68:	eba5 050c 	sub.w	r5, r5, ip
 8016a6c:	fab5 f585 	clz	r5, r5
 8016a70:	096d      	lsrs	r5, r5, #5
 8016a72:	7035      	strb	r5, [r6, #0]
 8016a74:	f103 0510 	add.w	r5, r3, #16
 8016a78:	1b64      	subs	r4, r4, r5
 8016a7a:	fab4 f484 	clz	r4, r4
 8016a7e:	0964      	lsrs	r4, r4, #5
 8016a80:	703c      	strb	r4, [r7, #0]
 8016a82:	eba3 0008 	sub.w	r0, r3, r8
 8016a86:	1d1c      	adds	r4, r3, #4
 8016a88:	3308      	adds	r3, #8
 8016a8a:	1ad3      	subs	r3, r2, r3
 8016a8c:	fab0 f080 	clz	r0, r0
 8016a90:	9a06      	ldr	r2, [sp, #24]
 8016a92:	0940      	lsrs	r0, r0, #5
 8016a94:	1b09      	subs	r1, r1, r4
 8016a96:	7010      	strb	r0, [r2, #0]
 8016a98:	fab1 f181 	clz	r1, r1
 8016a9c:	9a07      	ldr	r2, [sp, #28]
 8016a9e:	0949      	lsrs	r1, r1, #5
 8016aa0:	7011      	strb	r1, [r2, #0]
 8016aa2:	fab3 f383 	clz	r3, r3
 8016aa6:	9a08      	ldr	r2, [sp, #32]
 8016aa8:	095b      	lsrs	r3, r3, #5
 8016aaa:	2000      	movs	r0, #0
 8016aac:	7013      	strb	r3, [r2, #0]
 8016aae:	e001      	b.n	8016ab4 <rcl_action_client_wait_set_get_entities_ready+0x104>
 8016ab0:	f640 0036 	movw	r0, #2102	@ 0x836
 8016ab4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016ab8:	f7f7 fd82 	bl	800e5c0 <rcutils_reset_error>
 8016abc:	f640 0036 	movw	r0, #2102	@ 0x836
 8016ac0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016ac4:	2001      	movs	r0, #1
 8016ac6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016aca:	200b      	movs	r0, #11
 8016acc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016ad0:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8016ad4:	4770      	bx	lr
 8016ad6:	bf00      	nop

08016ad8 <rcl_action_take_goal_request>:
 8016ad8:	2800      	cmp	r0, #0
 8016ada:	d039      	beq.n	8016b50 <rcl_action_take_goal_request+0x78>
 8016adc:	b570      	push	{r4, r5, r6, lr}
 8016ade:	4604      	mov	r4, r0
 8016ae0:	6800      	ldr	r0, [r0, #0]
 8016ae2:	b380      	cbz	r0, 8016b46 <rcl_action_take_goal_request+0x6e>
 8016ae4:	460d      	mov	r5, r1
 8016ae6:	4616      	mov	r6, r2
 8016ae8:	f7fe fb66 	bl	80151b8 <rcl_service_is_valid>
 8016aec:	b330      	cbz	r0, 8016b3c <rcl_action_take_goal_request+0x64>
 8016aee:	6820      	ldr	r0, [r4, #0]
 8016af0:	3004      	adds	r0, #4
 8016af2:	f7fe fb61 	bl	80151b8 <rcl_service_is_valid>
 8016af6:	b308      	cbz	r0, 8016b3c <rcl_action_take_goal_request+0x64>
 8016af8:	6820      	ldr	r0, [r4, #0]
 8016afa:	3008      	adds	r0, #8
 8016afc:	f7fe fb5c 	bl	80151b8 <rcl_service_is_valid>
 8016b00:	b1e0      	cbz	r0, 8016b3c <rcl_action_take_goal_request+0x64>
 8016b02:	6820      	ldr	r0, [r4, #0]
 8016b04:	300c      	adds	r0, #12
 8016b06:	f7f6 fd43 	bl	800d590 <rcl_publisher_is_valid>
 8016b0a:	b1b8      	cbz	r0, 8016b3c <rcl_action_take_goal_request+0x64>
 8016b0c:	6820      	ldr	r0, [r4, #0]
 8016b0e:	3010      	adds	r0, #16
 8016b10:	f7f6 fd3e 	bl	800d590 <rcl_publisher_is_valid>
 8016b14:	b190      	cbz	r0, 8016b3c <rcl_action_take_goal_request+0x64>
 8016b16:	b1cd      	cbz	r5, 8016b4c <rcl_action_take_goal_request+0x74>
 8016b18:	b1c6      	cbz	r6, 8016b4c <rcl_action_take_goal_request+0x74>
 8016b1a:	6820      	ldr	r0, [r4, #0]
 8016b1c:	4632      	mov	r2, r6
 8016b1e:	4629      	mov	r1, r5
 8016b20:	f7fe faf2 	bl	8015108 <rcl_take_request>
 8016b24:	b148      	cbz	r0, 8016b3a <rcl_action_take_goal_request+0x62>
 8016b26:	280a      	cmp	r0, #10
 8016b28:	d007      	beq.n	8016b3a <rcl_action_take_goal_request+0x62>
 8016b2a:	f240 2259 	movw	r2, #601	@ 0x259
 8016b2e:	f640 0399 	movw	r3, #2201	@ 0x899
 8016b32:	4290      	cmp	r0, r2
 8016b34:	bf0c      	ite	eq
 8016b36:	4618      	moveq	r0, r3
 8016b38:	2001      	movne	r0, #1
 8016b3a:	bd70      	pop	{r4, r5, r6, pc}
 8016b3c:	f7f7 fd40 	bl	800e5c0 <rcutils_reset_error>
 8016b40:	f640 0098 	movw	r0, #2200	@ 0x898
 8016b44:	bd70      	pop	{r4, r5, r6, pc}
 8016b46:	f640 0098 	movw	r0, #2200	@ 0x898
 8016b4a:	bd70      	pop	{r4, r5, r6, pc}
 8016b4c:	200b      	movs	r0, #11
 8016b4e:	bd70      	pop	{r4, r5, r6, pc}
 8016b50:	f640 0098 	movw	r0, #2200	@ 0x898
 8016b54:	4770      	bx	lr
 8016b56:	bf00      	nop

08016b58 <rcl_action_send_goal_response>:
 8016b58:	b390      	cbz	r0, 8016bc0 <rcl_action_send_goal_response+0x68>
 8016b5a:	b570      	push	{r4, r5, r6, lr}
 8016b5c:	4604      	mov	r4, r0
 8016b5e:	6800      	ldr	r0, [r0, #0]
 8016b60:	b348      	cbz	r0, 8016bb6 <rcl_action_send_goal_response+0x5e>
 8016b62:	460d      	mov	r5, r1
 8016b64:	4616      	mov	r6, r2
 8016b66:	f7fe fb27 	bl	80151b8 <rcl_service_is_valid>
 8016b6a:	b1f8      	cbz	r0, 8016bac <rcl_action_send_goal_response+0x54>
 8016b6c:	6820      	ldr	r0, [r4, #0]
 8016b6e:	3004      	adds	r0, #4
 8016b70:	f7fe fb22 	bl	80151b8 <rcl_service_is_valid>
 8016b74:	b1d0      	cbz	r0, 8016bac <rcl_action_send_goal_response+0x54>
 8016b76:	6820      	ldr	r0, [r4, #0]
 8016b78:	3008      	adds	r0, #8
 8016b7a:	f7fe fb1d 	bl	80151b8 <rcl_service_is_valid>
 8016b7e:	b1a8      	cbz	r0, 8016bac <rcl_action_send_goal_response+0x54>
 8016b80:	6820      	ldr	r0, [r4, #0]
 8016b82:	300c      	adds	r0, #12
 8016b84:	f7f6 fd04 	bl	800d590 <rcl_publisher_is_valid>
 8016b88:	b180      	cbz	r0, 8016bac <rcl_action_send_goal_response+0x54>
 8016b8a:	6820      	ldr	r0, [r4, #0]
 8016b8c:	3010      	adds	r0, #16
 8016b8e:	f7f6 fcff 	bl	800d590 <rcl_publisher_is_valid>
 8016b92:	b158      	cbz	r0, 8016bac <rcl_action_send_goal_response+0x54>
 8016b94:	b195      	cbz	r5, 8016bbc <rcl_action_send_goal_response+0x64>
 8016b96:	b18e      	cbz	r6, 8016bbc <rcl_action_send_goal_response+0x64>
 8016b98:	6820      	ldr	r0, [r4, #0]
 8016b9a:	4632      	mov	r2, r6
 8016b9c:	4629      	mov	r1, r5
 8016b9e:	f7fe faf3 	bl	8015188 <rcl_send_response>
 8016ba2:	b110      	cbz	r0, 8016baa <rcl_action_send_goal_response+0x52>
 8016ba4:	2802      	cmp	r0, #2
 8016ba6:	bf18      	it	ne
 8016ba8:	2001      	movne	r0, #1
 8016baa:	bd70      	pop	{r4, r5, r6, pc}
 8016bac:	f7f7 fd08 	bl	800e5c0 <rcutils_reset_error>
 8016bb0:	f640 0098 	movw	r0, #2200	@ 0x898
 8016bb4:	bd70      	pop	{r4, r5, r6, pc}
 8016bb6:	f640 0098 	movw	r0, #2200	@ 0x898
 8016bba:	bd70      	pop	{r4, r5, r6, pc}
 8016bbc:	200b      	movs	r0, #11
 8016bbe:	bd70      	pop	{r4, r5, r6, pc}
 8016bc0:	f640 0098 	movw	r0, #2200	@ 0x898
 8016bc4:	4770      	bx	lr
 8016bc6:	bf00      	nop

08016bc8 <rcl_action_take_result_request>:
 8016bc8:	2800      	cmp	r0, #0
 8016bca:	d03a      	beq.n	8016c42 <rcl_action_take_result_request+0x7a>
 8016bcc:	b570      	push	{r4, r5, r6, lr}
 8016bce:	4604      	mov	r4, r0
 8016bd0:	6800      	ldr	r0, [r0, #0]
 8016bd2:	b388      	cbz	r0, 8016c38 <rcl_action_take_result_request+0x70>
 8016bd4:	460d      	mov	r5, r1
 8016bd6:	4616      	mov	r6, r2
 8016bd8:	f7fe faee 	bl	80151b8 <rcl_service_is_valid>
 8016bdc:	b338      	cbz	r0, 8016c2e <rcl_action_take_result_request+0x66>
 8016bde:	6820      	ldr	r0, [r4, #0]
 8016be0:	3004      	adds	r0, #4
 8016be2:	f7fe fae9 	bl	80151b8 <rcl_service_is_valid>
 8016be6:	b310      	cbz	r0, 8016c2e <rcl_action_take_result_request+0x66>
 8016be8:	6820      	ldr	r0, [r4, #0]
 8016bea:	3008      	adds	r0, #8
 8016bec:	f7fe fae4 	bl	80151b8 <rcl_service_is_valid>
 8016bf0:	b1e8      	cbz	r0, 8016c2e <rcl_action_take_result_request+0x66>
 8016bf2:	6820      	ldr	r0, [r4, #0]
 8016bf4:	300c      	adds	r0, #12
 8016bf6:	f7f6 fccb 	bl	800d590 <rcl_publisher_is_valid>
 8016bfa:	b1c0      	cbz	r0, 8016c2e <rcl_action_take_result_request+0x66>
 8016bfc:	6820      	ldr	r0, [r4, #0]
 8016bfe:	3010      	adds	r0, #16
 8016c00:	f7f6 fcc6 	bl	800d590 <rcl_publisher_is_valid>
 8016c04:	b198      	cbz	r0, 8016c2e <rcl_action_take_result_request+0x66>
 8016c06:	b1d5      	cbz	r5, 8016c3e <rcl_action_take_result_request+0x76>
 8016c08:	b1ce      	cbz	r6, 8016c3e <rcl_action_take_result_request+0x76>
 8016c0a:	6820      	ldr	r0, [r4, #0]
 8016c0c:	4632      	mov	r2, r6
 8016c0e:	4629      	mov	r1, r5
 8016c10:	3008      	adds	r0, #8
 8016c12:	f7fe fa79 	bl	8015108 <rcl_take_request>
 8016c16:	b148      	cbz	r0, 8016c2c <rcl_action_take_result_request+0x64>
 8016c18:	280a      	cmp	r0, #10
 8016c1a:	d007      	beq.n	8016c2c <rcl_action_take_result_request+0x64>
 8016c1c:	f240 2259 	movw	r2, #601	@ 0x259
 8016c20:	f640 0399 	movw	r3, #2201	@ 0x899
 8016c24:	4290      	cmp	r0, r2
 8016c26:	bf0c      	ite	eq
 8016c28:	4618      	moveq	r0, r3
 8016c2a:	2001      	movne	r0, #1
 8016c2c:	bd70      	pop	{r4, r5, r6, pc}
 8016c2e:	f7f7 fcc7 	bl	800e5c0 <rcutils_reset_error>
 8016c32:	f640 0098 	movw	r0, #2200	@ 0x898
 8016c36:	bd70      	pop	{r4, r5, r6, pc}
 8016c38:	f640 0098 	movw	r0, #2200	@ 0x898
 8016c3c:	bd70      	pop	{r4, r5, r6, pc}
 8016c3e:	200b      	movs	r0, #11
 8016c40:	bd70      	pop	{r4, r5, r6, pc}
 8016c42:	f640 0098 	movw	r0, #2200	@ 0x898
 8016c46:	4770      	bx	lr

08016c48 <rcl_action_take_cancel_request>:
 8016c48:	2800      	cmp	r0, #0
 8016c4a:	d03a      	beq.n	8016cc2 <rcl_action_take_cancel_request+0x7a>
 8016c4c:	b570      	push	{r4, r5, r6, lr}
 8016c4e:	4604      	mov	r4, r0
 8016c50:	6800      	ldr	r0, [r0, #0]
 8016c52:	b388      	cbz	r0, 8016cb8 <rcl_action_take_cancel_request+0x70>
 8016c54:	460d      	mov	r5, r1
 8016c56:	4616      	mov	r6, r2
 8016c58:	f7fe faae 	bl	80151b8 <rcl_service_is_valid>
 8016c5c:	b338      	cbz	r0, 8016cae <rcl_action_take_cancel_request+0x66>
 8016c5e:	6820      	ldr	r0, [r4, #0]
 8016c60:	3004      	adds	r0, #4
 8016c62:	f7fe faa9 	bl	80151b8 <rcl_service_is_valid>
 8016c66:	b310      	cbz	r0, 8016cae <rcl_action_take_cancel_request+0x66>
 8016c68:	6820      	ldr	r0, [r4, #0]
 8016c6a:	3008      	adds	r0, #8
 8016c6c:	f7fe faa4 	bl	80151b8 <rcl_service_is_valid>
 8016c70:	b1e8      	cbz	r0, 8016cae <rcl_action_take_cancel_request+0x66>
 8016c72:	6820      	ldr	r0, [r4, #0]
 8016c74:	300c      	adds	r0, #12
 8016c76:	f7f6 fc8b 	bl	800d590 <rcl_publisher_is_valid>
 8016c7a:	b1c0      	cbz	r0, 8016cae <rcl_action_take_cancel_request+0x66>
 8016c7c:	6820      	ldr	r0, [r4, #0]
 8016c7e:	3010      	adds	r0, #16
 8016c80:	f7f6 fc86 	bl	800d590 <rcl_publisher_is_valid>
 8016c84:	b198      	cbz	r0, 8016cae <rcl_action_take_cancel_request+0x66>
 8016c86:	b1d5      	cbz	r5, 8016cbe <rcl_action_take_cancel_request+0x76>
 8016c88:	b1ce      	cbz	r6, 8016cbe <rcl_action_take_cancel_request+0x76>
 8016c8a:	6820      	ldr	r0, [r4, #0]
 8016c8c:	4632      	mov	r2, r6
 8016c8e:	4629      	mov	r1, r5
 8016c90:	3004      	adds	r0, #4
 8016c92:	f7fe fa39 	bl	8015108 <rcl_take_request>
 8016c96:	b148      	cbz	r0, 8016cac <rcl_action_take_cancel_request+0x64>
 8016c98:	280a      	cmp	r0, #10
 8016c9a:	d007      	beq.n	8016cac <rcl_action_take_cancel_request+0x64>
 8016c9c:	f240 2259 	movw	r2, #601	@ 0x259
 8016ca0:	f640 0399 	movw	r3, #2201	@ 0x899
 8016ca4:	4290      	cmp	r0, r2
 8016ca6:	bf0c      	ite	eq
 8016ca8:	4618      	moveq	r0, r3
 8016caa:	2001      	movne	r0, #1
 8016cac:	bd70      	pop	{r4, r5, r6, pc}
 8016cae:	f7f7 fc87 	bl	800e5c0 <rcutils_reset_error>
 8016cb2:	f640 0098 	movw	r0, #2200	@ 0x898
 8016cb6:	bd70      	pop	{r4, r5, r6, pc}
 8016cb8:	f640 0098 	movw	r0, #2200	@ 0x898
 8016cbc:	bd70      	pop	{r4, r5, r6, pc}
 8016cbe:	200b      	movs	r0, #11
 8016cc0:	bd70      	pop	{r4, r5, r6, pc}
 8016cc2:	f640 0098 	movw	r0, #2200	@ 0x898
 8016cc6:	4770      	bx	lr

08016cc8 <rcl_action_send_cancel_response>:
 8016cc8:	b398      	cbz	r0, 8016d32 <rcl_action_send_cancel_response+0x6a>
 8016cca:	b570      	push	{r4, r5, r6, lr}
 8016ccc:	4604      	mov	r4, r0
 8016cce:	6800      	ldr	r0, [r0, #0]
 8016cd0:	b350      	cbz	r0, 8016d28 <rcl_action_send_cancel_response+0x60>
 8016cd2:	460d      	mov	r5, r1
 8016cd4:	4616      	mov	r6, r2
 8016cd6:	f7fe fa6f 	bl	80151b8 <rcl_service_is_valid>
 8016cda:	b300      	cbz	r0, 8016d1e <rcl_action_send_cancel_response+0x56>
 8016cdc:	6820      	ldr	r0, [r4, #0]
 8016cde:	3004      	adds	r0, #4
 8016ce0:	f7fe fa6a 	bl	80151b8 <rcl_service_is_valid>
 8016ce4:	b1d8      	cbz	r0, 8016d1e <rcl_action_send_cancel_response+0x56>
 8016ce6:	6820      	ldr	r0, [r4, #0]
 8016ce8:	3008      	adds	r0, #8
 8016cea:	f7fe fa65 	bl	80151b8 <rcl_service_is_valid>
 8016cee:	b1b0      	cbz	r0, 8016d1e <rcl_action_send_cancel_response+0x56>
 8016cf0:	6820      	ldr	r0, [r4, #0]
 8016cf2:	300c      	adds	r0, #12
 8016cf4:	f7f6 fc4c 	bl	800d590 <rcl_publisher_is_valid>
 8016cf8:	b188      	cbz	r0, 8016d1e <rcl_action_send_cancel_response+0x56>
 8016cfa:	6820      	ldr	r0, [r4, #0]
 8016cfc:	3010      	adds	r0, #16
 8016cfe:	f7f6 fc47 	bl	800d590 <rcl_publisher_is_valid>
 8016d02:	b160      	cbz	r0, 8016d1e <rcl_action_send_cancel_response+0x56>
 8016d04:	b19d      	cbz	r5, 8016d2e <rcl_action_send_cancel_response+0x66>
 8016d06:	b196      	cbz	r6, 8016d2e <rcl_action_send_cancel_response+0x66>
 8016d08:	6820      	ldr	r0, [r4, #0]
 8016d0a:	4632      	mov	r2, r6
 8016d0c:	4629      	mov	r1, r5
 8016d0e:	3004      	adds	r0, #4
 8016d10:	f7fe fa3a 	bl	8015188 <rcl_send_response>
 8016d14:	b110      	cbz	r0, 8016d1c <rcl_action_send_cancel_response+0x54>
 8016d16:	2802      	cmp	r0, #2
 8016d18:	bf18      	it	ne
 8016d1a:	2001      	movne	r0, #1
 8016d1c:	bd70      	pop	{r4, r5, r6, pc}
 8016d1e:	f7f7 fc4f 	bl	800e5c0 <rcutils_reset_error>
 8016d22:	f640 0098 	movw	r0, #2200	@ 0x898
 8016d26:	bd70      	pop	{r4, r5, r6, pc}
 8016d28:	f640 0098 	movw	r0, #2200	@ 0x898
 8016d2c:	bd70      	pop	{r4, r5, r6, pc}
 8016d2e:	200b      	movs	r0, #11
 8016d30:	bd70      	pop	{r4, r5, r6, pc}
 8016d32:	f640 0098 	movw	r0, #2200	@ 0x898
 8016d36:	4770      	bx	lr

08016d38 <rcl_action_wait_set_add_action_server>:
 8016d38:	2800      	cmp	r0, #0
 8016d3a:	d04d      	beq.n	8016dd8 <rcl_action_wait_set_add_action_server+0xa0>
 8016d3c:	b570      	push	{r4, r5, r6, lr}
 8016d3e:	460c      	mov	r4, r1
 8016d40:	b159      	cbz	r1, 8016d5a <rcl_action_wait_set_add_action_server+0x22>
 8016d42:	4605      	mov	r5, r0
 8016d44:	6808      	ldr	r0, [r1, #0]
 8016d46:	b140      	cbz	r0, 8016d5a <rcl_action_wait_set_add_action_server+0x22>
 8016d48:	4616      	mov	r6, r2
 8016d4a:	f7fe fa35 	bl	80151b8 <rcl_service_is_valid>
 8016d4e:	b120      	cbz	r0, 8016d5a <rcl_action_wait_set_add_action_server+0x22>
 8016d50:	6820      	ldr	r0, [r4, #0]
 8016d52:	3004      	adds	r0, #4
 8016d54:	f7fe fa30 	bl	80151b8 <rcl_service_is_valid>
 8016d58:	b910      	cbnz	r0, 8016d60 <rcl_action_wait_set_add_action_server+0x28>
 8016d5a:	f640 0098 	movw	r0, #2200	@ 0x898
 8016d5e:	bd70      	pop	{r4, r5, r6, pc}
 8016d60:	6820      	ldr	r0, [r4, #0]
 8016d62:	3008      	adds	r0, #8
 8016d64:	f7fe fa28 	bl	80151b8 <rcl_service_is_valid>
 8016d68:	2800      	cmp	r0, #0
 8016d6a:	d0f6      	beq.n	8016d5a <rcl_action_wait_set_add_action_server+0x22>
 8016d6c:	6820      	ldr	r0, [r4, #0]
 8016d6e:	300c      	adds	r0, #12
 8016d70:	f7f6 fc26 	bl	800d5c0 <rcl_publisher_is_valid_except_context>
 8016d74:	2800      	cmp	r0, #0
 8016d76:	d0f0      	beq.n	8016d5a <rcl_action_wait_set_add_action_server+0x22>
 8016d78:	6820      	ldr	r0, [r4, #0]
 8016d7a:	3010      	adds	r0, #16
 8016d7c:	f7f6 fc20 	bl	800d5c0 <rcl_publisher_is_valid_except_context>
 8016d80:	2800      	cmp	r0, #0
 8016d82:	d0ea      	beq.n	8016d5a <rcl_action_wait_set_add_action_server+0x22>
 8016d84:	6821      	ldr	r1, [r4, #0]
 8016d86:	4628      	mov	r0, r5
 8016d88:	f501 72ee 	add.w	r2, r1, #476	@ 0x1dc
 8016d8c:	f7ff face 	bl	801632c <rcl_wait_set_add_service>
 8016d90:	2800      	cmp	r0, #0
 8016d92:	d1e4      	bne.n	8016d5e <rcl_action_wait_set_add_action_server+0x26>
 8016d94:	6821      	ldr	r1, [r4, #0]
 8016d96:	4628      	mov	r0, r5
 8016d98:	f501 72f0 	add.w	r2, r1, #480	@ 0x1e0
 8016d9c:	3104      	adds	r1, #4
 8016d9e:	f7ff fac5 	bl	801632c <rcl_wait_set_add_service>
 8016da2:	2800      	cmp	r0, #0
 8016da4:	d1db      	bne.n	8016d5e <rcl_action_wait_set_add_action_server+0x26>
 8016da6:	6821      	ldr	r1, [r4, #0]
 8016da8:	4628      	mov	r0, r5
 8016daa:	f501 72f2 	add.w	r2, r1, #484	@ 0x1e4
 8016dae:	3108      	adds	r1, #8
 8016db0:	f7ff fabc 	bl	801632c <rcl_wait_set_add_service>
 8016db4:	2800      	cmp	r0, #0
 8016db6:	d1d2      	bne.n	8016d5e <rcl_action_wait_set_add_action_server+0x26>
 8016db8:	6821      	ldr	r1, [r4, #0]
 8016dba:	4628      	mov	r0, r5
 8016dbc:	f501 72f4 	add.w	r2, r1, #488	@ 0x1e8
 8016dc0:	3114      	adds	r1, #20
 8016dc2:	f7ff fa57 	bl	8016274 <rcl_wait_set_add_timer>
 8016dc6:	2800      	cmp	r0, #0
 8016dc8:	d1c9      	bne.n	8016d5e <rcl_action_wait_set_add_action_server+0x26>
 8016dca:	2e00      	cmp	r6, #0
 8016dcc:	d0c7      	beq.n	8016d5e <rcl_action_wait_set_add_action_server+0x26>
 8016dce:	6823      	ldr	r3, [r4, #0]
 8016dd0:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 8016dd4:	6033      	str	r3, [r6, #0]
 8016dd6:	bd70      	pop	{r4, r5, r6, pc}
 8016dd8:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8016ddc:	4770      	bx	lr
 8016dde:	bf00      	nop

08016de0 <rcl_action_server_wait_set_get_entities_ready>:
 8016de0:	2800      	cmp	r0, #0
 8016de2:	d05a      	beq.n	8016e9a <rcl_action_server_wait_set_get_entities_ready+0xba>
 8016de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016de6:	460c      	mov	r4, r1
 8016de8:	b161      	cbz	r1, 8016e04 <rcl_action_server_wait_set_get_entities_ready+0x24>
 8016dea:	4605      	mov	r5, r0
 8016dec:	6808      	ldr	r0, [r1, #0]
 8016dee:	b148      	cbz	r0, 8016e04 <rcl_action_server_wait_set_get_entities_ready+0x24>
 8016df0:	4616      	mov	r6, r2
 8016df2:	461f      	mov	r7, r3
 8016df4:	f7fe f9e0 	bl	80151b8 <rcl_service_is_valid>
 8016df8:	b120      	cbz	r0, 8016e04 <rcl_action_server_wait_set_get_entities_ready+0x24>
 8016dfa:	6820      	ldr	r0, [r4, #0]
 8016dfc:	3004      	adds	r0, #4
 8016dfe:	f7fe f9db 	bl	80151b8 <rcl_service_is_valid>
 8016e02:	b910      	cbnz	r0, 8016e0a <rcl_action_server_wait_set_get_entities_ready+0x2a>
 8016e04:	f640 0098 	movw	r0, #2200	@ 0x898
 8016e08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016e0a:	6820      	ldr	r0, [r4, #0]
 8016e0c:	3008      	adds	r0, #8
 8016e0e:	f7fe f9d3 	bl	80151b8 <rcl_service_is_valid>
 8016e12:	2800      	cmp	r0, #0
 8016e14:	d0f6      	beq.n	8016e04 <rcl_action_server_wait_set_get_entities_ready+0x24>
 8016e16:	6820      	ldr	r0, [r4, #0]
 8016e18:	300c      	adds	r0, #12
 8016e1a:	f7f6 fbd1 	bl	800d5c0 <rcl_publisher_is_valid_except_context>
 8016e1e:	2800      	cmp	r0, #0
 8016e20:	d0f0      	beq.n	8016e04 <rcl_action_server_wait_set_get_entities_ready+0x24>
 8016e22:	6820      	ldr	r0, [r4, #0]
 8016e24:	3010      	adds	r0, #16
 8016e26:	f7f6 fbcb 	bl	800d5c0 <rcl_publisher_is_valid_except_context>
 8016e2a:	2800      	cmp	r0, #0
 8016e2c:	d0ea      	beq.n	8016e04 <rcl_action_server_wait_set_get_entities_ready+0x24>
 8016e2e:	b3be      	cbz	r6, 8016ea0 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 8016e30:	b3b7      	cbz	r7, 8016ea0 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 8016e32:	9b06      	ldr	r3, [sp, #24]
 8016e34:	b3a3      	cbz	r3, 8016ea0 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 8016e36:	9b07      	ldr	r3, [sp, #28]
 8016e38:	b393      	cbz	r3, 8016ea0 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 8016e3a:	6821      	ldr	r1, [r4, #0]
 8016e3c:	692a      	ldr	r2, [r5, #16]
 8016e3e:	6a2c      	ldr	r4, [r5, #32]
 8016e40:	f8d1 51e8 	ldr.w	r5, [r1, #488]	@ 0x1e8
 8016e44:	f8d1 31e0 	ldr.w	r3, [r1, #480]	@ 0x1e0
 8016e48:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 8016e4c:	f8d1 01e4 	ldr.w	r0, [r1, #484]	@ 0x1e4
 8016e50:	f8d1 51dc 	ldr.w	r5, [r1, #476]	@ 0x1dc
 8016e54:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
 8016e58:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8016e5c:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
 8016e60:	1a64      	subs	r4, r4, r1
 8016e62:	fab4 f484 	clz	r4, r4
 8016e66:	0964      	lsrs	r4, r4, #5
 8016e68:	7034      	strb	r4, [r6, #0]
 8016e6a:	1d0c      	adds	r4, r1, #4
 8016e6c:	1b1b      	subs	r3, r3, r4
 8016e6e:	fab3 f383 	clz	r3, r3
 8016e72:	095b      	lsrs	r3, r3, #5
 8016e74:	f101 0408 	add.w	r4, r1, #8
 8016e78:	703b      	strb	r3, [r7, #0]
 8016e7a:	f101 0314 	add.w	r3, r1, #20
 8016e7e:	1b01      	subs	r1, r0, r4
 8016e80:	1ad3      	subs	r3, r2, r3
 8016e82:	fab1 f181 	clz	r1, r1
 8016e86:	9a06      	ldr	r2, [sp, #24]
 8016e88:	0949      	lsrs	r1, r1, #5
 8016e8a:	7011      	strb	r1, [r2, #0]
 8016e8c:	fab3 f383 	clz	r3, r3
 8016e90:	9a07      	ldr	r2, [sp, #28]
 8016e92:	095b      	lsrs	r3, r3, #5
 8016e94:	2000      	movs	r0, #0
 8016e96:	7013      	strb	r3, [r2, #0]
 8016e98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016e9a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8016e9e:	4770      	bx	lr
 8016ea0:	200b      	movs	r0, #11
 8016ea2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08016ea4 <_execute_event_handler>:
 8016ea4:	2002      	movs	r0, #2
 8016ea6:	4770      	bx	lr

08016ea8 <_cancel_goal_event_handler>:
 8016ea8:	2003      	movs	r0, #3
 8016eaa:	4770      	bx	lr

08016eac <_succeed_event_handler>:
 8016eac:	2004      	movs	r0, #4
 8016eae:	4770      	bx	lr

08016eb0 <_abort_event_handler>:
 8016eb0:	2006      	movs	r0, #6
 8016eb2:	4770      	bx	lr

08016eb4 <_canceled_event_handler>:
 8016eb4:	2005      	movs	r0, #5
 8016eb6:	4770      	bx	lr

08016eb8 <rcl_action_transition_goal_state>:
 8016eb8:	b2c2      	uxtb	r2, r0
 8016eba:	2a06      	cmp	r2, #6
 8016ebc:	d80c      	bhi.n	8016ed8 <rcl_action_transition_goal_state+0x20>
 8016ebe:	2904      	cmp	r1, #4
 8016ec0:	d80a      	bhi.n	8016ed8 <rcl_action_transition_goal_state+0x20>
 8016ec2:	eb00 0280 	add.w	r2, r0, r0, lsl #2
 8016ec6:	b410      	push	{r4}
 8016ec8:	1853      	adds	r3, r2, r1
 8016eca:	4c06      	ldr	r4, [pc, #24]	@ (8016ee4 <rcl_action_transition_goal_state+0x2c>)
 8016ecc:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8016ed0:	b123      	cbz	r3, 8016edc <rcl_action_transition_goal_state+0x24>
 8016ed2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016ed6:	4718      	bx	r3
 8016ed8:	2000      	movs	r0, #0
 8016eda:	4770      	bx	lr
 8016edc:	2000      	movs	r0, #0
 8016ede:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016ee2:	4770      	bx	lr
 8016ee4:	0801cc68 	.word	0x0801cc68

08016ee8 <rcl_action_get_zero_initialized_cancel_response>:
 8016ee8:	b510      	push	{r4, lr}
 8016eea:	4c07      	ldr	r4, [pc, #28]	@ (8016f08 <rcl_action_get_zero_initialized_cancel_response+0x20>)
 8016eec:	4686      	mov	lr, r0
 8016eee:	4684      	mov	ip, r0
 8016ef0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8016ef2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016ef6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8016ef8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016efc:	6823      	ldr	r3, [r4, #0]
 8016efe:	f8cc 3000 	str.w	r3, [ip]
 8016f02:	4670      	mov	r0, lr
 8016f04:	bd10      	pop	{r4, pc}
 8016f06:	bf00      	nop
 8016f08:	0801ccf4 	.word	0x0801ccf4

08016f0c <rclc_action_send_result_request>:
 8016f0c:	b1d0      	cbz	r0, 8016f44 <rclc_action_send_result_request+0x38>
 8016f0e:	b500      	push	{lr}
 8016f10:	4684      	mov	ip, r0
 8016f12:	b087      	sub	sp, #28
 8016f14:	f8d0 0009 	ldr.w	r0, [r0, #9]
 8016f18:	f8dc 100d 	ldr.w	r1, [ip, #13]
 8016f1c:	f8dc 2011 	ldr.w	r2, [ip, #17]
 8016f20:	f8dc 3015 	ldr.w	r3, [ip, #21]
 8016f24:	f10d 0e08 	add.w	lr, sp, #8
 8016f28:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8016f2c:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8016f30:	f10c 0240 	add.w	r2, ip, #64	@ 0x40
 8016f34:	a902      	add	r1, sp, #8
 8016f36:	3010      	adds	r0, #16
 8016f38:	f7ff fbda 	bl	80166f0 <rcl_action_send_result_request>
 8016f3c:	b920      	cbnz	r0, 8016f48 <rclc_action_send_result_request+0x3c>
 8016f3e:	b007      	add	sp, #28
 8016f40:	f85d fb04 	ldr.w	pc, [sp], #4
 8016f44:	200b      	movs	r0, #11
 8016f46:	4770      	bx	lr
 8016f48:	9001      	str	r0, [sp, #4]
 8016f4a:	f7f7 fb39 	bl	800e5c0 <rcutils_reset_error>
 8016f4e:	9801      	ldr	r0, [sp, #4]
 8016f50:	b007      	add	sp, #28
 8016f52:	f85d fb04 	ldr.w	pc, [sp], #4
 8016f56:	bf00      	nop

08016f58 <rclc_action_take_goal_handle>:
 8016f58:	b160      	cbz	r0, 8016f74 <rclc_action_take_goal_handle+0x1c>
 8016f5a:	6883      	ldr	r3, [r0, #8]
 8016f5c:	b143      	cbz	r3, 8016f70 <rclc_action_take_goal_handle+0x18>
 8016f5e:	6819      	ldr	r1, [r3, #0]
 8016f60:	6081      	str	r1, [r0, #8]
 8016f62:	2200      	movs	r2, #0
 8016f64:	721a      	strb	r2, [r3, #8]
 8016f66:	68c1      	ldr	r1, [r0, #12]
 8016f68:	6019      	str	r1, [r3, #0]
 8016f6a:	621a      	str	r2, [r3, #32]
 8016f6c:	849a      	strh	r2, [r3, #36]	@ 0x24
 8016f6e:	60c3      	str	r3, [r0, #12]
 8016f70:	4618      	mov	r0, r3
 8016f72:	4770      	bx	lr
 8016f74:	4603      	mov	r3, r0
 8016f76:	e7fb      	b.n	8016f70 <rclc_action_take_goal_handle+0x18>

08016f78 <rclc_action_remove_used_goal_handle>:
 8016f78:	b180      	cbz	r0, 8016f9c <rclc_action_remove_used_goal_handle+0x24>
 8016f7a:	b179      	cbz	r1, 8016f9c <rclc_action_remove_used_goal_handle+0x24>
 8016f7c:	68c3      	ldr	r3, [r0, #12]
 8016f7e:	4299      	cmp	r1, r3
 8016f80:	d00d      	beq.n	8016f9e <rclc_action_remove_used_goal_handle+0x26>
 8016f82:	b12b      	cbz	r3, 8016f90 <rclc_action_remove_used_goal_handle+0x18>
 8016f84:	681a      	ldr	r2, [r3, #0]
 8016f86:	4291      	cmp	r1, r2
 8016f88:	d003      	beq.n	8016f92 <rclc_action_remove_used_goal_handle+0x1a>
 8016f8a:	4613      	mov	r3, r2
 8016f8c:	2b00      	cmp	r3, #0
 8016f8e:	d1f9      	bne.n	8016f84 <rclc_action_remove_used_goal_handle+0xc>
 8016f90:	4770      	bx	lr
 8016f92:	680a      	ldr	r2, [r1, #0]
 8016f94:	601a      	str	r2, [r3, #0]
 8016f96:	6883      	ldr	r3, [r0, #8]
 8016f98:	600b      	str	r3, [r1, #0]
 8016f9a:	6081      	str	r1, [r0, #8]
 8016f9c:	4770      	bx	lr
 8016f9e:	680b      	ldr	r3, [r1, #0]
 8016fa0:	60c3      	str	r3, [r0, #12]
 8016fa2:	e7f8      	b.n	8016f96 <rclc_action_remove_used_goal_handle+0x1e>

08016fa4 <rclc_action_find_goal_handle_by_uuid>:
 8016fa4:	b538      	push	{r3, r4, r5, lr}
 8016fa6:	b180      	cbz	r0, 8016fca <rclc_action_find_goal_handle_by_uuid+0x26>
 8016fa8:	460d      	mov	r5, r1
 8016faa:	b181      	cbz	r1, 8016fce <rclc_action_find_goal_handle_by_uuid+0x2a>
 8016fac:	68c4      	ldr	r4, [r0, #12]
 8016fae:	b914      	cbnz	r4, 8016fb6 <rclc_action_find_goal_handle_by_uuid+0x12>
 8016fb0:	e009      	b.n	8016fc6 <rclc_action_find_goal_handle_by_uuid+0x22>
 8016fb2:	6824      	ldr	r4, [r4, #0]
 8016fb4:	b13c      	cbz	r4, 8016fc6 <rclc_action_find_goal_handle_by_uuid+0x22>
 8016fb6:	f104 0009 	add.w	r0, r4, #9
 8016fba:	2210      	movs	r2, #16
 8016fbc:	4629      	mov	r1, r5
 8016fbe:	f003 fa2f 	bl	801a420 <memcmp>
 8016fc2:	2800      	cmp	r0, #0
 8016fc4:	d1f5      	bne.n	8016fb2 <rclc_action_find_goal_handle_by_uuid+0xe>
 8016fc6:	4620      	mov	r0, r4
 8016fc8:	bd38      	pop	{r3, r4, r5, pc}
 8016fca:	4604      	mov	r4, r0
 8016fcc:	e7fb      	b.n	8016fc6 <rclc_action_find_goal_handle_by_uuid+0x22>
 8016fce:	460c      	mov	r4, r1
 8016fd0:	e7f9      	b.n	8016fc6 <rclc_action_find_goal_handle_by_uuid+0x22>
 8016fd2:	bf00      	nop

08016fd4 <rclc_action_find_first_handle_by_status>:
 8016fd4:	b140      	cbz	r0, 8016fe8 <rclc_action_find_first_handle_by_status+0x14>
 8016fd6:	68c0      	ldr	r0, [r0, #12]
 8016fd8:	b910      	cbnz	r0, 8016fe0 <rclc_action_find_first_handle_by_status+0xc>
 8016fda:	e005      	b.n	8016fe8 <rclc_action_find_first_handle_by_status+0x14>
 8016fdc:	6800      	ldr	r0, [r0, #0]
 8016fde:	b118      	cbz	r0, 8016fe8 <rclc_action_find_first_handle_by_status+0x14>
 8016fe0:	f990 3008 	ldrsb.w	r3, [r0, #8]
 8016fe4:	428b      	cmp	r3, r1
 8016fe6:	d1f9      	bne.n	8016fdc <rclc_action_find_first_handle_by_status+0x8>
 8016fe8:	4770      	bx	lr
 8016fea:	bf00      	nop

08016fec <rclc_action_find_first_terminated_handle>:
 8016fec:	b140      	cbz	r0, 8017000 <rclc_action_find_first_terminated_handle+0x14>
 8016fee:	68c0      	ldr	r0, [r0, #12]
 8016ff0:	b910      	cbnz	r0, 8016ff8 <rclc_action_find_first_terminated_handle+0xc>
 8016ff2:	e005      	b.n	8017000 <rclc_action_find_first_terminated_handle+0x14>
 8016ff4:	6800      	ldr	r0, [r0, #0]
 8016ff6:	b118      	cbz	r0, 8017000 <rclc_action_find_first_terminated_handle+0x14>
 8016ff8:	f990 3008 	ldrsb.w	r3, [r0, #8]
 8016ffc:	2b03      	cmp	r3, #3
 8016ffe:	ddf9      	ble.n	8016ff4 <rclc_action_find_first_terminated_handle+0x8>
 8017000:	4770      	bx	lr
 8017002:	bf00      	nop

08017004 <rclc_action_find_handle_by_goal_request_sequence_number>:
 8017004:	b170      	cbz	r0, 8017024 <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 8017006:	68c0      	ldr	r0, [r0, #12]
 8017008:	b160      	cbz	r0, 8017024 <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 801700a:	b410      	push	{r4}
 801700c:	e001      	b.n	8017012 <rclc_action_find_handle_by_goal_request_sequence_number+0xe>
 801700e:	6800      	ldr	r0, [r0, #0]
 8017010:	b128      	cbz	r0, 801701e <rclc_action_find_handle_by_goal_request_sequence_number+0x1a>
 8017012:	e9d0 410a 	ldrd	r4, r1, [r0, #40]	@ 0x28
 8017016:	4299      	cmp	r1, r3
 8017018:	bf08      	it	eq
 801701a:	4294      	cmpeq	r4, r2
 801701c:	d1f7      	bne.n	801700e <rclc_action_find_handle_by_goal_request_sequence_number+0xa>
 801701e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017022:	4770      	bx	lr
 8017024:	4770      	bx	lr
 8017026:	bf00      	nop

08017028 <rclc_action_find_handle_by_result_request_sequence_number>:
 8017028:	b170      	cbz	r0, 8017048 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 801702a:	68c0      	ldr	r0, [r0, #12]
 801702c:	b160      	cbz	r0, 8017048 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 801702e:	b410      	push	{r4}
 8017030:	e001      	b.n	8017036 <rclc_action_find_handle_by_result_request_sequence_number+0xe>
 8017032:	6800      	ldr	r0, [r0, #0]
 8017034:	b128      	cbz	r0, 8017042 <rclc_action_find_handle_by_result_request_sequence_number+0x1a>
 8017036:	e9d0 4110 	ldrd	r4, r1, [r0, #64]	@ 0x40
 801703a:	4299      	cmp	r1, r3
 801703c:	bf08      	it	eq
 801703e:	4294      	cmpeq	r4, r2
 8017040:	d1f7      	bne.n	8017032 <rclc_action_find_handle_by_result_request_sequence_number+0xa>
 8017042:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017046:	4770      	bx	lr
 8017048:	4770      	bx	lr
 801704a:	bf00      	nop

0801704c <rclc_action_find_handle_by_cancel_request_sequence_number>:
 801704c:	b170      	cbz	r0, 801706c <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 801704e:	68c0      	ldr	r0, [r0, #12]
 8017050:	b160      	cbz	r0, 801706c <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8017052:	b410      	push	{r4}
 8017054:	e001      	b.n	801705a <rclc_action_find_handle_by_cancel_request_sequence_number+0xe>
 8017056:	6800      	ldr	r0, [r0, #0]
 8017058:	b128      	cbz	r0, 8017066 <rclc_action_find_handle_by_cancel_request_sequence_number+0x1a>
 801705a:	e9d0 4116 	ldrd	r4, r1, [r0, #88]	@ 0x58
 801705e:	4299      	cmp	r1, r3
 8017060:	bf08      	it	eq
 8017062:	4294      	cmpeq	r4, r2
 8017064:	d1f7      	bne.n	8017056 <rclc_action_find_handle_by_cancel_request_sequence_number+0xa>
 8017066:	f85d 4b04 	ldr.w	r4, [sp], #4
 801706a:	4770      	bx	lr
 801706c:	4770      	bx	lr
 801706e:	bf00      	nop

08017070 <rclc_action_find_first_handle_with_goal_response>:
 8017070:	b140      	cbz	r0, 8017084 <rclc_action_find_first_handle_with_goal_response+0x14>
 8017072:	68c0      	ldr	r0, [r0, #12]
 8017074:	b910      	cbnz	r0, 801707c <rclc_action_find_first_handle_with_goal_response+0xc>
 8017076:	e005      	b.n	8017084 <rclc_action_find_first_handle_with_goal_response+0x14>
 8017078:	6800      	ldr	r0, [r0, #0]
 801707a:	b118      	cbz	r0, 8017084 <rclc_action_find_first_handle_with_goal_response+0x14>
 801707c:	f890 3020 	ldrb.w	r3, [r0, #32]
 8017080:	2b00      	cmp	r3, #0
 8017082:	d0f9      	beq.n	8017078 <rclc_action_find_first_handle_with_goal_response+0x8>
 8017084:	4770      	bx	lr
 8017086:	bf00      	nop

08017088 <rclc_action_find_first_handle_with_result_response>:
 8017088:	b140      	cbz	r0, 801709c <rclc_action_find_first_handle_with_result_response+0x14>
 801708a:	68c0      	ldr	r0, [r0, #12]
 801708c:	b910      	cbnz	r0, 8017094 <rclc_action_find_first_handle_with_result_response+0xc>
 801708e:	e005      	b.n	801709c <rclc_action_find_first_handle_with_result_response+0x14>
 8017090:	6800      	ldr	r0, [r0, #0]
 8017092:	b118      	cbz	r0, 801709c <rclc_action_find_first_handle_with_result_response+0x14>
 8017094:	f890 3023 	ldrb.w	r3, [r0, #35]	@ 0x23
 8017098:	2b00      	cmp	r3, #0
 801709a:	d0f9      	beq.n	8017090 <rclc_action_find_first_handle_with_result_response+0x8>
 801709c:	4770      	bx	lr
 801709e:	bf00      	nop

080170a0 <rclc_action_server_response_goal_request>:
 80170a0:	b198      	cbz	r0, 80170ca <rclc_action_server_response_goal_request+0x2a>
 80170a2:	b510      	push	{r4, lr}
 80170a4:	6844      	ldr	r4, [r0, #4]
 80170a6:	b086      	sub	sp, #24
 80170a8:	2200      	movs	r2, #0
 80170aa:	e9cd 2203 	strd	r2, r2, [sp, #12]
 80170ae:	460b      	mov	r3, r1
 80170b0:	9205      	str	r2, [sp, #20]
 80170b2:	f100 0128 	add.w	r1, r0, #40	@ 0x28
 80170b6:	aa03      	add	r2, sp, #12
 80170b8:	f104 0010 	add.w	r0, r4, #16
 80170bc:	f88d 300c 	strb.w	r3, [sp, #12]
 80170c0:	f7ff fd4a 	bl	8016b58 <rcl_action_send_goal_response>
 80170c4:	b918      	cbnz	r0, 80170ce <rclc_action_server_response_goal_request+0x2e>
 80170c6:	b006      	add	sp, #24
 80170c8:	bd10      	pop	{r4, pc}
 80170ca:	200b      	movs	r0, #11
 80170cc:	4770      	bx	lr
 80170ce:	9001      	str	r0, [sp, #4]
 80170d0:	f7f7 fa76 	bl	800e5c0 <rcutils_reset_error>
 80170d4:	9801      	ldr	r0, [sp, #4]
 80170d6:	b006      	add	sp, #24
 80170d8:	bd10      	pop	{r4, pc}
 80170da:	bf00      	nop
 80170dc:	0000      	movs	r0, r0
	...

080170e0 <rclc_action_server_goal_cancel_accept>:
 80170e0:	b310      	cbz	r0, 8017128 <rclc_action_server_goal_cancel_accept+0x48>
 80170e2:	b510      	push	{r4, lr}
 80170e4:	b090      	sub	sp, #64	@ 0x40
 80170e6:	4604      	mov	r4, r0
 80170e8:	a806      	add	r0, sp, #24
 80170ea:	f7ff fefd 	bl	8016ee8 <rcl_action_get_zero_initialized_cancel_response>
 80170ee:	2300      	movs	r3, #0
 80170f0:	f8d4 0009 	ldr.w	r0, [r4, #9]
 80170f4:	f8d4 100d 	ldr.w	r1, [r4, #13]
 80170f8:	f8d4 2011 	ldr.w	r2, [r4, #17]
 80170fc:	f88d 3018 	strb.w	r3, [sp, #24]
 8017100:	f8d4 3015 	ldr.w	r3, [r4, #21]
 8017104:	f8cd d01c 	str.w	sp, [sp, #28]
 8017108:	46ec      	mov	ip, sp
 801710a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801710e:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 8017130 <rclc_action_server_goal_cancel_accept+0x50>
 8017112:	6860      	ldr	r0, [r4, #4]
 8017114:	aa06      	add	r2, sp, #24
 8017116:	f104 0158 	add.w	r1, r4, #88	@ 0x58
 801711a:	3010      	adds	r0, #16
 801711c:	ed8d 7b08 	vstr	d7, [sp, #32]
 8017120:	f7ff fdd2 	bl	8016cc8 <rcl_action_send_cancel_response>
 8017124:	b010      	add	sp, #64	@ 0x40
 8017126:	bd10      	pop	{r4, pc}
 8017128:	200b      	movs	r0, #11
 801712a:	4770      	bx	lr
 801712c:	f3af 8000 	nop.w
 8017130:	00000001 	.word	0x00000001
 8017134:	00000001 	.word	0x00000001

08017138 <rclc_action_server_goal_cancel_reject>:
 8017138:	b082      	sub	sp, #8
 801713a:	b530      	push	{r4, r5, lr}
 801713c:	b08b      	sub	sp, #44	@ 0x2c
 801713e:	ac0e      	add	r4, sp, #56	@ 0x38
 8017140:	e884 000c 	stmia.w	r4, {r2, r3}
 8017144:	b188      	cbz	r0, 801716a <rclc_action_server_goal_cancel_reject+0x32>
 8017146:	4604      	mov	r4, r0
 8017148:	a801      	add	r0, sp, #4
 801714a:	460d      	mov	r5, r1
 801714c:	f7ff fecc 	bl	8016ee8 <rcl_action_get_zero_initialized_cancel_response>
 8017150:	aa01      	add	r2, sp, #4
 8017152:	a90e      	add	r1, sp, #56	@ 0x38
 8017154:	f104 0010 	add.w	r0, r4, #16
 8017158:	f88d 5004 	strb.w	r5, [sp, #4]
 801715c:	f7ff fdb4 	bl	8016cc8 <rcl_action_send_cancel_response>
 8017160:	b00b      	add	sp, #44	@ 0x2c
 8017162:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8017166:	b002      	add	sp, #8
 8017168:	4770      	bx	lr
 801716a:	200b      	movs	r0, #11
 801716c:	b00b      	add	sp, #44	@ 0x2c
 801716e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8017172:	b002      	add	sp, #8
 8017174:	4770      	bx	lr
 8017176:	bf00      	nop

08017178 <__atomic_load_8>:
 8017178:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 801717c:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 8017180:	4a15      	ldr	r2, [pc, #84]	@ (80171d8 <__atomic_load_8+0x60>)
 8017182:	4b16      	ldr	r3, [pc, #88]	@ (80171dc <__atomic_load_8+0x64>)
 8017184:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8017188:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 801718c:	fb02 f101 	mul.w	r1, r2, r1
 8017190:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 8017194:	fba3 2301 	umull	r2, r3, r3, r1
 8017198:	091b      	lsrs	r3, r3, #4
 801719a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 801719e:	ebc3 03c2 	rsb	r3, r3, r2, lsl #3
 80171a2:	b4d0      	push	{r4, r6, r7}
 80171a4:	4c0e      	ldr	r4, [pc, #56]	@ (80171e0 <__atomic_load_8+0x68>)
 80171a6:	1ac9      	subs	r1, r1, r3
 80171a8:	1862      	adds	r2, r4, r1
 80171aa:	f04f 0c01 	mov.w	ip, #1
 80171ae:	e8d2 3f4f 	ldrexb	r3, [r2]
 80171b2:	e8c2 cf46 	strexb	r6, ip, [r2]
 80171b6:	2e00      	cmp	r6, #0
 80171b8:	d1f9      	bne.n	80171ae <__atomic_load_8+0x36>
 80171ba:	f3bf 8f5b 	dmb	ish
 80171be:	b2db      	uxtb	r3, r3
 80171c0:	2b00      	cmp	r3, #0
 80171c2:	d1f4      	bne.n	80171ae <__atomic_load_8+0x36>
 80171c4:	e9d0 6700 	ldrd	r6, r7, [r0]
 80171c8:	f3bf 8f5b 	dmb	ish
 80171cc:	5463      	strb	r3, [r4, r1]
 80171ce:	4630      	mov	r0, r6
 80171d0:	4639      	mov	r1, r7
 80171d2:	bcd0      	pop	{r4, r6, r7}
 80171d4:	4770      	bx	lr
 80171d6:	bf00      	nop
 80171d8:	27d4eb2d 	.word	0x27d4eb2d
 80171dc:	b21642c9 	.word	0xb21642c9
 80171e0:	2000ba40 	.word	0x2000ba40

080171e4 <__atomic_store_8>:
 80171e4:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 80171e8:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 80171ec:	b570      	push	{r4, r5, r6, lr}
 80171ee:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 80171f2:	4c14      	ldr	r4, [pc, #80]	@ (8017244 <__atomic_store_8+0x60>)
 80171f4:	4d14      	ldr	r5, [pc, #80]	@ (8017248 <__atomic_store_8+0x64>)
 80171f6:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 80171fa:	fb04 f101 	mul.w	r1, r4, r1
 80171fe:	4c13      	ldr	r4, [pc, #76]	@ (801724c <__atomic_store_8+0x68>)
 8017200:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 8017204:	fba4 4e01 	umull	r4, lr, r4, r1
 8017208:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
 801720c:	eb0e 044e 	add.w	r4, lr, lr, lsl #1
 8017210:	ebce 0ec4 	rsb	lr, lr, r4, lsl #3
 8017214:	eba1 0e0e 	sub.w	lr, r1, lr
 8017218:	eb05 0c0e 	add.w	ip, r5, lr
 801721c:	f04f 0401 	mov.w	r4, #1
 8017220:	e8dc 1f4f 	ldrexb	r1, [ip]
 8017224:	e8cc 4f46 	strexb	r6, r4, [ip]
 8017228:	2e00      	cmp	r6, #0
 801722a:	d1f9      	bne.n	8017220 <__atomic_store_8+0x3c>
 801722c:	f3bf 8f5b 	dmb	ish
 8017230:	b2c9      	uxtb	r1, r1
 8017232:	2900      	cmp	r1, #0
 8017234:	d1f4      	bne.n	8017220 <__atomic_store_8+0x3c>
 8017236:	e9c0 2300 	strd	r2, r3, [r0]
 801723a:	f3bf 8f5b 	dmb	ish
 801723e:	f805 100e 	strb.w	r1, [r5, lr]
 8017242:	bd70      	pop	{r4, r5, r6, pc}
 8017244:	27d4eb2d 	.word	0x27d4eb2d
 8017248:	2000ba40 	.word	0x2000ba40
 801724c:	b21642c9 	.word	0xb21642c9

08017250 <__atomic_exchange_8>:
 8017250:	ea80 4c10 	eor.w	ip, r0, r0, lsr #16
 8017254:	f08c 0c3d 	eor.w	ip, ip, #61	@ 0x3d
 8017258:	4916      	ldr	r1, [pc, #88]	@ (80172b4 <__atomic_exchange_8+0x64>)
 801725a:	eb0c 0ccc 	add.w	ip, ip, ip, lsl #3
 801725e:	ea8c 1c1c 	eor.w	ip, ip, ip, lsr #4
 8017262:	fb01 fc0c 	mul.w	ip, r1, ip
 8017266:	4914      	ldr	r1, [pc, #80]	@ (80172b8 <__atomic_exchange_8+0x68>)
 8017268:	ea8c 3cdc 	eor.w	ip, ip, ip, lsr #15
 801726c:	b570      	push	{r4, r5, r6, lr}
 801726e:	4605      	mov	r5, r0
 8017270:	fba1 010c 	umull	r0, r1, r1, ip
 8017274:	0909      	lsrs	r1, r1, #4
 8017276:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 801727a:	ebc1 01c0 	rsb	r1, r1, r0, lsl #3
 801727e:	4e0f      	ldr	r6, [pc, #60]	@ (80172bc <__atomic_exchange_8+0x6c>)
 8017280:	ebac 0c01 	sub.w	ip, ip, r1
 8017284:	eb06 010c 	add.w	r1, r6, ip
 8017288:	f04f 0e01 	mov.w	lr, #1
 801728c:	e8d1 4f4f 	ldrexb	r4, [r1]
 8017290:	e8c1 ef40 	strexb	r0, lr, [r1]
 8017294:	2800      	cmp	r0, #0
 8017296:	d1f9      	bne.n	801728c <__atomic_exchange_8+0x3c>
 8017298:	f3bf 8f5b 	dmb	ish
 801729c:	b2e4      	uxtb	r4, r4
 801729e:	2c00      	cmp	r4, #0
 80172a0:	d1f4      	bne.n	801728c <__atomic_exchange_8+0x3c>
 80172a2:	e9d5 0100 	ldrd	r0, r1, [r5]
 80172a6:	e9c5 2300 	strd	r2, r3, [r5]
 80172aa:	f3bf 8f5b 	dmb	ish
 80172ae:	f806 400c 	strb.w	r4, [r6, ip]
 80172b2:	bd70      	pop	{r4, r5, r6, pc}
 80172b4:	27d4eb2d 	.word	0x27d4eb2d
 80172b8:	b21642c9 	.word	0xb21642c9
 80172bc:	2000ba40 	.word	0x2000ba40

080172c0 <rcutils_get_env>:
 80172c0:	b168      	cbz	r0, 80172de <rcutils_get_env+0x1e>
 80172c2:	b510      	push	{r4, lr}
 80172c4:	460c      	mov	r4, r1
 80172c6:	b129      	cbz	r1, 80172d4 <rcutils_get_env+0x14>
 80172c8:	f002 fc18 	bl	8019afc <getenv>
 80172cc:	b120      	cbz	r0, 80172d8 <rcutils_get_env+0x18>
 80172ce:	6020      	str	r0, [r4, #0]
 80172d0:	2000      	movs	r0, #0
 80172d2:	bd10      	pop	{r4, pc}
 80172d4:	4803      	ldr	r0, [pc, #12]	@ (80172e4 <rcutils_get_env+0x24>)
 80172d6:	bd10      	pop	{r4, pc}
 80172d8:	4b03      	ldr	r3, [pc, #12]	@ (80172e8 <rcutils_get_env+0x28>)
 80172da:	6023      	str	r3, [r4, #0]
 80172dc:	bd10      	pop	{r4, pc}
 80172de:	4803      	ldr	r0, [pc, #12]	@ (80172ec <rcutils_get_env+0x2c>)
 80172e0:	4770      	bx	lr
 80172e2:	bf00      	nop
 80172e4:	0801cd34 	.word	0x0801cd34
 80172e8:	0801d10c 	.word	0x0801d10c
 80172ec:	0801cd18 	.word	0x0801cd18

080172f0 <rcutils_is_directory>:
 80172f0:	2000      	movs	r0, #0
 80172f2:	4770      	bx	lr

080172f4 <rcutils_join_path>:
 80172f4:	b082      	sub	sp, #8
 80172f6:	e88d 000c 	stmia.w	sp, {r2, r3}
 80172fa:	2000      	movs	r0, #0
 80172fc:	b002      	add	sp, #8
 80172fe:	4770      	bx	lr

08017300 <rcutils_to_native_path>:
 8017300:	b084      	sub	sp, #16
 8017302:	a801      	add	r0, sp, #4
 8017304:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8017308:	b004      	add	sp, #16
 801730a:	2000      	movs	r0, #0
 801730c:	4770      	bx	lr
 801730e:	bf00      	nop

08017310 <rcutils_format_string_limit>:
 8017310:	b40f      	push	{r0, r1, r2, r3}
 8017312:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017314:	b083      	sub	sp, #12
 8017316:	ac08      	add	r4, sp, #32
 8017318:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 801731a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 801731e:	b34e      	cbz	r6, 8017374 <rcutils_format_string_limit+0x64>
 8017320:	a808      	add	r0, sp, #32
 8017322:	f7f7 f927 	bl	800e574 <rcutils_allocator_is_valid>
 8017326:	b328      	cbz	r0, 8017374 <rcutils_format_string_limit+0x64>
 8017328:	2100      	movs	r1, #0
 801732a:	ab0f      	add	r3, sp, #60	@ 0x3c
 801732c:	4632      	mov	r2, r6
 801732e:	4608      	mov	r0, r1
 8017330:	e9cd 3300 	strd	r3, r3, [sp]
 8017334:	f000 f8f4 	bl	8017520 <rcutils_vsnprintf>
 8017338:	1c43      	adds	r3, r0, #1
 801733a:	4605      	mov	r5, r0
 801733c:	d01a      	beq.n	8017374 <rcutils_format_string_limit+0x64>
 801733e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8017340:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8017342:	1c47      	adds	r7, r0, #1
 8017344:	429f      	cmp	r7, r3
 8017346:	bf84      	itt	hi
 8017348:	461f      	movhi	r7, r3
 801734a:	f103 35ff 	addhi.w	r5, r3, #4294967295	@ 0xffffffff
 801734e:	4638      	mov	r0, r7
 8017350:	9b08      	ldr	r3, [sp, #32]
 8017352:	4798      	blx	r3
 8017354:	4604      	mov	r4, r0
 8017356:	b168      	cbz	r0, 8017374 <rcutils_format_string_limit+0x64>
 8017358:	9b01      	ldr	r3, [sp, #4]
 801735a:	4632      	mov	r2, r6
 801735c:	4639      	mov	r1, r7
 801735e:	f000 f8df 	bl	8017520 <rcutils_vsnprintf>
 8017362:	2800      	cmp	r0, #0
 8017364:	db02      	blt.n	801736c <rcutils_format_string_limit+0x5c>
 8017366:	2300      	movs	r3, #0
 8017368:	5563      	strb	r3, [r4, r5]
 801736a:	e004      	b.n	8017376 <rcutils_format_string_limit+0x66>
 801736c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801736e:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8017370:	4620      	mov	r0, r4
 8017372:	4798      	blx	r3
 8017374:	2400      	movs	r4, #0
 8017376:	4620      	mov	r0, r4
 8017378:	b003      	add	sp, #12
 801737a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 801737e:	b004      	add	sp, #16
 8017380:	4770      	bx	lr
 8017382:	bf00      	nop

08017384 <rcutils_repl_str>:
 8017384:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017388:	ed2d 8b02 	vpush	{d8}
 801738c:	b087      	sub	sp, #28
 801738e:	4680      	mov	r8, r0
 8017390:	4608      	mov	r0, r1
 8017392:	f8cd 8004 	str.w	r8, [sp, #4]
 8017396:	ee08 2a10 	vmov	s16, r2
 801739a:	468a      	mov	sl, r1
 801739c:	4699      	mov	r9, r3
 801739e:	f7e8 ff49 	bl	8000234 <strlen>
 80173a2:	2600      	movs	r6, #0
 80173a4:	4647      	mov	r7, r8
 80173a6:	9002      	str	r0, [sp, #8]
 80173a8:	46b3      	mov	fp, r6
 80173aa:	2510      	movs	r5, #16
 80173ac:	46b0      	mov	r8, r6
 80173ae:	e01d      	b.n	80173ec <rcutils_repl_str+0x68>
 80173b0:	f10b 0b01 	add.w	fp, fp, #1
 80173b4:	455e      	cmp	r6, fp
 80173b6:	d211      	bcs.n	80173dc <rcutils_repl_str+0x58>
 80173b8:	442e      	add	r6, r5
 80173ba:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80173be:	f8d9 2010 	ldr.w	r2, [r9, #16]
 80173c2:	00b1      	lsls	r1, r6, #2
 80173c4:	4798      	blx	r3
 80173c6:	2800      	cmp	r0, #0
 80173c8:	f000 8088 	beq.w	80174dc <rcutils_repl_str+0x158>
 80173cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80173d0:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
 80173d4:	4680      	mov	r8, r0
 80173d6:	bf28      	it	cs
 80173d8:	f44f 1580 	movcs.w	r5, #1048576	@ 0x100000
 80173dc:	9a01      	ldr	r2, [sp, #4]
 80173de:	eb08 038b 	add.w	r3, r8, fp, lsl #2
 80173e2:	1aa2      	subs	r2, r4, r2
 80173e4:	f843 2c04 	str.w	r2, [r3, #-4]
 80173e8:	9b02      	ldr	r3, [sp, #8]
 80173ea:	18e7      	adds	r7, r4, r3
 80173ec:	4651      	mov	r1, sl
 80173ee:	4638      	mov	r0, r7
 80173f0:	f003 f867 	bl	801a4c2 <strstr>
 80173f4:	4604      	mov	r4, r0
 80173f6:	4640      	mov	r0, r8
 80173f8:	2c00      	cmp	r4, #0
 80173fa:	d1d9      	bne.n	80173b0 <rcutils_repl_str+0x2c>
 80173fc:	46b8      	mov	r8, r7
 80173fe:	4607      	mov	r7, r0
 8017400:	4640      	mov	r0, r8
 8017402:	f7e8 ff17 	bl	8000234 <strlen>
 8017406:	9b01      	ldr	r3, [sp, #4]
 8017408:	eba8 0303 	sub.w	r3, r8, r3
 801740c:	181c      	adds	r4, r3, r0
 801740e:	9404      	str	r4, [sp, #16]
 8017410:	f1bb 0f00 	cmp.w	fp, #0
 8017414:	d04a      	beq.n	80174ac <rcutils_repl_str+0x128>
 8017416:	ee18 0a10 	vmov	r0, s16
 801741a:	f7e8 ff0b 	bl	8000234 <strlen>
 801741e:	9b02      	ldr	r3, [sp, #8]
 8017420:	f8d9 1010 	ldr.w	r1, [r9, #16]
 8017424:	1ac3      	subs	r3, r0, r3
 8017426:	fb0b 4303 	mla	r3, fp, r3, r4
 801742a:	461a      	mov	r2, r3
 801742c:	9305      	str	r3, [sp, #20]
 801742e:	4606      	mov	r6, r0
 8017430:	f8d9 3000 	ldr.w	r3, [r9]
 8017434:	1c50      	adds	r0, r2, #1
 8017436:	4798      	blx	r3
 8017438:	9003      	str	r0, [sp, #12]
 801743a:	2800      	cmp	r0, #0
 801743c:	d04f      	beq.n	80174de <rcutils_repl_str+0x15a>
 801743e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8017442:	683a      	ldr	r2, [r7, #0]
 8017444:	4641      	mov	r1, r8
 8017446:	f003 f8de 	bl	801a606 <memcpy>
 801744a:	683d      	ldr	r5, [r7, #0]
 801744c:	9b03      	ldr	r3, [sp, #12]
 801744e:	9701      	str	r7, [sp, #4]
 8017450:	46ba      	mov	sl, r7
 8017452:	441d      	add	r5, r3
 8017454:	9f02      	ldr	r7, [sp, #8]
 8017456:	f8cd 9008 	str.w	r9, [sp, #8]
 801745a:	2401      	movs	r4, #1
 801745c:	46d1      	mov	r9, sl
 801745e:	ee18 aa10 	vmov	sl, s16
 8017462:	e00a      	b.n	801747a <rcutils_repl_str+0xf6>
 8017464:	f8d9 5000 	ldr.w	r5, [r9]
 8017468:	1aaa      	subs	r2, r5, r2
 801746a:	1885      	adds	r5, r0, r2
 801746c:	f003 f8cb 	bl	801a606 <memcpy>
 8017470:	45a3      	cmp	fp, r4
 8017472:	f104 0201 	add.w	r2, r4, #1
 8017476:	d935      	bls.n	80174e4 <rcutils_repl_str+0x160>
 8017478:	4614      	mov	r4, r2
 801747a:	4632      	mov	r2, r6
 801747c:	4651      	mov	r1, sl
 801747e:	4628      	mov	r0, r5
 8017480:	f003 f8c1 	bl	801a606 <memcpy>
 8017484:	f859 2b04 	ldr.w	r2, [r9], #4
 8017488:	45a3      	cmp	fp, r4
 801748a:	443a      	add	r2, r7
 801748c:	eb05 0006 	add.w	r0, r5, r6
 8017490:	eb08 0102 	add.w	r1, r8, r2
 8017494:	d1e6      	bne.n	8017464 <rcutils_repl_str+0xe0>
 8017496:	9b04      	ldr	r3, [sp, #16]
 8017498:	1a9a      	subs	r2, r3, r2
 801749a:	e9dd 7901 	ldrd	r7, r9, [sp, #4]
 801749e:	f003 f8b2 	bl	801a606 <memcpy>
 80174a2:	9a03      	ldr	r2, [sp, #12]
 80174a4:	9905      	ldr	r1, [sp, #20]
 80174a6:	2300      	movs	r3, #0
 80174a8:	5453      	strb	r3, [r2, r1]
 80174aa:	e00b      	b.n	80174c4 <rcutils_repl_str+0x140>
 80174ac:	4620      	mov	r0, r4
 80174ae:	f8d9 3000 	ldr.w	r3, [r9]
 80174b2:	f8d9 1010 	ldr.w	r1, [r9, #16]
 80174b6:	3001      	adds	r0, #1
 80174b8:	4798      	blx	r3
 80174ba:	9003      	str	r0, [sp, #12]
 80174bc:	b110      	cbz	r0, 80174c4 <rcutils_repl_str+0x140>
 80174be:	9901      	ldr	r1, [sp, #4]
 80174c0:	f003 f899 	bl	801a5f6 <strcpy>
 80174c4:	4638      	mov	r0, r7
 80174c6:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80174ca:	f8d9 1010 	ldr.w	r1, [r9, #16]
 80174ce:	4798      	blx	r3
 80174d0:	9803      	ldr	r0, [sp, #12]
 80174d2:	b007      	add	sp, #28
 80174d4:	ecbd 8b02 	vpop	{d8}
 80174d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80174dc:	4647      	mov	r7, r8
 80174de:	2300      	movs	r3, #0
 80174e0:	9303      	str	r3, [sp, #12]
 80174e2:	e7ef      	b.n	80174c4 <rcutils_repl_str+0x140>
 80174e4:	e9dd 7901 	ldrd	r7, r9, [sp, #4]
 80174e8:	e7db      	b.n	80174a2 <rcutils_repl_str+0x11e>
 80174ea:	bf00      	nop

080174ec <rcutils_snprintf>:
 80174ec:	b40c      	push	{r2, r3}
 80174ee:	b530      	push	{r4, r5, lr}
 80174f0:	b083      	sub	sp, #12
 80174f2:	ab06      	add	r3, sp, #24
 80174f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80174f8:	9301      	str	r3, [sp, #4]
 80174fa:	b152      	cbz	r2, 8017512 <rcutils_snprintf+0x26>
 80174fc:	b138      	cbz	r0, 801750e <rcutils_snprintf+0x22>
 80174fe:	b141      	cbz	r1, 8017512 <rcutils_snprintf+0x26>
 8017500:	f002 feec 	bl	801a2dc <vsniprintf>
 8017504:	b003      	add	sp, #12
 8017506:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801750a:	b002      	add	sp, #8
 801750c:	4770      	bx	lr
 801750e:	2900      	cmp	r1, #0
 8017510:	d0f6      	beq.n	8017500 <rcutils_snprintf+0x14>
 8017512:	f003 f843 	bl	801a59c <__errno>
 8017516:	2316      	movs	r3, #22
 8017518:	6003      	str	r3, [r0, #0]
 801751a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801751e:	e7f1      	b.n	8017504 <rcutils_snprintf+0x18>

08017520 <rcutils_vsnprintf>:
 8017520:	b570      	push	{r4, r5, r6, lr}
 8017522:	b13a      	cbz	r2, 8017534 <rcutils_vsnprintf+0x14>
 8017524:	b120      	cbz	r0, 8017530 <rcutils_vsnprintf+0x10>
 8017526:	b129      	cbz	r1, 8017534 <rcutils_vsnprintf+0x14>
 8017528:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801752c:	f002 bed6 	b.w	801a2dc <vsniprintf>
 8017530:	2900      	cmp	r1, #0
 8017532:	d0f9      	beq.n	8017528 <rcutils_vsnprintf+0x8>
 8017534:	f003 f832 	bl	801a59c <__errno>
 8017538:	2316      	movs	r3, #22
 801753a:	6003      	str	r3, [r0, #0]
 801753c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8017540:	bd70      	pop	{r4, r5, r6, pc}
 8017542:	bf00      	nop

08017544 <rcutils_strdup>:
 8017544:	b084      	sub	sp, #16
 8017546:	b570      	push	{r4, r5, r6, lr}
 8017548:	b082      	sub	sp, #8
 801754a:	ac07      	add	r4, sp, #28
 801754c:	e884 000e 	stmia.w	r4, {r1, r2, r3}
 8017550:	4605      	mov	r5, r0
 8017552:	b1b0      	cbz	r0, 8017582 <rcutils_strdup+0x3e>
 8017554:	f7e8 fe6e 	bl	8000234 <strlen>
 8017558:	1c42      	adds	r2, r0, #1
 801755a:	9b07      	ldr	r3, [sp, #28]
 801755c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801755e:	9201      	str	r2, [sp, #4]
 8017560:	4606      	mov	r6, r0
 8017562:	4610      	mov	r0, r2
 8017564:	4798      	blx	r3
 8017566:	4604      	mov	r4, r0
 8017568:	b128      	cbz	r0, 8017576 <rcutils_strdup+0x32>
 801756a:	9a01      	ldr	r2, [sp, #4]
 801756c:	4629      	mov	r1, r5
 801756e:	f003 f84a 	bl	801a606 <memcpy>
 8017572:	2300      	movs	r3, #0
 8017574:	55a3      	strb	r3, [r4, r6]
 8017576:	4620      	mov	r0, r4
 8017578:	b002      	add	sp, #8
 801757a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801757e:	b004      	add	sp, #16
 8017580:	4770      	bx	lr
 8017582:	4604      	mov	r4, r0
 8017584:	e7f7      	b.n	8017576 <rcutils_strdup+0x32>
 8017586:	bf00      	nop

08017588 <rcutils_strndup>:
 8017588:	b082      	sub	sp, #8
 801758a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801758c:	ac06      	add	r4, sp, #24
 801758e:	e884 000c 	stmia.w	r4, {r2, r3}
 8017592:	4605      	mov	r5, r0
 8017594:	b188      	cbz	r0, 80175ba <rcutils_strndup+0x32>
 8017596:	1c4f      	adds	r7, r1, #1
 8017598:	460e      	mov	r6, r1
 801759a:	4638      	mov	r0, r7
 801759c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801759e:	4790      	blx	r2
 80175a0:	4604      	mov	r4, r0
 80175a2:	b128      	cbz	r0, 80175b0 <rcutils_strndup+0x28>
 80175a4:	463a      	mov	r2, r7
 80175a6:	4629      	mov	r1, r5
 80175a8:	f003 f82d 	bl	801a606 <memcpy>
 80175ac:	2300      	movs	r3, #0
 80175ae:	55a3      	strb	r3, [r4, r6]
 80175b0:	4620      	mov	r0, r4
 80175b2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80175b6:	b002      	add	sp, #8
 80175b8:	4770      	bx	lr
 80175ba:	4604      	mov	r4, r0
 80175bc:	e7f8      	b.n	80175b0 <rcutils_strndup+0x28>
 80175be:	bf00      	nop

080175c0 <rcutils_get_zero_initialized_string_map>:
 80175c0:	4b01      	ldr	r3, [pc, #4]	@ (80175c8 <rcutils_get_zero_initialized_string_map+0x8>)
 80175c2:	2000      	movs	r0, #0
 80175c4:	6018      	str	r0, [r3, #0]
 80175c6:	4770      	bx	lr
 80175c8:	2000ba58 	.word	0x2000ba58

080175cc <rcutils_string_map_reserve>:
 80175cc:	2800      	cmp	r0, #0
 80175ce:	d05f      	beq.n	8017690 <rcutils_string_map_reserve+0xc4>
 80175d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80175d4:	460c      	mov	r4, r1
 80175d6:	6801      	ldr	r1, [r0, #0]
 80175d8:	b082      	sub	sp, #8
 80175da:	4605      	mov	r5, r0
 80175dc:	b129      	cbz	r1, 80175ea <rcutils_string_map_reserve+0x1e>
 80175de:	68cb      	ldr	r3, [r1, #12]
 80175e0:	42a3      	cmp	r3, r4
 80175e2:	d906      	bls.n	80175f2 <rcutils_string_map_reserve+0x26>
 80175e4:	461c      	mov	r4, r3
 80175e6:	2900      	cmp	r1, #0
 80175e8:	d1f9      	bne.n	80175de <rcutils_string_map_reserve+0x12>
 80175ea:	201f      	movs	r0, #31
 80175ec:	b002      	add	sp, #8
 80175ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80175f2:	688b      	ldr	r3, [r1, #8]
 80175f4:	42a3      	cmp	r3, r4
 80175f6:	d047      	beq.n	8017688 <rcutils_string_map_reserve+0xbc>
 80175f8:	6a0e      	ldr	r6, [r1, #32]
 80175fa:	2c00      	cmp	r4, #0
 80175fc:	d034      	beq.n	8017668 <rcutils_string_map_reserve+0x9c>
 80175fe:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 8017602:	d243      	bcs.n	801768c <rcutils_string_map_reserve+0xc0>
 8017604:	00a7      	lsls	r7, r4, #2
 8017606:	f8d1 8018 	ldr.w	r8, [r1, #24]
 801760a:	6808      	ldr	r0, [r1, #0]
 801760c:	4632      	mov	r2, r6
 801760e:	4639      	mov	r1, r7
 8017610:	47c0      	blx	r8
 8017612:	2800      	cmp	r0, #0
 8017614:	d03a      	beq.n	801768c <rcutils_string_map_reserve+0xc0>
 8017616:	682b      	ldr	r3, [r5, #0]
 8017618:	4632      	mov	r2, r6
 801761a:	6018      	str	r0, [r3, #0]
 801761c:	4639      	mov	r1, r7
 801761e:	6858      	ldr	r0, [r3, #4]
 8017620:	47c0      	blx	r8
 8017622:	2800      	cmp	r0, #0
 8017624:	d032      	beq.n	801768c <rcutils_string_map_reserve+0xc0>
 8017626:	682d      	ldr	r5, [r5, #0]
 8017628:	68ab      	ldr	r3, [r5, #8]
 801762a:	6068      	str	r0, [r5, #4]
 801762c:	42a3      	cmp	r3, r4
 801762e:	d226      	bcs.n	801767e <rcutils_string_map_reserve+0xb2>
 8017630:	682a      	ldr	r2, [r5, #0]
 8017632:	eb00 0c07 	add.w	ip, r0, r7
 8017636:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
 801763a:	45e6      	cmp	lr, ip
 801763c:	ea4f 0183 	mov.w	r1, r3, lsl #2
 8017640:	eb00 0683 	add.w	r6, r0, r3, lsl #2
 8017644:	d203      	bcs.n	801764e <rcutils_string_map_reserve+0x82>
 8017646:	eb02 0c07 	add.w	ip, r2, r7
 801764a:	4566      	cmp	r6, ip
 801764c:	d322      	bcc.n	8017694 <rcutils_string_map_reserve+0xc8>
 801764e:	1ae3      	subs	r3, r4, r3
 8017650:	009a      	lsls	r2, r3, #2
 8017652:	4670      	mov	r0, lr
 8017654:	2100      	movs	r1, #0
 8017656:	9201      	str	r2, [sp, #4]
 8017658:	f002 ff0c 	bl	801a474 <memset>
 801765c:	9a01      	ldr	r2, [sp, #4]
 801765e:	2100      	movs	r1, #0
 8017660:	4630      	mov	r0, r6
 8017662:	f002 ff07 	bl	801a474 <memset>
 8017666:	e00a      	b.n	801767e <rcutils_string_map_reserve+0xb2>
 8017668:	694f      	ldr	r7, [r1, #20]
 801766a:	6808      	ldr	r0, [r1, #0]
 801766c:	4631      	mov	r1, r6
 801766e:	47b8      	blx	r7
 8017670:	682b      	ldr	r3, [r5, #0]
 8017672:	4631      	mov	r1, r6
 8017674:	6858      	ldr	r0, [r3, #4]
 8017676:	601c      	str	r4, [r3, #0]
 8017678:	47b8      	blx	r7
 801767a:	682d      	ldr	r5, [r5, #0]
 801767c:	606c      	str	r4, [r5, #4]
 801767e:	2000      	movs	r0, #0
 8017680:	60ac      	str	r4, [r5, #8]
 8017682:	b002      	add	sp, #8
 8017684:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017688:	2000      	movs	r0, #0
 801768a:	e7af      	b.n	80175ec <rcutils_string_map_reserve+0x20>
 801768c:	200a      	movs	r0, #10
 801768e:	e7ad      	b.n	80175ec <rcutils_string_map_reserve+0x20>
 8017690:	200b      	movs	r0, #11
 8017692:	4770      	bx	lr
 8017694:	1f0b      	subs	r3, r1, #4
 8017696:	4418      	add	r0, r3
 8017698:	4413      	add	r3, r2
 801769a:	3a04      	subs	r2, #4
 801769c:	4417      	add	r7, r2
 801769e:	2200      	movs	r2, #0
 80176a0:	f843 2f04 	str.w	r2, [r3, #4]!
 80176a4:	42bb      	cmp	r3, r7
 80176a6:	f840 2f04 	str.w	r2, [r0, #4]!
 80176aa:	d1f9      	bne.n	80176a0 <rcutils_string_map_reserve+0xd4>
 80176ac:	e7e7      	b.n	801767e <rcutils_string_map_reserve+0xb2>
 80176ae:	bf00      	nop

080176b0 <rcutils_string_map_init>:
 80176b0:	b082      	sub	sp, #8
 80176b2:	b570      	push	{r4, r5, r6, lr}
 80176b4:	ac04      	add	r4, sp, #16
 80176b6:	e884 000c 	stmia.w	r4, {r2, r3}
 80176ba:	b380      	cbz	r0, 801771e <rcutils_string_map_init+0x6e>
 80176bc:	6806      	ldr	r6, [r0, #0]
 80176be:	4604      	mov	r4, r0
 80176c0:	b12e      	cbz	r6, 80176ce <rcutils_string_map_init+0x1e>
 80176c2:	251e      	movs	r5, #30
 80176c4:	4628      	mov	r0, r5
 80176c6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80176ca:	b002      	add	sp, #8
 80176cc:	4770      	bx	lr
 80176ce:	a804      	add	r0, sp, #16
 80176d0:	460d      	mov	r5, r1
 80176d2:	f7f6 ff4f 	bl	800e574 <rcutils_allocator_is_valid>
 80176d6:	b310      	cbz	r0, 801771e <rcutils_string_map_init+0x6e>
 80176d8:	9b04      	ldr	r3, [sp, #16]
 80176da:	9908      	ldr	r1, [sp, #32]
 80176dc:	2024      	movs	r0, #36	@ 0x24
 80176de:	4798      	blx	r3
 80176e0:	6020      	str	r0, [r4, #0]
 80176e2:	b310      	cbz	r0, 801772a <rcutils_string_map_init+0x7a>
 80176e4:	f10d 0e10 	add.w	lr, sp, #16
 80176e8:	e9c0 6600 	strd	r6, r6, [r0]
 80176ec:	e9c0 6602 	strd	r6, r6, [r0, #8]
 80176f0:	f100 0c10 	add.w	ip, r0, #16
 80176f4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80176f8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80176fc:	f8de 3000 	ldr.w	r3, [lr]
 8017700:	f8cc 3000 	str.w	r3, [ip]
 8017704:	4629      	mov	r1, r5
 8017706:	4620      	mov	r0, r4
 8017708:	f7ff ff60 	bl	80175cc <rcutils_string_map_reserve>
 801770c:	4605      	mov	r5, r0
 801770e:	2800      	cmp	r0, #0
 8017710:	d0d8      	beq.n	80176c4 <rcutils_string_map_init+0x14>
 8017712:	9b05      	ldr	r3, [sp, #20]
 8017714:	9908      	ldr	r1, [sp, #32]
 8017716:	6820      	ldr	r0, [r4, #0]
 8017718:	4798      	blx	r3
 801771a:	6026      	str	r6, [r4, #0]
 801771c:	e7d2      	b.n	80176c4 <rcutils_string_map_init+0x14>
 801771e:	250b      	movs	r5, #11
 8017720:	4628      	mov	r0, r5
 8017722:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017726:	b002      	add	sp, #8
 8017728:	4770      	bx	lr
 801772a:	250a      	movs	r5, #10
 801772c:	e7ca      	b.n	80176c4 <rcutils_string_map_init+0x14>
 801772e:	bf00      	nop

08017730 <rcutils_string_map_fini>:
 8017730:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017734:	b082      	sub	sp, #8
 8017736:	2800      	cmp	r0, #0
 8017738:	d03a      	beq.n	80177b0 <rcutils_string_map_fini+0x80>
 801773a:	6804      	ldr	r4, [r0, #0]
 801773c:	4606      	mov	r6, r0
 801773e:	2c00      	cmp	r4, #0
 8017740:	d032      	beq.n	80177a8 <rcutils_string_map_fini+0x78>
 8017742:	68a3      	ldr	r3, [r4, #8]
 8017744:	b32b      	cbz	r3, 8017792 <rcutils_string_map_fini+0x62>
 8017746:	2500      	movs	r5, #0
 8017748:	6822      	ldr	r2, [r4, #0]
 801774a:	462f      	mov	r7, r5
 801774c:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 8017750:	b1e0      	cbz	r0, 801778c <rcutils_string_map_fini+0x5c>
 8017752:	6a21      	ldr	r1, [r4, #32]
 8017754:	f8d4 8014 	ldr.w	r8, [r4, #20]
 8017758:	9101      	str	r1, [sp, #4]
 801775a:	47c0      	blx	r8
 801775c:	e9d4 2300 	ldrd	r2, r3, [r4]
 8017760:	f842 7025 	str.w	r7, [r2, r5, lsl #2]
 8017764:	9901      	ldr	r1, [sp, #4]
 8017766:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801776a:	47c0      	blx	r8
 801776c:	68e3      	ldr	r3, [r4, #12]
 801776e:	6862      	ldr	r2, [r4, #4]
 8017770:	3b01      	subs	r3, #1
 8017772:	f842 7025 	str.w	r7, [r2, r5, lsl #2]
 8017776:	60e3      	str	r3, [r4, #12]
 8017778:	6834      	ldr	r4, [r6, #0]
 801777a:	68a3      	ldr	r3, [r4, #8]
 801777c:	3501      	adds	r5, #1
 801777e:	429d      	cmp	r5, r3
 8017780:	d207      	bcs.n	8017792 <rcutils_string_map_fini+0x62>
 8017782:	6822      	ldr	r2, [r4, #0]
 8017784:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 8017788:	2800      	cmp	r0, #0
 801778a:	d1e2      	bne.n	8017752 <rcutils_string_map_fini+0x22>
 801778c:	3501      	adds	r5, #1
 801778e:	429d      	cmp	r5, r3
 8017790:	d3dc      	bcc.n	801774c <rcutils_string_map_fini+0x1c>
 8017792:	2100      	movs	r1, #0
 8017794:	4630      	mov	r0, r6
 8017796:	f7ff ff19 	bl	80175cc <rcutils_string_map_reserve>
 801779a:	4604      	mov	r4, r0
 801779c:	b920      	cbnz	r0, 80177a8 <rcutils_string_map_fini+0x78>
 801779e:	6830      	ldr	r0, [r6, #0]
 80177a0:	6943      	ldr	r3, [r0, #20]
 80177a2:	6a01      	ldr	r1, [r0, #32]
 80177a4:	4798      	blx	r3
 80177a6:	6034      	str	r4, [r6, #0]
 80177a8:	4620      	mov	r0, r4
 80177aa:	b002      	add	sp, #8
 80177ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80177b0:	240b      	movs	r4, #11
 80177b2:	4620      	mov	r0, r4
 80177b4:	b002      	add	sp, #8
 80177b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80177ba:	bf00      	nop

080177bc <rcutils_string_map_getn>:
 80177bc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80177c0:	b300      	cbz	r0, 8017804 <rcutils_string_map_getn+0x48>
 80177c2:	6807      	ldr	r7, [r0, #0]
 80177c4:	b1ff      	cbz	r7, 8017806 <rcutils_string_map_getn+0x4a>
 80177c6:	4688      	mov	r8, r1
 80177c8:	b1e1      	cbz	r1, 8017804 <rcutils_string_map_getn+0x48>
 80177ca:	f8d7 a008 	ldr.w	sl, [r7, #8]
 80177ce:	683e      	ldr	r6, [r7, #0]
 80177d0:	f1ba 0f00 	cmp.w	sl, #0
 80177d4:	d016      	beq.n	8017804 <rcutils_string_map_getn+0x48>
 80177d6:	4691      	mov	r9, r2
 80177d8:	3e04      	subs	r6, #4
 80177da:	2400      	movs	r4, #0
 80177dc:	f856 5f04 	ldr.w	r5, [r6, #4]!
 80177e0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80177e4:	4628      	mov	r0, r5
 80177e6:	3401      	adds	r4, #1
 80177e8:	b155      	cbz	r5, 8017800 <rcutils_string_map_getn+0x44>
 80177ea:	f7e8 fd23 	bl	8000234 <strlen>
 80177ee:	4548      	cmp	r0, r9
 80177f0:	4602      	mov	r2, r0
 80177f2:	4629      	mov	r1, r5
 80177f4:	bf38      	it	cc
 80177f6:	464a      	movcc	r2, r9
 80177f8:	4640      	mov	r0, r8
 80177fa:	f002 fe50 	bl	801a49e <strncmp>
 80177fe:	b128      	cbz	r0, 801780c <rcutils_string_map_getn+0x50>
 8017800:	45a2      	cmp	sl, r4
 8017802:	d1eb      	bne.n	80177dc <rcutils_string_map_getn+0x20>
 8017804:	2700      	movs	r7, #0
 8017806:	4638      	mov	r0, r7
 8017808:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801780c:	687b      	ldr	r3, [r7, #4]
 801780e:	f853 700b 	ldr.w	r7, [r3, fp]
 8017812:	4638      	mov	r0, r7
 8017814:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08017818 <rmw_get_zero_initialized_context>:
 8017818:	b510      	push	{r4, lr}
 801781a:	4604      	mov	r4, r0
 801781c:	3010      	adds	r0, #16
 801781e:	f7f6 ff3b 	bl	800e698 <rmw_get_zero_initialized_init_options>
 8017822:	2300      	movs	r3, #0
 8017824:	2000      	movs	r0, #0
 8017826:	2100      	movs	r1, #0
 8017828:	e9c4 0100 	strd	r0, r1, [r4]
 801782c:	e9c4 3312 	strd	r3, r3, [r4, #72]	@ 0x48
 8017830:	60a3      	str	r3, [r4, #8]
 8017832:	4620      	mov	r0, r4
 8017834:	bd10      	pop	{r4, pc}
 8017836:	bf00      	nop

08017838 <rmw_time_equal>:
 8017838:	b4f0      	push	{r4, r5, r6, r7}
 801783a:	b084      	sub	sp, #16
 801783c:	ac04      	add	r4, sp, #16
 801783e:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 8017842:	4603      	mov	r3, r0
 8017844:	4924      	ldr	r1, [pc, #144]	@ (80178d8 <rmw_time_equal+0xa0>)
 8017846:	9e03      	ldr	r6, [sp, #12]
 8017848:	e9dd 5001 	ldrd	r5, r0, [sp, #4]
 801784c:	2202      	movs	r2, #2
 801784e:	4299      	cmp	r1, r3
 8017850:	41aa      	sbcs	r2, r5
 8017852:	d330      	bcc.n	80178b6 <rmw_time_equal+0x7e>
 8017854:	4c21      	ldr	r4, [pc, #132]	@ (80178dc <rmw_time_equal+0xa4>)
 8017856:	fba3 3204 	umull	r3, r2, r3, r4
 801785a:	fb04 2205 	mla	r2, r4, r5, r2
 801785e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8017862:	43dd      	mvns	r5, r3
 8017864:	1a8c      	subs	r4, r1, r2
 8017866:	4285      	cmp	r5, r0
 8017868:	41b4      	sbcs	r4, r6
 801786a:	d332      	bcc.n	80178d2 <rmw_time_equal+0x9a>
 801786c:	eb10 0c03 	adds.w	ip, r0, r3
 8017870:	eb42 0106 	adc.w	r1, r2, r6
 8017874:	e9dd 3608 	ldrd	r3, r6, [sp, #32]
 8017878:	4817      	ldr	r0, [pc, #92]	@ (80178d8 <rmw_time_equal+0xa0>)
 801787a:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 801787c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 801787e:	2202      	movs	r2, #2
 8017880:	4298      	cmp	r0, r3
 8017882:	41b2      	sbcs	r2, r6
 8017884:	d31c      	bcc.n	80178c0 <rmw_time_equal+0x88>
 8017886:	4c15      	ldr	r4, [pc, #84]	@ (80178dc <rmw_time_equal+0xa4>)
 8017888:	fba3 3204 	umull	r3, r2, r3, r4
 801788c:	fb04 2206 	mla	r2, r4, r6, r2
 8017890:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 8017894:	43de      	mvns	r6, r3
 8017896:	1a84      	subs	r4, r0, r2
 8017898:	42ae      	cmp	r6, r5
 801789a:	41bc      	sbcs	r4, r7
 801789c:	d315      	bcc.n	80178ca <rmw_time_equal+0x92>
 801789e:	195b      	adds	r3, r3, r5
 80178a0:	eb42 0207 	adc.w	r2, r2, r7
 80178a4:	428a      	cmp	r2, r1
 80178a6:	bf08      	it	eq
 80178a8:	4563      	cmpeq	r3, ip
 80178aa:	bf0c      	ite	eq
 80178ac:	2001      	moveq	r0, #1
 80178ae:	2000      	movne	r0, #0
 80178b0:	b004      	add	sp, #16
 80178b2:	bcf0      	pop	{r4, r5, r6, r7}
 80178b4:	4770      	bx	lr
 80178b6:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 80178ba:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80178be:	e7d9      	b.n	8017874 <rmw_time_equal+0x3c>
 80178c0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80178c4:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80178c8:	e7ec      	b.n	80178a4 <rmw_time_equal+0x6c>
 80178ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80178ce:	4602      	mov	r2, r0
 80178d0:	e7e8      	b.n	80178a4 <rmw_time_equal+0x6c>
 80178d2:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 80178d6:	e7cd      	b.n	8017874 <rmw_time_equal+0x3c>
 80178d8:	25c17d04 	.word	0x25c17d04
 80178dc:	3b9aca00 	.word	0x3b9aca00

080178e0 <rmw_time_total_nsec>:
 80178e0:	b470      	push	{r4, r5, r6}
 80178e2:	b085      	sub	sp, #20
 80178e4:	ac04      	add	r4, sp, #16
 80178e6:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 80178ea:	4603      	mov	r3, r0
 80178ec:	4912      	ldr	r1, [pc, #72]	@ (8017938 <rmw_time_total_nsec+0x58>)
 80178ee:	9e03      	ldr	r6, [sp, #12]
 80178f0:	e9dd 5001 	ldrd	r5, r0, [sp, #4]
 80178f4:	2202      	movs	r2, #2
 80178f6:	4299      	cmp	r1, r3
 80178f8:	41aa      	sbcs	r2, r5
 80178fa:	d311      	bcc.n	8017920 <rmw_time_total_nsec+0x40>
 80178fc:	4c0f      	ldr	r4, [pc, #60]	@ (801793c <rmw_time_total_nsec+0x5c>)
 80178fe:	fba3 3204 	umull	r3, r2, r3, r4
 8017902:	fb04 2205 	mla	r2, r4, r5, r2
 8017906:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801790a:	43dd      	mvns	r5, r3
 801790c:	1a8c      	subs	r4, r1, r2
 801790e:	4285      	cmp	r5, r0
 8017910:	41b4      	sbcs	r4, r6
 8017912:	d30c      	bcc.n	801792e <rmw_time_total_nsec+0x4e>
 8017914:	1818      	adds	r0, r3, r0
 8017916:	eb42 0106 	adc.w	r1, r2, r6
 801791a:	b005      	add	sp, #20
 801791c:	bc70      	pop	{r4, r5, r6}
 801791e:	4770      	bx	lr
 8017920:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8017924:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8017928:	b005      	add	sp, #20
 801792a:	bc70      	pop	{r4, r5, r6}
 801792c:	4770      	bx	lr
 801792e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8017932:	b005      	add	sp, #20
 8017934:	bc70      	pop	{r4, r5, r6}
 8017936:	4770      	bx	lr
 8017938:	25c17d04 	.word	0x25c17d04
 801793c:	3b9aca00 	.word	0x3b9aca00

08017940 <rmw_get_zero_initialized_message_info>:
 8017940:	b510      	push	{r4, lr}
 8017942:	2240      	movs	r2, #64	@ 0x40
 8017944:	4604      	mov	r4, r0
 8017946:	2100      	movs	r1, #0
 8017948:	f002 fd94 	bl	801a474 <memset>
 801794c:	4620      	mov	r0, r4
 801794e:	bd10      	pop	{r4, pc}

08017950 <rmw_validate_full_topic_name>:
 8017950:	2800      	cmp	r0, #0
 8017952:	d057      	beq.n	8017a04 <rmw_validate_full_topic_name+0xb4>
 8017954:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017958:	460d      	mov	r5, r1
 801795a:	2900      	cmp	r1, #0
 801795c:	d054      	beq.n	8017a08 <rmw_validate_full_topic_name+0xb8>
 801795e:	4616      	mov	r6, r2
 8017960:	4604      	mov	r4, r0
 8017962:	f7e8 fc67 	bl	8000234 <strlen>
 8017966:	b148      	cbz	r0, 801797c <rmw_validate_full_topic_name+0x2c>
 8017968:	7823      	ldrb	r3, [r4, #0]
 801796a:	2b2f      	cmp	r3, #47	@ 0x2f
 801796c:	d00d      	beq.n	801798a <rmw_validate_full_topic_name+0x3a>
 801796e:	2302      	movs	r3, #2
 8017970:	602b      	str	r3, [r5, #0]
 8017972:	b13e      	cbz	r6, 8017984 <rmw_validate_full_topic_name+0x34>
 8017974:	2000      	movs	r0, #0
 8017976:	6030      	str	r0, [r6, #0]
 8017978:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801797c:	2301      	movs	r3, #1
 801797e:	602b      	str	r3, [r5, #0]
 8017980:	2e00      	cmp	r6, #0
 8017982:	d1f7      	bne.n	8017974 <rmw_validate_full_topic_name+0x24>
 8017984:	2000      	movs	r0, #0
 8017986:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801798a:	1e43      	subs	r3, r0, #1
 801798c:	5ce2      	ldrb	r2, [r4, r3]
 801798e:	2a2f      	cmp	r2, #47	@ 0x2f
 8017990:	d03c      	beq.n	8017a0c <rmw_validate_full_topic_name+0xbc>
 8017992:	1e63      	subs	r3, r4, #1
 8017994:	eb03 0800 	add.w	r8, r3, r0
 8017998:	f1c4 0e01 	rsb	lr, r4, #1
 801799c:	eb0e 0703 	add.w	r7, lr, r3
 80179a0:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 80179a4:	f021 0220 	bic.w	r2, r1, #32
 80179a8:	3a41      	subs	r2, #65	@ 0x41
 80179aa:	2a19      	cmp	r2, #25
 80179ac:	f1a1 0c2f 	sub.w	ip, r1, #47	@ 0x2f
 80179b0:	d90b      	bls.n	80179ca <rmw_validate_full_topic_name+0x7a>
 80179b2:	295f      	cmp	r1, #95	@ 0x5f
 80179b4:	d009      	beq.n	80179ca <rmw_validate_full_topic_name+0x7a>
 80179b6:	f1bc 0f0a 	cmp.w	ip, #10
 80179ba:	d906      	bls.n	80179ca <rmw_validate_full_topic_name+0x7a>
 80179bc:	2304      	movs	r3, #4
 80179be:	602b      	str	r3, [r5, #0]
 80179c0:	2e00      	cmp	r6, #0
 80179c2:	d0df      	beq.n	8017984 <rmw_validate_full_topic_name+0x34>
 80179c4:	6037      	str	r7, [r6, #0]
 80179c6:	2000      	movs	r0, #0
 80179c8:	e7d6      	b.n	8017978 <rmw_validate_full_topic_name+0x28>
 80179ca:	4543      	cmp	r3, r8
 80179cc:	d1e6      	bne.n	801799c <rmw_validate_full_topic_name+0x4c>
 80179ce:	4f1a      	ldr	r7, [pc, #104]	@ (8017a38 <rmw_validate_full_topic_name+0xe8>)
 80179d0:	2301      	movs	r3, #1
 80179d2:	e004      	b.n	80179de <rmw_validate_full_topic_name+0x8e>
 80179d4:	4298      	cmp	r0, r3
 80179d6:	f104 0401 	add.w	r4, r4, #1
 80179da:	d91c      	bls.n	8017a16 <rmw_validate_full_topic_name+0xc6>
 80179dc:	4613      	mov	r3, r2
 80179de:	4298      	cmp	r0, r3
 80179e0:	f103 0201 	add.w	r2, r3, #1
 80179e4:	d0f6      	beq.n	80179d4 <rmw_validate_full_topic_name+0x84>
 80179e6:	7821      	ldrb	r1, [r4, #0]
 80179e8:	292f      	cmp	r1, #47	@ 0x2f
 80179ea:	d1f3      	bne.n	80179d4 <rmw_validate_full_topic_name+0x84>
 80179ec:	7861      	ldrb	r1, [r4, #1]
 80179ee:	292f      	cmp	r1, #47	@ 0x2f
 80179f0:	d01c      	beq.n	8017a2c <rmw_validate_full_topic_name+0xdc>
 80179f2:	5dc9      	ldrb	r1, [r1, r7]
 80179f4:	0749      	lsls	r1, r1, #29
 80179f6:	d5ed      	bpl.n	80179d4 <rmw_validate_full_topic_name+0x84>
 80179f8:	2206      	movs	r2, #6
 80179fa:	602a      	str	r2, [r5, #0]
 80179fc:	2e00      	cmp	r6, #0
 80179fe:	d0c1      	beq.n	8017984 <rmw_validate_full_topic_name+0x34>
 8017a00:	6033      	str	r3, [r6, #0]
 8017a02:	e7bf      	b.n	8017984 <rmw_validate_full_topic_name+0x34>
 8017a04:	200b      	movs	r0, #11
 8017a06:	4770      	bx	lr
 8017a08:	200b      	movs	r0, #11
 8017a0a:	e7b5      	b.n	8017978 <rmw_validate_full_topic_name+0x28>
 8017a0c:	2203      	movs	r2, #3
 8017a0e:	602a      	str	r2, [r5, #0]
 8017a10:	2e00      	cmp	r6, #0
 8017a12:	d1f5      	bne.n	8017a00 <rmw_validate_full_topic_name+0xb0>
 8017a14:	e7b6      	b.n	8017984 <rmw_validate_full_topic_name+0x34>
 8017a16:	28f7      	cmp	r0, #247	@ 0xf7
 8017a18:	d802      	bhi.n	8017a20 <rmw_validate_full_topic_name+0xd0>
 8017a1a:	2000      	movs	r0, #0
 8017a1c:	6028      	str	r0, [r5, #0]
 8017a1e:	e7ab      	b.n	8017978 <rmw_validate_full_topic_name+0x28>
 8017a20:	2307      	movs	r3, #7
 8017a22:	602b      	str	r3, [r5, #0]
 8017a24:	2e00      	cmp	r6, #0
 8017a26:	d0ad      	beq.n	8017984 <rmw_validate_full_topic_name+0x34>
 8017a28:	23f6      	movs	r3, #246	@ 0xf6
 8017a2a:	e7e9      	b.n	8017a00 <rmw_validate_full_topic_name+0xb0>
 8017a2c:	2205      	movs	r2, #5
 8017a2e:	602a      	str	r2, [r5, #0]
 8017a30:	2e00      	cmp	r6, #0
 8017a32:	d1e5      	bne.n	8017a00 <rmw_validate_full_topic_name+0xb0>
 8017a34:	e7a6      	b.n	8017984 <rmw_validate_full_topic_name+0x34>
 8017a36:	bf00      	nop
 8017a38:	0801d222 	.word	0x0801d222

08017a3c <rmw_validate_namespace_with_size>:
 8017a3c:	b340      	cbz	r0, 8017a90 <rmw_validate_namespace_with_size+0x54>
 8017a3e:	b570      	push	{r4, r5, r6, lr}
 8017a40:	4614      	mov	r4, r2
 8017a42:	b0c2      	sub	sp, #264	@ 0x108
 8017a44:	b332      	cbz	r2, 8017a94 <rmw_validate_namespace_with_size+0x58>
 8017a46:	2901      	cmp	r1, #1
 8017a48:	460d      	mov	r5, r1
 8017a4a:	461e      	mov	r6, r3
 8017a4c:	d102      	bne.n	8017a54 <rmw_validate_namespace_with_size+0x18>
 8017a4e:	7803      	ldrb	r3, [r0, #0]
 8017a50:	2b2f      	cmp	r3, #47	@ 0x2f
 8017a52:	d012      	beq.n	8017a7a <rmw_validate_namespace_with_size+0x3e>
 8017a54:	aa01      	add	r2, sp, #4
 8017a56:	4669      	mov	r1, sp
 8017a58:	f7ff ff7a 	bl	8017950 <rmw_validate_full_topic_name>
 8017a5c:	b978      	cbnz	r0, 8017a7e <rmw_validate_namespace_with_size+0x42>
 8017a5e:	9b00      	ldr	r3, [sp, #0]
 8017a60:	b14b      	cbz	r3, 8017a76 <rmw_validate_namespace_with_size+0x3a>
 8017a62:	2b07      	cmp	r3, #7
 8017a64:	d007      	beq.n	8017a76 <rmw_validate_namespace_with_size+0x3a>
 8017a66:	1e5a      	subs	r2, r3, #1
 8017a68:	2a05      	cmp	r2, #5
 8017a6a:	d82b      	bhi.n	8017ac4 <rmw_validate_namespace_with_size+0x88>
 8017a6c:	e8df f002 	tbb	[pc, r2]
 8017a70:	1e212427 	.word	0x1e212427
 8017a74:	141b      	.short	0x141b
 8017a76:	2df5      	cmp	r5, #245	@ 0xf5
 8017a78:	d803      	bhi.n	8017a82 <rmw_validate_namespace_with_size+0x46>
 8017a7a:	2000      	movs	r0, #0
 8017a7c:	6020      	str	r0, [r4, #0]
 8017a7e:	b042      	add	sp, #264	@ 0x108
 8017a80:	bd70      	pop	{r4, r5, r6, pc}
 8017a82:	2307      	movs	r3, #7
 8017a84:	6023      	str	r3, [r4, #0]
 8017a86:	2e00      	cmp	r6, #0
 8017a88:	d0f9      	beq.n	8017a7e <rmw_validate_namespace_with_size+0x42>
 8017a8a:	23f4      	movs	r3, #244	@ 0xf4
 8017a8c:	6033      	str	r3, [r6, #0]
 8017a8e:	e7f6      	b.n	8017a7e <rmw_validate_namespace_with_size+0x42>
 8017a90:	200b      	movs	r0, #11
 8017a92:	4770      	bx	lr
 8017a94:	200b      	movs	r0, #11
 8017a96:	e7f2      	b.n	8017a7e <rmw_validate_namespace_with_size+0x42>
 8017a98:	2306      	movs	r3, #6
 8017a9a:	6023      	str	r3, [r4, #0]
 8017a9c:	2e00      	cmp	r6, #0
 8017a9e:	d0ee      	beq.n	8017a7e <rmw_validate_namespace_with_size+0x42>
 8017aa0:	9b01      	ldr	r3, [sp, #4]
 8017aa2:	6033      	str	r3, [r6, #0]
 8017aa4:	e7eb      	b.n	8017a7e <rmw_validate_namespace_with_size+0x42>
 8017aa6:	2305      	movs	r3, #5
 8017aa8:	6023      	str	r3, [r4, #0]
 8017aaa:	e7f7      	b.n	8017a9c <rmw_validate_namespace_with_size+0x60>
 8017aac:	2304      	movs	r3, #4
 8017aae:	6023      	str	r3, [r4, #0]
 8017ab0:	e7f4      	b.n	8017a9c <rmw_validate_namespace_with_size+0x60>
 8017ab2:	2303      	movs	r3, #3
 8017ab4:	6023      	str	r3, [r4, #0]
 8017ab6:	e7f1      	b.n	8017a9c <rmw_validate_namespace_with_size+0x60>
 8017ab8:	2302      	movs	r3, #2
 8017aba:	6023      	str	r3, [r4, #0]
 8017abc:	e7ee      	b.n	8017a9c <rmw_validate_namespace_with_size+0x60>
 8017abe:	2301      	movs	r3, #1
 8017ac0:	6023      	str	r3, [r4, #0]
 8017ac2:	e7eb      	b.n	8017a9c <rmw_validate_namespace_with_size+0x60>
 8017ac4:	4a03      	ldr	r2, [pc, #12]	@ (8017ad4 <rmw_validate_namespace_with_size+0x98>)
 8017ac6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8017aca:	a802      	add	r0, sp, #8
 8017acc:	f7ff fd0e 	bl	80174ec <rcutils_snprintf>
 8017ad0:	2001      	movs	r0, #1
 8017ad2:	e7d4      	b.n	8017a7e <rmw_validate_namespace_with_size+0x42>
 8017ad4:	0801cd50 	.word	0x0801cd50

08017ad8 <rmw_validate_namespace>:
 8017ad8:	b168      	cbz	r0, 8017af6 <rmw_validate_namespace+0x1e>
 8017ada:	b570      	push	{r4, r5, r6, lr}
 8017adc:	460d      	mov	r5, r1
 8017ade:	4616      	mov	r6, r2
 8017ae0:	4604      	mov	r4, r0
 8017ae2:	f7e8 fba7 	bl	8000234 <strlen>
 8017ae6:	4633      	mov	r3, r6
 8017ae8:	4601      	mov	r1, r0
 8017aea:	462a      	mov	r2, r5
 8017aec:	4620      	mov	r0, r4
 8017aee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017af2:	f7ff bfa3 	b.w	8017a3c <rmw_validate_namespace_with_size>
 8017af6:	200b      	movs	r0, #11
 8017af8:	4770      	bx	lr
 8017afa:	bf00      	nop

08017afc <rmw_namespace_validation_result_string>:
 8017afc:	2807      	cmp	r0, #7
 8017afe:	bf9a      	itte	ls
 8017b00:	4b02      	ldrls	r3, [pc, #8]	@ (8017b0c <rmw_namespace_validation_result_string+0x10>)
 8017b02:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 8017b06:	4802      	ldrhi	r0, [pc, #8]	@ (8017b10 <rmw_namespace_validation_result_string+0x14>)
 8017b08:	4770      	bx	lr
 8017b0a:	bf00      	nop
 8017b0c:	0801cf48 	.word	0x0801cf48
 8017b10:	0801cda0 	.word	0x0801cda0

08017b14 <rmw_validate_node_name>:
 8017b14:	2800      	cmp	r0, #0
 8017b16:	d03b      	beq.n	8017b90 <rmw_validate_node_name+0x7c>
 8017b18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017b1c:	460d      	mov	r5, r1
 8017b1e:	2900      	cmp	r1, #0
 8017b20:	d038      	beq.n	8017b94 <rmw_validate_node_name+0x80>
 8017b22:	4616      	mov	r6, r2
 8017b24:	4604      	mov	r4, r0
 8017b26:	f7e8 fb85 	bl	8000234 <strlen>
 8017b2a:	b1e0      	cbz	r0, 8017b66 <rmw_validate_node_name+0x52>
 8017b2c:	1e63      	subs	r3, r4, #1
 8017b2e:	eb03 0800 	add.w	r8, r3, r0
 8017b32:	f1c4 0101 	rsb	r1, r4, #1
 8017b36:	18cf      	adds	r7, r1, r3
 8017b38:	f813 ef01 	ldrb.w	lr, [r3, #1]!
 8017b3c:	f1ae 0230 	sub.w	r2, lr, #48	@ 0x30
 8017b40:	f02e 0c20 	bic.w	ip, lr, #32
 8017b44:	2a09      	cmp	r2, #9
 8017b46:	f1ac 0c41 	sub.w	ip, ip, #65	@ 0x41
 8017b4a:	d914      	bls.n	8017b76 <rmw_validate_node_name+0x62>
 8017b4c:	f1bc 0f19 	cmp.w	ip, #25
 8017b50:	d911      	bls.n	8017b76 <rmw_validate_node_name+0x62>
 8017b52:	f1be 0f5f 	cmp.w	lr, #95	@ 0x5f
 8017b56:	d00e      	beq.n	8017b76 <rmw_validate_node_name+0x62>
 8017b58:	2302      	movs	r3, #2
 8017b5a:	602b      	str	r3, [r5, #0]
 8017b5c:	b106      	cbz	r6, 8017b60 <rmw_validate_node_name+0x4c>
 8017b5e:	6037      	str	r7, [r6, #0]
 8017b60:	2000      	movs	r0, #0
 8017b62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017b66:	2301      	movs	r3, #1
 8017b68:	602b      	str	r3, [r5, #0]
 8017b6a:	2e00      	cmp	r6, #0
 8017b6c:	d0f8      	beq.n	8017b60 <rmw_validate_node_name+0x4c>
 8017b6e:	2000      	movs	r0, #0
 8017b70:	6030      	str	r0, [r6, #0]
 8017b72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017b76:	4543      	cmp	r3, r8
 8017b78:	d1dd      	bne.n	8017b36 <rmw_validate_node_name+0x22>
 8017b7a:	7822      	ldrb	r2, [r4, #0]
 8017b7c:	4b0d      	ldr	r3, [pc, #52]	@ (8017bb4 <rmw_validate_node_name+0xa0>)
 8017b7e:	5cd3      	ldrb	r3, [r2, r3]
 8017b80:	f013 0304 	ands.w	r3, r3, #4
 8017b84:	d110      	bne.n	8017ba8 <rmw_validate_node_name+0x94>
 8017b86:	28ff      	cmp	r0, #255	@ 0xff
 8017b88:	d806      	bhi.n	8017b98 <rmw_validate_node_name+0x84>
 8017b8a:	602b      	str	r3, [r5, #0]
 8017b8c:	4618      	mov	r0, r3
 8017b8e:	e7e8      	b.n	8017b62 <rmw_validate_node_name+0x4e>
 8017b90:	200b      	movs	r0, #11
 8017b92:	4770      	bx	lr
 8017b94:	200b      	movs	r0, #11
 8017b96:	e7e4      	b.n	8017b62 <rmw_validate_node_name+0x4e>
 8017b98:	2204      	movs	r2, #4
 8017b9a:	602a      	str	r2, [r5, #0]
 8017b9c:	2e00      	cmp	r6, #0
 8017b9e:	d0df      	beq.n	8017b60 <rmw_validate_node_name+0x4c>
 8017ba0:	22fe      	movs	r2, #254	@ 0xfe
 8017ba2:	6032      	str	r2, [r6, #0]
 8017ba4:	4618      	mov	r0, r3
 8017ba6:	e7dc      	b.n	8017b62 <rmw_validate_node_name+0x4e>
 8017ba8:	2303      	movs	r3, #3
 8017baa:	602b      	str	r3, [r5, #0]
 8017bac:	2e00      	cmp	r6, #0
 8017bae:	d1de      	bne.n	8017b6e <rmw_validate_node_name+0x5a>
 8017bb0:	e7d6      	b.n	8017b60 <rmw_validate_node_name+0x4c>
 8017bb2:	bf00      	nop
 8017bb4:	0801d222 	.word	0x0801d222

08017bb8 <rmw_node_name_validation_result_string>:
 8017bb8:	2804      	cmp	r0, #4
 8017bba:	bf9a      	itte	ls
 8017bbc:	4b02      	ldrls	r3, [pc, #8]	@ (8017bc8 <rmw_node_name_validation_result_string+0x10>)
 8017bbe:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 8017bc2:	4802      	ldrhi	r0, [pc, #8]	@ (8017bcc <rmw_node_name_validation_result_string+0x14>)
 8017bc4:	4770      	bx	lr
 8017bc6:	bf00      	nop
 8017bc8:	0801d054 	.word	0x0801d054
 8017bcc:	0801cf68 	.word	0x0801cf68

08017bd0 <on_status>:
 8017bd0:	b082      	sub	sp, #8
 8017bd2:	b002      	add	sp, #8
 8017bd4:	4770      	bx	lr
 8017bd6:	bf00      	nop

08017bd8 <on_topic>:
 8017bd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017bdc:	4a22      	ldr	r2, [pc, #136]	@ (8017c68 <on_topic+0x90>)
 8017bde:	b094      	sub	sp, #80	@ 0x50
 8017be0:	6812      	ldr	r2, [r2, #0]
 8017be2:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 8017be4:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 8017be8:	e9cd 3112 	strd	r3, r1, [sp, #72]	@ 0x48
 8017bec:	b3c2      	cbz	r2, 8017c60 <on_topic+0x88>
 8017bee:	f8bd 104c 	ldrh.w	r1, [sp, #76]	@ 0x4c
 8017bf2:	f89d 004e 	ldrb.w	r0, [sp, #78]	@ 0x4e
 8017bf6:	e001      	b.n	8017bfc <on_topic+0x24>
 8017bf8:	6852      	ldr	r2, [r2, #4]
 8017bfa:	b38a      	cbz	r2, 8017c60 <on_topic+0x88>
 8017bfc:	6894      	ldr	r4, [r2, #8]
 8017bfe:	8aa3      	ldrh	r3, [r4, #20]
 8017c00:	428b      	cmp	r3, r1
 8017c02:	d1f9      	bne.n	8017bf8 <on_topic+0x20>
 8017c04:	7da3      	ldrb	r3, [r4, #22]
 8017c06:	4283      	cmp	r3, r0
 8017c08:	d1f6      	bne.n	8017bf8 <on_topic+0x20>
 8017c0a:	2248      	movs	r2, #72	@ 0x48
 8017c0c:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8017c10:	4668      	mov	r0, sp
 8017c12:	f002 fcf8 	bl	801a606 <memcpy>
 8017c16:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 8017c1a:	cb0c      	ldmia	r3, {r2, r3}
 8017c1c:	4620      	mov	r0, r4
 8017c1e:	f7f7 fe3f 	bl	800f8a0 <rmw_uxrce_get_static_input_buffer_for_entity>
 8017c22:	4607      	mov	r7, r0
 8017c24:	b1e0      	cbz	r0, 8017c60 <on_topic+0x88>
 8017c26:	f8d0 8008 	ldr.w	r8, [r0, #8]
 8017c2a:	4632      	mov	r2, r6
 8017c2c:	4628      	mov	r0, r5
 8017c2e:	f108 0110 	add.w	r1, r8, #16
 8017c32:	f7f8 fe73 	bl	801091c <ucdr_deserialize_array_uint8_t>
 8017c36:	b930      	cbnz	r0, 8017c46 <on_topic+0x6e>
 8017c38:	480c      	ldr	r0, [pc, #48]	@ (8017c6c <on_topic+0x94>)
 8017c3a:	4639      	mov	r1, r7
 8017c3c:	b014      	add	sp, #80	@ 0x50
 8017c3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017c42:	f000 b8bd 	b.w	8017dc0 <put_memory>
 8017c46:	f8c8 4814 	str.w	r4, [r8, #2068]	@ 0x814
 8017c4a:	f8c8 6810 	str.w	r6, [r8, #2064]	@ 0x810
 8017c4e:	f7f7 fc25 	bl	800f49c <rmw_uros_epoch_nanos>
 8017c52:	f508 6202 	add.w	r2, r8, #2080	@ 0x820
 8017c56:	2305      	movs	r3, #5
 8017c58:	e942 0102 	strd	r0, r1, [r2, #-8]
 8017c5c:	f888 3820 	strb.w	r3, [r8, #2080]	@ 0x820
 8017c60:	b014      	add	sp, #80	@ 0x50
 8017c62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017c66:	bf00      	nop
 8017c68:	2000b99c 	.word	0x2000b99c
 8017c6c:	2000b98c 	.word	0x2000b98c

08017c70 <on_request>:
 8017c70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017c74:	4823      	ldr	r0, [pc, #140]	@ (8017d04 <on_request+0x94>)
 8017c76:	b094      	sub	sp, #80	@ 0x50
 8017c78:	6800      	ldr	r0, [r0, #0]
 8017c7a:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 8017c7c:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 8017c80:	9113      	str	r1, [sp, #76]	@ 0x4c
 8017c82:	2800      	cmp	r0, #0
 8017c84:	d03b      	beq.n	8017cfe <on_request+0x8e>
 8017c86:	461d      	mov	r5, r3
 8017c88:	e001      	b.n	8017c8e <on_request+0x1e>
 8017c8a:	6840      	ldr	r0, [r0, #4]
 8017c8c:	b3b8      	cbz	r0, 8017cfe <on_request+0x8e>
 8017c8e:	6884      	ldr	r4, [r0, #8]
 8017c90:	8b21      	ldrh	r1, [r4, #24]
 8017c92:	4291      	cmp	r1, r2
 8017c94:	d1f9      	bne.n	8017c8a <on_request+0x1a>
 8017c96:	2248      	movs	r2, #72	@ 0x48
 8017c98:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 8017c9c:	4668      	mov	r0, sp
 8017c9e:	f002 fcb2 	bl	801a606 <memcpy>
 8017ca2:	f104 0320 	add.w	r3, r4, #32
 8017ca6:	cb0c      	ldmia	r3, {r2, r3}
 8017ca8:	4620      	mov	r0, r4
 8017caa:	f7f7 fdf9 	bl	800f8a0 <rmw_uxrce_get_static_input_buffer_for_entity>
 8017cae:	4680      	mov	r8, r0
 8017cb0:	b328      	cbz	r0, 8017cfe <on_request+0x8e>
 8017cb2:	4638      	mov	r0, r7
 8017cb4:	f8d8 7008 	ldr.w	r7, [r8, #8]
 8017cb8:	4632      	mov	r2, r6
 8017cba:	f107 0110 	add.w	r1, r7, #16
 8017cbe:	f7f8 fe2d 	bl	801091c <ucdr_deserialize_array_uint8_t>
 8017cc2:	b930      	cbnz	r0, 8017cd2 <on_request+0x62>
 8017cc4:	4810      	ldr	r0, [pc, #64]	@ (8017d08 <on_request+0x98>)
 8017cc6:	4641      	mov	r1, r8
 8017cc8:	b014      	add	sp, #80	@ 0x50
 8017cca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017cce:	f000 b877 	b.w	8017dc0 <put_memory>
 8017cd2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017cd4:	f607 0c28 	addw	ip, r7, #2088	@ 0x828
 8017cd8:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 8017cdc:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 8017ce0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8017ce4:	e895 0003 	ldmia.w	r5, {r0, r1}
 8017ce8:	e88c 0003 	stmia.w	ip, {r0, r1}
 8017cec:	f7f7 fbd6 	bl	800f49c <rmw_uros_epoch_nanos>
 8017cf0:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 8017cf4:	2303      	movs	r3, #3
 8017cf6:	e942 0102 	strd	r0, r1, [r2, #-8]
 8017cfa:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 8017cfe:	b014      	add	sp, #80	@ 0x50
 8017d00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017d04:	2000b96c 	.word	0x2000b96c
 8017d08:	2000b98c 	.word	0x2000b98c

08017d0c <on_reply>:
 8017d0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017d10:	4821      	ldr	r0, [pc, #132]	@ (8017d98 <on_reply+0x8c>)
 8017d12:	b094      	sub	sp, #80	@ 0x50
 8017d14:	6800      	ldr	r0, [r0, #0]
 8017d16:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 8017d18:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 8017d1c:	9113      	str	r1, [sp, #76]	@ 0x4c
 8017d1e:	b3b8      	cbz	r0, 8017d90 <on_reply+0x84>
 8017d20:	461d      	mov	r5, r3
 8017d22:	e001      	b.n	8017d28 <on_reply+0x1c>
 8017d24:	6840      	ldr	r0, [r0, #4]
 8017d26:	b398      	cbz	r0, 8017d90 <on_reply+0x84>
 8017d28:	6884      	ldr	r4, [r0, #8]
 8017d2a:	8b21      	ldrh	r1, [r4, #24]
 8017d2c:	4291      	cmp	r1, r2
 8017d2e:	d1f9      	bne.n	8017d24 <on_reply+0x18>
 8017d30:	2248      	movs	r2, #72	@ 0x48
 8017d32:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 8017d36:	4668      	mov	r0, sp
 8017d38:	f002 fc65 	bl	801a606 <memcpy>
 8017d3c:	f104 0320 	add.w	r3, r4, #32
 8017d40:	cb0c      	ldmia	r3, {r2, r3}
 8017d42:	4620      	mov	r0, r4
 8017d44:	f7f7 fdac 	bl	800f8a0 <rmw_uxrce_get_static_input_buffer_for_entity>
 8017d48:	4680      	mov	r8, r0
 8017d4a:	b308      	cbz	r0, 8017d90 <on_reply+0x84>
 8017d4c:	4638      	mov	r0, r7
 8017d4e:	f8d8 7008 	ldr.w	r7, [r8, #8]
 8017d52:	4632      	mov	r2, r6
 8017d54:	f107 0110 	add.w	r1, r7, #16
 8017d58:	f7f8 fde0 	bl	801091c <ucdr_deserialize_array_uint8_t>
 8017d5c:	b930      	cbnz	r0, 8017d6c <on_reply+0x60>
 8017d5e:	480f      	ldr	r0, [pc, #60]	@ (8017d9c <on_reply+0x90>)
 8017d60:	4641      	mov	r1, r8
 8017d62:	b014      	add	sp, #80	@ 0x50
 8017d64:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017d68:	f000 b82a 	b.w	8017dc0 <put_memory>
 8017d6c:	2200      	movs	r2, #0
 8017d6e:	f8c7 282c 	str.w	r2, [r7, #2092]	@ 0x82c
 8017d72:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 8017d76:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 8017d7a:	f8c7 5828 	str.w	r5, [r7, #2088]	@ 0x828
 8017d7e:	f7f7 fb8d 	bl	800f49c <rmw_uros_epoch_nanos>
 8017d82:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 8017d86:	2304      	movs	r3, #4
 8017d88:	e942 0102 	strd	r0, r1, [r2, #-8]
 8017d8c:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 8017d90:	b014      	add	sp, #80	@ 0x50
 8017d92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017d96:	bf00      	nop
 8017d98:	20006fb4 	.word	0x20006fb4
 8017d9c:	2000b98c 	.word	0x2000b98c

08017da0 <get_memory>:
 8017da0:	4603      	mov	r3, r0
 8017da2:	6840      	ldr	r0, [r0, #4]
 8017da4:	b158      	cbz	r0, 8017dbe <get_memory+0x1e>
 8017da6:	6842      	ldr	r2, [r0, #4]
 8017da8:	605a      	str	r2, [r3, #4]
 8017daa:	b10a      	cbz	r2, 8017db0 <get_memory+0x10>
 8017dac:	2100      	movs	r1, #0
 8017dae:	6011      	str	r1, [r2, #0]
 8017db0:	681a      	ldr	r2, [r3, #0]
 8017db2:	6042      	str	r2, [r0, #4]
 8017db4:	b102      	cbz	r2, 8017db8 <get_memory+0x18>
 8017db6:	6010      	str	r0, [r2, #0]
 8017db8:	2200      	movs	r2, #0
 8017dba:	6002      	str	r2, [r0, #0]
 8017dbc:	6018      	str	r0, [r3, #0]
 8017dbe:	4770      	bx	lr

08017dc0 <put_memory>:
 8017dc0:	680b      	ldr	r3, [r1, #0]
 8017dc2:	b10b      	cbz	r3, 8017dc8 <put_memory+0x8>
 8017dc4:	684a      	ldr	r2, [r1, #4]
 8017dc6:	605a      	str	r2, [r3, #4]
 8017dc8:	684a      	ldr	r2, [r1, #4]
 8017dca:	b102      	cbz	r2, 8017dce <put_memory+0xe>
 8017dcc:	6013      	str	r3, [r2, #0]
 8017dce:	6803      	ldr	r3, [r0, #0]
 8017dd0:	428b      	cmp	r3, r1
 8017dd2:	6843      	ldr	r3, [r0, #4]
 8017dd4:	bf08      	it	eq
 8017dd6:	6002      	streq	r2, [r0, #0]
 8017dd8:	604b      	str	r3, [r1, #4]
 8017dda:	b103      	cbz	r3, 8017dde <put_memory+0x1e>
 8017ddc:	6019      	str	r1, [r3, #0]
 8017dde:	2300      	movs	r3, #0
 8017de0:	600b      	str	r3, [r1, #0]
 8017de2:	6041      	str	r1, [r0, #4]
 8017de4:	4770      	bx	lr
 8017de6:	bf00      	nop

08017de8 <rmw_destroy_client>:
 8017de8:	b570      	push	{r4, r5, r6, lr}
 8017dea:	b128      	cbz	r0, 8017df8 <rmw_destroy_client+0x10>
 8017dec:	4604      	mov	r4, r0
 8017dee:	6800      	ldr	r0, [r0, #0]
 8017df0:	460d      	mov	r5, r1
 8017df2:	f7f7 ff65 	bl	800fcc0 <is_uxrce_rmw_identifier_valid>
 8017df6:	b910      	cbnz	r0, 8017dfe <rmw_destroy_client+0x16>
 8017df8:	2401      	movs	r4, #1
 8017dfa:	4620      	mov	r0, r4
 8017dfc:	bd70      	pop	{r4, r5, r6, pc}
 8017dfe:	6863      	ldr	r3, [r4, #4]
 8017e00:	2b00      	cmp	r3, #0
 8017e02:	d0f9      	beq.n	8017df8 <rmw_destroy_client+0x10>
 8017e04:	2d00      	cmp	r5, #0
 8017e06:	d0f7      	beq.n	8017df8 <rmw_destroy_client+0x10>
 8017e08:	6828      	ldr	r0, [r5, #0]
 8017e0a:	f7f7 ff59 	bl	800fcc0 <is_uxrce_rmw_identifier_valid>
 8017e0e:	2800      	cmp	r0, #0
 8017e10:	d0f2      	beq.n	8017df8 <rmw_destroy_client+0x10>
 8017e12:	686e      	ldr	r6, [r5, #4]
 8017e14:	2e00      	cmp	r6, #0
 8017e16:	d0ef      	beq.n	8017df8 <rmw_destroy_client+0x10>
 8017e18:	6864      	ldr	r4, [r4, #4]
 8017e1a:	6932      	ldr	r2, [r6, #16]
 8017e1c:	6920      	ldr	r0, [r4, #16]
 8017e1e:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8017e22:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017e26:	6819      	ldr	r1, [r3, #0]
 8017e28:	f7f9 f99e 	bl	8011168 <uxr_buffer_cancel_data>
 8017e2c:	4602      	mov	r2, r0
 8017e2e:	6920      	ldr	r0, [r4, #16]
 8017e30:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8017e34:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8017e38:	f7f7 fe28 	bl	800fa8c <run_xrce_session>
 8017e3c:	6920      	ldr	r0, [r4, #16]
 8017e3e:	6932      	ldr	r2, [r6, #16]
 8017e40:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8017e44:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017e48:	6819      	ldr	r1, [r3, #0]
 8017e4a:	f7f8 fecd 	bl	8010be8 <uxr_buffer_delete_entity>
 8017e4e:	4602      	mov	r2, r0
 8017e50:	6920      	ldr	r0, [r4, #16]
 8017e52:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8017e56:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8017e5a:	f7f7 fe17 	bl	800fa8c <run_xrce_session>
 8017e5e:	2800      	cmp	r0, #0
 8017e60:	4628      	mov	r0, r5
 8017e62:	bf14      	ite	ne
 8017e64:	2400      	movne	r4, #0
 8017e66:	2402      	moveq	r4, #2
 8017e68:	f7f7 fcf8 	bl	800f85c <rmw_uxrce_fini_client_memory>
 8017e6c:	e7c5      	b.n	8017dfa <rmw_destroy_client+0x12>
 8017e6e:	bf00      	nop

08017e70 <rmw_get_implementation_identifier>:
 8017e70:	4b01      	ldr	r3, [pc, #4]	@ (8017e78 <rmw_get_implementation_identifier+0x8>)
 8017e72:	6818      	ldr	r0, [r3, #0]
 8017e74:	4770      	bx	lr
 8017e76:	bf00      	nop
 8017e78:	0801d080 	.word	0x0801d080

08017e7c <create_topic>:
 8017e7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017e80:	4605      	mov	r5, r0
 8017e82:	b084      	sub	sp, #16
 8017e84:	4822      	ldr	r0, [pc, #136]	@ (8017f10 <create_topic+0x94>)
 8017e86:	460f      	mov	r7, r1
 8017e88:	4616      	mov	r6, r2
 8017e8a:	f7ff ff89 	bl	8017da0 <get_memory>
 8017e8e:	4604      	mov	r4, r0
 8017e90:	2800      	cmp	r0, #0
 8017e92:	d039      	beq.n	8017f08 <create_topic+0x8c>
 8017e94:	692b      	ldr	r3, [r5, #16]
 8017e96:	6884      	ldr	r4, [r0, #8]
 8017e98:	f8df 807c 	ldr.w	r8, [pc, #124]	@ 8017f18 <create_topic+0x9c>
 8017e9c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8017ea0:	e9c4 6505 	strd	r6, r5, [r4, #20]
 8017ea4:	f8b3 0596 	ldrh.w	r0, [r3, #1430]	@ 0x596
 8017ea8:	1c42      	adds	r2, r0, #1
 8017eaa:	2102      	movs	r1, #2
 8017eac:	f8a3 2596 	strh.w	r2, [r3, #1430]	@ 0x596
 8017eb0:	f7f9 f8f0 	bl	8011094 <uxr_object_id>
 8017eb4:	223c      	movs	r2, #60	@ 0x3c
 8017eb6:	6120      	str	r0, [r4, #16]
 8017eb8:	4641      	mov	r1, r8
 8017eba:	4638      	mov	r0, r7
 8017ebc:	f7f7 fee6 	bl	800fc8c <generate_topic_name>
 8017ec0:	b1f0      	cbz	r0, 8017f00 <create_topic+0x84>
 8017ec2:	4f14      	ldr	r7, [pc, #80]	@ (8017f14 <create_topic+0x98>)
 8017ec4:	4630      	mov	r0, r6
 8017ec6:	2264      	movs	r2, #100	@ 0x64
 8017ec8:	4639      	mov	r1, r7
 8017eca:	f7f7 feaf 	bl	800fc2c <generate_type_name>
 8017ece:	b1b8      	cbz	r0, 8017f00 <create_topic+0x84>
 8017ed0:	6928      	ldr	r0, [r5, #16]
 8017ed2:	2306      	movs	r3, #6
 8017ed4:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 8017ed8:	f8cd 8000 	str.w	r8, [sp]
 8017edc:	e9cd 7301 	strd	r7, r3, [sp, #4]
 8017ee0:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017ee4:	6811      	ldr	r1, [r2, #0]
 8017ee6:	696b      	ldr	r3, [r5, #20]
 8017ee8:	6922      	ldr	r2, [r4, #16]
 8017eea:	f7f8 fefb 	bl	8010ce4 <uxr_buffer_create_topic_bin>
 8017eee:	4602      	mov	r2, r0
 8017ef0:	6928      	ldr	r0, [r5, #16]
 8017ef2:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8017ef6:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8017efa:	f7f7 fdc7 	bl	800fa8c <run_xrce_session>
 8017efe:	b918      	cbnz	r0, 8017f08 <create_topic+0x8c>
 8017f00:	4620      	mov	r0, r4
 8017f02:	f7f7 fcc1 	bl	800f888 <rmw_uxrce_fini_topic_memory>
 8017f06:	2400      	movs	r4, #0
 8017f08:	4620      	mov	r0, r4
 8017f0a:	b004      	add	sp, #16
 8017f0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017f10:	2000b9ac 	.word	0x2000b9ac
 8017f14:	2000ba98 	.word	0x2000ba98
 8017f18:	2000ba5c 	.word	0x2000ba5c

08017f1c <destroy_topic>:
 8017f1c:	b538      	push	{r3, r4, r5, lr}
 8017f1e:	6985      	ldr	r5, [r0, #24]
 8017f20:	b1d5      	cbz	r5, 8017f58 <destroy_topic+0x3c>
 8017f22:	4604      	mov	r4, r0
 8017f24:	6928      	ldr	r0, [r5, #16]
 8017f26:	6922      	ldr	r2, [r4, #16]
 8017f28:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8017f2c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017f30:	6819      	ldr	r1, [r3, #0]
 8017f32:	f7f8 fe59 	bl	8010be8 <uxr_buffer_delete_entity>
 8017f36:	4602      	mov	r2, r0
 8017f38:	6928      	ldr	r0, [r5, #16]
 8017f3a:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8017f3e:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8017f42:	f7f7 fda3 	bl	800fa8c <run_xrce_session>
 8017f46:	2800      	cmp	r0, #0
 8017f48:	4620      	mov	r0, r4
 8017f4a:	bf14      	ite	ne
 8017f4c:	2400      	movne	r4, #0
 8017f4e:	2402      	moveq	r4, #2
 8017f50:	f7f7 fc9a 	bl	800f888 <rmw_uxrce_fini_topic_memory>
 8017f54:	4620      	mov	r0, r4
 8017f56:	bd38      	pop	{r3, r4, r5, pc}
 8017f58:	2401      	movs	r4, #1
 8017f5a:	4620      	mov	r0, r4
 8017f5c:	bd38      	pop	{r3, r4, r5, pc}
 8017f5e:	bf00      	nop

08017f60 <rmw_send_request>:
 8017f60:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017f64:	4604      	mov	r4, r0
 8017f66:	6800      	ldr	r0, [r0, #0]
 8017f68:	b08b      	sub	sp, #44	@ 0x2c
 8017f6a:	460e      	mov	r6, r1
 8017f6c:	4615      	mov	r5, r2
 8017f6e:	b128      	cbz	r0, 8017f7c <rmw_send_request+0x1c>
 8017f70:	4b21      	ldr	r3, [pc, #132]	@ (8017ff8 <rmw_send_request+0x98>)
 8017f72:	6819      	ldr	r1, [r3, #0]
 8017f74:	f7e8 f954 	bl	8000220 <strcmp>
 8017f78:	2800      	cmp	r0, #0
 8017f7a:	d139      	bne.n	8017ff0 <rmw_send_request+0x90>
 8017f7c:	6864      	ldr	r4, [r4, #4]
 8017f7e:	6963      	ldr	r3, [r4, #20]
 8017f80:	f8d4 8078 	ldr.w	r8, [r4, #120]	@ 0x78
 8017f84:	689b      	ldr	r3, [r3, #8]
 8017f86:	4798      	blx	r3
 8017f88:	f8d0 9004 	ldr.w	r9, [r0, #4]
 8017f8c:	4630      	mov	r0, r6
 8017f8e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8017f92:	4798      	blx	r3
 8017f94:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8017f98:	9000      	str	r0, [sp, #0]
 8017f9a:	6922      	ldr	r2, [r4, #16]
 8017f9c:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 8017f9e:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 8017fa2:	ab02      	add	r3, sp, #8
 8017fa4:	f7fb f99a 	bl	80132dc <uxr_prepare_output_stream>
 8017fa8:	2700      	movs	r7, #0
 8017faa:	6028      	str	r0, [r5, #0]
 8017fac:	606f      	str	r7, [r5, #4]
 8017fae:	b198      	cbz	r0, 8017fd8 <rmw_send_request+0x78>
 8017fb0:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8017fb4:	a902      	add	r1, sp, #8
 8017fb6:	4630      	mov	r0, r6
 8017fb8:	4798      	blx	r3
 8017fba:	f894 3072 	ldrb.w	r3, [r4, #114]	@ 0x72
 8017fbe:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8017fc2:	2b01      	cmp	r3, #1
 8017fc4:	d00c      	beq.n	8017fe0 <rmw_send_request+0x80>
 8017fc6:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 8017fc8:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017fcc:	f7f9 feb2 	bl	8011d34 <uxr_run_session_until_confirm_delivery>
 8017fd0:	4638      	mov	r0, r7
 8017fd2:	b00b      	add	sp, #44	@ 0x2c
 8017fd4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017fd8:	2001      	movs	r0, #1
 8017fda:	b00b      	add	sp, #44	@ 0x2c
 8017fdc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017fe0:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017fe4:	f7f9 fae6 	bl	80115b4 <uxr_flash_output_streams>
 8017fe8:	4638      	mov	r0, r7
 8017fea:	b00b      	add	sp, #44	@ 0x2c
 8017fec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017ff0:	200c      	movs	r0, #12
 8017ff2:	b00b      	add	sp, #44	@ 0x2c
 8017ff4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017ff8:	0801d080 	.word	0x0801d080

08017ffc <rmw_take_request>:
 8017ffc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8018000:	4605      	mov	r5, r0
 8018002:	6800      	ldr	r0, [r0, #0]
 8018004:	b089      	sub	sp, #36	@ 0x24
 8018006:	460c      	mov	r4, r1
 8018008:	4690      	mov	r8, r2
 801800a:	461e      	mov	r6, r3
 801800c:	b128      	cbz	r0, 801801a <rmw_take_request+0x1e>
 801800e:	4b28      	ldr	r3, [pc, #160]	@ (80180b0 <rmw_take_request+0xb4>)
 8018010:	6819      	ldr	r1, [r3, #0]
 8018012:	f7e8 f905 	bl	8000220 <strcmp>
 8018016:	2800      	cmp	r0, #0
 8018018:	d146      	bne.n	80180a8 <rmw_take_request+0xac>
 801801a:	b10e      	cbz	r6, 8018020 <rmw_take_request+0x24>
 801801c:	2300      	movs	r3, #0
 801801e:	7033      	strb	r3, [r6, #0]
 8018020:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8018024:	f7f7 fcb4 	bl	800f990 <rmw_uxrce_clean_expired_static_input_buffer>
 8018028:	4648      	mov	r0, r9
 801802a:	f7f7 fc89 	bl	800f940 <rmw_uxrce_find_static_input_buffer_by_owner>
 801802e:	4607      	mov	r7, r0
 8018030:	b3b0      	cbz	r0, 80180a0 <rmw_take_request+0xa4>
 8018032:	6885      	ldr	r5, [r0, #8]
 8018034:	f8d5 3838 	ldr.w	r3, [r5, #2104]	@ 0x838
 8018038:	f8d5 283c 	ldr.w	r2, [r5, #2108]	@ 0x83c
 801803c:	e9c4 2308 	strd	r2, r3, [r4, #32]
 8018040:	f895 3837 	ldrb.w	r3, [r5, #2103]	@ 0x837
 8018044:	7423      	strb	r3, [r4, #16]
 8018046:	f8b5 3834 	ldrh.w	r3, [r5, #2100]	@ 0x834
 801804a:	f895 2836 	ldrb.w	r2, [r5, #2102]	@ 0x836
 801804e:	74e2      	strb	r2, [r4, #19]
 8018050:	f8a4 3011 	strh.w	r3, [r4, #17]
 8018054:	f8d5 2828 	ldr.w	r2, [r5, #2088]	@ 0x828
 8018058:	f8d5 382c 	ldr.w	r3, [r5, #2092]	@ 0x82c
 801805c:	f8d5 1830 	ldr.w	r1, [r5, #2096]	@ 0x830
 8018060:	61e1      	str	r1, [r4, #28]
 8018062:	6162      	str	r2, [r4, #20]
 8018064:	61a3      	str	r3, [r4, #24]
 8018066:	f8d9 3014 	ldr.w	r3, [r9, #20]
 801806a:	689b      	ldr	r3, [r3, #8]
 801806c:	4798      	blx	r3
 801806e:	6844      	ldr	r4, [r0, #4]
 8018070:	f8d5 2810 	ldr.w	r2, [r5, #2064]	@ 0x810
 8018074:	f105 0110 	add.w	r1, r5, #16
 8018078:	4668      	mov	r0, sp
 801807a:	f7f5 f825 	bl	800d0c8 <ucdr_init_buffer>
 801807e:	68e3      	ldr	r3, [r4, #12]
 8018080:	4641      	mov	r1, r8
 8018082:	4668      	mov	r0, sp
 8018084:	4798      	blx	r3
 8018086:	4639      	mov	r1, r7
 8018088:	4604      	mov	r4, r0
 801808a:	480a      	ldr	r0, [pc, #40]	@ (80180b4 <rmw_take_request+0xb8>)
 801808c:	f7ff fe98 	bl	8017dc0 <put_memory>
 8018090:	b106      	cbz	r6, 8018094 <rmw_take_request+0x98>
 8018092:	7034      	strb	r4, [r6, #0]
 8018094:	f084 0001 	eor.w	r0, r4, #1
 8018098:	b2c0      	uxtb	r0, r0
 801809a:	b009      	add	sp, #36	@ 0x24
 801809c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80180a0:	2001      	movs	r0, #1
 80180a2:	b009      	add	sp, #36	@ 0x24
 80180a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80180a8:	200c      	movs	r0, #12
 80180aa:	b009      	add	sp, #36	@ 0x24
 80180ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80180b0:	0801d080 	.word	0x0801d080
 80180b4:	2000b98c 	.word	0x2000b98c

080180b8 <rmw_send_response>:
 80180b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80180ba:	4605      	mov	r5, r0
 80180bc:	6800      	ldr	r0, [r0, #0]
 80180be:	b091      	sub	sp, #68	@ 0x44
 80180c0:	460c      	mov	r4, r1
 80180c2:	4616      	mov	r6, r2
 80180c4:	b128      	cbz	r0, 80180d2 <rmw_send_response+0x1a>
 80180c6:	4b29      	ldr	r3, [pc, #164]	@ (801816c <rmw_send_response+0xb4>)
 80180c8:	6819      	ldr	r1, [r3, #0]
 80180ca:	f7e8 f8a9 	bl	8000220 <strcmp>
 80180ce:	2800      	cmp	r0, #0
 80180d0:	d141      	bne.n	8018156 <rmw_send_response+0x9e>
 80180d2:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 80180d6:	9306      	str	r3, [sp, #24]
 80180d8:	4623      	mov	r3, r4
 80180da:	9207      	str	r2, [sp, #28]
 80180dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80180e0:	686d      	ldr	r5, [r5, #4]
 80180e2:	789b      	ldrb	r3, [r3, #2]
 80180e4:	68a1      	ldr	r1, [r4, #8]
 80180e6:	f88d 2017 	strb.w	r2, [sp, #23]
 80180ea:	f88d 3016 	strb.w	r3, [sp, #22]
 80180ee:	68e2      	ldr	r2, [r4, #12]
 80180f0:	f8b4 3001 	ldrh.w	r3, [r4, #1]
 80180f4:	6860      	ldr	r0, [r4, #4]
 80180f6:	f8ad 3014 	strh.w	r3, [sp, #20]
 80180fa:	ab02      	add	r3, sp, #8
 80180fc:	c307      	stmia	r3!, {r0, r1, r2}
 80180fe:	696b      	ldr	r3, [r5, #20]
 8018100:	6faf      	ldr	r7, [r5, #120]	@ 0x78
 8018102:	68db      	ldr	r3, [r3, #12]
 8018104:	4798      	blx	r3
 8018106:	6844      	ldr	r4, [r0, #4]
 8018108:	4630      	mov	r0, r6
 801810a:	6923      	ldr	r3, [r4, #16]
 801810c:	4798      	blx	r3
 801810e:	f100 0318 	add.w	r3, r0, #24
 8018112:	6938      	ldr	r0, [r7, #16]
 8018114:	9300      	str	r3, [sp, #0]
 8018116:	692a      	ldr	r2, [r5, #16]
 8018118:	6f29      	ldr	r1, [r5, #112]	@ 0x70
 801811a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801811e:	ab08      	add	r3, sp, #32
 8018120:	f7fb f8dc 	bl	80132dc <uxr_prepare_output_stream>
 8018124:	b910      	cbnz	r0, 801812c <rmw_send_response+0x74>
 8018126:	2001      	movs	r0, #1
 8018128:	b011      	add	sp, #68	@ 0x44
 801812a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801812c:	a902      	add	r1, sp, #8
 801812e:	a808      	add	r0, sp, #32
 8018130:	f7fc f962 	bl	80143f8 <uxr_serialize_SampleIdentity>
 8018134:	68a3      	ldr	r3, [r4, #8]
 8018136:	a908      	add	r1, sp, #32
 8018138:	4630      	mov	r0, r6
 801813a:	4798      	blx	r3
 801813c:	f895 3072 	ldrb.w	r3, [r5, #114]	@ 0x72
 8018140:	6938      	ldr	r0, [r7, #16]
 8018142:	2b01      	cmp	r3, #1
 8018144:	d00a      	beq.n	801815c <rmw_send_response+0xa4>
 8018146:	6f69      	ldr	r1, [r5, #116]	@ 0x74
 8018148:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801814c:	f7f9 fdf2 	bl	8011d34 <uxr_run_session_until_confirm_delivery>
 8018150:	2000      	movs	r0, #0
 8018152:	b011      	add	sp, #68	@ 0x44
 8018154:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018156:	200c      	movs	r0, #12
 8018158:	b011      	add	sp, #68	@ 0x44
 801815a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801815c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018160:	f7f9 fa28 	bl	80115b4 <uxr_flash_output_streams>
 8018164:	2000      	movs	r0, #0
 8018166:	b011      	add	sp, #68	@ 0x44
 8018168:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801816a:	bf00      	nop
 801816c:	0801d080 	.word	0x0801d080

08018170 <rmw_take_response>:
 8018170:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018174:	4604      	mov	r4, r0
 8018176:	6800      	ldr	r0, [r0, #0]
 8018178:	b088      	sub	sp, #32
 801817a:	4688      	mov	r8, r1
 801817c:	4617      	mov	r7, r2
 801817e:	461d      	mov	r5, r3
 8018180:	b120      	cbz	r0, 801818c <rmw_take_response+0x1c>
 8018182:	4b1e      	ldr	r3, [pc, #120]	@ (80181fc <rmw_take_response+0x8c>)
 8018184:	6819      	ldr	r1, [r3, #0]
 8018186:	f7e8 f84b 	bl	8000220 <strcmp>
 801818a:	bb78      	cbnz	r0, 80181ec <rmw_take_response+0x7c>
 801818c:	b10d      	cbz	r5, 8018192 <rmw_take_response+0x22>
 801818e:	2300      	movs	r3, #0
 8018190:	702b      	strb	r3, [r5, #0]
 8018192:	6864      	ldr	r4, [r4, #4]
 8018194:	f7f7 fbfc 	bl	800f990 <rmw_uxrce_clean_expired_static_input_buffer>
 8018198:	4620      	mov	r0, r4
 801819a:	f7f7 fbd1 	bl	800f940 <rmw_uxrce_find_static_input_buffer_by_owner>
 801819e:	4606      	mov	r6, r0
 80181a0:	b340      	cbz	r0, 80181f4 <rmw_take_response+0x84>
 80181a2:	6963      	ldr	r3, [r4, #20]
 80181a4:	6884      	ldr	r4, [r0, #8]
 80181a6:	68db      	ldr	r3, [r3, #12]
 80181a8:	f504 6203 	add.w	r2, r4, #2096	@ 0x830
 80181ac:	e952 0102 	ldrd	r0, r1, [r2, #-8]
 80181b0:	e9c8 0108 	strd	r0, r1, [r8, #32]
 80181b4:	4798      	blx	r3
 80181b6:	f8d0 8004 	ldr.w	r8, [r0, #4]
 80181ba:	f8d4 2810 	ldr.w	r2, [r4, #2064]	@ 0x810
 80181be:	f104 0110 	add.w	r1, r4, #16
 80181c2:	4668      	mov	r0, sp
 80181c4:	f7f4 ff80 	bl	800d0c8 <ucdr_init_buffer>
 80181c8:	4639      	mov	r1, r7
 80181ca:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80181ce:	4668      	mov	r0, sp
 80181d0:	4798      	blx	r3
 80181d2:	4631      	mov	r1, r6
 80181d4:	4604      	mov	r4, r0
 80181d6:	480a      	ldr	r0, [pc, #40]	@ (8018200 <rmw_take_response+0x90>)
 80181d8:	f7ff fdf2 	bl	8017dc0 <put_memory>
 80181dc:	b105      	cbz	r5, 80181e0 <rmw_take_response+0x70>
 80181de:	702c      	strb	r4, [r5, #0]
 80181e0:	f084 0001 	eor.w	r0, r4, #1
 80181e4:	b2c0      	uxtb	r0, r0
 80181e6:	b008      	add	sp, #32
 80181e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80181ec:	200c      	movs	r0, #12
 80181ee:	b008      	add	sp, #32
 80181f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80181f4:	2001      	movs	r0, #1
 80181f6:	b008      	add	sp, #32
 80181f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80181fc:	0801d080 	.word	0x0801d080
 8018200:	2000b98c 	.word	0x2000b98c

08018204 <rmw_take_with_info>:
 8018204:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018206:	4604      	mov	r4, r0
 8018208:	6800      	ldr	r0, [r0, #0]
 801820a:	b089      	sub	sp, #36	@ 0x24
 801820c:	460f      	mov	r7, r1
 801820e:	4615      	mov	r5, r2
 8018210:	b128      	cbz	r0, 801821e <rmw_take_with_info+0x1a>
 8018212:	4b24      	ldr	r3, [pc, #144]	@ (80182a4 <rmw_take_with_info+0xa0>)
 8018214:	6819      	ldr	r1, [r3, #0]
 8018216:	f7e8 f803 	bl	8000220 <strcmp>
 801821a:	2800      	cmp	r0, #0
 801821c:	d13e      	bne.n	801829c <rmw_take_with_info+0x98>
 801821e:	b305      	cbz	r5, 8018262 <rmw_take_with_info+0x5e>
 8018220:	6864      	ldr	r4, [r4, #4]
 8018222:	2300      	movs	r3, #0
 8018224:	702b      	strb	r3, [r5, #0]
 8018226:	f7f7 fbb3 	bl	800f990 <rmw_uxrce_clean_expired_static_input_buffer>
 801822a:	4620      	mov	r0, r4
 801822c:	f7f7 fb88 	bl	800f940 <rmw_uxrce_find_static_input_buffer_by_owner>
 8018230:	4606      	mov	r6, r0
 8018232:	b1f0      	cbz	r0, 8018272 <rmw_take_with_info+0x6e>
 8018234:	6881      	ldr	r1, [r0, #8]
 8018236:	4668      	mov	r0, sp
 8018238:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 801823c:	3110      	adds	r1, #16
 801823e:	f7f4 ff43 	bl	800d0c8 <ucdr_init_buffer>
 8018242:	69a3      	ldr	r3, [r4, #24]
 8018244:	4639      	mov	r1, r7
 8018246:	68db      	ldr	r3, [r3, #12]
 8018248:	4668      	mov	r0, sp
 801824a:	4798      	blx	r3
 801824c:	4631      	mov	r1, r6
 801824e:	4604      	mov	r4, r0
 8018250:	4815      	ldr	r0, [pc, #84]	@ (80182a8 <rmw_take_with_info+0xa4>)
 8018252:	f7ff fdb5 	bl	8017dc0 <put_memory>
 8018256:	702c      	strb	r4, [r5, #0]
 8018258:	f084 0001 	eor.w	r0, r4, #1
 801825c:	b2c0      	uxtb	r0, r0
 801825e:	b009      	add	sp, #36	@ 0x24
 8018260:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018262:	6864      	ldr	r4, [r4, #4]
 8018264:	f7f7 fb94 	bl	800f990 <rmw_uxrce_clean_expired_static_input_buffer>
 8018268:	4620      	mov	r0, r4
 801826a:	f7f7 fb69 	bl	800f940 <rmw_uxrce_find_static_input_buffer_by_owner>
 801826e:	4605      	mov	r5, r0
 8018270:	b910      	cbnz	r0, 8018278 <rmw_take_with_info+0x74>
 8018272:	2001      	movs	r0, #1
 8018274:	b009      	add	sp, #36	@ 0x24
 8018276:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018278:	68a9      	ldr	r1, [r5, #8]
 801827a:	4668      	mov	r0, sp
 801827c:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 8018280:	3110      	adds	r1, #16
 8018282:	f7f4 ff21 	bl	800d0c8 <ucdr_init_buffer>
 8018286:	69a3      	ldr	r3, [r4, #24]
 8018288:	4639      	mov	r1, r7
 801828a:	68db      	ldr	r3, [r3, #12]
 801828c:	4668      	mov	r0, sp
 801828e:	4798      	blx	r3
 8018290:	4629      	mov	r1, r5
 8018292:	4604      	mov	r4, r0
 8018294:	4804      	ldr	r0, [pc, #16]	@ (80182a8 <rmw_take_with_info+0xa4>)
 8018296:	f7ff fd93 	bl	8017dc0 <put_memory>
 801829a:	e7dd      	b.n	8018258 <rmw_take_with_info+0x54>
 801829c:	200c      	movs	r0, #12
 801829e:	b009      	add	sp, #36	@ 0x24
 80182a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80182a2:	bf00      	nop
 80182a4:	0801d080 	.word	0x0801d080
 80182a8:	2000b98c 	.word	0x2000b98c

080182ac <rmw_wait>:
 80182ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80182b0:	b089      	sub	sp, #36	@ 0x24
 80182b2:	4605      	mov	r5, r0
 80182b4:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 80182b6:	460e      	mov	r6, r1
 80182b8:	4698      	mov	r8, r3
 80182ba:	4691      	mov	r9, r2
 80182bc:	2a00      	cmp	r2, #0
 80182be:	f000 810a 	beq.w	80184d6 <rmw_wait+0x22a>
 80182c2:	b16c      	cbz	r4, 80182e0 <rmw_wait+0x34>
 80182c4:	4bae      	ldr	r3, [pc, #696]	@ (8018580 <rmw_wait+0x2d4>)
 80182c6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80182c8:	af04      	add	r7, sp, #16
 80182ca:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
 80182ce:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 80182d2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80182d6:	f7ff faaf 	bl	8017838 <rmw_time_equal>
 80182da:	2800      	cmp	r0, #0
 80182dc:	f000 8127 	beq.w	801852e <rmw_wait+0x282>
 80182e0:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80182e4:	f7f7 fb54 	bl	800f990 <rmw_uxrce_clean_expired_static_input_buffer>
 80182e8:	4ba6      	ldr	r3, [pc, #664]	@ (8018584 <rmw_wait+0x2d8>)
 80182ea:	681c      	ldr	r4, [r3, #0]
 80182ec:	b14c      	cbz	r4, 8018302 <rmw_wait+0x56>
 80182ee:	4623      	mov	r3, r4
 80182f0:	2100      	movs	r1, #0
 80182f2:	e9d3 3201 	ldrd	r3, r2, [r3, #4]
 80182f6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80182fa:	f882 15a4 	strb.w	r1, [r2, #1444]	@ 0x5a4
 80182fe:	2b00      	cmp	r3, #0
 8018300:	d1f7      	bne.n	80182f2 <rmw_wait+0x46>
 8018302:	f1b9 0f00 	cmp.w	r9, #0
 8018306:	d011      	beq.n	801832c <rmw_wait+0x80>
 8018308:	f8d9 1000 	ldr.w	r1, [r9]
 801830c:	b171      	cbz	r1, 801832c <rmw_wait+0x80>
 801830e:	f8d9 c004 	ldr.w	ip, [r9, #4]
 8018312:	2300      	movs	r3, #0
 8018314:	2001      	movs	r0, #1
 8018316:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 801831a:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 801831c:	6912      	ldr	r2, [r2, #16]
 801831e:	3301      	adds	r3, #1
 8018320:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8018324:	4299      	cmp	r1, r3
 8018326:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 801832a:	d1f4      	bne.n	8018316 <rmw_wait+0x6a>
 801832c:	f1b8 0f00 	cmp.w	r8, #0
 8018330:	d011      	beq.n	8018356 <rmw_wait+0xaa>
 8018332:	f8d8 1000 	ldr.w	r1, [r8]
 8018336:	b171      	cbz	r1, 8018356 <rmw_wait+0xaa>
 8018338:	f8d8 c004 	ldr.w	ip, [r8, #4]
 801833c:	2300      	movs	r3, #0
 801833e:	2001      	movs	r0, #1
 8018340:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8018344:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 8018346:	6912      	ldr	r2, [r2, #16]
 8018348:	3301      	adds	r3, #1
 801834a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 801834e:	4299      	cmp	r1, r3
 8018350:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 8018354:	d1f4      	bne.n	8018340 <rmw_wait+0x94>
 8018356:	b185      	cbz	r5, 801837a <rmw_wait+0xce>
 8018358:	6829      	ldr	r1, [r5, #0]
 801835a:	b171      	cbz	r1, 801837a <rmw_wait+0xce>
 801835c:	f8d5 c004 	ldr.w	ip, [r5, #4]
 8018360:	2300      	movs	r3, #0
 8018362:	2001      	movs	r0, #1
 8018364:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8018368:	6a12      	ldr	r2, [r2, #32]
 801836a:	6912      	ldr	r2, [r2, #16]
 801836c:	3301      	adds	r3, #1
 801836e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8018372:	4299      	cmp	r1, r3
 8018374:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 8018378:	d1f4      	bne.n	8018364 <rmw_wait+0xb8>
 801837a:	b34c      	cbz	r4, 80183d0 <rmw_wait+0x124>
 801837c:	4622      	mov	r2, r4
 801837e:	2300      	movs	r3, #0
 8018380:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 8018384:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 8018388:	f891 15a4 	ldrb.w	r1, [r1, #1444]	@ 0x5a4
 801838c:	440b      	add	r3, r1
 801838e:	b2db      	uxtb	r3, r3
 8018390:	2a00      	cmp	r2, #0
 8018392:	d1f5      	bne.n	8018380 <rmw_wait+0xd4>
 8018394:	2b00      	cmp	r3, #0
 8018396:	f000 8084 	beq.w	80184a2 <rmw_wait+0x1f6>
 801839a:	1c7a      	adds	r2, r7, #1
 801839c:	d00d      	beq.n	80183ba <rmw_wait+0x10e>
 801839e:	ee07 7a90 	vmov	s15, r7
 80183a2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80183a6:	ee07 3a90 	vmov	s15, r3
 80183aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80183ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80183b2:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 80183b6:	ee17 7a90 	vmov	r7, s15
 80183ba:	68a0      	ldr	r0, [r4, #8]
 80183bc:	f500 5380 	add.w	r3, r0, #4096	@ 0x1000
 80183c0:	f893 35a4 	ldrb.w	r3, [r3, #1444]	@ 0x5a4
 80183c4:	2b00      	cmp	r3, #0
 80183c6:	f040 8090 	bne.w	80184ea <rmw_wait+0x23e>
 80183ca:	6864      	ldr	r4, [r4, #4]
 80183cc:	2c00      	cmp	r4, #0
 80183ce:	d1f4      	bne.n	80183ba <rmw_wait+0x10e>
 80183d0:	f1b9 0f00 	cmp.w	r9, #0
 80183d4:	f000 80bc 	beq.w	8018550 <rmw_wait+0x2a4>
 80183d8:	f8d9 7000 	ldr.w	r7, [r9]
 80183dc:	2f00      	cmp	r7, #0
 80183de:	f000 808e 	beq.w	80184fe <rmw_wait+0x252>
 80183e2:	2400      	movs	r4, #0
 80183e4:	4627      	mov	r7, r4
 80183e6:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80183ea:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80183ee:	f7f7 faa7 	bl	800f940 <rmw_uxrce_find_static_input_buffer_by_owner>
 80183f2:	2800      	cmp	r0, #0
 80183f4:	d05f      	beq.n	80184b6 <rmw_wait+0x20a>
 80183f6:	f8d9 3000 	ldr.w	r3, [r9]
 80183fa:	3401      	adds	r4, #1
 80183fc:	42a3      	cmp	r3, r4
 80183fe:	f04f 0701 	mov.w	r7, #1
 8018402:	d8f0      	bhi.n	80183e6 <rmw_wait+0x13a>
 8018404:	f1b8 0f00 	cmp.w	r8, #0
 8018408:	d012      	beq.n	8018430 <rmw_wait+0x184>
 801840a:	f8d8 3000 	ldr.w	r3, [r8]
 801840e:	b17b      	cbz	r3, 8018430 <rmw_wait+0x184>
 8018410:	2400      	movs	r4, #0
 8018412:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8018416:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801841a:	f7f7 fa91 	bl	800f940 <rmw_uxrce_find_static_input_buffer_by_owner>
 801841e:	2800      	cmp	r0, #0
 8018420:	d051      	beq.n	80184c6 <rmw_wait+0x21a>
 8018422:	f8d8 3000 	ldr.w	r3, [r8]
 8018426:	3401      	adds	r4, #1
 8018428:	42a3      	cmp	r3, r4
 801842a:	f04f 0701 	mov.w	r7, #1
 801842e:	d8f0      	bhi.n	8018412 <rmw_wait+0x166>
 8018430:	b1dd      	cbz	r5, 801846a <rmw_wait+0x1be>
 8018432:	682b      	ldr	r3, [r5, #0]
 8018434:	b1cb      	cbz	r3, 801846a <rmw_wait+0x1be>
 8018436:	2400      	movs	r4, #0
 8018438:	686b      	ldr	r3, [r5, #4]
 801843a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801843e:	f7f7 fa7f 	bl	800f940 <rmw_uxrce_find_static_input_buffer_by_owner>
 8018442:	b158      	cbz	r0, 801845c <rmw_wait+0x1b0>
 8018444:	682b      	ldr	r3, [r5, #0]
 8018446:	3401      	adds	r4, #1
 8018448:	42a3      	cmp	r3, r4
 801844a:	d969      	bls.n	8018520 <rmw_wait+0x274>
 801844c:	686b      	ldr	r3, [r5, #4]
 801844e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8018452:	2701      	movs	r7, #1
 8018454:	f7f7 fa74 	bl	800f940 <rmw_uxrce_find_static_input_buffer_by_owner>
 8018458:	2800      	cmp	r0, #0
 801845a:	d1f3      	bne.n	8018444 <rmw_wait+0x198>
 801845c:	e9d5 3200 	ldrd	r3, r2, [r5]
 8018460:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8018464:	3401      	adds	r4, #1
 8018466:	42a3      	cmp	r3, r4
 8018468:	d8e6      	bhi.n	8018438 <rmw_wait+0x18c>
 801846a:	b1a6      	cbz	r6, 8018496 <rmw_wait+0x1ea>
 801846c:	6834      	ldr	r4, [r6, #0]
 801846e:	b194      	cbz	r4, 8018496 <rmw_wait+0x1ea>
 8018470:	2300      	movs	r3, #0
 8018472:	461d      	mov	r5, r3
 8018474:	e004      	b.n	8018480 <rmw_wait+0x1d4>
 8018476:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 801847a:	3301      	adds	r3, #1
 801847c:	42a3      	cmp	r3, r4
 801847e:	d00a      	beq.n	8018496 <rmw_wait+0x1ea>
 8018480:	6870      	ldr	r0, [r6, #4]
 8018482:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 8018486:	7c0a      	ldrb	r2, [r1, #16]
 8018488:	2a00      	cmp	r2, #0
 801848a:	d0f4      	beq.n	8018476 <rmw_wait+0x1ca>
 801848c:	3301      	adds	r3, #1
 801848e:	42a3      	cmp	r3, r4
 8018490:	740d      	strb	r5, [r1, #16]
 8018492:	4617      	mov	r7, r2
 8018494:	d1f4      	bne.n	8018480 <rmw_wait+0x1d4>
 8018496:	2f00      	cmp	r7, #0
 8018498:	d03e      	beq.n	8018518 <rmw_wait+0x26c>
 801849a:	2000      	movs	r0, #0
 801849c:	b009      	add	sp, #36	@ 0x24
 801849e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80184a2:	68a0      	ldr	r0, [r4, #8]
 80184a4:	2100      	movs	r1, #0
 80184a6:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80184aa:	f7f9 fc09 	bl	8011cc0 <uxr_run_session_timeout>
 80184ae:	6864      	ldr	r4, [r4, #4]
 80184b0:	2c00      	cmp	r4, #0
 80184b2:	d1f6      	bne.n	80184a2 <rmw_wait+0x1f6>
 80184b4:	e78c      	b.n	80183d0 <rmw_wait+0x124>
 80184b6:	e9d9 3200 	ldrd	r3, r2, [r9]
 80184ba:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 80184be:	3401      	adds	r4, #1
 80184c0:	42a3      	cmp	r3, r4
 80184c2:	d890      	bhi.n	80183e6 <rmw_wait+0x13a>
 80184c4:	e79e      	b.n	8018404 <rmw_wait+0x158>
 80184c6:	e9d8 3200 	ldrd	r3, r2, [r8]
 80184ca:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 80184ce:	3401      	adds	r4, #1
 80184d0:	429c      	cmp	r4, r3
 80184d2:	d39e      	bcc.n	8018412 <rmw_wait+0x166>
 80184d4:	e7ac      	b.n	8018430 <rmw_wait+0x184>
 80184d6:	2b00      	cmp	r3, #0
 80184d8:	f47f aef3 	bne.w	80182c2 <rmw_wait+0x16>
 80184dc:	2800      	cmp	r0, #0
 80184de:	f47f aef0 	bne.w	80182c2 <rmw_wait+0x16>
 80184e2:	2900      	cmp	r1, #0
 80184e4:	f47f aeed 	bne.w	80182c2 <rmw_wait+0x16>
 80184e8:	e7d7      	b.n	801849a <rmw_wait+0x1ee>
 80184ea:	4639      	mov	r1, r7
 80184ec:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80184f0:	f7f9 fc00 	bl	8011cf4 <uxr_run_session_until_data>
 80184f4:	6864      	ldr	r4, [r4, #4]
 80184f6:	2c00      	cmp	r4, #0
 80184f8:	f47f af5f 	bne.w	80183ba <rmw_wait+0x10e>
 80184fc:	e768      	b.n	80183d0 <rmw_wait+0x124>
 80184fe:	f1b8 0f00 	cmp.w	r8, #0
 8018502:	d032      	beq.n	801856a <rmw_wait+0x2be>
 8018504:	f8d8 3000 	ldr.w	r3, [r8]
 8018508:	2b00      	cmp	r3, #0
 801850a:	d181      	bne.n	8018410 <rmw_wait+0x164>
 801850c:	461f      	mov	r7, r3
 801850e:	2d00      	cmp	r5, #0
 8018510:	d18f      	bne.n	8018432 <rmw_wait+0x186>
 8018512:	462f      	mov	r7, r5
 8018514:	2e00      	cmp	r6, #0
 8018516:	d1a9      	bne.n	801846c <rmw_wait+0x1c0>
 8018518:	2002      	movs	r0, #2
 801851a:	b009      	add	sp, #36	@ 0x24
 801851c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018520:	2e00      	cmp	r6, #0
 8018522:	d0ba      	beq.n	801849a <rmw_wait+0x1ee>
 8018524:	6834      	ldr	r4, [r6, #0]
 8018526:	2701      	movs	r7, #1
 8018528:	2c00      	cmp	r4, #0
 801852a:	d1a1      	bne.n	8018470 <rmw_wait+0x1c4>
 801852c:	e7b5      	b.n	801849a <rmw_wait+0x1ee>
 801852e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8018532:	f7ff f9d5 	bl	80178e0 <rmw_time_total_nsec>
 8018536:	2300      	movs	r3, #0
 8018538:	4a13      	ldr	r2, [pc, #76]	@ (8018588 <rmw_wait+0x2dc>)
 801853a:	f7e8 fb95 	bl	8000c68 <__aeabi_uldivmod>
 801853e:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 8018542:	f171 0300 	sbcs.w	r3, r1, #0
 8018546:	4607      	mov	r7, r0
 8018548:	bfa8      	it	ge
 801854a:	f06f 4700 	mvnge.w	r7, #2147483648	@ 0x80000000
 801854e:	e6c9      	b.n	80182e4 <rmw_wait+0x38>
 8018550:	f1b8 0f00 	cmp.w	r8, #0
 8018554:	d009      	beq.n	801856a <rmw_wait+0x2be>
 8018556:	f8d8 3000 	ldr.w	r3, [r8]
 801855a:	464f      	mov	r7, r9
 801855c:	2b00      	cmp	r3, #0
 801855e:	f47f af57 	bne.w	8018410 <rmw_wait+0x164>
 8018562:	2d00      	cmp	r5, #0
 8018564:	f47f af65 	bne.w	8018432 <rmw_wait+0x186>
 8018568:	e7d3      	b.n	8018512 <rmw_wait+0x266>
 801856a:	b17d      	cbz	r5, 801858c <rmw_wait+0x2e0>
 801856c:	682b      	ldr	r3, [r5, #0]
 801856e:	4647      	mov	r7, r8
 8018570:	2b00      	cmp	r3, #0
 8018572:	f47f af60 	bne.w	8018436 <rmw_wait+0x18a>
 8018576:	2e00      	cmp	r6, #0
 8018578:	f47f af78 	bne.w	801846c <rmw_wait+0x1c0>
 801857c:	e7cc      	b.n	8018518 <rmw_wait+0x26c>
 801857e:	bf00      	nop
 8018580:	0801bab8 	.word	0x0801bab8
 8018584:	2000b97c 	.word	0x2000b97c
 8018588:	000f4240 	.word	0x000f4240
 801858c:	2e00      	cmp	r6, #0
 801858e:	d0c3      	beq.n	8018518 <rmw_wait+0x26c>
 8018590:	6834      	ldr	r4, [r6, #0]
 8018592:	462f      	mov	r7, r5
 8018594:	2c00      	cmp	r4, #0
 8018596:	f47f af6b 	bne.w	8018470 <rmw_wait+0x1c4>
 801859a:	e7bd      	b.n	8018518 <rmw_wait+0x26c>

0801859c <rmw_create_wait_set>:
 801859c:	b508      	push	{r3, lr}
 801859e:	4803      	ldr	r0, [pc, #12]	@ (80185ac <rmw_create_wait_set+0x10>)
 80185a0:	f7ff fbfe 	bl	8017da0 <get_memory>
 80185a4:	b108      	cbz	r0, 80185aa <rmw_create_wait_set+0xe>
 80185a6:	6880      	ldr	r0, [r0, #8]
 80185a8:	3010      	adds	r0, #16
 80185aa:	bd08      	pop	{r3, pc}
 80185ac:	2000b9bc 	.word	0x2000b9bc

080185b0 <rmw_destroy_wait_set>:
 80185b0:	b508      	push	{r3, lr}
 80185b2:	4b08      	ldr	r3, [pc, #32]	@ (80185d4 <rmw_destroy_wait_set+0x24>)
 80185b4:	6819      	ldr	r1, [r3, #0]
 80185b6:	b911      	cbnz	r1, 80185be <rmw_destroy_wait_set+0xe>
 80185b8:	e00a      	b.n	80185d0 <rmw_destroy_wait_set+0x20>
 80185ba:	6849      	ldr	r1, [r1, #4]
 80185bc:	b141      	cbz	r1, 80185d0 <rmw_destroy_wait_set+0x20>
 80185be:	688b      	ldr	r3, [r1, #8]
 80185c0:	3310      	adds	r3, #16
 80185c2:	4298      	cmp	r0, r3
 80185c4:	d1f9      	bne.n	80185ba <rmw_destroy_wait_set+0xa>
 80185c6:	4803      	ldr	r0, [pc, #12]	@ (80185d4 <rmw_destroy_wait_set+0x24>)
 80185c8:	f7ff fbfa 	bl	8017dc0 <put_memory>
 80185cc:	2000      	movs	r0, #0
 80185ce:	bd08      	pop	{r3, pc}
 80185d0:	2001      	movs	r0, #1
 80185d2:	bd08      	pop	{r3, pc}
 80185d4:	2000b9bc 	.word	0x2000b9bc

080185d8 <sensor_msgs__msg__Imu__init>:
 80185d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80185dc:	4605      	mov	r5, r0
 80185de:	b3c0      	cbz	r0, 8018652 <sensor_msgs__msg__Imu__init+0x7a>
 80185e0:	f000 f864 	bl	80186ac <std_msgs__msg__Header__init>
 80185e4:	4604      	mov	r4, r0
 80185e6:	b310      	cbz	r0, 801862e <sensor_msgs__msg__Imu__init+0x56>
 80185e8:	f105 0618 	add.w	r6, r5, #24
 80185ec:	4630      	mov	r0, r6
 80185ee:	f000 f8b3 	bl	8018758 <geometry_msgs__msg__Quaternion__init>
 80185f2:	4604      	mov	r4, r0
 80185f4:	2800      	cmp	r0, #0
 80185f6:	d040      	beq.n	801867a <sensor_msgs__msg__Imu__init+0xa2>
 80185f8:	f105 0780 	add.w	r7, r5, #128	@ 0x80
 80185fc:	4638      	mov	r0, r7
 80185fe:	f7f7 ffd9 	bl	80105b4 <geometry_msgs__msg__Vector3__init>
 8018602:	4604      	mov	r4, r0
 8018604:	b348      	cbz	r0, 801865a <sensor_msgs__msg__Imu__init+0x82>
 8018606:	f105 08e0 	add.w	r8, r5, #224	@ 0xe0
 801860a:	4640      	mov	r0, r8
 801860c:	f7f7 ffd2 	bl	80105b4 <geometry_msgs__msg__Vector3__init>
 8018610:	4604      	mov	r4, r0
 8018612:	b9d8      	cbnz	r0, 801864c <sensor_msgs__msg__Imu__init+0x74>
 8018614:	4628      	mov	r0, r5
 8018616:	f000 f86d 	bl	80186f4 <std_msgs__msg__Header__fini>
 801861a:	4630      	mov	r0, r6
 801861c:	f000 f8b0 	bl	8018780 <geometry_msgs__msg__Quaternion__fini>
 8018620:	4638      	mov	r0, r7
 8018622:	f7f7 ffcb 	bl	80105bc <geometry_msgs__msg__Vector3__fini>
 8018626:	4640      	mov	r0, r8
 8018628:	f7f7 ffc8 	bl	80105bc <geometry_msgs__msg__Vector3__fini>
 801862c:	e00e      	b.n	801864c <sensor_msgs__msg__Imu__init+0x74>
 801862e:	4628      	mov	r0, r5
 8018630:	f000 f860 	bl	80186f4 <std_msgs__msg__Header__fini>
 8018634:	f105 0018 	add.w	r0, r5, #24
 8018638:	f000 f8a2 	bl	8018780 <geometry_msgs__msg__Quaternion__fini>
 801863c:	f105 0080 	add.w	r0, r5, #128	@ 0x80
 8018640:	f7f7 ffbc 	bl	80105bc <geometry_msgs__msg__Vector3__fini>
 8018644:	f105 00e0 	add.w	r0, r5, #224	@ 0xe0
 8018648:	f7f7 ffb8 	bl	80105bc <geometry_msgs__msg__Vector3__fini>
 801864c:	4620      	mov	r0, r4
 801864e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018652:	4604      	mov	r4, r0
 8018654:	4620      	mov	r0, r4
 8018656:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801865a:	4628      	mov	r0, r5
 801865c:	f000 f84a 	bl	80186f4 <std_msgs__msg__Header__fini>
 8018660:	4630      	mov	r0, r6
 8018662:	f000 f88d 	bl	8018780 <geometry_msgs__msg__Quaternion__fini>
 8018666:	4638      	mov	r0, r7
 8018668:	f7f7 ffa8 	bl	80105bc <geometry_msgs__msg__Vector3__fini>
 801866c:	f105 00e0 	add.w	r0, r5, #224	@ 0xe0
 8018670:	f7f7 ffa4 	bl	80105bc <geometry_msgs__msg__Vector3__fini>
 8018674:	4620      	mov	r0, r4
 8018676:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801867a:	4628      	mov	r0, r5
 801867c:	f000 f83a 	bl	80186f4 <std_msgs__msg__Header__fini>
 8018680:	4630      	mov	r0, r6
 8018682:	e7d9      	b.n	8018638 <sensor_msgs__msg__Imu__init+0x60>

08018684 <sensor_msgs__msg__Imu__fini>:
 8018684:	b188      	cbz	r0, 80186aa <sensor_msgs__msg__Imu__fini+0x26>
 8018686:	b510      	push	{r4, lr}
 8018688:	4604      	mov	r4, r0
 801868a:	f000 f833 	bl	80186f4 <std_msgs__msg__Header__fini>
 801868e:	f104 0018 	add.w	r0, r4, #24
 8018692:	f000 f875 	bl	8018780 <geometry_msgs__msg__Quaternion__fini>
 8018696:	f104 0080 	add.w	r0, r4, #128	@ 0x80
 801869a:	f7f7 ff8f 	bl	80105bc <geometry_msgs__msg__Vector3__fini>
 801869e:	f104 00e0 	add.w	r0, r4, #224	@ 0xe0
 80186a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80186a6:	f7f7 bf89 	b.w	80105bc <geometry_msgs__msg__Vector3__fini>
 80186aa:	4770      	bx	lr

080186ac <std_msgs__msg__Header__init>:
 80186ac:	b570      	push	{r4, r5, r6, lr}
 80186ae:	4605      	mov	r5, r0
 80186b0:	b1a8      	cbz	r0, 80186de <std_msgs__msg__Header__init+0x32>
 80186b2:	f000 f849 	bl	8018748 <builtin_interfaces__msg__Time__init>
 80186b6:	4604      	mov	r4, r0
 80186b8:	b140      	cbz	r0, 80186cc <std_msgs__msg__Header__init+0x20>
 80186ba:	f105 0608 	add.w	r6, r5, #8
 80186be:	4630      	mov	r0, r6
 80186c0:	f001 f990 	bl	80199e4 <rosidl_runtime_c__String__init>
 80186c4:	4604      	mov	r4, r0
 80186c6:	b168      	cbz	r0, 80186e4 <std_msgs__msg__Header__init+0x38>
 80186c8:	4620      	mov	r0, r4
 80186ca:	bd70      	pop	{r4, r5, r6, pc}
 80186cc:	4628      	mov	r0, r5
 80186ce:	f000 f83f 	bl	8018750 <builtin_interfaces__msg__Time__fini>
 80186d2:	f105 0008 	add.w	r0, r5, #8
 80186d6:	f001 f99b 	bl	8019a10 <rosidl_runtime_c__String__fini>
 80186da:	4620      	mov	r0, r4
 80186dc:	bd70      	pop	{r4, r5, r6, pc}
 80186de:	4604      	mov	r4, r0
 80186e0:	4620      	mov	r0, r4
 80186e2:	bd70      	pop	{r4, r5, r6, pc}
 80186e4:	4628      	mov	r0, r5
 80186e6:	f000 f833 	bl	8018750 <builtin_interfaces__msg__Time__fini>
 80186ea:	4630      	mov	r0, r6
 80186ec:	f001 f990 	bl	8019a10 <rosidl_runtime_c__String__fini>
 80186f0:	e7ea      	b.n	80186c8 <std_msgs__msg__Header__init+0x1c>
 80186f2:	bf00      	nop

080186f4 <std_msgs__msg__Header__fini>:
 80186f4:	b148      	cbz	r0, 801870a <std_msgs__msg__Header__fini+0x16>
 80186f6:	b510      	push	{r4, lr}
 80186f8:	4604      	mov	r4, r0
 80186fa:	f000 f829 	bl	8018750 <builtin_interfaces__msg__Time__fini>
 80186fe:	f104 0008 	add.w	r0, r4, #8
 8018702:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018706:	f001 b983 	b.w	8019a10 <rosidl_runtime_c__String__fini>
 801870a:	4770      	bx	lr

0801870c <std_srvs__srv__SetBool_Request__init>:
 801870c:	3800      	subs	r0, #0
 801870e:	bf18      	it	ne
 8018710:	2001      	movne	r0, #1
 8018712:	4770      	bx	lr

08018714 <std_srvs__srv__SetBool_Request__fini>:
 8018714:	4770      	bx	lr
 8018716:	bf00      	nop

08018718 <std_srvs__srv__SetBool_Response__init>:
 8018718:	b538      	push	{r3, r4, r5, lr}
 801871a:	b138      	cbz	r0, 801872c <std_srvs__srv__SetBool_Response__init+0x14>
 801871c:	1d05      	adds	r5, r0, #4
 801871e:	4628      	mov	r0, r5
 8018720:	f001 f960 	bl	80199e4 <rosidl_runtime_c__String__init>
 8018724:	4604      	mov	r4, r0
 8018726:	b120      	cbz	r0, 8018732 <std_srvs__srv__SetBool_Response__init+0x1a>
 8018728:	4620      	mov	r0, r4
 801872a:	bd38      	pop	{r3, r4, r5, pc}
 801872c:	4604      	mov	r4, r0
 801872e:	4620      	mov	r0, r4
 8018730:	bd38      	pop	{r3, r4, r5, pc}
 8018732:	4628      	mov	r0, r5
 8018734:	f001 f96c 	bl	8019a10 <rosidl_runtime_c__String__fini>
 8018738:	4620      	mov	r0, r4
 801873a:	bd38      	pop	{r3, r4, r5, pc}

0801873c <std_srvs__srv__SetBool_Response__fini>:
 801873c:	b110      	cbz	r0, 8018744 <std_srvs__srv__SetBool_Response__fini+0x8>
 801873e:	3004      	adds	r0, #4
 8018740:	f001 b966 	b.w	8019a10 <rosidl_runtime_c__String__fini>
 8018744:	4770      	bx	lr
 8018746:	bf00      	nop

08018748 <builtin_interfaces__msg__Time__init>:
 8018748:	3800      	subs	r0, #0
 801874a:	bf18      	it	ne
 801874c:	2001      	movne	r0, #1
 801874e:	4770      	bx	lr

08018750 <builtin_interfaces__msg__Time__fini>:
 8018750:	4770      	bx	lr
 8018752:	bf00      	nop
 8018754:	0000      	movs	r0, r0
	...

08018758 <geometry_msgs__msg__Quaternion__init>:
 8018758:	b160      	cbz	r0, 8018774 <geometry_msgs__msg__Quaternion__init+0x1c>
 801875a:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 8018778 <geometry_msgs__msg__Quaternion__init+0x20>
 801875e:	2200      	movs	r2, #0
 8018760:	2300      	movs	r3, #0
 8018762:	e9c0 2300 	strd	r2, r3, [r0]
 8018766:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801876a:	e9c0 2304 	strd	r2, r3, [r0, #16]
 801876e:	ed80 7b06 	vstr	d7, [r0, #24]
 8018772:	2001      	movs	r0, #1
 8018774:	4770      	bx	lr
 8018776:	bf00      	nop
 8018778:	00000000 	.word	0x00000000
 801877c:	3ff00000 	.word	0x3ff00000

08018780 <geometry_msgs__msg__Quaternion__fini>:
 8018780:	4770      	bx	lr
 8018782:	bf00      	nop

08018784 <ucdr_serialize_string>:
 8018784:	b510      	push	{r4, lr}
 8018786:	b082      	sub	sp, #8
 8018788:	4604      	mov	r4, r0
 801878a:	4608      	mov	r0, r1
 801878c:	9101      	str	r1, [sp, #4]
 801878e:	f7e7 fd51 	bl	8000234 <strlen>
 8018792:	9901      	ldr	r1, [sp, #4]
 8018794:	1c42      	adds	r2, r0, #1
 8018796:	4620      	mov	r0, r4
 8018798:	b002      	add	sp, #8
 801879a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801879e:	f7f8 b9cb 	b.w	8010b38 <ucdr_serialize_sequence_char>
 80187a2:	bf00      	nop

080187a4 <ucdr_deserialize_string>:
 80187a4:	b500      	push	{lr}
 80187a6:	b083      	sub	sp, #12
 80187a8:	ab01      	add	r3, sp, #4
 80187aa:	f7f8 f9d7 	bl	8010b5c <ucdr_deserialize_sequence_char>
 80187ae:	b003      	add	sp, #12
 80187b0:	f85d fb04 	ldr.w	pc, [sp], #4

080187b4 <uxr_init_input_best_effort_stream>:
 80187b4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80187b8:	8003      	strh	r3, [r0, #0]
 80187ba:	4770      	bx	lr

080187bc <uxr_reset_input_best_effort_stream>:
 80187bc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80187c0:	8003      	strh	r3, [r0, #0]
 80187c2:	4770      	bx	lr

080187c4 <uxr_receive_best_effort_message>:
 80187c4:	b538      	push	{r3, r4, r5, lr}
 80187c6:	4604      	mov	r4, r0
 80187c8:	8800      	ldrh	r0, [r0, #0]
 80187ca:	460d      	mov	r5, r1
 80187cc:	f000 fd42 	bl	8019254 <uxr_seq_num_cmp>
 80187d0:	4603      	mov	r3, r0
 80187d2:	2b00      	cmp	r3, #0
 80187d4:	ea4f 70d0 	mov.w	r0, r0, lsr #31
 80187d8:	bfb8      	it	lt
 80187da:	8025      	strhlt	r5, [r4, #0]
 80187dc:	bd38      	pop	{r3, r4, r5, pc}
 80187de:	bf00      	nop

080187e0 <on_full_input_buffer>:
 80187e0:	b570      	push	{r4, r5, r6, lr}
 80187e2:	4605      	mov	r5, r0
 80187e4:	460c      	mov	r4, r1
 80187e6:	682b      	ldr	r3, [r5, #0]
 80187e8:	6809      	ldr	r1, [r1, #0]
 80187ea:	8920      	ldrh	r0, [r4, #8]
 80187ec:	6862      	ldr	r2, [r4, #4]
 80187ee:	fbb2 f2f0 	udiv	r2, r2, r0
 80187f2:	eba3 0c01 	sub.w	ip, r3, r1
 80187f6:	fbbc fcf2 	udiv	ip, ip, r2
 80187fa:	f10c 0c01 	add.w	ip, ip, #1
 80187fe:	fa1f f38c 	uxth.w	r3, ip
 8018802:	fbb3 f6f0 	udiv	r6, r3, r0
 8018806:	fb00 3316 	mls	r3, r0, r6, r3
 801880a:	b29b      	uxth	r3, r3
 801880c:	fb02 f303 	mul.w	r3, r2, r3
 8018810:	1d18      	adds	r0, r3, #4
 8018812:	4408      	add	r0, r1
 8018814:	7d26      	ldrb	r6, [r4, #20]
 8018816:	f850 2c04 	ldr.w	r2, [r0, #-4]
 801881a:	b116      	cbz	r6, 8018822 <on_full_input_buffer+0x42>
 801881c:	2600      	movs	r6, #0
 801881e:	f840 6c04 	str.w	r6, [r0, #-4]
 8018822:	2a03      	cmp	r2, #3
 8018824:	d801      	bhi.n	801882a <on_full_input_buffer+0x4a>
 8018826:	2001      	movs	r0, #1
 8018828:	bd70      	pop	{r4, r5, r6, pc}
 801882a:	3308      	adds	r3, #8
 801882c:	4419      	add	r1, r3
 801882e:	4628      	mov	r0, r5
 8018830:	692b      	ldr	r3, [r5, #16]
 8018832:	3a04      	subs	r2, #4
 8018834:	f7f4 fc40 	bl	800d0b8 <ucdr_init_buffer_origin>
 8018838:	4628      	mov	r0, r5
 801883a:	4903      	ldr	r1, [pc, #12]	@ (8018848 <on_full_input_buffer+0x68>)
 801883c:	4622      	mov	r2, r4
 801883e:	f7f4 fc17 	bl	800d070 <ucdr_set_on_full_buffer_callback>
 8018842:	2000      	movs	r0, #0
 8018844:	bd70      	pop	{r4, r5, r6, pc}
 8018846:	bf00      	nop
 8018848:	080187e1 	.word	0x080187e1

0801884c <uxr_init_input_reliable_stream>:
 801884c:	b500      	push	{lr}
 801884e:	e9c0 1200 	strd	r1, r2, [r0]
 8018852:	f04f 0e00 	mov.w	lr, #0
 8018856:	9a01      	ldr	r2, [sp, #4]
 8018858:	8103      	strh	r3, [r0, #8]
 801885a:	6102      	str	r2, [r0, #16]
 801885c:	f880 e014 	strb.w	lr, [r0, #20]
 8018860:	b1d3      	cbz	r3, 8018898 <uxr_init_input_reliable_stream+0x4c>
 8018862:	f8c1 e000 	str.w	lr, [r1]
 8018866:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 801886a:	f1bc 0f01 	cmp.w	ip, #1
 801886e:	d913      	bls.n	8018898 <uxr_init_input_reliable_stream+0x4c>
 8018870:	2301      	movs	r3, #1
 8018872:	fbb3 f1fc 	udiv	r1, r3, ip
 8018876:	fb0c 3111 	mls	r1, ip, r1, r3
 801887a:	b289      	uxth	r1, r1
 801887c:	6842      	ldr	r2, [r0, #4]
 801887e:	fbb2 f2fc 	udiv	r2, r2, ip
 8018882:	fb01 f202 	mul.w	r2, r1, r2
 8018886:	6801      	ldr	r1, [r0, #0]
 8018888:	f841 e002 	str.w	lr, [r1, r2]
 801888c:	3301      	adds	r3, #1
 801888e:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8018892:	b29b      	uxth	r3, r3
 8018894:	459c      	cmp	ip, r3
 8018896:	d8ec      	bhi.n	8018872 <uxr_init_input_reliable_stream+0x26>
 8018898:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801889c:	60c3      	str	r3, [r0, #12]
 801889e:	f85d fb04 	ldr.w	pc, [sp], #4
 80188a2:	bf00      	nop

080188a4 <uxr_reset_input_reliable_stream>:
 80188a4:	8901      	ldrh	r1, [r0, #8]
 80188a6:	b1e9      	cbz	r1, 80188e4 <uxr_reset_input_reliable_stream+0x40>
 80188a8:	f04f 0c00 	mov.w	ip, #0
 80188ac:	b500      	push	{lr}
 80188ae:	4663      	mov	r3, ip
 80188b0:	46e6      	mov	lr, ip
 80188b2:	fbb3 f2f1 	udiv	r2, r3, r1
 80188b6:	fb01 3312 	mls	r3, r1, r2, r3
 80188ba:	b29b      	uxth	r3, r3
 80188bc:	6842      	ldr	r2, [r0, #4]
 80188be:	fbb2 f2f1 	udiv	r2, r2, r1
 80188c2:	fb02 f303 	mul.w	r3, r2, r3
 80188c6:	6802      	ldr	r2, [r0, #0]
 80188c8:	f842 e003 	str.w	lr, [r2, r3]
 80188cc:	f10c 0c01 	add.w	ip, ip, #1
 80188d0:	8901      	ldrh	r1, [r0, #8]
 80188d2:	fa1f f38c 	uxth.w	r3, ip
 80188d6:	4299      	cmp	r1, r3
 80188d8:	d8eb      	bhi.n	80188b2 <uxr_reset_input_reliable_stream+0xe>
 80188da:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80188de:	60c3      	str	r3, [r0, #12]
 80188e0:	f85d fb04 	ldr.w	pc, [sp], #4
 80188e4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80188e8:	60c3      	str	r3, [r0, #12]
 80188ea:	4770      	bx	lr

080188ec <uxr_receive_reliable_message>:
 80188ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80188f0:	4604      	mov	r4, r0
 80188f2:	460d      	mov	r5, r1
 80188f4:	8901      	ldrh	r1, [r0, #8]
 80188f6:	8980      	ldrh	r0, [r0, #12]
 80188f8:	4690      	mov	r8, r2
 80188fa:	461f      	mov	r7, r3
 80188fc:	f000 fca2 	bl	8019244 <uxr_seq_num_add>
 8018900:	4629      	mov	r1, r5
 8018902:	4606      	mov	r6, r0
 8018904:	89a0      	ldrh	r0, [r4, #12]
 8018906:	f000 fca5 	bl	8019254 <uxr_seq_num_cmp>
 801890a:	2800      	cmp	r0, #0
 801890c:	db0a      	blt.n	8018924 <uxr_receive_reliable_message+0x38>
 801890e:	2600      	movs	r6, #0
 8018910:	89e0      	ldrh	r0, [r4, #14]
 8018912:	4629      	mov	r1, r5
 8018914:	f000 fc9e 	bl	8019254 <uxr_seq_num_cmp>
 8018918:	2800      	cmp	r0, #0
 801891a:	da00      	bge.n	801891e <uxr_receive_reliable_message+0x32>
 801891c:	81e5      	strh	r5, [r4, #14]
 801891e:	4630      	mov	r0, r6
 8018920:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018924:	4630      	mov	r0, r6
 8018926:	4629      	mov	r1, r5
 8018928:	f000 fc94 	bl	8019254 <uxr_seq_num_cmp>
 801892c:	2800      	cmp	r0, #0
 801892e:	dbee      	blt.n	801890e <uxr_receive_reliable_message+0x22>
 8018930:	6923      	ldr	r3, [r4, #16]
 8018932:	4640      	mov	r0, r8
 8018934:	4798      	blx	r3
 8018936:	2101      	movs	r1, #1
 8018938:	4681      	mov	r9, r0
 801893a:	89a0      	ldrh	r0, [r4, #12]
 801893c:	f000 fc82 	bl	8019244 <uxr_seq_num_add>
 8018940:	f1b9 0f00 	cmp.w	r9, #0
 8018944:	d101      	bne.n	801894a <uxr_receive_reliable_message+0x5e>
 8018946:	4285      	cmp	r5, r0
 8018948:	d047      	beq.n	80189da <uxr_receive_reliable_message+0xee>
 801894a:	8922      	ldrh	r2, [r4, #8]
 801894c:	fbb5 f0f2 	udiv	r0, r5, r2
 8018950:	fb02 5010 	mls	r0, r2, r0, r5
 8018954:	b280      	uxth	r0, r0
 8018956:	6863      	ldr	r3, [r4, #4]
 8018958:	fbb3 f3f2 	udiv	r3, r3, r2
 801895c:	fb00 f303 	mul.w	r3, r0, r3
 8018960:	6820      	ldr	r0, [r4, #0]
 8018962:	3304      	adds	r3, #4
 8018964:	4418      	add	r0, r3
 8018966:	f850 3c04 	ldr.w	r3, [r0, #-4]
 801896a:	2b00      	cmp	r3, #0
 801896c:	d1cf      	bne.n	801890e <uxr_receive_reliable_message+0x22>
 801896e:	4641      	mov	r1, r8
 8018970:	463a      	mov	r2, r7
 8018972:	f001 fe48 	bl	801a606 <memcpy>
 8018976:	8921      	ldrh	r1, [r4, #8]
 8018978:	fbb5 f2f1 	udiv	r2, r5, r1
 801897c:	fb01 5212 	mls	r2, r1, r2, r5
 8018980:	b292      	uxth	r2, r2
 8018982:	6863      	ldr	r3, [r4, #4]
 8018984:	fbb3 f3f1 	udiv	r3, r3, r1
 8018988:	fb02 f303 	mul.w	r3, r2, r3
 801898c:	6822      	ldr	r2, [r4, #0]
 801898e:	50d7      	str	r7, [r2, r3]
 8018990:	9a08      	ldr	r2, [sp, #32]
 8018992:	2301      	movs	r3, #1
 8018994:	7013      	strb	r3, [r2, #0]
 8018996:	f1b9 0f00 	cmp.w	r9, #0
 801899a:	d0b8      	beq.n	801890e <uxr_receive_reliable_message+0x22>
 801899c:	89a6      	ldrh	r6, [r4, #12]
 801899e:	4630      	mov	r0, r6
 80189a0:	2101      	movs	r1, #1
 80189a2:	f000 fc4f 	bl	8019244 <uxr_seq_num_add>
 80189a6:	8922      	ldrh	r2, [r4, #8]
 80189a8:	6863      	ldr	r3, [r4, #4]
 80189aa:	fbb3 f3f2 	udiv	r3, r3, r2
 80189ae:	4606      	mov	r6, r0
 80189b0:	fbb0 f0f2 	udiv	r0, r0, r2
 80189b4:	fb02 6010 	mls	r0, r2, r0, r6
 80189b8:	b280      	uxth	r0, r0
 80189ba:	fb00 f303 	mul.w	r3, r0, r3
 80189be:	6820      	ldr	r0, [r4, #0]
 80189c0:	3304      	adds	r3, #4
 80189c2:	4418      	add	r0, r3
 80189c4:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80189c8:	2b00      	cmp	r3, #0
 80189ca:	d0a0      	beq.n	801890e <uxr_receive_reliable_message+0x22>
 80189cc:	6923      	ldr	r3, [r4, #16]
 80189ce:	4798      	blx	r3
 80189d0:	2802      	cmp	r0, #2
 80189d2:	d008      	beq.n	80189e6 <uxr_receive_reliable_message+0xfa>
 80189d4:	2801      	cmp	r0, #1
 80189d6:	d0e2      	beq.n	801899e <uxr_receive_reliable_message+0xb2>
 80189d8:	e799      	b.n	801890e <uxr_receive_reliable_message+0x22>
 80189da:	9b08      	ldr	r3, [sp, #32]
 80189dc:	81a5      	strh	r5, [r4, #12]
 80189de:	2601      	movs	r6, #1
 80189e0:	f883 9000 	strb.w	r9, [r3]
 80189e4:	e794      	b.n	8018910 <uxr_receive_reliable_message+0x24>
 80189e6:	2601      	movs	r6, #1
 80189e8:	e792      	b.n	8018910 <uxr_receive_reliable_message+0x24>
 80189ea:	bf00      	nop

080189ec <uxr_next_input_reliable_buffer_available>:
 80189ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80189f0:	4604      	mov	r4, r0
 80189f2:	460f      	mov	r7, r1
 80189f4:	8980      	ldrh	r0, [r0, #12]
 80189f6:	2101      	movs	r1, #1
 80189f8:	4690      	mov	r8, r2
 80189fa:	f000 fc23 	bl	8019244 <uxr_seq_num_add>
 80189fe:	8922      	ldrh	r2, [r4, #8]
 8018a00:	fbb0 f6f2 	udiv	r6, r0, r2
 8018a04:	fb02 0616 	mls	r6, r2, r6, r0
 8018a08:	b2b6      	uxth	r6, r6
 8018a0a:	6863      	ldr	r3, [r4, #4]
 8018a0c:	fbb3 f3f2 	udiv	r3, r3, r2
 8018a10:	fb06 f303 	mul.w	r3, r6, r3
 8018a14:	6826      	ldr	r6, [r4, #0]
 8018a16:	3304      	adds	r3, #4
 8018a18:	441e      	add	r6, r3
 8018a1a:	f856 9c04 	ldr.w	r9, [r6, #-4]
 8018a1e:	f1b9 0f00 	cmp.w	r9, #0
 8018a22:	d023      	beq.n	8018a6c <uxr_next_input_reliable_buffer_available+0x80>
 8018a24:	6923      	ldr	r3, [r4, #16]
 8018a26:	4605      	mov	r5, r0
 8018a28:	4630      	mov	r0, r6
 8018a2a:	4798      	blx	r3
 8018a2c:	4682      	mov	sl, r0
 8018a2e:	b300      	cbz	r0, 8018a72 <uxr_next_input_reliable_buffer_available+0x86>
 8018a30:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
 8018a34:	2101      	movs	r1, #1
 8018a36:	4650      	mov	r0, sl
 8018a38:	f000 fc04 	bl	8019244 <uxr_seq_num_add>
 8018a3c:	8921      	ldrh	r1, [r4, #8]
 8018a3e:	fbb0 f2f1 	udiv	r2, r0, r1
 8018a42:	4682      	mov	sl, r0
 8018a44:	fb01 0212 	mls	r2, r1, r2, r0
 8018a48:	e9d4 0300 	ldrd	r0, r3, [r4]
 8018a4c:	b292      	uxth	r2, r2
 8018a4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8018a52:	fb02 f303 	mul.w	r3, r2, r3
 8018a56:	3304      	adds	r3, #4
 8018a58:	4418      	add	r0, r3
 8018a5a:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8018a5e:	b12b      	cbz	r3, 8018a6c <uxr_next_input_reliable_buffer_available+0x80>
 8018a60:	6923      	ldr	r3, [r4, #16]
 8018a62:	4798      	blx	r3
 8018a64:	2802      	cmp	r0, #2
 8018a66:	d01b      	beq.n	8018aa0 <uxr_next_input_reliable_buffer_available+0xb4>
 8018a68:	2801      	cmp	r0, #1
 8018a6a:	d0e3      	beq.n	8018a34 <uxr_next_input_reliable_buffer_available+0x48>
 8018a6c:	2000      	movs	r0, #0
 8018a6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018a72:	464a      	mov	r2, r9
 8018a74:	4631      	mov	r1, r6
 8018a76:	4638      	mov	r0, r7
 8018a78:	f7f4 fb26 	bl	800d0c8 <ucdr_init_buffer>
 8018a7c:	8921      	ldrh	r1, [r4, #8]
 8018a7e:	fbb5 f2f1 	udiv	r2, r5, r1
 8018a82:	fb01 5212 	mls	r2, r1, r2, r5
 8018a86:	b292      	uxth	r2, r2
 8018a88:	6863      	ldr	r3, [r4, #4]
 8018a8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8018a8e:	fb02 f303 	mul.w	r3, r2, r3
 8018a92:	6822      	ldr	r2, [r4, #0]
 8018a94:	f842 a003 	str.w	sl, [r2, r3]
 8018a98:	2001      	movs	r0, #1
 8018a9a:	81a5      	strh	r5, [r4, #12]
 8018a9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018aa0:	8920      	ldrh	r0, [r4, #8]
 8018aa2:	fbb5 f3f0 	udiv	r3, r5, r0
 8018aa6:	fb00 5513 	mls	r5, r0, r3, r5
 8018aaa:	b2ad      	uxth	r5, r5
 8018aac:	6863      	ldr	r3, [r4, #4]
 8018aae:	fbb3 f3f0 	udiv	r3, r3, r0
 8018ab2:	fb03 f505 	mul.w	r5, r3, r5
 8018ab6:	6823      	ldr	r3, [r4, #0]
 8018ab8:	2000      	movs	r0, #0
 8018aba:	5158      	str	r0, [r3, r5]
 8018abc:	eb06 0108 	add.w	r1, r6, r8
 8018ac0:	eba9 0208 	sub.w	r2, r9, r8
 8018ac4:	4638      	mov	r0, r7
 8018ac6:	f7f4 faff 	bl	800d0c8 <ucdr_init_buffer>
 8018aca:	4638      	mov	r0, r7
 8018acc:	4903      	ldr	r1, [pc, #12]	@ (8018adc <uxr_next_input_reliable_buffer_available+0xf0>)
 8018ace:	4622      	mov	r2, r4
 8018ad0:	f7f4 face 	bl	800d070 <ucdr_set_on_full_buffer_callback>
 8018ad4:	f8a4 a00c 	strh.w	sl, [r4, #12]
 8018ad8:	2001      	movs	r0, #1
 8018ada:	e7c8      	b.n	8018a6e <uxr_next_input_reliable_buffer_available+0x82>
 8018adc:	080187e1 	.word	0x080187e1

08018ae0 <uxr_process_heartbeat>:
 8018ae0:	b538      	push	{r3, r4, r5, lr}
 8018ae2:	4611      	mov	r1, r2
 8018ae4:	4604      	mov	r4, r0
 8018ae6:	89c0      	ldrh	r0, [r0, #14]
 8018ae8:	4615      	mov	r5, r2
 8018aea:	f000 fbb3 	bl	8019254 <uxr_seq_num_cmp>
 8018aee:	2800      	cmp	r0, #0
 8018af0:	bfb8      	it	lt
 8018af2:	81e5      	strhlt	r5, [r4, #14]
 8018af4:	bd38      	pop	{r3, r4, r5, pc}
 8018af6:	bf00      	nop

08018af8 <uxr_compute_acknack>:
 8018af8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018afc:	8903      	ldrh	r3, [r0, #8]
 8018afe:	8985      	ldrh	r5, [r0, #12]
 8018b00:	4604      	mov	r4, r0
 8018b02:	460e      	mov	r6, r1
 8018b04:	b1d3      	cbz	r3, 8018b3c <uxr_compute_acknack+0x44>
 8018b06:	4628      	mov	r0, r5
 8018b08:	2701      	movs	r7, #1
 8018b0a:	e003      	b.n	8018b14 <uxr_compute_acknack+0x1c>
 8018b0c:	4567      	cmp	r7, ip
 8018b0e:	d215      	bcs.n	8018b3c <uxr_compute_acknack+0x44>
 8018b10:	89a0      	ldrh	r0, [r4, #12]
 8018b12:	3701      	adds	r7, #1
 8018b14:	b2b9      	uxth	r1, r7
 8018b16:	f000 fb95 	bl	8019244 <uxr_seq_num_add>
 8018b1a:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8018b1e:	fbb0 f3fc 	udiv	r3, r0, ip
 8018b22:	fb0c 0313 	mls	r3, ip, r3, r0
 8018b26:	b29a      	uxth	r2, r3
 8018b28:	e9d4 1300 	ldrd	r1, r3, [r4]
 8018b2c:	fbb3 f3fc 	udiv	r3, r3, ip
 8018b30:	fb02 f303 	mul.w	r3, r2, r3
 8018b34:	58cb      	ldr	r3, [r1, r3]
 8018b36:	2b00      	cmp	r3, #0
 8018b38:	d1e8      	bne.n	8018b0c <uxr_compute_acknack+0x14>
 8018b3a:	4605      	mov	r5, r0
 8018b3c:	8035      	strh	r5, [r6, #0]
 8018b3e:	2101      	movs	r1, #1
 8018b40:	4628      	mov	r0, r5
 8018b42:	89e7      	ldrh	r7, [r4, #14]
 8018b44:	f000 fb82 	bl	801924c <uxr_seq_num_sub>
 8018b48:	4601      	mov	r1, r0
 8018b4a:	4638      	mov	r0, r7
 8018b4c:	f000 fb7e 	bl	801924c <uxr_seq_num_sub>
 8018b50:	4605      	mov	r5, r0
 8018b52:	b318      	cbz	r0, 8018b9c <uxr_compute_acknack+0xa4>
 8018b54:	f04f 0900 	mov.w	r9, #0
 8018b58:	464f      	mov	r7, r9
 8018b5a:	f04f 0801 	mov.w	r8, #1
 8018b5e:	fa1f f189 	uxth.w	r1, r9
 8018b62:	8830      	ldrh	r0, [r6, #0]
 8018b64:	f000 fb6e 	bl	8019244 <uxr_seq_num_add>
 8018b68:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8018b6c:	fbb0 f3fc 	udiv	r3, r0, ip
 8018b70:	e9d4 1200 	ldrd	r1, r2, [r4]
 8018b74:	fb03 001c 	mls	r0, r3, ip, r0
 8018b78:	b283      	uxth	r3, r0
 8018b7a:	fbb2 f2fc 	udiv	r2, r2, ip
 8018b7e:	fb02 f303 	mul.w	r3, r2, r3
 8018b82:	fa08 f209 	lsl.w	r2, r8, r9
 8018b86:	58cb      	ldr	r3, [r1, r3]
 8018b88:	f109 0901 	add.w	r9, r9, #1
 8018b8c:	b90b      	cbnz	r3, 8018b92 <uxr_compute_acknack+0x9a>
 8018b8e:	4317      	orrs	r7, r2
 8018b90:	b2bf      	uxth	r7, r7
 8018b92:	454d      	cmp	r5, r9
 8018b94:	d1e3      	bne.n	8018b5e <uxr_compute_acknack+0x66>
 8018b96:	4638      	mov	r0, r7
 8018b98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018b9c:	4607      	mov	r7, r0
 8018b9e:	4638      	mov	r0, r7
 8018ba0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08018ba4 <uxr_init_output_best_effort_stream>:
 8018ba4:	f64f 7cff 	movw	ip, #65535	@ 0xffff
 8018ba8:	e9c0 3201 	strd	r3, r2, [r0, #4]
 8018bac:	6001      	str	r1, [r0, #0]
 8018bae:	7303      	strb	r3, [r0, #12]
 8018bb0:	f8a0 c00e 	strh.w	ip, [r0, #14]
 8018bb4:	4770      	bx	lr
 8018bb6:	bf00      	nop

08018bb8 <uxr_reset_output_best_effort_stream>:
 8018bb8:	7b02      	ldrb	r2, [r0, #12]
 8018bba:	6042      	str	r2, [r0, #4]
 8018bbc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8018bc0:	81c3      	strh	r3, [r0, #14]
 8018bc2:	4770      	bx	lr

08018bc4 <uxr_prepare_best_effort_buffer_to_write>:
 8018bc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018bc6:	4604      	mov	r4, r0
 8018bc8:	b083      	sub	sp, #12
 8018bca:	6840      	ldr	r0, [r0, #4]
 8018bcc:	460d      	mov	r5, r1
 8018bce:	4616      	mov	r6, r2
 8018bd0:	f7fa fac4 	bl	801315c <uxr_submessage_padding>
 8018bd4:	6863      	ldr	r3, [r4, #4]
 8018bd6:	4418      	add	r0, r3
 8018bd8:	68a3      	ldr	r3, [r4, #8]
 8018bda:	1942      	adds	r2, r0, r5
 8018bdc:	4293      	cmp	r3, r2
 8018bde:	bf2c      	ite	cs
 8018be0:	2701      	movcs	r7, #1
 8018be2:	2700      	movcc	r7, #0
 8018be4:	d202      	bcs.n	8018bec <uxr_prepare_best_effort_buffer_to_write+0x28>
 8018be6:	4638      	mov	r0, r7
 8018be8:	b003      	add	sp, #12
 8018bea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018bec:	9000      	str	r0, [sp, #0]
 8018bee:	6821      	ldr	r1, [r4, #0]
 8018bf0:	4630      	mov	r0, r6
 8018bf2:	2300      	movs	r3, #0
 8018bf4:	f7f4 fa56 	bl	800d0a4 <ucdr_init_buffer_origin_offset>
 8018bf8:	6861      	ldr	r1, [r4, #4]
 8018bfa:	4638      	mov	r0, r7
 8018bfc:	4429      	add	r1, r5
 8018bfe:	6061      	str	r1, [r4, #4]
 8018c00:	b003      	add	sp, #12
 8018c02:	bdf0      	pop	{r4, r5, r6, r7, pc}

08018c04 <uxr_prepare_best_effort_buffer_to_send>:
 8018c04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018c08:	4604      	mov	r4, r0
 8018c0a:	461d      	mov	r5, r3
 8018c0c:	6840      	ldr	r0, [r0, #4]
 8018c0e:	7b23      	ldrb	r3, [r4, #12]
 8018c10:	4298      	cmp	r0, r3
 8018c12:	bf8c      	ite	hi
 8018c14:	2601      	movhi	r6, #1
 8018c16:	2600      	movls	r6, #0
 8018c18:	d802      	bhi.n	8018c20 <uxr_prepare_best_effort_buffer_to_send+0x1c>
 8018c1a:	4630      	mov	r0, r6
 8018c1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018c20:	4688      	mov	r8, r1
 8018c22:	89e0      	ldrh	r0, [r4, #14]
 8018c24:	2101      	movs	r1, #1
 8018c26:	4617      	mov	r7, r2
 8018c28:	f000 fb0c 	bl	8019244 <uxr_seq_num_add>
 8018c2c:	6823      	ldr	r3, [r4, #0]
 8018c2e:	81e0      	strh	r0, [r4, #14]
 8018c30:	8028      	strh	r0, [r5, #0]
 8018c32:	f8c8 3000 	str.w	r3, [r8]
 8018c36:	6863      	ldr	r3, [r4, #4]
 8018c38:	603b      	str	r3, [r7, #0]
 8018c3a:	7b23      	ldrb	r3, [r4, #12]
 8018c3c:	6063      	str	r3, [r4, #4]
 8018c3e:	4630      	mov	r0, r6
 8018c40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08018c44 <on_full_output_buffer>:
 8018c44:	b538      	push	{r3, r4, r5, lr}
 8018c46:	6802      	ldr	r2, [r0, #0]
 8018c48:	460c      	mov	r4, r1
 8018c4a:	6809      	ldr	r1, [r1, #0]
 8018c4c:	8923      	ldrh	r3, [r4, #8]
 8018c4e:	eba2 0c01 	sub.w	ip, r2, r1
 8018c52:	6862      	ldr	r2, [r4, #4]
 8018c54:	fbb2 f2f3 	udiv	r2, r2, r3
 8018c58:	fbbc fcf2 	udiv	ip, ip, r2
 8018c5c:	f10c 0c01 	add.w	ip, ip, #1
 8018c60:	fa1f fc8c 	uxth.w	ip, ip
 8018c64:	fbbc fef3 	udiv	lr, ip, r3
 8018c68:	fb03 c31e 	mls	r3, r3, lr, ip
 8018c6c:	b29b      	uxth	r3, r3
 8018c6e:	fb02 f303 	mul.w	r3, r2, r3
 8018c72:	f894 c00c 	ldrb.w	ip, [r4, #12]
 8018c76:	58ca      	ldr	r2, [r1, r3]
 8018c78:	4463      	add	r3, ip
 8018c7a:	eba2 020c 	sub.w	r2, r2, ip
 8018c7e:	3308      	adds	r3, #8
 8018c80:	4605      	mov	r5, r0
 8018c82:	4419      	add	r1, r3
 8018c84:	3a04      	subs	r2, #4
 8018c86:	6903      	ldr	r3, [r0, #16]
 8018c88:	f7f4 fa16 	bl	800d0b8 <ucdr_init_buffer_origin>
 8018c8c:	4628      	mov	r0, r5
 8018c8e:	4903      	ldr	r1, [pc, #12]	@ (8018c9c <on_full_output_buffer+0x58>)
 8018c90:	4622      	mov	r2, r4
 8018c92:	f7f4 f9ed 	bl	800d070 <ucdr_set_on_full_buffer_callback>
 8018c96:	2000      	movs	r0, #0
 8018c98:	bd38      	pop	{r3, r4, r5, pc}
 8018c9a:	bf00      	nop
 8018c9c:	08018c45 	.word	0x08018c45

08018ca0 <uxr_init_output_reliable_stream>:
 8018ca0:	b410      	push	{r4}
 8018ca2:	f89d c004 	ldrb.w	ip, [sp, #4]
 8018ca6:	8103      	strh	r3, [r0, #8]
 8018ca8:	e9c0 1200 	strd	r1, r2, [r0]
 8018cac:	f880 c00c 	strb.w	ip, [r0, #12]
 8018cb0:	b1d3      	cbz	r3, 8018ce8 <uxr_init_output_reliable_stream+0x48>
 8018cb2:	f8c1 c000 	str.w	ip, [r1]
 8018cb6:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8018cba:	f1bc 0f01 	cmp.w	ip, #1
 8018cbe:	d913      	bls.n	8018ce8 <uxr_init_output_reliable_stream+0x48>
 8018cc0:	2301      	movs	r3, #1
 8018cc2:	fbb3 f1fc 	udiv	r1, r3, ip
 8018cc6:	fb0c 3111 	mls	r1, ip, r1, r3
 8018cca:	b289      	uxth	r1, r1
 8018ccc:	6842      	ldr	r2, [r0, #4]
 8018cce:	6804      	ldr	r4, [r0, #0]
 8018cd0:	fbb2 f2fc 	udiv	r2, r2, ip
 8018cd4:	fb01 f202 	mul.w	r2, r1, r2
 8018cd8:	7b01      	ldrb	r1, [r0, #12]
 8018cda:	50a1      	str	r1, [r4, r2]
 8018cdc:	3301      	adds	r3, #1
 8018cde:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8018ce2:	b29b      	uxth	r3, r3
 8018ce4:	459c      	cmp	ip, r3
 8018ce6:	d8ec      	bhi.n	8018cc2 <uxr_init_output_reliable_stream+0x22>
 8018ce8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8018cec:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8018cf0:	e9c0 2306 	strd	r2, r3, [r0, #24]
 8018cf4:	4905      	ldr	r1, [pc, #20]	@ (8018d0c <uxr_init_output_reliable_stream+0x6c>)
 8018cf6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018cfa:	f8c0 100e 	str.w	r1, [r0, #14]
 8018cfe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8018d02:	2300      	movs	r3, #0
 8018d04:	8242      	strh	r2, [r0, #18]
 8018d06:	8403      	strh	r3, [r0, #32]
 8018d08:	4770      	bx	lr
 8018d0a:	bf00      	nop
 8018d0c:	ffff0000 	.word	0xffff0000

08018d10 <uxr_reset_output_reliable_stream>:
 8018d10:	8901      	ldrh	r1, [r0, #8]
 8018d12:	b1b1      	cbz	r1, 8018d42 <uxr_reset_output_reliable_stream+0x32>
 8018d14:	f04f 0c00 	mov.w	ip, #0
 8018d18:	4663      	mov	r3, ip
 8018d1a:	fbb3 f2f1 	udiv	r2, r3, r1
 8018d1e:	fb01 3312 	mls	r3, r1, r2, r3
 8018d22:	b29b      	uxth	r3, r3
 8018d24:	6842      	ldr	r2, [r0, #4]
 8018d26:	fbb2 f2f1 	udiv	r2, r2, r1
 8018d2a:	6801      	ldr	r1, [r0, #0]
 8018d2c:	fb02 f303 	mul.w	r3, r2, r3
 8018d30:	7b02      	ldrb	r2, [r0, #12]
 8018d32:	50ca      	str	r2, [r1, r3]
 8018d34:	f10c 0c01 	add.w	ip, ip, #1
 8018d38:	8901      	ldrh	r1, [r0, #8]
 8018d3a:	fa1f f38c 	uxth.w	r3, ip
 8018d3e:	4299      	cmp	r1, r3
 8018d40:	d8eb      	bhi.n	8018d1a <uxr_reset_output_reliable_stream+0xa>
 8018d42:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8018d46:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8018d4a:	e9c0 2306 	strd	r2, r3, [r0, #24]
 8018d4e:	4904      	ldr	r1, [pc, #16]	@ (8018d60 <uxr_reset_output_reliable_stream+0x50>)
 8018d50:	f8c0 100e 	str.w	r1, [r0, #14]
 8018d54:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8018d58:	2300      	movs	r3, #0
 8018d5a:	8242      	strh	r2, [r0, #18]
 8018d5c:	8403      	strh	r3, [r0, #32]
 8018d5e:	4770      	bx	lr
 8018d60:	ffff0000 	.word	0xffff0000

08018d64 <uxr_prepare_reliable_buffer_to_write>:
 8018d64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018d68:	4604      	mov	r4, r0
 8018d6a:	b091      	sub	sp, #68	@ 0x44
 8018d6c:	8900      	ldrh	r0, [r0, #8]
 8018d6e:	89e6      	ldrh	r6, [r4, #14]
 8018d70:	6823      	ldr	r3, [r4, #0]
 8018d72:	9204      	str	r2, [sp, #16]
 8018d74:	fbb6 f2f0 	udiv	r2, r6, r0
 8018d78:	fb00 6212 	mls	r2, r0, r2, r6
 8018d7c:	b292      	uxth	r2, r2
 8018d7e:	6865      	ldr	r5, [r4, #4]
 8018d80:	fbb5 f5f0 	udiv	r5, r5, r0
 8018d84:	fb05 3202 	mla	r2, r5, r2, r3
 8018d88:	3204      	adds	r2, #4
 8018d8a:	f852 8c04 	ldr.w	r8, [r2, #-4]
 8018d8e:	f894 900c 	ldrb.w	r9, [r4, #12]
 8018d92:	9203      	str	r2, [sp, #12]
 8018d94:	468b      	mov	fp, r1
 8018d96:	1f2f      	subs	r7, r5, #4
 8018d98:	2800      	cmp	r0, #0
 8018d9a:	f000 814c 	beq.w	8019036 <uxr_prepare_reliable_buffer_to_write+0x2d2>
 8018d9e:	f04f 0c00 	mov.w	ip, #0
 8018da2:	46e2      	mov	sl, ip
 8018da4:	4661      	mov	r1, ip
 8018da6:	fbb1 f2f0 	udiv	r2, r1, r0
 8018daa:	fb00 1212 	mls	r2, r0, r2, r1
 8018dae:	b292      	uxth	r2, r2
 8018db0:	fb05 f202 	mul.w	r2, r5, r2
 8018db4:	f10c 0c01 	add.w	ip, ip, #1
 8018db8:	589a      	ldr	r2, [r3, r2]
 8018dba:	454a      	cmp	r2, r9
 8018dbc:	bf08      	it	eq
 8018dbe:	f10a 0a01 	addeq.w	sl, sl, #1
 8018dc2:	fa1f f18c 	uxth.w	r1, ip
 8018dc6:	bf08      	it	eq
 8018dc8:	fa1f fa8a 	uxtheq.w	sl, sl
 8018dcc:	4281      	cmp	r1, r0
 8018dce:	d3ea      	bcc.n	8018da6 <uxr_prepare_reliable_buffer_to_write+0x42>
 8018dd0:	4640      	mov	r0, r8
 8018dd2:	2104      	movs	r1, #4
 8018dd4:	f8cd a014 	str.w	sl, [sp, #20]
 8018dd8:	f7f4 f97a 	bl	800d0d0 <ucdr_alignment>
 8018ddc:	4480      	add	r8, r0
 8018dde:	eb08 020b 	add.w	r2, r8, fp
 8018de2:	42ba      	cmp	r2, r7
 8018de4:	f240 80cd 	bls.w	8018f82 <uxr_prepare_reliable_buffer_to_write+0x21e>
 8018de8:	7b22      	ldrb	r2, [r4, #12]
 8018dea:	445a      	add	r2, fp
 8018dec:	42ba      	cmp	r2, r7
 8018dee:	f240 80b5 	bls.w	8018f5c <uxr_prepare_reliable_buffer_to_write+0x1f8>
 8018df2:	f5c9 437f 	rsb	r3, r9, #65280	@ 0xff00
 8018df6:	33fc      	adds	r3, #252	@ 0xfc
 8018df8:	b2ba      	uxth	r2, r7
 8018dfa:	4413      	add	r3, r2
 8018dfc:	b29b      	uxth	r3, r3
 8018dfe:	fb0a f903 	mul.w	r9, sl, r3
 8018e02:	45d9      	cmp	r9, fp
 8018e04:	9305      	str	r3, [sp, #20]
 8018e06:	9306      	str	r3, [sp, #24]
 8018e08:	f0c0 80b7 	bcc.w	8018f7a <uxr_prepare_reliable_buffer_to_write+0x216>
 8018e0c:	f108 0304 	add.w	r3, r8, #4
 8018e10:	42bb      	cmp	r3, r7
 8018e12:	f080 80db 	bcs.w	8018fcc <uxr_prepare_reliable_buffer_to_write+0x268>
 8018e16:	f1a2 0904 	sub.w	r9, r2, #4
 8018e1a:	eba9 0908 	sub.w	r9, r9, r8
 8018e1e:	9b05      	ldr	r3, [sp, #20]
 8018e20:	fa1f f989 	uxth.w	r9, r9
 8018e24:	ebab 0b09 	sub.w	fp, fp, r9
 8018e28:	fbbb f2f3 	udiv	r2, fp, r3
 8018e2c:	fb03 b312 	mls	r3, r3, r2, fp
 8018e30:	2b00      	cmp	r3, #0
 8018e32:	f000 80c8 	beq.w	8018fc6 <uxr_prepare_reliable_buffer_to_write+0x262>
 8018e36:	3201      	adds	r2, #1
 8018e38:	b292      	uxth	r2, r2
 8018e3a:	9306      	str	r3, [sp, #24]
 8018e3c:	4552      	cmp	r2, sl
 8018e3e:	f200 809c 	bhi.w	8018f7a <uxr_prepare_reliable_buffer_to_write+0x216>
 8018e42:	f10d 0b20 	add.w	fp, sp, #32
 8018e46:	2a00      	cmp	r2, #0
 8018e48:	d042      	beq.n	8018ed0 <uxr_prepare_reliable_buffer_to_write+0x16c>
 8018e4a:	f8cd 801c 	str.w	r8, [sp, #28]
 8018e4e:	f04f 0a00 	mov.w	sl, #0
 8018e52:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8018e56:	9505      	str	r5, [sp, #20]
 8018e58:	f10d 0b20 	add.w	fp, sp, #32
 8018e5c:	4615      	mov	r5, r2
 8018e5e:	e000      	b.n	8018e62 <uxr_prepare_reliable_buffer_to_write+0xfe>
 8018e60:	46c1      	mov	r9, r8
 8018e62:	8920      	ldrh	r0, [r4, #8]
 8018e64:	fbb6 f2f0 	udiv	r2, r6, r0
 8018e68:	fb00 6112 	mls	r1, r0, r2, r6
 8018e6c:	b28a      	uxth	r2, r1
 8018e6e:	6863      	ldr	r3, [r4, #4]
 8018e70:	fbb3 f1f0 	udiv	r1, r3, r0
 8018e74:	6823      	ldr	r3, [r4, #0]
 8018e76:	fb02 f101 	mul.w	r1, r2, r1
 8018e7a:	3104      	adds	r1, #4
 8018e7c:	4419      	add	r1, r3
 8018e7e:	4658      	mov	r0, fp
 8018e80:	f851 2c04 	ldr.w	r2, [r1, #-4]
 8018e84:	9200      	str	r2, [sp, #0]
 8018e86:	2300      	movs	r3, #0
 8018e88:	463a      	mov	r2, r7
 8018e8a:	f7f4 f90b 	bl	800d0a4 <ucdr_init_buffer_origin_offset>
 8018e8e:	464a      	mov	r2, r9
 8018e90:	2300      	movs	r3, #0
 8018e92:	210d      	movs	r1, #13
 8018e94:	4658      	mov	r0, fp
 8018e96:	f7fa f921 	bl	80130dc <uxr_buffer_submessage_header>
 8018e9a:	8921      	ldrh	r1, [r4, #8]
 8018e9c:	fbb6 f2f1 	udiv	r2, r6, r1
 8018ea0:	fb01 6212 	mls	r2, r1, r2, r6
 8018ea4:	b292      	uxth	r2, r2
 8018ea6:	6863      	ldr	r3, [r4, #4]
 8018ea8:	fbb3 f3f1 	udiv	r3, r3, r1
 8018eac:	fb02 f303 	mul.w	r3, r2, r3
 8018eb0:	6822      	ldr	r2, [r4, #0]
 8018eb2:	4630      	mov	r0, r6
 8018eb4:	50d7      	str	r7, [r2, r3]
 8018eb6:	2101      	movs	r1, #1
 8018eb8:	f000 f9c4 	bl	8019244 <uxr_seq_num_add>
 8018ebc:	f10a 0a01 	add.w	sl, sl, #1
 8018ec0:	fa1f f38a 	uxth.w	r3, sl
 8018ec4:	429d      	cmp	r5, r3
 8018ec6:	4606      	mov	r6, r0
 8018ec8:	d8ca      	bhi.n	8018e60 <uxr_prepare_reliable_buffer_to_write+0xfc>
 8018eca:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8018ece:	9d05      	ldr	r5, [sp, #20]
 8018ed0:	8920      	ldrh	r0, [r4, #8]
 8018ed2:	fbb6 f3f0 	udiv	r3, r6, r0
 8018ed6:	fb00 6313 	mls	r3, r0, r3, r6
 8018eda:	b299      	uxth	r1, r3
 8018edc:	6863      	ldr	r3, [r4, #4]
 8018ede:	fbb3 f3f0 	udiv	r3, r3, r0
 8018ee2:	fb01 f303 	mul.w	r3, r1, r3
 8018ee6:	6821      	ldr	r1, [r4, #0]
 8018ee8:	3304      	adds	r3, #4
 8018eea:	4419      	add	r1, r3
 8018eec:	463a      	mov	r2, r7
 8018eee:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8018ef2:	9000      	str	r0, [sp, #0]
 8018ef4:	2300      	movs	r3, #0
 8018ef6:	4658      	mov	r0, fp
 8018ef8:	f7f4 f8d4 	bl	800d0a4 <ucdr_init_buffer_origin_offset>
 8018efc:	f8dd 9018 	ldr.w	r9, [sp, #24]
 8018f00:	4658      	mov	r0, fp
 8018f02:	fa1f f289 	uxth.w	r2, r9
 8018f06:	2302      	movs	r3, #2
 8018f08:	210d      	movs	r1, #13
 8018f0a:	f7fa f8e7 	bl	80130dc <uxr_buffer_submessage_header>
 8018f0e:	9b03      	ldr	r3, [sp, #12]
 8018f10:	8927      	ldrh	r7, [r4, #8]
 8018f12:	7b20      	ldrb	r0, [r4, #12]
 8018f14:	f108 0104 	add.w	r1, r8, #4
 8018f18:	440b      	add	r3, r1
 8018f1a:	4619      	mov	r1, r3
 8018f1c:	fbb6 f3f7 	udiv	r3, r6, r7
 8018f20:	fb07 6313 	mls	r3, r7, r3, r6
 8018f24:	f1a5 0208 	sub.w	r2, r5, #8
 8018f28:	b29d      	uxth	r5, r3
 8018f2a:	3004      	adds	r0, #4
 8018f2c:	6863      	ldr	r3, [r4, #4]
 8018f2e:	fbb3 f3f7 	udiv	r3, r3, r7
 8018f32:	fb05 f303 	mul.w	r3, r5, r3
 8018f36:	6825      	ldr	r5, [r4, #0]
 8018f38:	4448      	add	r0, r9
 8018f3a:	50e8      	str	r0, [r5, r3]
 8018f3c:	9d04      	ldr	r5, [sp, #16]
 8018f3e:	eba2 0208 	sub.w	r2, r2, r8
 8018f42:	4628      	mov	r0, r5
 8018f44:	f7f4 f8c0 	bl	800d0c8 <ucdr_init_buffer>
 8018f48:	4628      	mov	r0, r5
 8018f4a:	493c      	ldr	r1, [pc, #240]	@ (801903c <uxr_prepare_reliable_buffer_to_write+0x2d8>)
 8018f4c:	4622      	mov	r2, r4
 8018f4e:	f7f4 f88f 	bl	800d070 <ucdr_set_on_full_buffer_callback>
 8018f52:	2001      	movs	r0, #1
 8018f54:	81e6      	strh	r6, [r4, #14]
 8018f56:	b011      	add	sp, #68	@ 0x44
 8018f58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018f5c:	2101      	movs	r1, #1
 8018f5e:	89e0      	ldrh	r0, [r4, #14]
 8018f60:	f000 f970 	bl	8019244 <uxr_seq_num_add>
 8018f64:	8921      	ldrh	r1, [r4, #8]
 8018f66:	4605      	mov	r5, r0
 8018f68:	8a60      	ldrh	r0, [r4, #18]
 8018f6a:	f000 f96b 	bl	8019244 <uxr_seq_num_add>
 8018f6e:	4601      	mov	r1, r0
 8018f70:	4628      	mov	r0, r5
 8018f72:	f000 f96f 	bl	8019254 <uxr_seq_num_cmp>
 8018f76:	2800      	cmp	r0, #0
 8018f78:	dd42      	ble.n	8019000 <uxr_prepare_reliable_buffer_to_write+0x29c>
 8018f7a:	2000      	movs	r0, #0
 8018f7c:	b011      	add	sp, #68	@ 0x44
 8018f7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018f82:	8921      	ldrh	r1, [r4, #8]
 8018f84:	8a60      	ldrh	r0, [r4, #18]
 8018f86:	9205      	str	r2, [sp, #20]
 8018f88:	f000 f95c 	bl	8019244 <uxr_seq_num_add>
 8018f8c:	4601      	mov	r1, r0
 8018f8e:	4630      	mov	r0, r6
 8018f90:	f000 f960 	bl	8019254 <uxr_seq_num_cmp>
 8018f94:	2800      	cmp	r0, #0
 8018f96:	9a05      	ldr	r2, [sp, #20]
 8018f98:	dcef      	bgt.n	8018f7a <uxr_prepare_reliable_buffer_to_write+0x216>
 8018f9a:	8927      	ldrh	r7, [r4, #8]
 8018f9c:	fbb6 f3f7 	udiv	r3, r6, r7
 8018fa0:	fb07 6313 	mls	r3, r7, r3, r6
 8018fa4:	b29d      	uxth	r5, r3
 8018fa6:	6863      	ldr	r3, [r4, #4]
 8018fa8:	6824      	ldr	r4, [r4, #0]
 8018faa:	fbb3 f3f7 	udiv	r3, r3, r7
 8018fae:	fb05 f303 	mul.w	r3, r5, r3
 8018fb2:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
 8018fb6:	50e2      	str	r2, [r4, r3]
 8018fb8:	2300      	movs	r3, #0
 8018fba:	f8cd 8000 	str.w	r8, [sp]
 8018fbe:	f7f4 f871 	bl	800d0a4 <ucdr_init_buffer_origin_offset>
 8018fc2:	2001      	movs	r0, #1
 8018fc4:	e7da      	b.n	8018f7c <uxr_prepare_reliable_buffer_to_write+0x218>
 8018fc6:	b293      	uxth	r3, r2
 8018fc8:	461a      	mov	r2, r3
 8018fca:	e737      	b.n	8018e3c <uxr_prepare_reliable_buffer_to_write+0xd8>
 8018fcc:	4630      	mov	r0, r6
 8018fce:	2101      	movs	r1, #1
 8018fd0:	9207      	str	r2, [sp, #28]
 8018fd2:	f000 f937 	bl	8019244 <uxr_seq_num_add>
 8018fd6:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8018fda:	fbb0 f1fc 	udiv	r1, r0, ip
 8018fde:	fb0c 0111 	mls	r1, ip, r1, r0
 8018fe2:	4606      	mov	r6, r0
 8018fe4:	b288      	uxth	r0, r1
 8018fe6:	6863      	ldr	r3, [r4, #4]
 8018fe8:	fbb3 f1fc 	udiv	r1, r3, ip
 8018fec:	6823      	ldr	r3, [r4, #0]
 8018fee:	9a07      	ldr	r2, [sp, #28]
 8018ff0:	fb00 f101 	mul.w	r1, r0, r1
 8018ff4:	3104      	adds	r1, #4
 8018ff6:	440b      	add	r3, r1
 8018ff8:	9303      	str	r3, [sp, #12]
 8018ffa:	f853 8c04 	ldr.w	r8, [r3, #-4]
 8018ffe:	e70a      	b.n	8018e16 <uxr_prepare_reliable_buffer_to_write+0xb2>
 8019000:	8921      	ldrh	r1, [r4, #8]
 8019002:	fbb5 f3f1 	udiv	r3, r5, r1
 8019006:	fb01 5313 	mls	r3, r1, r3, r5
 801900a:	b29a      	uxth	r2, r3
 801900c:	6863      	ldr	r3, [r4, #4]
 801900e:	fbb3 f3f1 	udiv	r3, r3, r1
 8019012:	6821      	ldr	r1, [r4, #0]
 8019014:	9804      	ldr	r0, [sp, #16]
 8019016:	fb02 f303 	mul.w	r3, r2, r3
 801901a:	3304      	adds	r3, #4
 801901c:	7b22      	ldrb	r2, [r4, #12]
 801901e:	4419      	add	r1, r3
 8019020:	445a      	add	r2, fp
 8019022:	f841 2c04 	str.w	r2, [r1, #-4]
 8019026:	7b23      	ldrb	r3, [r4, #12]
 8019028:	9300      	str	r3, [sp, #0]
 801902a:	2300      	movs	r3, #0
 801902c:	f7f4 f83a 	bl	800d0a4 <ucdr_init_buffer_origin_offset>
 8019030:	81e5      	strh	r5, [r4, #14]
 8019032:	2001      	movs	r0, #1
 8019034:	e7a2      	b.n	8018f7c <uxr_prepare_reliable_buffer_to_write+0x218>
 8019036:	4682      	mov	sl, r0
 8019038:	e6ca      	b.n	8018dd0 <uxr_prepare_reliable_buffer_to_write+0x6c>
 801903a:	bf00      	nop
 801903c:	08018c45 	.word	0x08018c45

08019040 <uxr_prepare_next_reliable_buffer_to_send>:
 8019040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019042:	4604      	mov	r4, r0
 8019044:	460f      	mov	r7, r1
 8019046:	8a00      	ldrh	r0, [r0, #16]
 8019048:	2101      	movs	r1, #1
 801904a:	4616      	mov	r6, r2
 801904c:	461d      	mov	r5, r3
 801904e:	f000 f8f9 	bl	8019244 <uxr_seq_num_add>
 8019052:	8028      	strh	r0, [r5, #0]
 8019054:	8922      	ldrh	r2, [r4, #8]
 8019056:	fbb0 f3f2 	udiv	r3, r0, r2
 801905a:	fb02 0c13 	mls	ip, r2, r3, r0
 801905e:	fa1f fc8c 	uxth.w	ip, ip
 8019062:	6863      	ldr	r3, [r4, #4]
 8019064:	fbb3 f3f2 	udiv	r3, r3, r2
 8019068:	fb0c fc03 	mul.w	ip, ip, r3
 801906c:	6823      	ldr	r3, [r4, #0]
 801906e:	89e1      	ldrh	r1, [r4, #14]
 8019070:	f10c 0c04 	add.w	ip, ip, #4
 8019074:	4463      	add	r3, ip
 8019076:	603b      	str	r3, [r7, #0]
 8019078:	6823      	ldr	r3, [r4, #0]
 801907a:	449c      	add	ip, r3
 801907c:	f85c 3c04 	ldr.w	r3, [ip, #-4]
 8019080:	6033      	str	r3, [r6, #0]
 8019082:	f000 f8e7 	bl	8019254 <uxr_seq_num_cmp>
 8019086:	2800      	cmp	r0, #0
 8019088:	dd01      	ble.n	801908e <uxr_prepare_next_reliable_buffer_to_send+0x4e>
 801908a:	2000      	movs	r0, #0
 801908c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801908e:	7b23      	ldrb	r3, [r4, #12]
 8019090:	6832      	ldr	r2, [r6, #0]
 8019092:	429a      	cmp	r2, r3
 8019094:	d9f9      	bls.n	801908a <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 8019096:	8a61      	ldrh	r1, [r4, #18]
 8019098:	8a20      	ldrh	r0, [r4, #16]
 801909a:	f000 f8d7 	bl	801924c <uxr_seq_num_sub>
 801909e:	8923      	ldrh	r3, [r4, #8]
 80190a0:	4283      	cmp	r3, r0
 80190a2:	d0f2      	beq.n	801908a <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 80190a4:	8828      	ldrh	r0, [r5, #0]
 80190a6:	89e3      	ldrh	r3, [r4, #14]
 80190a8:	8220      	strh	r0, [r4, #16]
 80190aa:	4298      	cmp	r0, r3
 80190ac:	d001      	beq.n	80190b2 <uxr_prepare_next_reliable_buffer_to_send+0x72>
 80190ae:	2001      	movs	r0, #1
 80190b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80190b2:	2101      	movs	r1, #1
 80190b4:	f000 f8c6 	bl	8019244 <uxr_seq_num_add>
 80190b8:	81e0      	strh	r0, [r4, #14]
 80190ba:	2001      	movs	r0, #1
 80190bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80190be:	bf00      	nop

080190c0 <uxr_update_output_stream_heartbeat_timestamp>:
 80190c0:	b570      	push	{r4, r5, r6, lr}
 80190c2:	8a01      	ldrh	r1, [r0, #16]
 80190c4:	4604      	mov	r4, r0
 80190c6:	8a40      	ldrh	r0, [r0, #18]
 80190c8:	4615      	mov	r5, r2
 80190ca:	461e      	mov	r6, r3
 80190cc:	f000 f8c2 	bl	8019254 <uxr_seq_num_cmp>
 80190d0:	2800      	cmp	r0, #0
 80190d2:	db07      	blt.n	80190e4 <uxr_update_output_stream_heartbeat_timestamp+0x24>
 80190d4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80190d8:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80190dc:	e9c4 2306 	strd	r2, r3, [r4, #24]
 80190e0:	2000      	movs	r0, #0
 80190e2:	bd70      	pop	{r4, r5, r6, pc}
 80190e4:	f894 0020 	ldrb.w	r0, [r4, #32]
 80190e8:	b940      	cbnz	r0, 80190fc <uxr_update_output_stream_heartbeat_timestamp+0x3c>
 80190ea:	2301      	movs	r3, #1
 80190ec:	f884 3020 	strb.w	r3, [r4, #32]
 80190f0:	3564      	adds	r5, #100	@ 0x64
 80190f2:	f146 0600 	adc.w	r6, r6, #0
 80190f6:	e9c4 5606 	strd	r5, r6, [r4, #24]
 80190fa:	bd70      	pop	{r4, r5, r6, pc}
 80190fc:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 8019100:	4295      	cmp	r5, r2
 8019102:	eb76 0303 	sbcs.w	r3, r6, r3
 8019106:	bfa5      	ittet	ge
 8019108:	3001      	addge	r0, #1
 801910a:	f884 0020 	strbge.w	r0, [r4, #32]
 801910e:	2000      	movlt	r0, #0
 8019110:	2001      	movge	r0, #1
 8019112:	e7ed      	b.n	80190f0 <uxr_update_output_stream_heartbeat_timestamp+0x30>

08019114 <uxr_begin_output_nack_buffer_it>:
 8019114:	8a40      	ldrh	r0, [r0, #18]
 8019116:	4770      	bx	lr

08019118 <uxr_next_reliable_nack_buffer_to_send>:
 8019118:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801911c:	f890 8021 	ldrb.w	r8, [r0, #33]	@ 0x21
 8019120:	b082      	sub	sp, #8
 8019122:	f1b8 0f00 	cmp.w	r8, #0
 8019126:	d011      	beq.n	801914c <uxr_next_reliable_nack_buffer_to_send+0x34>
 8019128:	4604      	mov	r4, r0
 801912a:	8818      	ldrh	r0, [r3, #0]
 801912c:	460e      	mov	r6, r1
 801912e:	4617      	mov	r7, r2
 8019130:	461d      	mov	r5, r3
 8019132:	2101      	movs	r1, #1
 8019134:	f000 f886 	bl	8019244 <uxr_seq_num_add>
 8019138:	8028      	strh	r0, [r5, #0]
 801913a:	8a21      	ldrh	r1, [r4, #16]
 801913c:	f000 f88a 	bl	8019254 <uxr_seq_num_cmp>
 8019140:	2800      	cmp	r0, #0
 8019142:	dd07      	ble.n	8019154 <uxr_next_reliable_nack_buffer_to_send+0x3c>
 8019144:	f04f 0800 	mov.w	r8, #0
 8019148:	f884 8021 	strb.w	r8, [r4, #33]	@ 0x21
 801914c:	4640      	mov	r0, r8
 801914e:	b002      	add	sp, #8
 8019150:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019154:	8921      	ldrh	r1, [r4, #8]
 8019156:	8828      	ldrh	r0, [r5, #0]
 8019158:	6823      	ldr	r3, [r4, #0]
 801915a:	fbb0 f2f1 	udiv	r2, r0, r1
 801915e:	fb01 0c12 	mls	ip, r1, r2, r0
 8019162:	fa1f f28c 	uxth.w	r2, ip
 8019166:	9301      	str	r3, [sp, #4]
 8019168:	6863      	ldr	r3, [r4, #4]
 801916a:	fbb3 fcf1 	udiv	ip, r3, r1
 801916e:	9b01      	ldr	r3, [sp, #4]
 8019170:	fb02 fc0c 	mul.w	ip, r2, ip
 8019174:	f10c 0c04 	add.w	ip, ip, #4
 8019178:	4463      	add	r3, ip
 801917a:	6033      	str	r3, [r6, #0]
 801917c:	6823      	ldr	r3, [r4, #0]
 801917e:	4463      	add	r3, ip
 8019180:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8019184:	603b      	str	r3, [r7, #0]
 8019186:	7b22      	ldrb	r2, [r4, #12]
 8019188:	429a      	cmp	r2, r3
 801918a:	d0d2      	beq.n	8019132 <uxr_next_reliable_nack_buffer_to_send+0x1a>
 801918c:	4640      	mov	r0, r8
 801918e:	b002      	add	sp, #8
 8019190:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08019194 <uxr_process_acknack>:
 8019194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019196:	4604      	mov	r4, r0
 8019198:	460e      	mov	r6, r1
 801919a:	4610      	mov	r0, r2
 801919c:	2101      	movs	r1, #1
 801919e:	f000 f855 	bl	801924c <uxr_seq_num_sub>
 80191a2:	8a61      	ldrh	r1, [r4, #18]
 80191a4:	f000 f852 	bl	801924c <uxr_seq_num_sub>
 80191a8:	b1c0      	cbz	r0, 80191dc <uxr_process_acknack+0x48>
 80191aa:	4605      	mov	r5, r0
 80191ac:	2700      	movs	r7, #0
 80191ae:	2101      	movs	r1, #1
 80191b0:	8a60      	ldrh	r0, [r4, #18]
 80191b2:	f000 f847 	bl	8019244 <uxr_seq_num_add>
 80191b6:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 80191ba:	fbb0 f1fc 	udiv	r1, r0, ip
 80191be:	e9d4 2300 	ldrd	r2, r3, [r4]
 80191c2:	fb0c 0111 	mls	r1, ip, r1, r0
 80191c6:	b289      	uxth	r1, r1
 80191c8:	3701      	adds	r7, #1
 80191ca:	fbb3 f3fc 	udiv	r3, r3, ip
 80191ce:	fb01 f303 	mul.w	r3, r1, r3
 80191d2:	42bd      	cmp	r5, r7
 80191d4:	7b21      	ldrb	r1, [r4, #12]
 80191d6:	8260      	strh	r0, [r4, #18]
 80191d8:	50d1      	str	r1, [r2, r3]
 80191da:	d1e8      	bne.n	80191ae <uxr_process_acknack+0x1a>
 80191dc:	3e00      	subs	r6, #0
 80191de:	f04f 0300 	mov.w	r3, #0
 80191e2:	bf18      	it	ne
 80191e4:	2601      	movne	r6, #1
 80191e6:	f884 3020 	strb.w	r3, [r4, #32]
 80191ea:	f884 6021 	strb.w	r6, [r4, #33]	@ 0x21
 80191ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080191f0 <uxr_is_output_up_to_date>:
 80191f0:	8a01      	ldrh	r1, [r0, #16]
 80191f2:	8a40      	ldrh	r0, [r0, #18]
 80191f4:	b508      	push	{r3, lr}
 80191f6:	f000 f82d 	bl	8019254 <uxr_seq_num_cmp>
 80191fa:	fab0 f080 	clz	r0, r0
 80191fe:	0940      	lsrs	r0, r0, #5
 8019200:	bd08      	pop	{r3, pc}
 8019202:	bf00      	nop

08019204 <get_available_free_slots>:
 8019204:	8902      	ldrh	r2, [r0, #8]
 8019206:	b1da      	cbz	r2, 8019240 <get_available_free_slots+0x3c>
 8019208:	b530      	push	{r4, r5, lr}
 801920a:	2100      	movs	r1, #0
 801920c:	6843      	ldr	r3, [r0, #4]
 801920e:	6805      	ldr	r5, [r0, #0]
 8019210:	7b04      	ldrb	r4, [r0, #12]
 8019212:	fbb3 fef2 	udiv	lr, r3, r2
 8019216:	4608      	mov	r0, r1
 8019218:	460b      	mov	r3, r1
 801921a:	fbb3 fcf2 	udiv	ip, r3, r2
 801921e:	fb02 331c 	mls	r3, r2, ip, r3
 8019222:	b29b      	uxth	r3, r3
 8019224:	fb0e f303 	mul.w	r3, lr, r3
 8019228:	3101      	adds	r1, #1
 801922a:	f855 c003 	ldr.w	ip, [r5, r3]
 801922e:	4564      	cmp	r4, ip
 8019230:	bf08      	it	eq
 8019232:	3001      	addeq	r0, #1
 8019234:	b28b      	uxth	r3, r1
 8019236:	bf08      	it	eq
 8019238:	b280      	uxtheq	r0, r0
 801923a:	4293      	cmp	r3, r2
 801923c:	d3ed      	bcc.n	801921a <get_available_free_slots+0x16>
 801923e:	bd30      	pop	{r4, r5, pc}
 8019240:	4610      	mov	r0, r2
 8019242:	4770      	bx	lr

08019244 <uxr_seq_num_add>:
 8019244:	4408      	add	r0, r1
 8019246:	b280      	uxth	r0, r0
 8019248:	4770      	bx	lr
 801924a:	bf00      	nop

0801924c <uxr_seq_num_sub>:
 801924c:	1a40      	subs	r0, r0, r1
 801924e:	b280      	uxth	r0, r0
 8019250:	4770      	bx	lr
 8019252:	bf00      	nop

08019254 <uxr_seq_num_cmp>:
 8019254:	4288      	cmp	r0, r1
 8019256:	d011      	beq.n	801927c <uxr_seq_num_cmp+0x28>
 8019258:	d309      	bcc.n	801926e <uxr_seq_num_cmp+0x1a>
 801925a:	4288      	cmp	r0, r1
 801925c:	d910      	bls.n	8019280 <uxr_seq_num_cmp+0x2c>
 801925e:	1a40      	subs	r0, r0, r1
 8019260:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8019264:	bfd4      	ite	le
 8019266:	2001      	movle	r0, #1
 8019268:	f04f 30ff 	movgt.w	r0, #4294967295	@ 0xffffffff
 801926c:	4770      	bx	lr
 801926e:	1a0b      	subs	r3, r1, r0
 8019270:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8019274:	daf1      	bge.n	801925a <uxr_seq_num_cmp+0x6>
 8019276:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801927a:	4770      	bx	lr
 801927c:	2000      	movs	r0, #0
 801927e:	4770      	bx	lr
 8019280:	2001      	movs	r0, #1
 8019282:	4770      	bx	lr

08019284 <rcl_get_default_domain_id>:
 8019284:	b530      	push	{r4, r5, lr}
 8019286:	b083      	sub	sp, #12
 8019288:	2300      	movs	r3, #0
 801928a:	9300      	str	r3, [sp, #0]
 801928c:	b1d0      	cbz	r0, 80192c4 <rcl_get_default_domain_id+0x40>
 801928e:	4604      	mov	r4, r0
 8019290:	4669      	mov	r1, sp
 8019292:	4815      	ldr	r0, [pc, #84]	@ (80192e8 <rcl_get_default_domain_id+0x64>)
 8019294:	f7fe f814 	bl	80172c0 <rcutils_get_env>
 8019298:	4602      	mov	r2, r0
 801929a:	b110      	cbz	r0, 80192a2 <rcl_get_default_domain_id+0x1e>
 801929c:	2001      	movs	r0, #1
 801929e:	b003      	add	sp, #12
 80192a0:	bd30      	pop	{r4, r5, pc}
 80192a2:	9b00      	ldr	r3, [sp, #0]
 80192a4:	b18b      	cbz	r3, 80192ca <rcl_get_default_domain_id+0x46>
 80192a6:	7818      	ldrb	r0, [r3, #0]
 80192a8:	2800      	cmp	r0, #0
 80192aa:	d0f8      	beq.n	801929e <rcl_get_default_domain_id+0x1a>
 80192ac:	a901      	add	r1, sp, #4
 80192ae:	4618      	mov	r0, r3
 80192b0:	9201      	str	r2, [sp, #4]
 80192b2:	f000 fe39 	bl	8019f28 <strtoul>
 80192b6:	4605      	mov	r5, r0
 80192b8:	b150      	cbz	r0, 80192d0 <rcl_get_default_domain_id+0x4c>
 80192ba:	1c43      	adds	r3, r0, #1
 80192bc:	d00d      	beq.n	80192da <rcl_get_default_domain_id+0x56>
 80192be:	6025      	str	r5, [r4, #0]
 80192c0:	2000      	movs	r0, #0
 80192c2:	e7ec      	b.n	801929e <rcl_get_default_domain_id+0x1a>
 80192c4:	200b      	movs	r0, #11
 80192c6:	b003      	add	sp, #12
 80192c8:	bd30      	pop	{r4, r5, pc}
 80192ca:	4618      	mov	r0, r3
 80192cc:	b003      	add	sp, #12
 80192ce:	bd30      	pop	{r4, r5, pc}
 80192d0:	9b01      	ldr	r3, [sp, #4]
 80192d2:	781b      	ldrb	r3, [r3, #0]
 80192d4:	2b00      	cmp	r3, #0
 80192d6:	d0f2      	beq.n	80192be <rcl_get_default_domain_id+0x3a>
 80192d8:	e7e0      	b.n	801929c <rcl_get_default_domain_id+0x18>
 80192da:	f001 f95f 	bl	801a59c <__errno>
 80192de:	6803      	ldr	r3, [r0, #0]
 80192e0:	2b22      	cmp	r3, #34	@ 0x22
 80192e2:	d1ec      	bne.n	80192be <rcl_get_default_domain_id+0x3a>
 80192e4:	e7da      	b.n	801929c <rcl_get_default_domain_id+0x18>
 80192e6:	bf00      	nop
 80192e8:	0801d084 	.word	0x0801d084

080192ec <rcl_expand_topic_name>:
 80192ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80192f0:	b08b      	sub	sp, #44	@ 0x2c
 80192f2:	9306      	str	r3, [sp, #24]
 80192f4:	2800      	cmp	r0, #0
 80192f6:	f000 80ad 	beq.w	8019454 <rcl_expand_topic_name+0x168>
 80192fa:	460e      	mov	r6, r1
 80192fc:	2900      	cmp	r1, #0
 80192fe:	f000 80a9 	beq.w	8019454 <rcl_expand_topic_name+0x168>
 8019302:	4617      	mov	r7, r2
 8019304:	2a00      	cmp	r2, #0
 8019306:	f000 80a5 	beq.w	8019454 <rcl_expand_topic_name+0x168>
 801930a:	2b00      	cmp	r3, #0
 801930c:	f000 80a2 	beq.w	8019454 <rcl_expand_topic_name+0x168>
 8019310:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8019312:	2b00      	cmp	r3, #0
 8019314:	f000 809e 	beq.w	8019454 <rcl_expand_topic_name+0x168>
 8019318:	2200      	movs	r2, #0
 801931a:	a909      	add	r1, sp, #36	@ 0x24
 801931c:	4680      	mov	r8, r0
 801931e:	f000 fa57 	bl	80197d0 <rcl_validate_topic_name>
 8019322:	4604      	mov	r4, r0
 8019324:	2800      	cmp	r0, #0
 8019326:	f040 8096 	bne.w	8019456 <rcl_expand_topic_name+0x16a>
 801932a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801932c:	2b00      	cmp	r3, #0
 801932e:	f040 809a 	bne.w	8019466 <rcl_expand_topic_name+0x17a>
 8019332:	4602      	mov	r2, r0
 8019334:	a909      	add	r1, sp, #36	@ 0x24
 8019336:	4630      	mov	r0, r6
 8019338:	f7fe fbec 	bl	8017b14 <rmw_validate_node_name>
 801933c:	2800      	cmp	r0, #0
 801933e:	f040 808e 	bne.w	801945e <rcl_expand_topic_name+0x172>
 8019342:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019344:	2a00      	cmp	r2, #0
 8019346:	f040 8093 	bne.w	8019470 <rcl_expand_topic_name+0x184>
 801934a:	a909      	add	r1, sp, #36	@ 0x24
 801934c:	4638      	mov	r0, r7
 801934e:	f7fe fbc3 	bl	8017ad8 <rmw_validate_namespace>
 8019352:	2800      	cmp	r0, #0
 8019354:	f040 8083 	bne.w	801945e <rcl_expand_topic_name+0x172>
 8019358:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 801935a:	2c00      	cmp	r4, #0
 801935c:	f040 80ed 	bne.w	801953a <rcl_expand_topic_name+0x24e>
 8019360:	217b      	movs	r1, #123	@ 0x7b
 8019362:	4640      	mov	r0, r8
 8019364:	f001 f88e 	bl	801a484 <strchr>
 8019368:	f898 3000 	ldrb.w	r3, [r8]
 801936c:	2b2f      	cmp	r3, #47	@ 0x2f
 801936e:	4605      	mov	r5, r0
 8019370:	f000 809e 	beq.w	80194b0 <rcl_expand_topic_name+0x1c4>
 8019374:	2b7e      	cmp	r3, #126	@ 0x7e
 8019376:	f040 80a2 	bne.w	80194be <rcl_expand_topic_name+0x1d2>
 801937a:	4638      	mov	r0, r7
 801937c:	f7e6 ff5a 	bl	8000234 <strlen>
 8019380:	4a82      	ldr	r2, [pc, #520]	@ (801958c <rcl_expand_topic_name+0x2a0>)
 8019382:	4b83      	ldr	r3, [pc, #524]	@ (8019590 <rcl_expand_topic_name+0x2a4>)
 8019384:	2801      	cmp	r0, #1
 8019386:	bf18      	it	ne
 8019388:	4613      	movne	r3, r2
 801938a:	9302      	str	r3, [sp, #8]
 801938c:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 801938e:	9300      	str	r3, [sp, #0]
 8019390:	e9cd 7603 	strd	r7, r6, [sp, #12]
 8019394:	f108 0301 	add.w	r3, r8, #1
 8019398:	9305      	str	r3, [sp, #20]
 801939a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801939e:	9301      	str	r3, [sp, #4]
 80193a0:	ab14      	add	r3, sp, #80	@ 0x50
 80193a2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80193a4:	f7fd ffb4 	bl	8017310 <rcutils_format_string_limit>
 80193a8:	4682      	mov	sl, r0
 80193aa:	2800      	cmp	r0, #0
 80193ac:	f000 80c7 	beq.w	801953e <rcl_expand_topic_name+0x252>
 80193b0:	2d00      	cmp	r5, #0
 80193b2:	f000 80a2 	beq.w	80194fa <rcl_expand_topic_name+0x20e>
 80193b6:	217b      	movs	r1, #123	@ 0x7b
 80193b8:	f001 f864 	bl	801a484 <strchr>
 80193bc:	46d1      	mov	r9, sl
 80193be:	4605      	mov	r5, r0
 80193c0:	9407      	str	r4, [sp, #28]
 80193c2:	46d3      	mov	fp, sl
 80193c4:	464c      	mov	r4, r9
 80193c6:	2d00      	cmp	r5, #0
 80193c8:	f000 80be 	beq.w	8019548 <rcl_expand_topic_name+0x25c>
 80193cc:	217d      	movs	r1, #125	@ 0x7d
 80193ce:	4620      	mov	r0, r4
 80193d0:	f001 f858 	bl	801a484 <strchr>
 80193d4:	eba0 0905 	sub.w	r9, r0, r5
 80193d8:	f109 0a01 	add.w	sl, r9, #1
 80193dc:	486d      	ldr	r0, [pc, #436]	@ (8019594 <rcl_expand_topic_name+0x2a8>)
 80193de:	4652      	mov	r2, sl
 80193e0:	4629      	mov	r1, r5
 80193e2:	f001 f85c 	bl	801a49e <strncmp>
 80193e6:	2800      	cmp	r0, #0
 80193e8:	d067      	beq.n	80194ba <rcl_expand_topic_name+0x1ce>
 80193ea:	486b      	ldr	r0, [pc, #428]	@ (8019598 <rcl_expand_topic_name+0x2ac>)
 80193ec:	4652      	mov	r2, sl
 80193ee:	4629      	mov	r1, r5
 80193f0:	f001 f855 	bl	801a49e <strncmp>
 80193f4:	b130      	cbz	r0, 8019404 <rcl_expand_topic_name+0x118>
 80193f6:	4869      	ldr	r0, [pc, #420]	@ (801959c <rcl_expand_topic_name+0x2b0>)
 80193f8:	4652      	mov	r2, sl
 80193fa:	4629      	mov	r1, r5
 80193fc:	f001 f84f 	bl	801a49e <strncmp>
 8019400:	2800      	cmp	r0, #0
 8019402:	d137      	bne.n	8019474 <rcl_expand_topic_name+0x188>
 8019404:	46b9      	mov	r9, r7
 8019406:	ab16      	add	r3, sp, #88	@ 0x58
 8019408:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801940c:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8019410:	ab14      	add	r3, sp, #80	@ 0x50
 8019412:	4628      	mov	r0, r5
 8019414:	cb0c      	ldmia	r3, {r2, r3}
 8019416:	4651      	mov	r1, sl
 8019418:	f7fe f8b6 	bl	8017588 <rcutils_strndup>
 801941c:	4605      	mov	r5, r0
 801941e:	2800      	cmp	r0, #0
 8019420:	f000 809c 	beq.w	801955c <rcl_expand_topic_name+0x270>
 8019424:	464a      	mov	r2, r9
 8019426:	4620      	mov	r0, r4
 8019428:	ab14      	add	r3, sp, #80	@ 0x50
 801942a:	4629      	mov	r1, r5
 801942c:	f7fd ffaa 	bl	8017384 <rcutils_repl_str>
 8019430:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8019432:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8019434:	4604      	mov	r4, r0
 8019436:	4628      	mov	r0, r5
 8019438:	4798      	blx	r3
 801943a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801943c:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801943e:	4658      	mov	r0, fp
 8019440:	4798      	blx	r3
 8019442:	2c00      	cmp	r4, #0
 8019444:	d07b      	beq.n	801953e <rcl_expand_topic_name+0x252>
 8019446:	217b      	movs	r1, #123	@ 0x7b
 8019448:	4620      	mov	r0, r4
 801944a:	f001 f81b 	bl	801a484 <strchr>
 801944e:	46a3      	mov	fp, r4
 8019450:	4605      	mov	r5, r0
 8019452:	e7b8      	b.n	80193c6 <rcl_expand_topic_name+0xda>
 8019454:	240b      	movs	r4, #11
 8019456:	4620      	mov	r0, r4
 8019458:	b00b      	add	sp, #44	@ 0x2c
 801945a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801945e:	f7fb f8a9 	bl	80145b4 <rcl_convert_rmw_ret_to_rcl_ret>
 8019462:	4604      	mov	r4, r0
 8019464:	e7f7      	b.n	8019456 <rcl_expand_topic_name+0x16a>
 8019466:	2467      	movs	r4, #103	@ 0x67
 8019468:	4620      	mov	r0, r4
 801946a:	b00b      	add	sp, #44	@ 0x2c
 801946c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019470:	24c9      	movs	r4, #201	@ 0xc9
 8019472:	e7f0      	b.n	8019456 <rcl_expand_topic_name+0x16a>
 8019474:	f109 32ff 	add.w	r2, r9, #4294967295	@ 0xffffffff
 8019478:	9806      	ldr	r0, [sp, #24]
 801947a:	1c69      	adds	r1, r5, #1
 801947c:	f7fe f99e 	bl	80177bc <rcutils_string_map_getn>
 8019480:	4681      	mov	r9, r0
 8019482:	2800      	cmp	r0, #0
 8019484:	d1bf      	bne.n	8019406 <rcl_expand_topic_name+0x11a>
 8019486:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8019488:	aa16      	add	r2, sp, #88	@ 0x58
 801948a:	6018      	str	r0, [r3, #0]
 801948c:	ca07      	ldmia	r2, {r0, r1, r2}
 801948e:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8019492:	ab14      	add	r3, sp, #80	@ 0x50
 8019494:	cb0c      	ldmia	r3, {r2, r3}
 8019496:	4651      	mov	r1, sl
 8019498:	4628      	mov	r0, r5
 801949a:	f7fe f875 	bl	8017588 <rcutils_strndup>
 801949e:	9918      	ldr	r1, [sp, #96]	@ 0x60
 80194a0:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80194a2:	4798      	blx	r3
 80194a4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80194a6:	9918      	ldr	r1, [sp, #96]	@ 0x60
 80194a8:	4658      	mov	r0, fp
 80194aa:	2469      	movs	r4, #105	@ 0x69
 80194ac:	4798      	blx	r3
 80194ae:	e7d2      	b.n	8019456 <rcl_expand_topic_name+0x16a>
 80194b0:	2800      	cmp	r0, #0
 80194b2:	d05b      	beq.n	801956c <rcl_expand_topic_name+0x280>
 80194b4:	46c1      	mov	r9, r8
 80194b6:	46a2      	mov	sl, r4
 80194b8:	e782      	b.n	80193c0 <rcl_expand_topic_name+0xd4>
 80194ba:	46b1      	mov	r9, r6
 80194bc:	e7a3      	b.n	8019406 <rcl_expand_topic_name+0x11a>
 80194be:	2800      	cmp	r0, #0
 80194c0:	d1f8      	bne.n	80194b4 <rcl_expand_topic_name+0x1c8>
 80194c2:	4638      	mov	r0, r7
 80194c4:	f7e6 feb6 	bl	8000234 <strlen>
 80194c8:	4a35      	ldr	r2, [pc, #212]	@ (80195a0 <rcl_expand_topic_name+0x2b4>)
 80194ca:	4b36      	ldr	r3, [pc, #216]	@ (80195a4 <rcl_expand_topic_name+0x2b8>)
 80194cc:	f8cd 8010 	str.w	r8, [sp, #16]
 80194d0:	2801      	cmp	r0, #1
 80194d2:	bf18      	it	ne
 80194d4:	4613      	movne	r3, r2
 80194d6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80194da:	e9cd 1301 	strd	r1, r3, [sp, #4]
 80194de:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 80194e0:	9703      	str	r7, [sp, #12]
 80194e2:	9200      	str	r2, [sp, #0]
 80194e4:	ab14      	add	r3, sp, #80	@ 0x50
 80194e6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80194e8:	f7fd ff12 	bl	8017310 <rcutils_format_string_limit>
 80194ec:	4682      	mov	sl, r0
 80194ee:	4653      	mov	r3, sl
 80194f0:	b32b      	cbz	r3, 801953e <rcl_expand_topic_name+0x252>
 80194f2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80194f4:	f8c3 a000 	str.w	sl, [r3]
 80194f8:	e7ad      	b.n	8019456 <rcl_expand_topic_name+0x16a>
 80194fa:	f89a 3000 	ldrb.w	r3, [sl]
 80194fe:	2b2f      	cmp	r3, #47	@ 0x2f
 8019500:	d0f7      	beq.n	80194f2 <rcl_expand_topic_name+0x206>
 8019502:	4638      	mov	r0, r7
 8019504:	f7e6 fe96 	bl	8000234 <strlen>
 8019508:	4a25      	ldr	r2, [pc, #148]	@ (80195a0 <rcl_expand_topic_name+0x2b4>)
 801950a:	4b26      	ldr	r3, [pc, #152]	@ (80195a4 <rcl_expand_topic_name+0x2b8>)
 801950c:	f8cd a010 	str.w	sl, [sp, #16]
 8019510:	2801      	cmp	r0, #1
 8019512:	bf18      	it	ne
 8019514:	4613      	movne	r3, r2
 8019516:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 801951a:	e9cd 1301 	strd	r1, r3, [sp, #4]
 801951e:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8019520:	9703      	str	r7, [sp, #12]
 8019522:	9200      	str	r2, [sp, #0]
 8019524:	ab14      	add	r3, sp, #80	@ 0x50
 8019526:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8019528:	f7fd fef2 	bl	8017310 <rcutils_format_string_limit>
 801952c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801952e:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8019530:	4605      	mov	r5, r0
 8019532:	4650      	mov	r0, sl
 8019534:	4798      	blx	r3
 8019536:	46aa      	mov	sl, r5
 8019538:	e7d9      	b.n	80194ee <rcl_expand_topic_name+0x202>
 801953a:	24ca      	movs	r4, #202	@ 0xca
 801953c:	e78b      	b.n	8019456 <rcl_expand_topic_name+0x16a>
 801953e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8019540:	2300      	movs	r3, #0
 8019542:	6013      	str	r3, [r2, #0]
 8019544:	240a      	movs	r4, #10
 8019546:	e786      	b.n	8019456 <rcl_expand_topic_name+0x16a>
 8019548:	465b      	mov	r3, fp
 801954a:	9c07      	ldr	r4, [sp, #28]
 801954c:	46da      	mov	sl, fp
 801954e:	2b00      	cmp	r3, #0
 8019550:	d1d3      	bne.n	80194fa <rcl_expand_topic_name+0x20e>
 8019552:	f898 3000 	ldrb.w	r3, [r8]
 8019556:	2b2f      	cmp	r3, #47	@ 0x2f
 8019558:	d0cb      	beq.n	80194f2 <rcl_expand_topic_name+0x206>
 801955a:	e7b2      	b.n	80194c2 <rcl_expand_topic_name+0x1d6>
 801955c:	e9dd 1218 	ldrd	r1, r2, [sp, #96]	@ 0x60
 8019560:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8019562:	6015      	str	r5, [r2, #0]
 8019564:	4658      	mov	r0, fp
 8019566:	4798      	blx	r3
 8019568:	240a      	movs	r4, #10
 801956a:	e774      	b.n	8019456 <rcl_expand_topic_name+0x16a>
 801956c:	ab17      	add	r3, sp, #92	@ 0x5c
 801956e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8019572:	e88d 0003 	stmia.w	sp, {r0, r1}
 8019576:	ab14      	add	r3, sp, #80	@ 0x50
 8019578:	cb0e      	ldmia	r3, {r1, r2, r3}
 801957a:	4640      	mov	r0, r8
 801957c:	f7fd ffe2 	bl	8017544 <rcutils_strdup>
 8019580:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8019582:	2800      	cmp	r0, #0
 8019584:	6018      	str	r0, [r3, #0]
 8019586:	bf08      	it	eq
 8019588:	240a      	moveq	r4, #10
 801958a:	e764      	b.n	8019456 <rcl_expand_topic_name+0x16a>
 801958c:	0801d094 	.word	0x0801d094
 8019590:	0801c2b4 	.word	0x0801c2b4
 8019594:	0801d09c 	.word	0x0801d09c
 8019598:	0801d0a4 	.word	0x0801d0a4
 801959c:	0801d0ac 	.word	0x0801d0ac
 80195a0:	0801c2a0 	.word	0x0801c2a0
 80195a4:	0801c2c4 	.word	0x0801c2c4

080195a8 <rcl_get_default_topic_name_substitutions>:
 80195a8:	2800      	cmp	r0, #0
 80195aa:	bf0c      	ite	eq
 80195ac:	200b      	moveq	r0, #11
 80195ae:	2000      	movne	r0, #0
 80195b0:	4770      	bx	lr
 80195b2:	bf00      	nop

080195b4 <rcl_get_zero_initialized_guard_condition>:
 80195b4:	4a03      	ldr	r2, [pc, #12]	@ (80195c4 <rcl_get_zero_initialized_guard_condition+0x10>)
 80195b6:	4603      	mov	r3, r0
 80195b8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80195bc:	e883 0003 	stmia.w	r3, {r0, r1}
 80195c0:	4618      	mov	r0, r3
 80195c2:	4770      	bx	lr
 80195c4:	0801d0b8 	.word	0x0801d0b8

080195c8 <rcl_guard_condition_init>:
 80195c8:	b082      	sub	sp, #8
 80195ca:	b5f0      	push	{r4, r5, r6, r7, lr}
 80195cc:	b087      	sub	sp, #28
 80195ce:	ac0c      	add	r4, sp, #48	@ 0x30
 80195d0:	e884 000c 	stmia.w	r4, {r2, r3}
 80195d4:	46a6      	mov	lr, r4
 80195d6:	460d      	mov	r5, r1
 80195d8:	4604      	mov	r4, r0
 80195da:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80195de:	f10d 0c04 	add.w	ip, sp, #4
 80195e2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80195e6:	f8de 3000 	ldr.w	r3, [lr]
 80195ea:	f8cc 3000 	str.w	r3, [ip]
 80195ee:	a801      	add	r0, sp, #4
 80195f0:	f7f4 ffc0 	bl	800e574 <rcutils_allocator_is_valid>
 80195f4:	b338      	cbz	r0, 8019646 <rcl_guard_condition_init+0x7e>
 80195f6:	b334      	cbz	r4, 8019646 <rcl_guard_condition_init+0x7e>
 80195f8:	6866      	ldr	r6, [r4, #4]
 80195fa:	b9ee      	cbnz	r6, 8019638 <rcl_guard_condition_init+0x70>
 80195fc:	b31d      	cbz	r5, 8019646 <rcl_guard_condition_init+0x7e>
 80195fe:	4628      	mov	r0, r5
 8019600:	f7fa fff6 	bl	80145f0 <rcl_context_is_valid>
 8019604:	b308      	cbz	r0, 801964a <rcl_guard_condition_init+0x82>
 8019606:	9b01      	ldr	r3, [sp, #4]
 8019608:	9905      	ldr	r1, [sp, #20]
 801960a:	201c      	movs	r0, #28
 801960c:	4798      	blx	r3
 801960e:	4607      	mov	r7, r0
 8019610:	6060      	str	r0, [r4, #4]
 8019612:	b310      	cbz	r0, 801965a <rcl_guard_condition_init+0x92>
 8019614:	6828      	ldr	r0, [r5, #0]
 8019616:	3028      	adds	r0, #40	@ 0x28
 8019618:	f000 f9ac 	bl	8019974 <rmw_create_guard_condition>
 801961c:	6038      	str	r0, [r7, #0]
 801961e:	6860      	ldr	r0, [r4, #4]
 8019620:	6805      	ldr	r5, [r0, #0]
 8019622:	b1a5      	cbz	r5, 801964e <rcl_guard_condition_init+0x86>
 8019624:	2301      	movs	r3, #1
 8019626:	ac01      	add	r4, sp, #4
 8019628:	7103      	strb	r3, [r0, #4]
 801962a:	f100 0708 	add.w	r7, r0, #8
 801962e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8019630:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8019632:	6823      	ldr	r3, [r4, #0]
 8019634:	603b      	str	r3, [r7, #0]
 8019636:	e000      	b.n	801963a <rcl_guard_condition_init+0x72>
 8019638:	2664      	movs	r6, #100	@ 0x64
 801963a:	4630      	mov	r0, r6
 801963c:	b007      	add	sp, #28
 801963e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8019642:	b002      	add	sp, #8
 8019644:	4770      	bx	lr
 8019646:	260b      	movs	r6, #11
 8019648:	e7f7      	b.n	801963a <rcl_guard_condition_init+0x72>
 801964a:	2665      	movs	r6, #101	@ 0x65
 801964c:	e7f5      	b.n	801963a <rcl_guard_condition_init+0x72>
 801964e:	9b02      	ldr	r3, [sp, #8]
 8019650:	9905      	ldr	r1, [sp, #20]
 8019652:	4798      	blx	r3
 8019654:	2601      	movs	r6, #1
 8019656:	6065      	str	r5, [r4, #4]
 8019658:	e7ef      	b.n	801963a <rcl_guard_condition_init+0x72>
 801965a:	260a      	movs	r6, #10
 801965c:	e7ed      	b.n	801963a <rcl_guard_condition_init+0x72>
 801965e:	bf00      	nop

08019660 <rcl_guard_condition_init_from_rmw>:
 8019660:	b082      	sub	sp, #8
 8019662:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019666:	b086      	sub	sp, #24
 8019668:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 801966c:	4604      	mov	r4, r0
 801966e:	f84c 3f04 	str.w	r3, [ip, #4]!
 8019672:	460e      	mov	r6, r1
 8019674:	4617      	mov	r7, r2
 8019676:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801967a:	f10d 0e04 	add.w	lr, sp, #4
 801967e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8019682:	f8dc 3000 	ldr.w	r3, [ip]
 8019686:	f8ce 3000 	str.w	r3, [lr]
 801968a:	a801      	add	r0, sp, #4
 801968c:	f7f4 ff72 	bl	800e574 <rcutils_allocator_is_valid>
 8019690:	b350      	cbz	r0, 80196e8 <rcl_guard_condition_init_from_rmw+0x88>
 8019692:	b34c      	cbz	r4, 80196e8 <rcl_guard_condition_init_from_rmw+0x88>
 8019694:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8019698:	f1b8 0f00 	cmp.w	r8, #0
 801969c:	d11e      	bne.n	80196dc <rcl_guard_condition_init_from_rmw+0x7c>
 801969e:	b31f      	cbz	r7, 80196e8 <rcl_guard_condition_init_from_rmw+0x88>
 80196a0:	4638      	mov	r0, r7
 80196a2:	f7fa ffa5 	bl	80145f0 <rcl_context_is_valid>
 80196a6:	b328      	cbz	r0, 80196f4 <rcl_guard_condition_init_from_rmw+0x94>
 80196a8:	9b01      	ldr	r3, [sp, #4]
 80196aa:	9905      	ldr	r1, [sp, #20]
 80196ac:	201c      	movs	r0, #28
 80196ae:	4798      	blx	r3
 80196b0:	4605      	mov	r5, r0
 80196b2:	6060      	str	r0, [r4, #4]
 80196b4:	b358      	cbz	r0, 801970e <rcl_guard_condition_init_from_rmw+0xae>
 80196b6:	b1fe      	cbz	r6, 80196f8 <rcl_guard_condition_init_from_rmw+0x98>
 80196b8:	6006      	str	r6, [r0, #0]
 80196ba:	f880 8004 	strb.w	r8, [r0, #4]
 80196be:	ac01      	add	r4, sp, #4
 80196c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80196c2:	f105 0c08 	add.w	ip, r5, #8
 80196c6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80196ca:	6823      	ldr	r3, [r4, #0]
 80196cc:	f8cc 3000 	str.w	r3, [ip]
 80196d0:	2000      	movs	r0, #0
 80196d2:	b006      	add	sp, #24
 80196d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80196d8:	b002      	add	sp, #8
 80196da:	4770      	bx	lr
 80196dc:	2064      	movs	r0, #100	@ 0x64
 80196de:	b006      	add	sp, #24
 80196e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80196e4:	b002      	add	sp, #8
 80196e6:	4770      	bx	lr
 80196e8:	200b      	movs	r0, #11
 80196ea:	b006      	add	sp, #24
 80196ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80196f0:	b002      	add	sp, #8
 80196f2:	4770      	bx	lr
 80196f4:	2065      	movs	r0, #101	@ 0x65
 80196f6:	e7f2      	b.n	80196de <rcl_guard_condition_init_from_rmw+0x7e>
 80196f8:	6838      	ldr	r0, [r7, #0]
 80196fa:	3028      	adds	r0, #40	@ 0x28
 80196fc:	f000 f93a 	bl	8019974 <rmw_create_guard_condition>
 8019700:	6028      	str	r0, [r5, #0]
 8019702:	6865      	ldr	r5, [r4, #4]
 8019704:	682e      	ldr	r6, [r5, #0]
 8019706:	b126      	cbz	r6, 8019712 <rcl_guard_condition_init_from_rmw+0xb2>
 8019708:	2301      	movs	r3, #1
 801970a:	712b      	strb	r3, [r5, #4]
 801970c:	e7d7      	b.n	80196be <rcl_guard_condition_init_from_rmw+0x5e>
 801970e:	200a      	movs	r0, #10
 8019710:	e7e5      	b.n	80196de <rcl_guard_condition_init_from_rmw+0x7e>
 8019712:	4628      	mov	r0, r5
 8019714:	9b02      	ldr	r3, [sp, #8]
 8019716:	9905      	ldr	r1, [sp, #20]
 8019718:	4798      	blx	r3
 801971a:	6066      	str	r6, [r4, #4]
 801971c:	2001      	movs	r0, #1
 801971e:	e7de      	b.n	80196de <rcl_guard_condition_init_from_rmw+0x7e>

08019720 <rcl_guard_condition_fini>:
 8019720:	b570      	push	{r4, r5, r6, lr}
 8019722:	b082      	sub	sp, #8
 8019724:	b1f0      	cbz	r0, 8019764 <rcl_guard_condition_fini+0x44>
 8019726:	6843      	ldr	r3, [r0, #4]
 8019728:	4604      	mov	r4, r0
 801972a:	b163      	cbz	r3, 8019746 <rcl_guard_condition_fini+0x26>
 801972c:	6818      	ldr	r0, [r3, #0]
 801972e:	68de      	ldr	r6, [r3, #12]
 8019730:	6999      	ldr	r1, [r3, #24]
 8019732:	b160      	cbz	r0, 801974e <rcl_guard_condition_fini+0x2e>
 8019734:	791d      	ldrb	r5, [r3, #4]
 8019736:	b965      	cbnz	r5, 8019752 <rcl_guard_condition_fini+0x32>
 8019738:	4618      	mov	r0, r3
 801973a:	47b0      	blx	r6
 801973c:	2300      	movs	r3, #0
 801973e:	4628      	mov	r0, r5
 8019740:	6063      	str	r3, [r4, #4]
 8019742:	b002      	add	sp, #8
 8019744:	bd70      	pop	{r4, r5, r6, pc}
 8019746:	461d      	mov	r5, r3
 8019748:	4628      	mov	r0, r5
 801974a:	b002      	add	sp, #8
 801974c:	bd70      	pop	{r4, r5, r6, pc}
 801974e:	4605      	mov	r5, r0
 8019750:	e7f2      	b.n	8019738 <rcl_guard_condition_fini+0x18>
 8019752:	9101      	str	r1, [sp, #4]
 8019754:	f000 f922 	bl	801999c <rmw_destroy_guard_condition>
 8019758:	1e05      	subs	r5, r0, #0
 801975a:	6863      	ldr	r3, [r4, #4]
 801975c:	9901      	ldr	r1, [sp, #4]
 801975e:	bf18      	it	ne
 8019760:	2501      	movne	r5, #1
 8019762:	e7e9      	b.n	8019738 <rcl_guard_condition_fini+0x18>
 8019764:	250b      	movs	r5, #11
 8019766:	4628      	mov	r0, r5
 8019768:	b002      	add	sp, #8
 801976a:	bd70      	pop	{r4, r5, r6, pc}

0801976c <rcl_guard_condition_get_default_options>:
 801976c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801976e:	b087      	sub	sp, #28
 8019770:	4606      	mov	r6, r0
 8019772:	4668      	mov	r0, sp
 8019774:	f7f4 fef0 	bl	800e558 <rcutils_get_default_allocator>
 8019778:	4b09      	ldr	r3, [pc, #36]	@ (80197a0 <rcl_guard_condition_get_default_options+0x34>)
 801977a:	46ee      	mov	lr, sp
 801977c:	469c      	mov	ip, r3
 801977e:	461d      	mov	r5, r3
 8019780:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8019784:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8019788:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801978a:	4634      	mov	r4, r6
 801978c:	f8de 7000 	ldr.w	r7, [lr]
 8019790:	f8cc 7000 	str.w	r7, [ip]
 8019794:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019796:	4630      	mov	r0, r6
 8019798:	6027      	str	r7, [r4, #0]
 801979a:	b007      	add	sp, #28
 801979c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801979e:	bf00      	nop
 80197a0:	2000bafc 	.word	0x2000bafc

080197a4 <rcl_trigger_guard_condition>:
 80197a4:	b148      	cbz	r0, 80197ba <rcl_trigger_guard_condition+0x16>
 80197a6:	b508      	push	{r3, lr}
 80197a8:	6843      	ldr	r3, [r0, #4]
 80197aa:	b143      	cbz	r3, 80197be <rcl_trigger_guard_condition+0x1a>
 80197ac:	6818      	ldr	r0, [r3, #0]
 80197ae:	f000 f909 	bl	80199c4 <rmw_trigger_guard_condition>
 80197b2:	3800      	subs	r0, #0
 80197b4:	bf18      	it	ne
 80197b6:	2001      	movne	r0, #1
 80197b8:	bd08      	pop	{r3, pc}
 80197ba:	200b      	movs	r0, #11
 80197bc:	4770      	bx	lr
 80197be:	200b      	movs	r0, #11
 80197c0:	bd08      	pop	{r3, pc}
 80197c2:	bf00      	nop

080197c4 <rcl_guard_condition_get_rmw_handle>:
 80197c4:	b110      	cbz	r0, 80197cc <rcl_guard_condition_get_rmw_handle+0x8>
 80197c6:	6840      	ldr	r0, [r0, #4]
 80197c8:	b100      	cbz	r0, 80197cc <rcl_guard_condition_get_rmw_handle+0x8>
 80197ca:	6800      	ldr	r0, [r0, #0]
 80197cc:	4770      	bx	lr
 80197ce:	bf00      	nop

080197d0 <rcl_validate_topic_name>:
 80197d0:	2800      	cmp	r0, #0
 80197d2:	d07a      	beq.n	80198ca <rcl_validate_topic_name+0xfa>
 80197d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80197d8:	460e      	mov	r6, r1
 80197da:	2900      	cmp	r1, #0
 80197dc:	d07c      	beq.n	80198d8 <rcl_validate_topic_name+0x108>
 80197de:	4617      	mov	r7, r2
 80197e0:	4605      	mov	r5, r0
 80197e2:	f7e6 fd27 	bl	8000234 <strlen>
 80197e6:	b1b0      	cbz	r0, 8019816 <rcl_validate_topic_name+0x46>
 80197e8:	f895 9000 	ldrb.w	r9, [r5]
 80197ec:	f8df c180 	ldr.w	ip, [pc, #384]	@ 8019970 <rcl_validate_topic_name+0x1a0>
 80197f0:	f81c 3009 	ldrb.w	r3, [ip, r9]
 80197f4:	f013 0304 	ands.w	r3, r3, #4
 80197f8:	d169      	bne.n	80198ce <rcl_validate_topic_name+0xfe>
 80197fa:	f100 38ff 	add.w	r8, r0, #4294967295	@ 0xffffffff
 80197fe:	f815 2008 	ldrb.w	r2, [r5, r8]
 8019802:	2a2f      	cmp	r2, #47	@ 0x2f
 8019804:	d10e      	bne.n	8019824 <rcl_validate_topic_name+0x54>
 8019806:	2202      	movs	r2, #2
 8019808:	6032      	str	r2, [r6, #0]
 801980a:	b36f      	cbz	r7, 8019868 <rcl_validate_topic_name+0x98>
 801980c:	f8c7 8000 	str.w	r8, [r7]
 8019810:	4618      	mov	r0, r3
 8019812:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019816:	2301      	movs	r3, #1
 8019818:	6033      	str	r3, [r6, #0]
 801981a:	b32f      	cbz	r7, 8019868 <rcl_validate_topic_name+0x98>
 801981c:	2000      	movs	r0, #0
 801981e:	6038      	str	r0, [r7, #0]
 8019820:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019824:	f105 3aff 	add.w	sl, r5, #4294967295	@ 0xffffffff
 8019828:	461c      	mov	r4, r3
 801982a:	4619      	mov	r1, r3
 801982c:	f81a 2f01 	ldrb.w	r2, [sl, #1]!
 8019830:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8019834:	f1be 0f09 	cmp.w	lr, #9
 8019838:	d919      	bls.n	801986e <rcl_validate_topic_name+0x9e>
 801983a:	f022 0e20 	bic.w	lr, r2, #32
 801983e:	f1ae 0e41 	sub.w	lr, lr, #65	@ 0x41
 8019842:	f1be 0f19 	cmp.w	lr, #25
 8019846:	d912      	bls.n	801986e <rcl_validate_topic_name+0x9e>
 8019848:	2a5f      	cmp	r2, #95	@ 0x5f
 801984a:	d019      	beq.n	8019880 <rcl_validate_topic_name+0xb0>
 801984c:	2a2f      	cmp	r2, #47	@ 0x2f
 801984e:	d051      	beq.n	80198f4 <rcl_validate_topic_name+0x124>
 8019850:	2a7e      	cmp	r2, #126	@ 0x7e
 8019852:	d048      	beq.n	80198e6 <rcl_validate_topic_name+0x116>
 8019854:	2a7b      	cmp	r2, #123	@ 0x7b
 8019856:	d054      	beq.n	8019902 <rcl_validate_topic_name+0x132>
 8019858:	2a7d      	cmp	r2, #125	@ 0x7d
 801985a:	d161      	bne.n	8019920 <rcl_validate_topic_name+0x150>
 801985c:	2c00      	cmp	r4, #0
 801985e:	d155      	bne.n	801990c <rcl_validate_topic_name+0x13c>
 8019860:	2305      	movs	r3, #5
 8019862:	6033      	str	r3, [r6, #0]
 8019864:	b107      	cbz	r7, 8019868 <rcl_validate_topic_name+0x98>
 8019866:	6039      	str	r1, [r7, #0]
 8019868:	2000      	movs	r0, #0
 801986a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801986e:	f81c 2002 	ldrb.w	r2, [ip, r2]
 8019872:	0752      	lsls	r2, r2, #29
 8019874:	d504      	bpl.n	8019880 <rcl_validate_topic_name+0xb0>
 8019876:	b11c      	cbz	r4, 8019880 <rcl_validate_topic_name+0xb0>
 8019878:	b111      	cbz	r1, 8019880 <rcl_validate_topic_name+0xb0>
 801987a:	1e4a      	subs	r2, r1, #1
 801987c:	429a      	cmp	r2, r3
 801987e:	d02d      	beq.n	80198dc <rcl_validate_topic_name+0x10c>
 8019880:	3101      	adds	r1, #1
 8019882:	4288      	cmp	r0, r1
 8019884:	d1d2      	bne.n	801982c <rcl_validate_topic_name+0x5c>
 8019886:	2c00      	cmp	r4, #0
 8019888:	d145      	bne.n	8019916 <rcl_validate_topic_name+0x146>
 801988a:	f1b9 0f7e 	cmp.w	r9, #126	@ 0x7e
 801988e:	d04f      	beq.n	8019930 <rcl_validate_topic_name+0x160>
 8019890:	4620      	mov	r0, r4
 8019892:	2301      	movs	r3, #1
 8019894:	e006      	b.n	80198a4 <rcl_validate_topic_name+0xd4>
 8019896:	428b      	cmp	r3, r1
 8019898:	f105 0501 	add.w	r5, r5, #1
 801989c:	f103 0201 	add.w	r2, r3, #1
 80198a0:	d236      	bcs.n	8019910 <rcl_validate_topic_name+0x140>
 80198a2:	4613      	mov	r3, r2
 80198a4:	4580      	cmp	r8, r0
 80198a6:	f100 0001 	add.w	r0, r0, #1
 80198aa:	d0f4      	beq.n	8019896 <rcl_validate_topic_name+0xc6>
 80198ac:	782a      	ldrb	r2, [r5, #0]
 80198ae:	2a2f      	cmp	r2, #47	@ 0x2f
 80198b0:	d1f1      	bne.n	8019896 <rcl_validate_topic_name+0xc6>
 80198b2:	786a      	ldrb	r2, [r5, #1]
 80198b4:	f81c 2002 	ldrb.w	r2, [ip, r2]
 80198b8:	0754      	lsls	r4, r2, #29
 80198ba:	d5ec      	bpl.n	8019896 <rcl_validate_topic_name+0xc6>
 80198bc:	2204      	movs	r2, #4
 80198be:	6032      	str	r2, [r6, #0]
 80198c0:	2f00      	cmp	r7, #0
 80198c2:	d0d1      	beq.n	8019868 <rcl_validate_topic_name+0x98>
 80198c4:	603b      	str	r3, [r7, #0]
 80198c6:	2000      	movs	r0, #0
 80198c8:	e7aa      	b.n	8019820 <rcl_validate_topic_name+0x50>
 80198ca:	200b      	movs	r0, #11
 80198cc:	4770      	bx	lr
 80198ce:	2304      	movs	r3, #4
 80198d0:	6033      	str	r3, [r6, #0]
 80198d2:	2f00      	cmp	r7, #0
 80198d4:	d1a2      	bne.n	801981c <rcl_validate_topic_name+0x4c>
 80198d6:	e7c7      	b.n	8019868 <rcl_validate_topic_name+0x98>
 80198d8:	200b      	movs	r0, #11
 80198da:	e7a1      	b.n	8019820 <rcl_validate_topic_name+0x50>
 80198dc:	2309      	movs	r3, #9
 80198de:	6033      	str	r3, [r6, #0]
 80198e0:	2f00      	cmp	r7, #0
 80198e2:	d1c0      	bne.n	8019866 <rcl_validate_topic_name+0x96>
 80198e4:	e7c0      	b.n	8019868 <rcl_validate_topic_name+0x98>
 80198e6:	2900      	cmp	r1, #0
 80198e8:	d0ca      	beq.n	8019880 <rcl_validate_topic_name+0xb0>
 80198ea:	2306      	movs	r3, #6
 80198ec:	6033      	str	r3, [r6, #0]
 80198ee:	2f00      	cmp	r7, #0
 80198f0:	d1b9      	bne.n	8019866 <rcl_validate_topic_name+0x96>
 80198f2:	e7b9      	b.n	8019868 <rcl_validate_topic_name+0x98>
 80198f4:	2c00      	cmp	r4, #0
 80198f6:	d0c3      	beq.n	8019880 <rcl_validate_topic_name+0xb0>
 80198f8:	2308      	movs	r3, #8
 80198fa:	6033      	str	r3, [r6, #0]
 80198fc:	2f00      	cmp	r7, #0
 80198fe:	d1b2      	bne.n	8019866 <rcl_validate_topic_name+0x96>
 8019900:	e7b2      	b.n	8019868 <rcl_validate_topic_name+0x98>
 8019902:	2c00      	cmp	r4, #0
 8019904:	d1f8      	bne.n	80198f8 <rcl_validate_topic_name+0x128>
 8019906:	460b      	mov	r3, r1
 8019908:	2401      	movs	r4, #1
 801990a:	e7b9      	b.n	8019880 <rcl_validate_topic_name+0xb0>
 801990c:	2400      	movs	r4, #0
 801990e:	e7b7      	b.n	8019880 <rcl_validate_topic_name+0xb0>
 8019910:	2000      	movs	r0, #0
 8019912:	6030      	str	r0, [r6, #0]
 8019914:	e784      	b.n	8019820 <rcl_validate_topic_name+0x50>
 8019916:	2205      	movs	r2, #5
 8019918:	6032      	str	r2, [r6, #0]
 801991a:	2f00      	cmp	r7, #0
 801991c:	d1d2      	bne.n	80198c4 <rcl_validate_topic_name+0xf4>
 801991e:	e7a3      	b.n	8019868 <rcl_validate_topic_name+0x98>
 8019920:	2c00      	cmp	r4, #0
 8019922:	bf14      	ite	ne
 8019924:	2308      	movne	r3, #8
 8019926:	2303      	moveq	r3, #3
 8019928:	6033      	str	r3, [r6, #0]
 801992a:	2f00      	cmp	r7, #0
 801992c:	d19b      	bne.n	8019866 <rcl_validate_topic_name+0x96>
 801992e:	e79b      	b.n	8019868 <rcl_validate_topic_name+0x98>
 8019930:	2301      	movs	r3, #1
 8019932:	e00a      	b.n	801994a <rcl_validate_topic_name+0x17a>
 8019934:	2c01      	cmp	r4, #1
 8019936:	d013      	beq.n	8019960 <rcl_validate_topic_name+0x190>
 8019938:	4299      	cmp	r1, r3
 801993a:	f104 0401 	add.w	r4, r4, #1
 801993e:	f105 0501 	add.w	r5, r5, #1
 8019942:	f103 0201 	add.w	r2, r3, #1
 8019946:	d9e3      	bls.n	8019910 <rcl_validate_topic_name+0x140>
 8019948:	4613      	mov	r3, r2
 801994a:	45a0      	cmp	r8, r4
 801994c:	d0f4      	beq.n	8019938 <rcl_validate_topic_name+0x168>
 801994e:	782a      	ldrb	r2, [r5, #0]
 8019950:	2a2f      	cmp	r2, #47	@ 0x2f
 8019952:	d1ef      	bne.n	8019934 <rcl_validate_topic_name+0x164>
 8019954:	786a      	ldrb	r2, [r5, #1]
 8019956:	f81c 2002 	ldrb.w	r2, [ip, r2]
 801995a:	0752      	lsls	r2, r2, #29
 801995c:	d5ec      	bpl.n	8019938 <rcl_validate_topic_name+0x168>
 801995e:	e7ad      	b.n	80198bc <rcl_validate_topic_name+0xec>
 8019960:	2307      	movs	r3, #7
 8019962:	6033      	str	r3, [r6, #0]
 8019964:	2f00      	cmp	r7, #0
 8019966:	f43f af7f 	beq.w	8019868 <rcl_validate_topic_name+0x98>
 801996a:	603c      	str	r4, [r7, #0]
 801996c:	2000      	movs	r0, #0
 801996e:	e757      	b.n	8019820 <rcl_validate_topic_name+0x50>
 8019970:	0801d222 	.word	0x0801d222

08019974 <rmw_create_guard_condition>:
 8019974:	b538      	push	{r3, r4, r5, lr}
 8019976:	4605      	mov	r5, r0
 8019978:	4807      	ldr	r0, [pc, #28]	@ (8019998 <rmw_create_guard_condition+0x24>)
 801997a:	f7fe fa11 	bl	8017da0 <get_memory>
 801997e:	b148      	cbz	r0, 8019994 <rmw_create_guard_condition+0x20>
 8019980:	6884      	ldr	r4, [r0, #8]
 8019982:	2300      	movs	r3, #0
 8019984:	7423      	strb	r3, [r4, #16]
 8019986:	61e5      	str	r5, [r4, #28]
 8019988:	f7fe fa72 	bl	8017e70 <rmw_get_implementation_identifier>
 801998c:	e9c4 0405 	strd	r0, r4, [r4, #20]
 8019990:	f104 0014 	add.w	r0, r4, #20
 8019994:	bd38      	pop	{r3, r4, r5, pc}
 8019996:	bf00      	nop
 8019998:	2000b92c 	.word	0x2000b92c

0801999c <rmw_destroy_guard_condition>:
 801999c:	b508      	push	{r3, lr}
 801999e:	4b08      	ldr	r3, [pc, #32]	@ (80199c0 <rmw_destroy_guard_condition+0x24>)
 80199a0:	6819      	ldr	r1, [r3, #0]
 80199a2:	b911      	cbnz	r1, 80199aa <rmw_destroy_guard_condition+0xe>
 80199a4:	e00a      	b.n	80199bc <rmw_destroy_guard_condition+0x20>
 80199a6:	6849      	ldr	r1, [r1, #4]
 80199a8:	b141      	cbz	r1, 80199bc <rmw_destroy_guard_condition+0x20>
 80199aa:	688b      	ldr	r3, [r1, #8]
 80199ac:	3314      	adds	r3, #20
 80199ae:	4298      	cmp	r0, r3
 80199b0:	d1f9      	bne.n	80199a6 <rmw_destroy_guard_condition+0xa>
 80199b2:	4803      	ldr	r0, [pc, #12]	@ (80199c0 <rmw_destroy_guard_condition+0x24>)
 80199b4:	f7fe fa04 	bl	8017dc0 <put_memory>
 80199b8:	2000      	movs	r0, #0
 80199ba:	bd08      	pop	{r3, pc}
 80199bc:	2001      	movs	r0, #1
 80199be:	bd08      	pop	{r3, pc}
 80199c0:	2000b92c 	.word	0x2000b92c

080199c4 <rmw_trigger_guard_condition>:
 80199c4:	b160      	cbz	r0, 80199e0 <rmw_trigger_guard_condition+0x1c>
 80199c6:	b510      	push	{r4, lr}
 80199c8:	4604      	mov	r4, r0
 80199ca:	6800      	ldr	r0, [r0, #0]
 80199cc:	f7f6 f978 	bl	800fcc0 <is_uxrce_rmw_identifier_valid>
 80199d0:	b908      	cbnz	r0, 80199d6 <rmw_trigger_guard_condition+0x12>
 80199d2:	2001      	movs	r0, #1
 80199d4:	bd10      	pop	{r4, pc}
 80199d6:	6863      	ldr	r3, [r4, #4]
 80199d8:	2201      	movs	r2, #1
 80199da:	741a      	strb	r2, [r3, #16]
 80199dc:	2000      	movs	r0, #0
 80199de:	bd10      	pop	{r4, pc}
 80199e0:	2001      	movs	r0, #1
 80199e2:	4770      	bx	lr

080199e4 <rosidl_runtime_c__String__init>:
 80199e4:	b510      	push	{r4, lr}
 80199e6:	4604      	mov	r4, r0
 80199e8:	b086      	sub	sp, #24
 80199ea:	b170      	cbz	r0, 8019a0a <rosidl_runtime_c__String__init+0x26>
 80199ec:	a801      	add	r0, sp, #4
 80199ee:	f7f4 fdb3 	bl	800e558 <rcutils_get_default_allocator>
 80199f2:	9b01      	ldr	r3, [sp, #4]
 80199f4:	9905      	ldr	r1, [sp, #20]
 80199f6:	2001      	movs	r0, #1
 80199f8:	4798      	blx	r3
 80199fa:	6020      	str	r0, [r4, #0]
 80199fc:	b128      	cbz	r0, 8019a0a <rosidl_runtime_c__String__init+0x26>
 80199fe:	2100      	movs	r1, #0
 8019a00:	2201      	movs	r2, #1
 8019a02:	7001      	strb	r1, [r0, #0]
 8019a04:	e9c4 1201 	strd	r1, r2, [r4, #4]
 8019a08:	4610      	mov	r0, r2
 8019a0a:	b006      	add	sp, #24
 8019a0c:	bd10      	pop	{r4, pc}
 8019a0e:	bf00      	nop

08019a10 <rosidl_runtime_c__String__fini>:
 8019a10:	b320      	cbz	r0, 8019a5c <rosidl_runtime_c__String__fini+0x4c>
 8019a12:	b510      	push	{r4, lr}
 8019a14:	6803      	ldr	r3, [r0, #0]
 8019a16:	b086      	sub	sp, #24
 8019a18:	4604      	mov	r4, r0
 8019a1a:	b173      	cbz	r3, 8019a3a <rosidl_runtime_c__String__fini+0x2a>
 8019a1c:	6883      	ldr	r3, [r0, #8]
 8019a1e:	b1f3      	cbz	r3, 8019a5e <rosidl_runtime_c__String__fini+0x4e>
 8019a20:	a801      	add	r0, sp, #4
 8019a22:	f7f4 fd99 	bl	800e558 <rcutils_get_default_allocator>
 8019a26:	9b02      	ldr	r3, [sp, #8]
 8019a28:	9905      	ldr	r1, [sp, #20]
 8019a2a:	6820      	ldr	r0, [r4, #0]
 8019a2c:	4798      	blx	r3
 8019a2e:	2300      	movs	r3, #0
 8019a30:	e9c4 3300 	strd	r3, r3, [r4]
 8019a34:	60a3      	str	r3, [r4, #8]
 8019a36:	b006      	add	sp, #24
 8019a38:	bd10      	pop	{r4, pc}
 8019a3a:	6843      	ldr	r3, [r0, #4]
 8019a3c:	b9db      	cbnz	r3, 8019a76 <rosidl_runtime_c__String__fini+0x66>
 8019a3e:	6883      	ldr	r3, [r0, #8]
 8019a40:	2b00      	cmp	r3, #0
 8019a42:	d0f8      	beq.n	8019a36 <rosidl_runtime_c__String__fini+0x26>
 8019a44:	4b12      	ldr	r3, [pc, #72]	@ (8019a90 <rosidl_runtime_c__String__fini+0x80>)
 8019a46:	4813      	ldr	r0, [pc, #76]	@ (8019a94 <rosidl_runtime_c__String__fini+0x84>)
 8019a48:	681b      	ldr	r3, [r3, #0]
 8019a4a:	2251      	movs	r2, #81	@ 0x51
 8019a4c:	68db      	ldr	r3, [r3, #12]
 8019a4e:	2101      	movs	r1, #1
 8019a50:	f000 fb82 	bl	801a158 <fwrite>
 8019a54:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019a58:	f000 f83e 	bl	8019ad8 <exit>
 8019a5c:	4770      	bx	lr
 8019a5e:	4b0c      	ldr	r3, [pc, #48]	@ (8019a90 <rosidl_runtime_c__String__fini+0x80>)
 8019a60:	480d      	ldr	r0, [pc, #52]	@ (8019a98 <rosidl_runtime_c__String__fini+0x88>)
 8019a62:	681b      	ldr	r3, [r3, #0]
 8019a64:	224c      	movs	r2, #76	@ 0x4c
 8019a66:	68db      	ldr	r3, [r3, #12]
 8019a68:	2101      	movs	r1, #1
 8019a6a:	f000 fb75 	bl	801a158 <fwrite>
 8019a6e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019a72:	f000 f831 	bl	8019ad8 <exit>
 8019a76:	4b06      	ldr	r3, [pc, #24]	@ (8019a90 <rosidl_runtime_c__String__fini+0x80>)
 8019a78:	4808      	ldr	r0, [pc, #32]	@ (8019a9c <rosidl_runtime_c__String__fini+0x8c>)
 8019a7a:	681b      	ldr	r3, [r3, #0]
 8019a7c:	224e      	movs	r2, #78	@ 0x4e
 8019a7e:	68db      	ldr	r3, [r3, #12]
 8019a80:	2101      	movs	r1, #1
 8019a82:	f000 fb69 	bl	801a158 <fwrite>
 8019a86:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019a8a:	f000 f825 	bl	8019ad8 <exit>
 8019a8e:	bf00      	nop
 8019a90:	200009c0 	.word	0x200009c0
 8019a94:	0801d160 	.word	0x0801d160
 8019a98:	0801d0c0 	.word	0x0801d0c0
 8019a9c:	0801d110 	.word	0x0801d110

08019aa0 <calloc>:
 8019aa0:	4b02      	ldr	r3, [pc, #8]	@ (8019aac <calloc+0xc>)
 8019aa2:	460a      	mov	r2, r1
 8019aa4:	4601      	mov	r1, r0
 8019aa6:	6818      	ldr	r0, [r3, #0]
 8019aa8:	f000 b802 	b.w	8019ab0 <_calloc_r>
 8019aac:	200009c0 	.word	0x200009c0

08019ab0 <_calloc_r>:
 8019ab0:	b570      	push	{r4, r5, r6, lr}
 8019ab2:	fba1 5402 	umull	r5, r4, r1, r2
 8019ab6:	b93c      	cbnz	r4, 8019ac8 <_calloc_r+0x18>
 8019ab8:	4629      	mov	r1, r5
 8019aba:	f000 f899 	bl	8019bf0 <_malloc_r>
 8019abe:	4606      	mov	r6, r0
 8019ac0:	b928      	cbnz	r0, 8019ace <_calloc_r+0x1e>
 8019ac2:	2600      	movs	r6, #0
 8019ac4:	4630      	mov	r0, r6
 8019ac6:	bd70      	pop	{r4, r5, r6, pc}
 8019ac8:	220c      	movs	r2, #12
 8019aca:	6002      	str	r2, [r0, #0]
 8019acc:	e7f9      	b.n	8019ac2 <_calloc_r+0x12>
 8019ace:	462a      	mov	r2, r5
 8019ad0:	4621      	mov	r1, r4
 8019ad2:	f000 fccf 	bl	801a474 <memset>
 8019ad6:	e7f5      	b.n	8019ac4 <_calloc_r+0x14>

08019ad8 <exit>:
 8019ad8:	b508      	push	{r3, lr}
 8019ada:	4b06      	ldr	r3, [pc, #24]	@ (8019af4 <exit+0x1c>)
 8019adc:	4604      	mov	r4, r0
 8019ade:	b113      	cbz	r3, 8019ae6 <exit+0xe>
 8019ae0:	2100      	movs	r1, #0
 8019ae2:	f3af 8000 	nop.w
 8019ae6:	4b04      	ldr	r3, [pc, #16]	@ (8019af8 <exit+0x20>)
 8019ae8:	681b      	ldr	r3, [r3, #0]
 8019aea:	b103      	cbz	r3, 8019aee <exit+0x16>
 8019aec:	4798      	blx	r3
 8019aee:	4620      	mov	r0, r4
 8019af0:	f7e9 f9f0 	bl	8002ed4 <_exit>
 8019af4:	00000000 	.word	0x00000000
 8019af8:	2000bc50 	.word	0x2000bc50

08019afc <getenv>:
 8019afc:	b507      	push	{r0, r1, r2, lr}
 8019afe:	4b04      	ldr	r3, [pc, #16]	@ (8019b10 <getenv+0x14>)
 8019b00:	4601      	mov	r1, r0
 8019b02:	aa01      	add	r2, sp, #4
 8019b04:	6818      	ldr	r0, [r3, #0]
 8019b06:	f000 f805 	bl	8019b14 <_findenv_r>
 8019b0a:	b003      	add	sp, #12
 8019b0c:	f85d fb04 	ldr.w	pc, [sp], #4
 8019b10:	200009c0 	.word	0x200009c0

08019b14 <_findenv_r>:
 8019b14:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019b18:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 8019b88 <_findenv_r+0x74>
 8019b1c:	4606      	mov	r6, r0
 8019b1e:	4689      	mov	r9, r1
 8019b20:	4617      	mov	r7, r2
 8019b22:	f000 fd9d 	bl	801a660 <__env_lock>
 8019b26:	f8da 4000 	ldr.w	r4, [sl]
 8019b2a:	b134      	cbz	r4, 8019b3a <_findenv_r+0x26>
 8019b2c:	464b      	mov	r3, r9
 8019b2e:	4698      	mov	r8, r3
 8019b30:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019b34:	b13a      	cbz	r2, 8019b46 <_findenv_r+0x32>
 8019b36:	2a3d      	cmp	r2, #61	@ 0x3d
 8019b38:	d1f9      	bne.n	8019b2e <_findenv_r+0x1a>
 8019b3a:	4630      	mov	r0, r6
 8019b3c:	f000 fd96 	bl	801a66c <__env_unlock>
 8019b40:	2000      	movs	r0, #0
 8019b42:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019b46:	eba8 0809 	sub.w	r8, r8, r9
 8019b4a:	46a3      	mov	fp, r4
 8019b4c:	f854 0b04 	ldr.w	r0, [r4], #4
 8019b50:	2800      	cmp	r0, #0
 8019b52:	d0f2      	beq.n	8019b3a <_findenv_r+0x26>
 8019b54:	4642      	mov	r2, r8
 8019b56:	4649      	mov	r1, r9
 8019b58:	f000 fca1 	bl	801a49e <strncmp>
 8019b5c:	2800      	cmp	r0, #0
 8019b5e:	d1f4      	bne.n	8019b4a <_findenv_r+0x36>
 8019b60:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8019b64:	eb03 0508 	add.w	r5, r3, r8
 8019b68:	f813 3008 	ldrb.w	r3, [r3, r8]
 8019b6c:	2b3d      	cmp	r3, #61	@ 0x3d
 8019b6e:	d1ec      	bne.n	8019b4a <_findenv_r+0x36>
 8019b70:	f8da 3000 	ldr.w	r3, [sl]
 8019b74:	ebab 0303 	sub.w	r3, fp, r3
 8019b78:	109b      	asrs	r3, r3, #2
 8019b7a:	4630      	mov	r0, r6
 8019b7c:	603b      	str	r3, [r7, #0]
 8019b7e:	f000 fd75 	bl	801a66c <__env_unlock>
 8019b82:	1c68      	adds	r0, r5, #1
 8019b84:	e7dd      	b.n	8019b42 <_findenv_r+0x2e>
 8019b86:	bf00      	nop
 8019b88:	20000000 	.word	0x20000000

08019b8c <malloc>:
 8019b8c:	4b02      	ldr	r3, [pc, #8]	@ (8019b98 <malloc+0xc>)
 8019b8e:	4601      	mov	r1, r0
 8019b90:	6818      	ldr	r0, [r3, #0]
 8019b92:	f000 b82d 	b.w	8019bf0 <_malloc_r>
 8019b96:	bf00      	nop
 8019b98:	200009c0 	.word	0x200009c0

08019b9c <free>:
 8019b9c:	4b02      	ldr	r3, [pc, #8]	@ (8019ba8 <free+0xc>)
 8019b9e:	4601      	mov	r1, r0
 8019ba0:	6818      	ldr	r0, [r3, #0]
 8019ba2:	f000 bd69 	b.w	801a678 <_free_r>
 8019ba6:	bf00      	nop
 8019ba8:	200009c0 	.word	0x200009c0

08019bac <sbrk_aligned>:
 8019bac:	b570      	push	{r4, r5, r6, lr}
 8019bae:	4e0f      	ldr	r6, [pc, #60]	@ (8019bec <sbrk_aligned+0x40>)
 8019bb0:	460c      	mov	r4, r1
 8019bb2:	6831      	ldr	r1, [r6, #0]
 8019bb4:	4605      	mov	r5, r0
 8019bb6:	b911      	cbnz	r1, 8019bbe <sbrk_aligned+0x12>
 8019bb8:	f000 fcce 	bl	801a558 <_sbrk_r>
 8019bbc:	6030      	str	r0, [r6, #0]
 8019bbe:	4621      	mov	r1, r4
 8019bc0:	4628      	mov	r0, r5
 8019bc2:	f000 fcc9 	bl	801a558 <_sbrk_r>
 8019bc6:	1c43      	adds	r3, r0, #1
 8019bc8:	d103      	bne.n	8019bd2 <sbrk_aligned+0x26>
 8019bca:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8019bce:	4620      	mov	r0, r4
 8019bd0:	bd70      	pop	{r4, r5, r6, pc}
 8019bd2:	1cc4      	adds	r4, r0, #3
 8019bd4:	f024 0403 	bic.w	r4, r4, #3
 8019bd8:	42a0      	cmp	r0, r4
 8019bda:	d0f8      	beq.n	8019bce <sbrk_aligned+0x22>
 8019bdc:	1a21      	subs	r1, r4, r0
 8019bde:	4628      	mov	r0, r5
 8019be0:	f000 fcba 	bl	801a558 <_sbrk_r>
 8019be4:	3001      	adds	r0, #1
 8019be6:	d1f2      	bne.n	8019bce <sbrk_aligned+0x22>
 8019be8:	e7ef      	b.n	8019bca <sbrk_aligned+0x1e>
 8019bea:	bf00      	nop
 8019bec:	2000bb10 	.word	0x2000bb10

08019bf0 <_malloc_r>:
 8019bf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019bf4:	1ccd      	adds	r5, r1, #3
 8019bf6:	f025 0503 	bic.w	r5, r5, #3
 8019bfa:	3508      	adds	r5, #8
 8019bfc:	2d0c      	cmp	r5, #12
 8019bfe:	bf38      	it	cc
 8019c00:	250c      	movcc	r5, #12
 8019c02:	2d00      	cmp	r5, #0
 8019c04:	4606      	mov	r6, r0
 8019c06:	db01      	blt.n	8019c0c <_malloc_r+0x1c>
 8019c08:	42a9      	cmp	r1, r5
 8019c0a:	d904      	bls.n	8019c16 <_malloc_r+0x26>
 8019c0c:	230c      	movs	r3, #12
 8019c0e:	6033      	str	r3, [r6, #0]
 8019c10:	2000      	movs	r0, #0
 8019c12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019c16:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8019cec <_malloc_r+0xfc>
 8019c1a:	f000 f869 	bl	8019cf0 <__malloc_lock>
 8019c1e:	f8d8 3000 	ldr.w	r3, [r8]
 8019c22:	461c      	mov	r4, r3
 8019c24:	bb44      	cbnz	r4, 8019c78 <_malloc_r+0x88>
 8019c26:	4629      	mov	r1, r5
 8019c28:	4630      	mov	r0, r6
 8019c2a:	f7ff ffbf 	bl	8019bac <sbrk_aligned>
 8019c2e:	1c43      	adds	r3, r0, #1
 8019c30:	4604      	mov	r4, r0
 8019c32:	d158      	bne.n	8019ce6 <_malloc_r+0xf6>
 8019c34:	f8d8 4000 	ldr.w	r4, [r8]
 8019c38:	4627      	mov	r7, r4
 8019c3a:	2f00      	cmp	r7, #0
 8019c3c:	d143      	bne.n	8019cc6 <_malloc_r+0xd6>
 8019c3e:	2c00      	cmp	r4, #0
 8019c40:	d04b      	beq.n	8019cda <_malloc_r+0xea>
 8019c42:	6823      	ldr	r3, [r4, #0]
 8019c44:	4639      	mov	r1, r7
 8019c46:	4630      	mov	r0, r6
 8019c48:	eb04 0903 	add.w	r9, r4, r3
 8019c4c:	f000 fc84 	bl	801a558 <_sbrk_r>
 8019c50:	4581      	cmp	r9, r0
 8019c52:	d142      	bne.n	8019cda <_malloc_r+0xea>
 8019c54:	6821      	ldr	r1, [r4, #0]
 8019c56:	1a6d      	subs	r5, r5, r1
 8019c58:	4629      	mov	r1, r5
 8019c5a:	4630      	mov	r0, r6
 8019c5c:	f7ff ffa6 	bl	8019bac <sbrk_aligned>
 8019c60:	3001      	adds	r0, #1
 8019c62:	d03a      	beq.n	8019cda <_malloc_r+0xea>
 8019c64:	6823      	ldr	r3, [r4, #0]
 8019c66:	442b      	add	r3, r5
 8019c68:	6023      	str	r3, [r4, #0]
 8019c6a:	f8d8 3000 	ldr.w	r3, [r8]
 8019c6e:	685a      	ldr	r2, [r3, #4]
 8019c70:	bb62      	cbnz	r2, 8019ccc <_malloc_r+0xdc>
 8019c72:	f8c8 7000 	str.w	r7, [r8]
 8019c76:	e00f      	b.n	8019c98 <_malloc_r+0xa8>
 8019c78:	6822      	ldr	r2, [r4, #0]
 8019c7a:	1b52      	subs	r2, r2, r5
 8019c7c:	d420      	bmi.n	8019cc0 <_malloc_r+0xd0>
 8019c7e:	2a0b      	cmp	r2, #11
 8019c80:	d917      	bls.n	8019cb2 <_malloc_r+0xc2>
 8019c82:	1961      	adds	r1, r4, r5
 8019c84:	42a3      	cmp	r3, r4
 8019c86:	6025      	str	r5, [r4, #0]
 8019c88:	bf18      	it	ne
 8019c8a:	6059      	strne	r1, [r3, #4]
 8019c8c:	6863      	ldr	r3, [r4, #4]
 8019c8e:	bf08      	it	eq
 8019c90:	f8c8 1000 	streq.w	r1, [r8]
 8019c94:	5162      	str	r2, [r4, r5]
 8019c96:	604b      	str	r3, [r1, #4]
 8019c98:	4630      	mov	r0, r6
 8019c9a:	f000 f82f 	bl	8019cfc <__malloc_unlock>
 8019c9e:	f104 000b 	add.w	r0, r4, #11
 8019ca2:	1d23      	adds	r3, r4, #4
 8019ca4:	f020 0007 	bic.w	r0, r0, #7
 8019ca8:	1ac2      	subs	r2, r0, r3
 8019caa:	bf1c      	itt	ne
 8019cac:	1a1b      	subne	r3, r3, r0
 8019cae:	50a3      	strne	r3, [r4, r2]
 8019cb0:	e7af      	b.n	8019c12 <_malloc_r+0x22>
 8019cb2:	6862      	ldr	r2, [r4, #4]
 8019cb4:	42a3      	cmp	r3, r4
 8019cb6:	bf0c      	ite	eq
 8019cb8:	f8c8 2000 	streq.w	r2, [r8]
 8019cbc:	605a      	strne	r2, [r3, #4]
 8019cbe:	e7eb      	b.n	8019c98 <_malloc_r+0xa8>
 8019cc0:	4623      	mov	r3, r4
 8019cc2:	6864      	ldr	r4, [r4, #4]
 8019cc4:	e7ae      	b.n	8019c24 <_malloc_r+0x34>
 8019cc6:	463c      	mov	r4, r7
 8019cc8:	687f      	ldr	r7, [r7, #4]
 8019cca:	e7b6      	b.n	8019c3a <_malloc_r+0x4a>
 8019ccc:	461a      	mov	r2, r3
 8019cce:	685b      	ldr	r3, [r3, #4]
 8019cd0:	42a3      	cmp	r3, r4
 8019cd2:	d1fb      	bne.n	8019ccc <_malloc_r+0xdc>
 8019cd4:	2300      	movs	r3, #0
 8019cd6:	6053      	str	r3, [r2, #4]
 8019cd8:	e7de      	b.n	8019c98 <_malloc_r+0xa8>
 8019cda:	230c      	movs	r3, #12
 8019cdc:	6033      	str	r3, [r6, #0]
 8019cde:	4630      	mov	r0, r6
 8019ce0:	f000 f80c 	bl	8019cfc <__malloc_unlock>
 8019ce4:	e794      	b.n	8019c10 <_malloc_r+0x20>
 8019ce6:	6005      	str	r5, [r0, #0]
 8019ce8:	e7d6      	b.n	8019c98 <_malloc_r+0xa8>
 8019cea:	bf00      	nop
 8019cec:	2000bb14 	.word	0x2000bb14

08019cf0 <__malloc_lock>:
 8019cf0:	4801      	ldr	r0, [pc, #4]	@ (8019cf8 <__malloc_lock+0x8>)
 8019cf2:	f000 bc7e 	b.w	801a5f2 <__retarget_lock_acquire_recursive>
 8019cf6:	bf00      	nop
 8019cf8:	2000bc59 	.word	0x2000bc59

08019cfc <__malloc_unlock>:
 8019cfc:	4801      	ldr	r0, [pc, #4]	@ (8019d04 <__malloc_unlock+0x8>)
 8019cfe:	f000 bc79 	b.w	801a5f4 <__retarget_lock_release_recursive>
 8019d02:	bf00      	nop
 8019d04:	2000bc59 	.word	0x2000bc59

08019d08 <srand>:
 8019d08:	b538      	push	{r3, r4, r5, lr}
 8019d0a:	4b10      	ldr	r3, [pc, #64]	@ (8019d4c <srand+0x44>)
 8019d0c:	681d      	ldr	r5, [r3, #0]
 8019d0e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8019d10:	4604      	mov	r4, r0
 8019d12:	b9b3      	cbnz	r3, 8019d42 <srand+0x3a>
 8019d14:	2018      	movs	r0, #24
 8019d16:	f7ff ff39 	bl	8019b8c <malloc>
 8019d1a:	4602      	mov	r2, r0
 8019d1c:	6328      	str	r0, [r5, #48]	@ 0x30
 8019d1e:	b920      	cbnz	r0, 8019d2a <srand+0x22>
 8019d20:	4b0b      	ldr	r3, [pc, #44]	@ (8019d50 <srand+0x48>)
 8019d22:	480c      	ldr	r0, [pc, #48]	@ (8019d54 <srand+0x4c>)
 8019d24:	2146      	movs	r1, #70	@ 0x46
 8019d26:	f000 fc7d 	bl	801a624 <__assert_func>
 8019d2a:	490b      	ldr	r1, [pc, #44]	@ (8019d58 <srand+0x50>)
 8019d2c:	4b0b      	ldr	r3, [pc, #44]	@ (8019d5c <srand+0x54>)
 8019d2e:	e9c0 1300 	strd	r1, r3, [r0]
 8019d32:	4b0b      	ldr	r3, [pc, #44]	@ (8019d60 <srand+0x58>)
 8019d34:	6083      	str	r3, [r0, #8]
 8019d36:	230b      	movs	r3, #11
 8019d38:	8183      	strh	r3, [r0, #12]
 8019d3a:	2100      	movs	r1, #0
 8019d3c:	2001      	movs	r0, #1
 8019d3e:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8019d42:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8019d44:	2200      	movs	r2, #0
 8019d46:	611c      	str	r4, [r3, #16]
 8019d48:	615a      	str	r2, [r3, #20]
 8019d4a:	bd38      	pop	{r3, r4, r5, pc}
 8019d4c:	200009c0 	.word	0x200009c0
 8019d50:	0801d1b2 	.word	0x0801d1b2
 8019d54:	0801d1c9 	.word	0x0801d1c9
 8019d58:	abcd330e 	.word	0xabcd330e
 8019d5c:	e66d1234 	.word	0xe66d1234
 8019d60:	0005deec 	.word	0x0005deec

08019d64 <rand>:
 8019d64:	4b16      	ldr	r3, [pc, #88]	@ (8019dc0 <rand+0x5c>)
 8019d66:	b510      	push	{r4, lr}
 8019d68:	681c      	ldr	r4, [r3, #0]
 8019d6a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8019d6c:	b9b3      	cbnz	r3, 8019d9c <rand+0x38>
 8019d6e:	2018      	movs	r0, #24
 8019d70:	f7ff ff0c 	bl	8019b8c <malloc>
 8019d74:	4602      	mov	r2, r0
 8019d76:	6320      	str	r0, [r4, #48]	@ 0x30
 8019d78:	b920      	cbnz	r0, 8019d84 <rand+0x20>
 8019d7a:	4b12      	ldr	r3, [pc, #72]	@ (8019dc4 <rand+0x60>)
 8019d7c:	4812      	ldr	r0, [pc, #72]	@ (8019dc8 <rand+0x64>)
 8019d7e:	2152      	movs	r1, #82	@ 0x52
 8019d80:	f000 fc50 	bl	801a624 <__assert_func>
 8019d84:	4911      	ldr	r1, [pc, #68]	@ (8019dcc <rand+0x68>)
 8019d86:	4b12      	ldr	r3, [pc, #72]	@ (8019dd0 <rand+0x6c>)
 8019d88:	e9c0 1300 	strd	r1, r3, [r0]
 8019d8c:	4b11      	ldr	r3, [pc, #68]	@ (8019dd4 <rand+0x70>)
 8019d8e:	6083      	str	r3, [r0, #8]
 8019d90:	230b      	movs	r3, #11
 8019d92:	8183      	strh	r3, [r0, #12]
 8019d94:	2100      	movs	r1, #0
 8019d96:	2001      	movs	r0, #1
 8019d98:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8019d9c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8019d9e:	480e      	ldr	r0, [pc, #56]	@ (8019dd8 <rand+0x74>)
 8019da0:	690b      	ldr	r3, [r1, #16]
 8019da2:	694c      	ldr	r4, [r1, #20]
 8019da4:	4a0d      	ldr	r2, [pc, #52]	@ (8019ddc <rand+0x78>)
 8019da6:	4358      	muls	r0, r3
 8019da8:	fb02 0004 	mla	r0, r2, r4, r0
 8019dac:	fba3 3202 	umull	r3, r2, r3, r2
 8019db0:	3301      	adds	r3, #1
 8019db2:	eb40 0002 	adc.w	r0, r0, r2
 8019db6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8019dba:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8019dbe:	bd10      	pop	{r4, pc}
 8019dc0:	200009c0 	.word	0x200009c0
 8019dc4:	0801d1b2 	.word	0x0801d1b2
 8019dc8:	0801d1c9 	.word	0x0801d1c9
 8019dcc:	abcd330e 	.word	0xabcd330e
 8019dd0:	e66d1234 	.word	0xe66d1234
 8019dd4:	0005deec 	.word	0x0005deec
 8019dd8:	5851f42d 	.word	0x5851f42d
 8019ddc:	4c957f2d 	.word	0x4c957f2d

08019de0 <realloc>:
 8019de0:	4b02      	ldr	r3, [pc, #8]	@ (8019dec <realloc+0xc>)
 8019de2:	460a      	mov	r2, r1
 8019de4:	4601      	mov	r1, r0
 8019de6:	6818      	ldr	r0, [r3, #0]
 8019de8:	f000 b802 	b.w	8019df0 <_realloc_r>
 8019dec:	200009c0 	.word	0x200009c0

08019df0 <_realloc_r>:
 8019df0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019df4:	4680      	mov	r8, r0
 8019df6:	4615      	mov	r5, r2
 8019df8:	460c      	mov	r4, r1
 8019dfa:	b921      	cbnz	r1, 8019e06 <_realloc_r+0x16>
 8019dfc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019e00:	4611      	mov	r1, r2
 8019e02:	f7ff bef5 	b.w	8019bf0 <_malloc_r>
 8019e06:	b92a      	cbnz	r2, 8019e14 <_realloc_r+0x24>
 8019e08:	f000 fc36 	bl	801a678 <_free_r>
 8019e0c:	2400      	movs	r4, #0
 8019e0e:	4620      	mov	r0, r4
 8019e10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019e14:	f000 fc7a 	bl	801a70c <_malloc_usable_size_r>
 8019e18:	4285      	cmp	r5, r0
 8019e1a:	4606      	mov	r6, r0
 8019e1c:	d802      	bhi.n	8019e24 <_realloc_r+0x34>
 8019e1e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8019e22:	d8f4      	bhi.n	8019e0e <_realloc_r+0x1e>
 8019e24:	4629      	mov	r1, r5
 8019e26:	4640      	mov	r0, r8
 8019e28:	f7ff fee2 	bl	8019bf0 <_malloc_r>
 8019e2c:	4607      	mov	r7, r0
 8019e2e:	2800      	cmp	r0, #0
 8019e30:	d0ec      	beq.n	8019e0c <_realloc_r+0x1c>
 8019e32:	42b5      	cmp	r5, r6
 8019e34:	462a      	mov	r2, r5
 8019e36:	4621      	mov	r1, r4
 8019e38:	bf28      	it	cs
 8019e3a:	4632      	movcs	r2, r6
 8019e3c:	f000 fbe3 	bl	801a606 <memcpy>
 8019e40:	4621      	mov	r1, r4
 8019e42:	4640      	mov	r0, r8
 8019e44:	f000 fc18 	bl	801a678 <_free_r>
 8019e48:	463c      	mov	r4, r7
 8019e4a:	e7e0      	b.n	8019e0e <_realloc_r+0x1e>

08019e4c <_strtoul_l.constprop.0>:
 8019e4c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8019e50:	4e34      	ldr	r6, [pc, #208]	@ (8019f24 <_strtoul_l.constprop.0+0xd8>)
 8019e52:	4686      	mov	lr, r0
 8019e54:	460d      	mov	r5, r1
 8019e56:	4628      	mov	r0, r5
 8019e58:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019e5c:	5d37      	ldrb	r7, [r6, r4]
 8019e5e:	f017 0708 	ands.w	r7, r7, #8
 8019e62:	d1f8      	bne.n	8019e56 <_strtoul_l.constprop.0+0xa>
 8019e64:	2c2d      	cmp	r4, #45	@ 0x2d
 8019e66:	d12f      	bne.n	8019ec8 <_strtoul_l.constprop.0+0x7c>
 8019e68:	782c      	ldrb	r4, [r5, #0]
 8019e6a:	2701      	movs	r7, #1
 8019e6c:	1c85      	adds	r5, r0, #2
 8019e6e:	f033 0010 	bics.w	r0, r3, #16
 8019e72:	d109      	bne.n	8019e88 <_strtoul_l.constprop.0+0x3c>
 8019e74:	2c30      	cmp	r4, #48	@ 0x30
 8019e76:	d12c      	bne.n	8019ed2 <_strtoul_l.constprop.0+0x86>
 8019e78:	7828      	ldrb	r0, [r5, #0]
 8019e7a:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8019e7e:	2858      	cmp	r0, #88	@ 0x58
 8019e80:	d127      	bne.n	8019ed2 <_strtoul_l.constprop.0+0x86>
 8019e82:	786c      	ldrb	r4, [r5, #1]
 8019e84:	2310      	movs	r3, #16
 8019e86:	3502      	adds	r5, #2
 8019e88:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8019e8c:	2600      	movs	r6, #0
 8019e8e:	fbb8 f8f3 	udiv	r8, r8, r3
 8019e92:	fb03 f908 	mul.w	r9, r3, r8
 8019e96:	ea6f 0909 	mvn.w	r9, r9
 8019e9a:	4630      	mov	r0, r6
 8019e9c:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8019ea0:	f1bc 0f09 	cmp.w	ip, #9
 8019ea4:	d81c      	bhi.n	8019ee0 <_strtoul_l.constprop.0+0x94>
 8019ea6:	4664      	mov	r4, ip
 8019ea8:	42a3      	cmp	r3, r4
 8019eaa:	dd2a      	ble.n	8019f02 <_strtoul_l.constprop.0+0xb6>
 8019eac:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 8019eb0:	d007      	beq.n	8019ec2 <_strtoul_l.constprop.0+0x76>
 8019eb2:	4580      	cmp	r8, r0
 8019eb4:	d322      	bcc.n	8019efc <_strtoul_l.constprop.0+0xb0>
 8019eb6:	d101      	bne.n	8019ebc <_strtoul_l.constprop.0+0x70>
 8019eb8:	45a1      	cmp	r9, r4
 8019eba:	db1f      	blt.n	8019efc <_strtoul_l.constprop.0+0xb0>
 8019ebc:	fb00 4003 	mla	r0, r0, r3, r4
 8019ec0:	2601      	movs	r6, #1
 8019ec2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019ec6:	e7e9      	b.n	8019e9c <_strtoul_l.constprop.0+0x50>
 8019ec8:	2c2b      	cmp	r4, #43	@ 0x2b
 8019eca:	bf04      	itt	eq
 8019ecc:	782c      	ldrbeq	r4, [r5, #0]
 8019ece:	1c85      	addeq	r5, r0, #2
 8019ed0:	e7cd      	b.n	8019e6e <_strtoul_l.constprop.0+0x22>
 8019ed2:	2b00      	cmp	r3, #0
 8019ed4:	d1d8      	bne.n	8019e88 <_strtoul_l.constprop.0+0x3c>
 8019ed6:	2c30      	cmp	r4, #48	@ 0x30
 8019ed8:	bf0c      	ite	eq
 8019eda:	2308      	moveq	r3, #8
 8019edc:	230a      	movne	r3, #10
 8019ede:	e7d3      	b.n	8019e88 <_strtoul_l.constprop.0+0x3c>
 8019ee0:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8019ee4:	f1bc 0f19 	cmp.w	ip, #25
 8019ee8:	d801      	bhi.n	8019eee <_strtoul_l.constprop.0+0xa2>
 8019eea:	3c37      	subs	r4, #55	@ 0x37
 8019eec:	e7dc      	b.n	8019ea8 <_strtoul_l.constprop.0+0x5c>
 8019eee:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8019ef2:	f1bc 0f19 	cmp.w	ip, #25
 8019ef6:	d804      	bhi.n	8019f02 <_strtoul_l.constprop.0+0xb6>
 8019ef8:	3c57      	subs	r4, #87	@ 0x57
 8019efa:	e7d5      	b.n	8019ea8 <_strtoul_l.constprop.0+0x5c>
 8019efc:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 8019f00:	e7df      	b.n	8019ec2 <_strtoul_l.constprop.0+0x76>
 8019f02:	1c73      	adds	r3, r6, #1
 8019f04:	d106      	bne.n	8019f14 <_strtoul_l.constprop.0+0xc8>
 8019f06:	2322      	movs	r3, #34	@ 0x22
 8019f08:	f8ce 3000 	str.w	r3, [lr]
 8019f0c:	4630      	mov	r0, r6
 8019f0e:	b932      	cbnz	r2, 8019f1e <_strtoul_l.constprop.0+0xd2>
 8019f10:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019f14:	b107      	cbz	r7, 8019f18 <_strtoul_l.constprop.0+0xcc>
 8019f16:	4240      	negs	r0, r0
 8019f18:	2a00      	cmp	r2, #0
 8019f1a:	d0f9      	beq.n	8019f10 <_strtoul_l.constprop.0+0xc4>
 8019f1c:	b106      	cbz	r6, 8019f20 <_strtoul_l.constprop.0+0xd4>
 8019f1e:	1e69      	subs	r1, r5, #1
 8019f20:	6011      	str	r1, [r2, #0]
 8019f22:	e7f5      	b.n	8019f10 <_strtoul_l.constprop.0+0xc4>
 8019f24:	0801d222 	.word	0x0801d222

08019f28 <strtoul>:
 8019f28:	4613      	mov	r3, r2
 8019f2a:	460a      	mov	r2, r1
 8019f2c:	4601      	mov	r1, r0
 8019f2e:	4802      	ldr	r0, [pc, #8]	@ (8019f38 <strtoul+0x10>)
 8019f30:	6800      	ldr	r0, [r0, #0]
 8019f32:	f7ff bf8b 	b.w	8019e4c <_strtoul_l.constprop.0>
 8019f36:	bf00      	nop
 8019f38:	200009c0 	.word	0x200009c0

08019f3c <std>:
 8019f3c:	2300      	movs	r3, #0
 8019f3e:	b510      	push	{r4, lr}
 8019f40:	4604      	mov	r4, r0
 8019f42:	e9c0 3300 	strd	r3, r3, [r0]
 8019f46:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8019f4a:	6083      	str	r3, [r0, #8]
 8019f4c:	8181      	strh	r1, [r0, #12]
 8019f4e:	6643      	str	r3, [r0, #100]	@ 0x64
 8019f50:	81c2      	strh	r2, [r0, #14]
 8019f52:	6183      	str	r3, [r0, #24]
 8019f54:	4619      	mov	r1, r3
 8019f56:	2208      	movs	r2, #8
 8019f58:	305c      	adds	r0, #92	@ 0x5c
 8019f5a:	f000 fa8b 	bl	801a474 <memset>
 8019f5e:	4b0d      	ldr	r3, [pc, #52]	@ (8019f94 <std+0x58>)
 8019f60:	6263      	str	r3, [r4, #36]	@ 0x24
 8019f62:	4b0d      	ldr	r3, [pc, #52]	@ (8019f98 <std+0x5c>)
 8019f64:	62a3      	str	r3, [r4, #40]	@ 0x28
 8019f66:	4b0d      	ldr	r3, [pc, #52]	@ (8019f9c <std+0x60>)
 8019f68:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8019f6a:	4b0d      	ldr	r3, [pc, #52]	@ (8019fa0 <std+0x64>)
 8019f6c:	6323      	str	r3, [r4, #48]	@ 0x30
 8019f6e:	4b0d      	ldr	r3, [pc, #52]	@ (8019fa4 <std+0x68>)
 8019f70:	6224      	str	r4, [r4, #32]
 8019f72:	429c      	cmp	r4, r3
 8019f74:	d006      	beq.n	8019f84 <std+0x48>
 8019f76:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8019f7a:	4294      	cmp	r4, r2
 8019f7c:	d002      	beq.n	8019f84 <std+0x48>
 8019f7e:	33d0      	adds	r3, #208	@ 0xd0
 8019f80:	429c      	cmp	r4, r3
 8019f82:	d105      	bne.n	8019f90 <std+0x54>
 8019f84:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8019f88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019f8c:	f000 bb30 	b.w	801a5f0 <__retarget_lock_init_recursive>
 8019f90:	bd10      	pop	{r4, pc}
 8019f92:	bf00      	nop
 8019f94:	0801a201 	.word	0x0801a201
 8019f98:	0801a223 	.word	0x0801a223
 8019f9c:	0801a25b 	.word	0x0801a25b
 8019fa0:	0801a27f 	.word	0x0801a27f
 8019fa4:	2000bb18 	.word	0x2000bb18

08019fa8 <stdio_exit_handler>:
 8019fa8:	4a02      	ldr	r2, [pc, #8]	@ (8019fb4 <stdio_exit_handler+0xc>)
 8019faa:	4903      	ldr	r1, [pc, #12]	@ (8019fb8 <stdio_exit_handler+0x10>)
 8019fac:	4803      	ldr	r0, [pc, #12]	@ (8019fbc <stdio_exit_handler+0x14>)
 8019fae:	f000 b869 	b.w	801a084 <_fwalk_sglue>
 8019fb2:	bf00      	nop
 8019fb4:	200009b4 	.word	0x200009b4
 8019fb8:	0801b075 	.word	0x0801b075
 8019fbc:	200009c4 	.word	0x200009c4

08019fc0 <cleanup_stdio>:
 8019fc0:	6841      	ldr	r1, [r0, #4]
 8019fc2:	4b0c      	ldr	r3, [pc, #48]	@ (8019ff4 <cleanup_stdio+0x34>)
 8019fc4:	4299      	cmp	r1, r3
 8019fc6:	b510      	push	{r4, lr}
 8019fc8:	4604      	mov	r4, r0
 8019fca:	d001      	beq.n	8019fd0 <cleanup_stdio+0x10>
 8019fcc:	f001 f852 	bl	801b074 <_fflush_r>
 8019fd0:	68a1      	ldr	r1, [r4, #8]
 8019fd2:	4b09      	ldr	r3, [pc, #36]	@ (8019ff8 <cleanup_stdio+0x38>)
 8019fd4:	4299      	cmp	r1, r3
 8019fd6:	d002      	beq.n	8019fde <cleanup_stdio+0x1e>
 8019fd8:	4620      	mov	r0, r4
 8019fda:	f001 f84b 	bl	801b074 <_fflush_r>
 8019fde:	68e1      	ldr	r1, [r4, #12]
 8019fe0:	4b06      	ldr	r3, [pc, #24]	@ (8019ffc <cleanup_stdio+0x3c>)
 8019fe2:	4299      	cmp	r1, r3
 8019fe4:	d004      	beq.n	8019ff0 <cleanup_stdio+0x30>
 8019fe6:	4620      	mov	r0, r4
 8019fe8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019fec:	f001 b842 	b.w	801b074 <_fflush_r>
 8019ff0:	bd10      	pop	{r4, pc}
 8019ff2:	bf00      	nop
 8019ff4:	2000bb18 	.word	0x2000bb18
 8019ff8:	2000bb80 	.word	0x2000bb80
 8019ffc:	2000bbe8 	.word	0x2000bbe8

0801a000 <global_stdio_init.part.0>:
 801a000:	b510      	push	{r4, lr}
 801a002:	4b0b      	ldr	r3, [pc, #44]	@ (801a030 <global_stdio_init.part.0+0x30>)
 801a004:	4c0b      	ldr	r4, [pc, #44]	@ (801a034 <global_stdio_init.part.0+0x34>)
 801a006:	4a0c      	ldr	r2, [pc, #48]	@ (801a038 <global_stdio_init.part.0+0x38>)
 801a008:	601a      	str	r2, [r3, #0]
 801a00a:	4620      	mov	r0, r4
 801a00c:	2200      	movs	r2, #0
 801a00e:	2104      	movs	r1, #4
 801a010:	f7ff ff94 	bl	8019f3c <std>
 801a014:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801a018:	2201      	movs	r2, #1
 801a01a:	2109      	movs	r1, #9
 801a01c:	f7ff ff8e 	bl	8019f3c <std>
 801a020:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801a024:	2202      	movs	r2, #2
 801a026:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a02a:	2112      	movs	r1, #18
 801a02c:	f7ff bf86 	b.w	8019f3c <std>
 801a030:	2000bc50 	.word	0x2000bc50
 801a034:	2000bb18 	.word	0x2000bb18
 801a038:	08019fa9 	.word	0x08019fa9

0801a03c <__sfp_lock_acquire>:
 801a03c:	4801      	ldr	r0, [pc, #4]	@ (801a044 <__sfp_lock_acquire+0x8>)
 801a03e:	f000 bad8 	b.w	801a5f2 <__retarget_lock_acquire_recursive>
 801a042:	bf00      	nop
 801a044:	2000bc5a 	.word	0x2000bc5a

0801a048 <__sfp_lock_release>:
 801a048:	4801      	ldr	r0, [pc, #4]	@ (801a050 <__sfp_lock_release+0x8>)
 801a04a:	f000 bad3 	b.w	801a5f4 <__retarget_lock_release_recursive>
 801a04e:	bf00      	nop
 801a050:	2000bc5a 	.word	0x2000bc5a

0801a054 <__sinit>:
 801a054:	b510      	push	{r4, lr}
 801a056:	4604      	mov	r4, r0
 801a058:	f7ff fff0 	bl	801a03c <__sfp_lock_acquire>
 801a05c:	6a23      	ldr	r3, [r4, #32]
 801a05e:	b11b      	cbz	r3, 801a068 <__sinit+0x14>
 801a060:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a064:	f7ff bff0 	b.w	801a048 <__sfp_lock_release>
 801a068:	4b04      	ldr	r3, [pc, #16]	@ (801a07c <__sinit+0x28>)
 801a06a:	6223      	str	r3, [r4, #32]
 801a06c:	4b04      	ldr	r3, [pc, #16]	@ (801a080 <__sinit+0x2c>)
 801a06e:	681b      	ldr	r3, [r3, #0]
 801a070:	2b00      	cmp	r3, #0
 801a072:	d1f5      	bne.n	801a060 <__sinit+0xc>
 801a074:	f7ff ffc4 	bl	801a000 <global_stdio_init.part.0>
 801a078:	e7f2      	b.n	801a060 <__sinit+0xc>
 801a07a:	bf00      	nop
 801a07c:	08019fc1 	.word	0x08019fc1
 801a080:	2000bc50 	.word	0x2000bc50

0801a084 <_fwalk_sglue>:
 801a084:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a088:	4607      	mov	r7, r0
 801a08a:	4688      	mov	r8, r1
 801a08c:	4614      	mov	r4, r2
 801a08e:	2600      	movs	r6, #0
 801a090:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801a094:	f1b9 0901 	subs.w	r9, r9, #1
 801a098:	d505      	bpl.n	801a0a6 <_fwalk_sglue+0x22>
 801a09a:	6824      	ldr	r4, [r4, #0]
 801a09c:	2c00      	cmp	r4, #0
 801a09e:	d1f7      	bne.n	801a090 <_fwalk_sglue+0xc>
 801a0a0:	4630      	mov	r0, r6
 801a0a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a0a6:	89ab      	ldrh	r3, [r5, #12]
 801a0a8:	2b01      	cmp	r3, #1
 801a0aa:	d907      	bls.n	801a0bc <_fwalk_sglue+0x38>
 801a0ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801a0b0:	3301      	adds	r3, #1
 801a0b2:	d003      	beq.n	801a0bc <_fwalk_sglue+0x38>
 801a0b4:	4629      	mov	r1, r5
 801a0b6:	4638      	mov	r0, r7
 801a0b8:	47c0      	blx	r8
 801a0ba:	4306      	orrs	r6, r0
 801a0bc:	3568      	adds	r5, #104	@ 0x68
 801a0be:	e7e9      	b.n	801a094 <_fwalk_sglue+0x10>

0801a0c0 <_fwrite_r>:
 801a0c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a0c4:	9c08      	ldr	r4, [sp, #32]
 801a0c6:	468a      	mov	sl, r1
 801a0c8:	4690      	mov	r8, r2
 801a0ca:	fb02 f903 	mul.w	r9, r2, r3
 801a0ce:	4606      	mov	r6, r0
 801a0d0:	b118      	cbz	r0, 801a0da <_fwrite_r+0x1a>
 801a0d2:	6a03      	ldr	r3, [r0, #32]
 801a0d4:	b90b      	cbnz	r3, 801a0da <_fwrite_r+0x1a>
 801a0d6:	f7ff ffbd 	bl	801a054 <__sinit>
 801a0da:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801a0dc:	07dd      	lsls	r5, r3, #31
 801a0de:	d405      	bmi.n	801a0ec <_fwrite_r+0x2c>
 801a0e0:	89a3      	ldrh	r3, [r4, #12]
 801a0e2:	0598      	lsls	r0, r3, #22
 801a0e4:	d402      	bmi.n	801a0ec <_fwrite_r+0x2c>
 801a0e6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a0e8:	f000 fa83 	bl	801a5f2 <__retarget_lock_acquire_recursive>
 801a0ec:	89a3      	ldrh	r3, [r4, #12]
 801a0ee:	0719      	lsls	r1, r3, #28
 801a0f0:	d516      	bpl.n	801a120 <_fwrite_r+0x60>
 801a0f2:	6923      	ldr	r3, [r4, #16]
 801a0f4:	b1a3      	cbz	r3, 801a120 <_fwrite_r+0x60>
 801a0f6:	2500      	movs	r5, #0
 801a0f8:	454d      	cmp	r5, r9
 801a0fa:	d01f      	beq.n	801a13c <_fwrite_r+0x7c>
 801a0fc:	68a7      	ldr	r7, [r4, #8]
 801a0fe:	f81a 1005 	ldrb.w	r1, [sl, r5]
 801a102:	3f01      	subs	r7, #1
 801a104:	2f00      	cmp	r7, #0
 801a106:	60a7      	str	r7, [r4, #8]
 801a108:	da04      	bge.n	801a114 <_fwrite_r+0x54>
 801a10a:	69a3      	ldr	r3, [r4, #24]
 801a10c:	429f      	cmp	r7, r3
 801a10e:	db0f      	blt.n	801a130 <_fwrite_r+0x70>
 801a110:	290a      	cmp	r1, #10
 801a112:	d00d      	beq.n	801a130 <_fwrite_r+0x70>
 801a114:	6823      	ldr	r3, [r4, #0]
 801a116:	1c5a      	adds	r2, r3, #1
 801a118:	6022      	str	r2, [r4, #0]
 801a11a:	7019      	strb	r1, [r3, #0]
 801a11c:	3501      	adds	r5, #1
 801a11e:	e7eb      	b.n	801a0f8 <_fwrite_r+0x38>
 801a120:	4621      	mov	r1, r4
 801a122:	4630      	mov	r0, r6
 801a124:	f000 f926 	bl	801a374 <__swsetup_r>
 801a128:	2800      	cmp	r0, #0
 801a12a:	d0e4      	beq.n	801a0f6 <_fwrite_r+0x36>
 801a12c:	2500      	movs	r5, #0
 801a12e:	e005      	b.n	801a13c <_fwrite_r+0x7c>
 801a130:	4622      	mov	r2, r4
 801a132:	4630      	mov	r0, r6
 801a134:	f000 f8e0 	bl	801a2f8 <__swbuf_r>
 801a138:	3001      	adds	r0, #1
 801a13a:	d1ef      	bne.n	801a11c <_fwrite_r+0x5c>
 801a13c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801a13e:	07da      	lsls	r2, r3, #31
 801a140:	d405      	bmi.n	801a14e <_fwrite_r+0x8e>
 801a142:	89a3      	ldrh	r3, [r4, #12]
 801a144:	059b      	lsls	r3, r3, #22
 801a146:	d402      	bmi.n	801a14e <_fwrite_r+0x8e>
 801a148:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a14a:	f000 fa53 	bl	801a5f4 <__retarget_lock_release_recursive>
 801a14e:	fbb5 f0f8 	udiv	r0, r5, r8
 801a152:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

0801a158 <fwrite>:
 801a158:	b507      	push	{r0, r1, r2, lr}
 801a15a:	9300      	str	r3, [sp, #0]
 801a15c:	4613      	mov	r3, r2
 801a15e:	460a      	mov	r2, r1
 801a160:	4601      	mov	r1, r0
 801a162:	4803      	ldr	r0, [pc, #12]	@ (801a170 <fwrite+0x18>)
 801a164:	6800      	ldr	r0, [r0, #0]
 801a166:	f7ff ffab 	bl	801a0c0 <_fwrite_r>
 801a16a:	b003      	add	sp, #12
 801a16c:	f85d fb04 	ldr.w	pc, [sp], #4
 801a170:	200009c0 	.word	0x200009c0

0801a174 <iprintf>:
 801a174:	b40f      	push	{r0, r1, r2, r3}
 801a176:	b507      	push	{r0, r1, r2, lr}
 801a178:	4906      	ldr	r1, [pc, #24]	@ (801a194 <iprintf+0x20>)
 801a17a:	ab04      	add	r3, sp, #16
 801a17c:	6808      	ldr	r0, [r1, #0]
 801a17e:	f853 2b04 	ldr.w	r2, [r3], #4
 801a182:	6881      	ldr	r1, [r0, #8]
 801a184:	9301      	str	r3, [sp, #4]
 801a186:	f000 fc4b 	bl	801aa20 <_vfiprintf_r>
 801a18a:	b003      	add	sp, #12
 801a18c:	f85d eb04 	ldr.w	lr, [sp], #4
 801a190:	b004      	add	sp, #16
 801a192:	4770      	bx	lr
 801a194:	200009c0 	.word	0x200009c0

0801a198 <sniprintf>:
 801a198:	b40c      	push	{r2, r3}
 801a19a:	b530      	push	{r4, r5, lr}
 801a19c:	4b17      	ldr	r3, [pc, #92]	@ (801a1fc <sniprintf+0x64>)
 801a19e:	1e0c      	subs	r4, r1, #0
 801a1a0:	681d      	ldr	r5, [r3, #0]
 801a1a2:	b09d      	sub	sp, #116	@ 0x74
 801a1a4:	da08      	bge.n	801a1b8 <sniprintf+0x20>
 801a1a6:	238b      	movs	r3, #139	@ 0x8b
 801a1a8:	602b      	str	r3, [r5, #0]
 801a1aa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a1ae:	b01d      	add	sp, #116	@ 0x74
 801a1b0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801a1b4:	b002      	add	sp, #8
 801a1b6:	4770      	bx	lr
 801a1b8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801a1bc:	f8ad 3014 	strh.w	r3, [sp, #20]
 801a1c0:	bf14      	ite	ne
 801a1c2:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 801a1c6:	4623      	moveq	r3, r4
 801a1c8:	9304      	str	r3, [sp, #16]
 801a1ca:	9307      	str	r3, [sp, #28]
 801a1cc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801a1d0:	9002      	str	r0, [sp, #8]
 801a1d2:	9006      	str	r0, [sp, #24]
 801a1d4:	f8ad 3016 	strh.w	r3, [sp, #22]
 801a1d8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801a1da:	ab21      	add	r3, sp, #132	@ 0x84
 801a1dc:	a902      	add	r1, sp, #8
 801a1de:	4628      	mov	r0, r5
 801a1e0:	9301      	str	r3, [sp, #4]
 801a1e2:	f000 faf7 	bl	801a7d4 <_svfiprintf_r>
 801a1e6:	1c43      	adds	r3, r0, #1
 801a1e8:	bfbc      	itt	lt
 801a1ea:	238b      	movlt	r3, #139	@ 0x8b
 801a1ec:	602b      	strlt	r3, [r5, #0]
 801a1ee:	2c00      	cmp	r4, #0
 801a1f0:	d0dd      	beq.n	801a1ae <sniprintf+0x16>
 801a1f2:	9b02      	ldr	r3, [sp, #8]
 801a1f4:	2200      	movs	r2, #0
 801a1f6:	701a      	strb	r2, [r3, #0]
 801a1f8:	e7d9      	b.n	801a1ae <sniprintf+0x16>
 801a1fa:	bf00      	nop
 801a1fc:	200009c0 	.word	0x200009c0

0801a200 <__sread>:
 801a200:	b510      	push	{r4, lr}
 801a202:	460c      	mov	r4, r1
 801a204:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a208:	f000 f994 	bl	801a534 <_read_r>
 801a20c:	2800      	cmp	r0, #0
 801a20e:	bfab      	itete	ge
 801a210:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801a212:	89a3      	ldrhlt	r3, [r4, #12]
 801a214:	181b      	addge	r3, r3, r0
 801a216:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801a21a:	bfac      	ite	ge
 801a21c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801a21e:	81a3      	strhlt	r3, [r4, #12]
 801a220:	bd10      	pop	{r4, pc}

0801a222 <__swrite>:
 801a222:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a226:	461f      	mov	r7, r3
 801a228:	898b      	ldrh	r3, [r1, #12]
 801a22a:	05db      	lsls	r3, r3, #23
 801a22c:	4605      	mov	r5, r0
 801a22e:	460c      	mov	r4, r1
 801a230:	4616      	mov	r6, r2
 801a232:	d505      	bpl.n	801a240 <__swrite+0x1e>
 801a234:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a238:	2302      	movs	r3, #2
 801a23a:	2200      	movs	r2, #0
 801a23c:	f000 f968 	bl	801a510 <_lseek_r>
 801a240:	89a3      	ldrh	r3, [r4, #12]
 801a242:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a246:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801a24a:	81a3      	strh	r3, [r4, #12]
 801a24c:	4632      	mov	r2, r6
 801a24e:	463b      	mov	r3, r7
 801a250:	4628      	mov	r0, r5
 801a252:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a256:	f000 b98f 	b.w	801a578 <_write_r>

0801a25a <__sseek>:
 801a25a:	b510      	push	{r4, lr}
 801a25c:	460c      	mov	r4, r1
 801a25e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a262:	f000 f955 	bl	801a510 <_lseek_r>
 801a266:	1c43      	adds	r3, r0, #1
 801a268:	89a3      	ldrh	r3, [r4, #12]
 801a26a:	bf15      	itete	ne
 801a26c:	6560      	strne	r0, [r4, #84]	@ 0x54
 801a26e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801a272:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801a276:	81a3      	strheq	r3, [r4, #12]
 801a278:	bf18      	it	ne
 801a27a:	81a3      	strhne	r3, [r4, #12]
 801a27c:	bd10      	pop	{r4, pc}

0801a27e <__sclose>:
 801a27e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a282:	f000 b935 	b.w	801a4f0 <_close_r>

0801a286 <_vsniprintf_r>:
 801a286:	b530      	push	{r4, r5, lr}
 801a288:	4614      	mov	r4, r2
 801a28a:	2c00      	cmp	r4, #0
 801a28c:	b09b      	sub	sp, #108	@ 0x6c
 801a28e:	4605      	mov	r5, r0
 801a290:	461a      	mov	r2, r3
 801a292:	da05      	bge.n	801a2a0 <_vsniprintf_r+0x1a>
 801a294:	238b      	movs	r3, #139	@ 0x8b
 801a296:	6003      	str	r3, [r0, #0]
 801a298:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a29c:	b01b      	add	sp, #108	@ 0x6c
 801a29e:	bd30      	pop	{r4, r5, pc}
 801a2a0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801a2a4:	f8ad 300c 	strh.w	r3, [sp, #12]
 801a2a8:	bf14      	ite	ne
 801a2aa:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 801a2ae:	4623      	moveq	r3, r4
 801a2b0:	9302      	str	r3, [sp, #8]
 801a2b2:	9305      	str	r3, [sp, #20]
 801a2b4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801a2b8:	9100      	str	r1, [sp, #0]
 801a2ba:	9104      	str	r1, [sp, #16]
 801a2bc:	f8ad 300e 	strh.w	r3, [sp, #14]
 801a2c0:	4669      	mov	r1, sp
 801a2c2:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801a2c4:	f000 fa86 	bl	801a7d4 <_svfiprintf_r>
 801a2c8:	1c43      	adds	r3, r0, #1
 801a2ca:	bfbc      	itt	lt
 801a2cc:	238b      	movlt	r3, #139	@ 0x8b
 801a2ce:	602b      	strlt	r3, [r5, #0]
 801a2d0:	2c00      	cmp	r4, #0
 801a2d2:	d0e3      	beq.n	801a29c <_vsniprintf_r+0x16>
 801a2d4:	9b00      	ldr	r3, [sp, #0]
 801a2d6:	2200      	movs	r2, #0
 801a2d8:	701a      	strb	r2, [r3, #0]
 801a2da:	e7df      	b.n	801a29c <_vsniprintf_r+0x16>

0801a2dc <vsniprintf>:
 801a2dc:	b507      	push	{r0, r1, r2, lr}
 801a2de:	9300      	str	r3, [sp, #0]
 801a2e0:	4613      	mov	r3, r2
 801a2e2:	460a      	mov	r2, r1
 801a2e4:	4601      	mov	r1, r0
 801a2e6:	4803      	ldr	r0, [pc, #12]	@ (801a2f4 <vsniprintf+0x18>)
 801a2e8:	6800      	ldr	r0, [r0, #0]
 801a2ea:	f7ff ffcc 	bl	801a286 <_vsniprintf_r>
 801a2ee:	b003      	add	sp, #12
 801a2f0:	f85d fb04 	ldr.w	pc, [sp], #4
 801a2f4:	200009c0 	.word	0x200009c0

0801a2f8 <__swbuf_r>:
 801a2f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a2fa:	460e      	mov	r6, r1
 801a2fc:	4614      	mov	r4, r2
 801a2fe:	4605      	mov	r5, r0
 801a300:	b118      	cbz	r0, 801a30a <__swbuf_r+0x12>
 801a302:	6a03      	ldr	r3, [r0, #32]
 801a304:	b90b      	cbnz	r3, 801a30a <__swbuf_r+0x12>
 801a306:	f7ff fea5 	bl	801a054 <__sinit>
 801a30a:	69a3      	ldr	r3, [r4, #24]
 801a30c:	60a3      	str	r3, [r4, #8]
 801a30e:	89a3      	ldrh	r3, [r4, #12]
 801a310:	071a      	lsls	r2, r3, #28
 801a312:	d501      	bpl.n	801a318 <__swbuf_r+0x20>
 801a314:	6923      	ldr	r3, [r4, #16]
 801a316:	b943      	cbnz	r3, 801a32a <__swbuf_r+0x32>
 801a318:	4621      	mov	r1, r4
 801a31a:	4628      	mov	r0, r5
 801a31c:	f000 f82a 	bl	801a374 <__swsetup_r>
 801a320:	b118      	cbz	r0, 801a32a <__swbuf_r+0x32>
 801a322:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801a326:	4638      	mov	r0, r7
 801a328:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a32a:	6823      	ldr	r3, [r4, #0]
 801a32c:	6922      	ldr	r2, [r4, #16]
 801a32e:	1a98      	subs	r0, r3, r2
 801a330:	6963      	ldr	r3, [r4, #20]
 801a332:	b2f6      	uxtb	r6, r6
 801a334:	4283      	cmp	r3, r0
 801a336:	4637      	mov	r7, r6
 801a338:	dc05      	bgt.n	801a346 <__swbuf_r+0x4e>
 801a33a:	4621      	mov	r1, r4
 801a33c:	4628      	mov	r0, r5
 801a33e:	f000 fe99 	bl	801b074 <_fflush_r>
 801a342:	2800      	cmp	r0, #0
 801a344:	d1ed      	bne.n	801a322 <__swbuf_r+0x2a>
 801a346:	68a3      	ldr	r3, [r4, #8]
 801a348:	3b01      	subs	r3, #1
 801a34a:	60a3      	str	r3, [r4, #8]
 801a34c:	6823      	ldr	r3, [r4, #0]
 801a34e:	1c5a      	adds	r2, r3, #1
 801a350:	6022      	str	r2, [r4, #0]
 801a352:	701e      	strb	r6, [r3, #0]
 801a354:	6962      	ldr	r2, [r4, #20]
 801a356:	1c43      	adds	r3, r0, #1
 801a358:	429a      	cmp	r2, r3
 801a35a:	d004      	beq.n	801a366 <__swbuf_r+0x6e>
 801a35c:	89a3      	ldrh	r3, [r4, #12]
 801a35e:	07db      	lsls	r3, r3, #31
 801a360:	d5e1      	bpl.n	801a326 <__swbuf_r+0x2e>
 801a362:	2e0a      	cmp	r6, #10
 801a364:	d1df      	bne.n	801a326 <__swbuf_r+0x2e>
 801a366:	4621      	mov	r1, r4
 801a368:	4628      	mov	r0, r5
 801a36a:	f000 fe83 	bl	801b074 <_fflush_r>
 801a36e:	2800      	cmp	r0, #0
 801a370:	d0d9      	beq.n	801a326 <__swbuf_r+0x2e>
 801a372:	e7d6      	b.n	801a322 <__swbuf_r+0x2a>

0801a374 <__swsetup_r>:
 801a374:	b538      	push	{r3, r4, r5, lr}
 801a376:	4b29      	ldr	r3, [pc, #164]	@ (801a41c <__swsetup_r+0xa8>)
 801a378:	4605      	mov	r5, r0
 801a37a:	6818      	ldr	r0, [r3, #0]
 801a37c:	460c      	mov	r4, r1
 801a37e:	b118      	cbz	r0, 801a388 <__swsetup_r+0x14>
 801a380:	6a03      	ldr	r3, [r0, #32]
 801a382:	b90b      	cbnz	r3, 801a388 <__swsetup_r+0x14>
 801a384:	f7ff fe66 	bl	801a054 <__sinit>
 801a388:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a38c:	0719      	lsls	r1, r3, #28
 801a38e:	d422      	bmi.n	801a3d6 <__swsetup_r+0x62>
 801a390:	06da      	lsls	r2, r3, #27
 801a392:	d407      	bmi.n	801a3a4 <__swsetup_r+0x30>
 801a394:	2209      	movs	r2, #9
 801a396:	602a      	str	r2, [r5, #0]
 801a398:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a39c:	81a3      	strh	r3, [r4, #12]
 801a39e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a3a2:	e033      	b.n	801a40c <__swsetup_r+0x98>
 801a3a4:	0758      	lsls	r0, r3, #29
 801a3a6:	d512      	bpl.n	801a3ce <__swsetup_r+0x5a>
 801a3a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801a3aa:	b141      	cbz	r1, 801a3be <__swsetup_r+0x4a>
 801a3ac:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801a3b0:	4299      	cmp	r1, r3
 801a3b2:	d002      	beq.n	801a3ba <__swsetup_r+0x46>
 801a3b4:	4628      	mov	r0, r5
 801a3b6:	f000 f95f 	bl	801a678 <_free_r>
 801a3ba:	2300      	movs	r3, #0
 801a3bc:	6363      	str	r3, [r4, #52]	@ 0x34
 801a3be:	89a3      	ldrh	r3, [r4, #12]
 801a3c0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801a3c4:	81a3      	strh	r3, [r4, #12]
 801a3c6:	2300      	movs	r3, #0
 801a3c8:	6063      	str	r3, [r4, #4]
 801a3ca:	6923      	ldr	r3, [r4, #16]
 801a3cc:	6023      	str	r3, [r4, #0]
 801a3ce:	89a3      	ldrh	r3, [r4, #12]
 801a3d0:	f043 0308 	orr.w	r3, r3, #8
 801a3d4:	81a3      	strh	r3, [r4, #12]
 801a3d6:	6923      	ldr	r3, [r4, #16]
 801a3d8:	b94b      	cbnz	r3, 801a3ee <__swsetup_r+0x7a>
 801a3da:	89a3      	ldrh	r3, [r4, #12]
 801a3dc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801a3e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801a3e4:	d003      	beq.n	801a3ee <__swsetup_r+0x7a>
 801a3e6:	4621      	mov	r1, r4
 801a3e8:	4628      	mov	r0, r5
 801a3ea:	f000 fea3 	bl	801b134 <__smakebuf_r>
 801a3ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a3f2:	f013 0201 	ands.w	r2, r3, #1
 801a3f6:	d00a      	beq.n	801a40e <__swsetup_r+0x9a>
 801a3f8:	2200      	movs	r2, #0
 801a3fa:	60a2      	str	r2, [r4, #8]
 801a3fc:	6962      	ldr	r2, [r4, #20]
 801a3fe:	4252      	negs	r2, r2
 801a400:	61a2      	str	r2, [r4, #24]
 801a402:	6922      	ldr	r2, [r4, #16]
 801a404:	b942      	cbnz	r2, 801a418 <__swsetup_r+0xa4>
 801a406:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801a40a:	d1c5      	bne.n	801a398 <__swsetup_r+0x24>
 801a40c:	bd38      	pop	{r3, r4, r5, pc}
 801a40e:	0799      	lsls	r1, r3, #30
 801a410:	bf58      	it	pl
 801a412:	6962      	ldrpl	r2, [r4, #20]
 801a414:	60a2      	str	r2, [r4, #8]
 801a416:	e7f4      	b.n	801a402 <__swsetup_r+0x8e>
 801a418:	2000      	movs	r0, #0
 801a41a:	e7f7      	b.n	801a40c <__swsetup_r+0x98>
 801a41c:	200009c0 	.word	0x200009c0

0801a420 <memcmp>:
 801a420:	b510      	push	{r4, lr}
 801a422:	3901      	subs	r1, #1
 801a424:	4402      	add	r2, r0
 801a426:	4290      	cmp	r0, r2
 801a428:	d101      	bne.n	801a42e <memcmp+0xe>
 801a42a:	2000      	movs	r0, #0
 801a42c:	e005      	b.n	801a43a <memcmp+0x1a>
 801a42e:	7803      	ldrb	r3, [r0, #0]
 801a430:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801a434:	42a3      	cmp	r3, r4
 801a436:	d001      	beq.n	801a43c <memcmp+0x1c>
 801a438:	1b18      	subs	r0, r3, r4
 801a43a:	bd10      	pop	{r4, pc}
 801a43c:	3001      	adds	r0, #1
 801a43e:	e7f2      	b.n	801a426 <memcmp+0x6>

0801a440 <memmove>:
 801a440:	4288      	cmp	r0, r1
 801a442:	b510      	push	{r4, lr}
 801a444:	eb01 0402 	add.w	r4, r1, r2
 801a448:	d902      	bls.n	801a450 <memmove+0x10>
 801a44a:	4284      	cmp	r4, r0
 801a44c:	4623      	mov	r3, r4
 801a44e:	d807      	bhi.n	801a460 <memmove+0x20>
 801a450:	1e43      	subs	r3, r0, #1
 801a452:	42a1      	cmp	r1, r4
 801a454:	d008      	beq.n	801a468 <memmove+0x28>
 801a456:	f811 2b01 	ldrb.w	r2, [r1], #1
 801a45a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801a45e:	e7f8      	b.n	801a452 <memmove+0x12>
 801a460:	4402      	add	r2, r0
 801a462:	4601      	mov	r1, r0
 801a464:	428a      	cmp	r2, r1
 801a466:	d100      	bne.n	801a46a <memmove+0x2a>
 801a468:	bd10      	pop	{r4, pc}
 801a46a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801a46e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801a472:	e7f7      	b.n	801a464 <memmove+0x24>

0801a474 <memset>:
 801a474:	4402      	add	r2, r0
 801a476:	4603      	mov	r3, r0
 801a478:	4293      	cmp	r3, r2
 801a47a:	d100      	bne.n	801a47e <memset+0xa>
 801a47c:	4770      	bx	lr
 801a47e:	f803 1b01 	strb.w	r1, [r3], #1
 801a482:	e7f9      	b.n	801a478 <memset+0x4>

0801a484 <strchr>:
 801a484:	b2c9      	uxtb	r1, r1
 801a486:	4603      	mov	r3, r0
 801a488:	4618      	mov	r0, r3
 801a48a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a48e:	b112      	cbz	r2, 801a496 <strchr+0x12>
 801a490:	428a      	cmp	r2, r1
 801a492:	d1f9      	bne.n	801a488 <strchr+0x4>
 801a494:	4770      	bx	lr
 801a496:	2900      	cmp	r1, #0
 801a498:	bf18      	it	ne
 801a49a:	2000      	movne	r0, #0
 801a49c:	4770      	bx	lr

0801a49e <strncmp>:
 801a49e:	b510      	push	{r4, lr}
 801a4a0:	b16a      	cbz	r2, 801a4be <strncmp+0x20>
 801a4a2:	3901      	subs	r1, #1
 801a4a4:	1884      	adds	r4, r0, r2
 801a4a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a4aa:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801a4ae:	429a      	cmp	r2, r3
 801a4b0:	d103      	bne.n	801a4ba <strncmp+0x1c>
 801a4b2:	42a0      	cmp	r0, r4
 801a4b4:	d001      	beq.n	801a4ba <strncmp+0x1c>
 801a4b6:	2a00      	cmp	r2, #0
 801a4b8:	d1f5      	bne.n	801a4a6 <strncmp+0x8>
 801a4ba:	1ad0      	subs	r0, r2, r3
 801a4bc:	bd10      	pop	{r4, pc}
 801a4be:	4610      	mov	r0, r2
 801a4c0:	e7fc      	b.n	801a4bc <strncmp+0x1e>

0801a4c2 <strstr>:
 801a4c2:	780a      	ldrb	r2, [r1, #0]
 801a4c4:	b570      	push	{r4, r5, r6, lr}
 801a4c6:	b96a      	cbnz	r2, 801a4e4 <strstr+0x22>
 801a4c8:	bd70      	pop	{r4, r5, r6, pc}
 801a4ca:	429a      	cmp	r2, r3
 801a4cc:	d109      	bne.n	801a4e2 <strstr+0x20>
 801a4ce:	460c      	mov	r4, r1
 801a4d0:	4605      	mov	r5, r0
 801a4d2:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801a4d6:	2b00      	cmp	r3, #0
 801a4d8:	d0f6      	beq.n	801a4c8 <strstr+0x6>
 801a4da:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 801a4de:	429e      	cmp	r6, r3
 801a4e0:	d0f7      	beq.n	801a4d2 <strstr+0x10>
 801a4e2:	3001      	adds	r0, #1
 801a4e4:	7803      	ldrb	r3, [r0, #0]
 801a4e6:	2b00      	cmp	r3, #0
 801a4e8:	d1ef      	bne.n	801a4ca <strstr+0x8>
 801a4ea:	4618      	mov	r0, r3
 801a4ec:	e7ec      	b.n	801a4c8 <strstr+0x6>
	...

0801a4f0 <_close_r>:
 801a4f0:	b538      	push	{r3, r4, r5, lr}
 801a4f2:	4d06      	ldr	r5, [pc, #24]	@ (801a50c <_close_r+0x1c>)
 801a4f4:	2300      	movs	r3, #0
 801a4f6:	4604      	mov	r4, r0
 801a4f8:	4608      	mov	r0, r1
 801a4fa:	602b      	str	r3, [r5, #0]
 801a4fc:	f7e8 fd2e 	bl	8002f5c <_close>
 801a500:	1c43      	adds	r3, r0, #1
 801a502:	d102      	bne.n	801a50a <_close_r+0x1a>
 801a504:	682b      	ldr	r3, [r5, #0]
 801a506:	b103      	cbz	r3, 801a50a <_close_r+0x1a>
 801a508:	6023      	str	r3, [r4, #0]
 801a50a:	bd38      	pop	{r3, r4, r5, pc}
 801a50c:	2000bc54 	.word	0x2000bc54

0801a510 <_lseek_r>:
 801a510:	b538      	push	{r3, r4, r5, lr}
 801a512:	4d07      	ldr	r5, [pc, #28]	@ (801a530 <_lseek_r+0x20>)
 801a514:	4604      	mov	r4, r0
 801a516:	4608      	mov	r0, r1
 801a518:	4611      	mov	r1, r2
 801a51a:	2200      	movs	r2, #0
 801a51c:	602a      	str	r2, [r5, #0]
 801a51e:	461a      	mov	r2, r3
 801a520:	f7e8 fd43 	bl	8002faa <_lseek>
 801a524:	1c43      	adds	r3, r0, #1
 801a526:	d102      	bne.n	801a52e <_lseek_r+0x1e>
 801a528:	682b      	ldr	r3, [r5, #0]
 801a52a:	b103      	cbz	r3, 801a52e <_lseek_r+0x1e>
 801a52c:	6023      	str	r3, [r4, #0]
 801a52e:	bd38      	pop	{r3, r4, r5, pc}
 801a530:	2000bc54 	.word	0x2000bc54

0801a534 <_read_r>:
 801a534:	b538      	push	{r3, r4, r5, lr}
 801a536:	4d07      	ldr	r5, [pc, #28]	@ (801a554 <_read_r+0x20>)
 801a538:	4604      	mov	r4, r0
 801a53a:	4608      	mov	r0, r1
 801a53c:	4611      	mov	r1, r2
 801a53e:	2200      	movs	r2, #0
 801a540:	602a      	str	r2, [r5, #0]
 801a542:	461a      	mov	r2, r3
 801a544:	f7e8 fcd1 	bl	8002eea <_read>
 801a548:	1c43      	adds	r3, r0, #1
 801a54a:	d102      	bne.n	801a552 <_read_r+0x1e>
 801a54c:	682b      	ldr	r3, [r5, #0]
 801a54e:	b103      	cbz	r3, 801a552 <_read_r+0x1e>
 801a550:	6023      	str	r3, [r4, #0]
 801a552:	bd38      	pop	{r3, r4, r5, pc}
 801a554:	2000bc54 	.word	0x2000bc54

0801a558 <_sbrk_r>:
 801a558:	b538      	push	{r3, r4, r5, lr}
 801a55a:	4d06      	ldr	r5, [pc, #24]	@ (801a574 <_sbrk_r+0x1c>)
 801a55c:	2300      	movs	r3, #0
 801a55e:	4604      	mov	r4, r0
 801a560:	4608      	mov	r0, r1
 801a562:	602b      	str	r3, [r5, #0]
 801a564:	f7e8 fd2e 	bl	8002fc4 <_sbrk>
 801a568:	1c43      	adds	r3, r0, #1
 801a56a:	d102      	bne.n	801a572 <_sbrk_r+0x1a>
 801a56c:	682b      	ldr	r3, [r5, #0]
 801a56e:	b103      	cbz	r3, 801a572 <_sbrk_r+0x1a>
 801a570:	6023      	str	r3, [r4, #0]
 801a572:	bd38      	pop	{r3, r4, r5, pc}
 801a574:	2000bc54 	.word	0x2000bc54

0801a578 <_write_r>:
 801a578:	b538      	push	{r3, r4, r5, lr}
 801a57a:	4d07      	ldr	r5, [pc, #28]	@ (801a598 <_write_r+0x20>)
 801a57c:	4604      	mov	r4, r0
 801a57e:	4608      	mov	r0, r1
 801a580:	4611      	mov	r1, r2
 801a582:	2200      	movs	r2, #0
 801a584:	602a      	str	r2, [r5, #0]
 801a586:	461a      	mov	r2, r3
 801a588:	f7e8 fccc 	bl	8002f24 <_write>
 801a58c:	1c43      	adds	r3, r0, #1
 801a58e:	d102      	bne.n	801a596 <_write_r+0x1e>
 801a590:	682b      	ldr	r3, [r5, #0]
 801a592:	b103      	cbz	r3, 801a596 <_write_r+0x1e>
 801a594:	6023      	str	r3, [r4, #0]
 801a596:	bd38      	pop	{r3, r4, r5, pc}
 801a598:	2000bc54 	.word	0x2000bc54

0801a59c <__errno>:
 801a59c:	4b01      	ldr	r3, [pc, #4]	@ (801a5a4 <__errno+0x8>)
 801a59e:	6818      	ldr	r0, [r3, #0]
 801a5a0:	4770      	bx	lr
 801a5a2:	bf00      	nop
 801a5a4:	200009c0 	.word	0x200009c0

0801a5a8 <__libc_init_array>:
 801a5a8:	b570      	push	{r4, r5, r6, lr}
 801a5aa:	4d0d      	ldr	r5, [pc, #52]	@ (801a5e0 <__libc_init_array+0x38>)
 801a5ac:	4c0d      	ldr	r4, [pc, #52]	@ (801a5e4 <__libc_init_array+0x3c>)
 801a5ae:	1b64      	subs	r4, r4, r5
 801a5b0:	10a4      	asrs	r4, r4, #2
 801a5b2:	2600      	movs	r6, #0
 801a5b4:	42a6      	cmp	r6, r4
 801a5b6:	d109      	bne.n	801a5cc <__libc_init_array+0x24>
 801a5b8:	4d0b      	ldr	r5, [pc, #44]	@ (801a5e8 <__libc_init_array+0x40>)
 801a5ba:	4c0c      	ldr	r4, [pc, #48]	@ (801a5ec <__libc_init_array+0x44>)
 801a5bc:	f001 f9d6 	bl	801b96c <_init>
 801a5c0:	1b64      	subs	r4, r4, r5
 801a5c2:	10a4      	asrs	r4, r4, #2
 801a5c4:	2600      	movs	r6, #0
 801a5c6:	42a6      	cmp	r6, r4
 801a5c8:	d105      	bne.n	801a5d6 <__libc_init_array+0x2e>
 801a5ca:	bd70      	pop	{r4, r5, r6, pc}
 801a5cc:	f855 3b04 	ldr.w	r3, [r5], #4
 801a5d0:	4798      	blx	r3
 801a5d2:	3601      	adds	r6, #1
 801a5d4:	e7ee      	b.n	801a5b4 <__libc_init_array+0xc>
 801a5d6:	f855 3b04 	ldr.w	r3, [r5], #4
 801a5da:	4798      	blx	r3
 801a5dc:	3601      	adds	r6, #1
 801a5de:	e7f2      	b.n	801a5c6 <__libc_init_array+0x1e>
 801a5e0:	0801d410 	.word	0x0801d410
 801a5e4:	0801d410 	.word	0x0801d410
 801a5e8:	0801d410 	.word	0x0801d410
 801a5ec:	0801d424 	.word	0x0801d424

0801a5f0 <__retarget_lock_init_recursive>:
 801a5f0:	4770      	bx	lr

0801a5f2 <__retarget_lock_acquire_recursive>:
 801a5f2:	4770      	bx	lr

0801a5f4 <__retarget_lock_release_recursive>:
 801a5f4:	4770      	bx	lr

0801a5f6 <strcpy>:
 801a5f6:	4603      	mov	r3, r0
 801a5f8:	f811 2b01 	ldrb.w	r2, [r1], #1
 801a5fc:	f803 2b01 	strb.w	r2, [r3], #1
 801a600:	2a00      	cmp	r2, #0
 801a602:	d1f9      	bne.n	801a5f8 <strcpy+0x2>
 801a604:	4770      	bx	lr

0801a606 <memcpy>:
 801a606:	440a      	add	r2, r1
 801a608:	4291      	cmp	r1, r2
 801a60a:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 801a60e:	d100      	bne.n	801a612 <memcpy+0xc>
 801a610:	4770      	bx	lr
 801a612:	b510      	push	{r4, lr}
 801a614:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a618:	f803 4f01 	strb.w	r4, [r3, #1]!
 801a61c:	4291      	cmp	r1, r2
 801a61e:	d1f9      	bne.n	801a614 <memcpy+0xe>
 801a620:	bd10      	pop	{r4, pc}
	...

0801a624 <__assert_func>:
 801a624:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801a626:	4614      	mov	r4, r2
 801a628:	461a      	mov	r2, r3
 801a62a:	4b09      	ldr	r3, [pc, #36]	@ (801a650 <__assert_func+0x2c>)
 801a62c:	681b      	ldr	r3, [r3, #0]
 801a62e:	4605      	mov	r5, r0
 801a630:	68d8      	ldr	r0, [r3, #12]
 801a632:	b954      	cbnz	r4, 801a64a <__assert_func+0x26>
 801a634:	4b07      	ldr	r3, [pc, #28]	@ (801a654 <__assert_func+0x30>)
 801a636:	461c      	mov	r4, r3
 801a638:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801a63c:	9100      	str	r1, [sp, #0]
 801a63e:	462b      	mov	r3, r5
 801a640:	4905      	ldr	r1, [pc, #20]	@ (801a658 <__assert_func+0x34>)
 801a642:	f000 fd3f 	bl	801b0c4 <fiprintf>
 801a646:	f000 fdd3 	bl	801b1f0 <abort>
 801a64a:	4b04      	ldr	r3, [pc, #16]	@ (801a65c <__assert_func+0x38>)
 801a64c:	e7f4      	b.n	801a638 <__assert_func+0x14>
 801a64e:	bf00      	nop
 801a650:	200009c0 	.word	0x200009c0
 801a654:	0801d35d 	.word	0x0801d35d
 801a658:	0801d32f 	.word	0x0801d32f
 801a65c:	0801d322 	.word	0x0801d322

0801a660 <__env_lock>:
 801a660:	4801      	ldr	r0, [pc, #4]	@ (801a668 <__env_lock+0x8>)
 801a662:	f7ff bfc6 	b.w	801a5f2 <__retarget_lock_acquire_recursive>
 801a666:	bf00      	nop
 801a668:	2000bc58 	.word	0x2000bc58

0801a66c <__env_unlock>:
 801a66c:	4801      	ldr	r0, [pc, #4]	@ (801a674 <__env_unlock+0x8>)
 801a66e:	f7ff bfc1 	b.w	801a5f4 <__retarget_lock_release_recursive>
 801a672:	bf00      	nop
 801a674:	2000bc58 	.word	0x2000bc58

0801a678 <_free_r>:
 801a678:	b538      	push	{r3, r4, r5, lr}
 801a67a:	4605      	mov	r5, r0
 801a67c:	2900      	cmp	r1, #0
 801a67e:	d041      	beq.n	801a704 <_free_r+0x8c>
 801a680:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a684:	1f0c      	subs	r4, r1, #4
 801a686:	2b00      	cmp	r3, #0
 801a688:	bfb8      	it	lt
 801a68a:	18e4      	addlt	r4, r4, r3
 801a68c:	f7ff fb30 	bl	8019cf0 <__malloc_lock>
 801a690:	4a1d      	ldr	r2, [pc, #116]	@ (801a708 <_free_r+0x90>)
 801a692:	6813      	ldr	r3, [r2, #0]
 801a694:	b933      	cbnz	r3, 801a6a4 <_free_r+0x2c>
 801a696:	6063      	str	r3, [r4, #4]
 801a698:	6014      	str	r4, [r2, #0]
 801a69a:	4628      	mov	r0, r5
 801a69c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a6a0:	f7ff bb2c 	b.w	8019cfc <__malloc_unlock>
 801a6a4:	42a3      	cmp	r3, r4
 801a6a6:	d908      	bls.n	801a6ba <_free_r+0x42>
 801a6a8:	6820      	ldr	r0, [r4, #0]
 801a6aa:	1821      	adds	r1, r4, r0
 801a6ac:	428b      	cmp	r3, r1
 801a6ae:	bf01      	itttt	eq
 801a6b0:	6819      	ldreq	r1, [r3, #0]
 801a6b2:	685b      	ldreq	r3, [r3, #4]
 801a6b4:	1809      	addeq	r1, r1, r0
 801a6b6:	6021      	streq	r1, [r4, #0]
 801a6b8:	e7ed      	b.n	801a696 <_free_r+0x1e>
 801a6ba:	461a      	mov	r2, r3
 801a6bc:	685b      	ldr	r3, [r3, #4]
 801a6be:	b10b      	cbz	r3, 801a6c4 <_free_r+0x4c>
 801a6c0:	42a3      	cmp	r3, r4
 801a6c2:	d9fa      	bls.n	801a6ba <_free_r+0x42>
 801a6c4:	6811      	ldr	r1, [r2, #0]
 801a6c6:	1850      	adds	r0, r2, r1
 801a6c8:	42a0      	cmp	r0, r4
 801a6ca:	d10b      	bne.n	801a6e4 <_free_r+0x6c>
 801a6cc:	6820      	ldr	r0, [r4, #0]
 801a6ce:	4401      	add	r1, r0
 801a6d0:	1850      	adds	r0, r2, r1
 801a6d2:	4283      	cmp	r3, r0
 801a6d4:	6011      	str	r1, [r2, #0]
 801a6d6:	d1e0      	bne.n	801a69a <_free_r+0x22>
 801a6d8:	6818      	ldr	r0, [r3, #0]
 801a6da:	685b      	ldr	r3, [r3, #4]
 801a6dc:	6053      	str	r3, [r2, #4]
 801a6de:	4408      	add	r0, r1
 801a6e0:	6010      	str	r0, [r2, #0]
 801a6e2:	e7da      	b.n	801a69a <_free_r+0x22>
 801a6e4:	d902      	bls.n	801a6ec <_free_r+0x74>
 801a6e6:	230c      	movs	r3, #12
 801a6e8:	602b      	str	r3, [r5, #0]
 801a6ea:	e7d6      	b.n	801a69a <_free_r+0x22>
 801a6ec:	6820      	ldr	r0, [r4, #0]
 801a6ee:	1821      	adds	r1, r4, r0
 801a6f0:	428b      	cmp	r3, r1
 801a6f2:	bf04      	itt	eq
 801a6f4:	6819      	ldreq	r1, [r3, #0]
 801a6f6:	685b      	ldreq	r3, [r3, #4]
 801a6f8:	6063      	str	r3, [r4, #4]
 801a6fa:	bf04      	itt	eq
 801a6fc:	1809      	addeq	r1, r1, r0
 801a6fe:	6021      	streq	r1, [r4, #0]
 801a700:	6054      	str	r4, [r2, #4]
 801a702:	e7ca      	b.n	801a69a <_free_r+0x22>
 801a704:	bd38      	pop	{r3, r4, r5, pc}
 801a706:	bf00      	nop
 801a708:	2000bb14 	.word	0x2000bb14

0801a70c <_malloc_usable_size_r>:
 801a70c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a710:	1f18      	subs	r0, r3, #4
 801a712:	2b00      	cmp	r3, #0
 801a714:	bfbc      	itt	lt
 801a716:	580b      	ldrlt	r3, [r1, r0]
 801a718:	18c0      	addlt	r0, r0, r3
 801a71a:	4770      	bx	lr

0801a71c <__ssputs_r>:
 801a71c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a720:	688e      	ldr	r6, [r1, #8]
 801a722:	461f      	mov	r7, r3
 801a724:	42be      	cmp	r6, r7
 801a726:	680b      	ldr	r3, [r1, #0]
 801a728:	4682      	mov	sl, r0
 801a72a:	460c      	mov	r4, r1
 801a72c:	4690      	mov	r8, r2
 801a72e:	d82d      	bhi.n	801a78c <__ssputs_r+0x70>
 801a730:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801a734:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801a738:	d026      	beq.n	801a788 <__ssputs_r+0x6c>
 801a73a:	6965      	ldr	r5, [r4, #20]
 801a73c:	6909      	ldr	r1, [r1, #16]
 801a73e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801a742:	eba3 0901 	sub.w	r9, r3, r1
 801a746:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801a74a:	1c7b      	adds	r3, r7, #1
 801a74c:	444b      	add	r3, r9
 801a74e:	106d      	asrs	r5, r5, #1
 801a750:	429d      	cmp	r5, r3
 801a752:	bf38      	it	cc
 801a754:	461d      	movcc	r5, r3
 801a756:	0553      	lsls	r3, r2, #21
 801a758:	d527      	bpl.n	801a7aa <__ssputs_r+0x8e>
 801a75a:	4629      	mov	r1, r5
 801a75c:	f7ff fa48 	bl	8019bf0 <_malloc_r>
 801a760:	4606      	mov	r6, r0
 801a762:	b360      	cbz	r0, 801a7be <__ssputs_r+0xa2>
 801a764:	6921      	ldr	r1, [r4, #16]
 801a766:	464a      	mov	r2, r9
 801a768:	f7ff ff4d 	bl	801a606 <memcpy>
 801a76c:	89a3      	ldrh	r3, [r4, #12]
 801a76e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801a772:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a776:	81a3      	strh	r3, [r4, #12]
 801a778:	6126      	str	r6, [r4, #16]
 801a77a:	6165      	str	r5, [r4, #20]
 801a77c:	444e      	add	r6, r9
 801a77e:	eba5 0509 	sub.w	r5, r5, r9
 801a782:	6026      	str	r6, [r4, #0]
 801a784:	60a5      	str	r5, [r4, #8]
 801a786:	463e      	mov	r6, r7
 801a788:	42be      	cmp	r6, r7
 801a78a:	d900      	bls.n	801a78e <__ssputs_r+0x72>
 801a78c:	463e      	mov	r6, r7
 801a78e:	6820      	ldr	r0, [r4, #0]
 801a790:	4632      	mov	r2, r6
 801a792:	4641      	mov	r1, r8
 801a794:	f7ff fe54 	bl	801a440 <memmove>
 801a798:	68a3      	ldr	r3, [r4, #8]
 801a79a:	1b9b      	subs	r3, r3, r6
 801a79c:	60a3      	str	r3, [r4, #8]
 801a79e:	6823      	ldr	r3, [r4, #0]
 801a7a0:	4433      	add	r3, r6
 801a7a2:	6023      	str	r3, [r4, #0]
 801a7a4:	2000      	movs	r0, #0
 801a7a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a7aa:	462a      	mov	r2, r5
 801a7ac:	f7ff fb20 	bl	8019df0 <_realloc_r>
 801a7b0:	4606      	mov	r6, r0
 801a7b2:	2800      	cmp	r0, #0
 801a7b4:	d1e0      	bne.n	801a778 <__ssputs_r+0x5c>
 801a7b6:	6921      	ldr	r1, [r4, #16]
 801a7b8:	4650      	mov	r0, sl
 801a7ba:	f7ff ff5d 	bl	801a678 <_free_r>
 801a7be:	230c      	movs	r3, #12
 801a7c0:	f8ca 3000 	str.w	r3, [sl]
 801a7c4:	89a3      	ldrh	r3, [r4, #12]
 801a7c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a7ca:	81a3      	strh	r3, [r4, #12]
 801a7cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a7d0:	e7e9      	b.n	801a7a6 <__ssputs_r+0x8a>
	...

0801a7d4 <_svfiprintf_r>:
 801a7d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a7d8:	4698      	mov	r8, r3
 801a7da:	898b      	ldrh	r3, [r1, #12]
 801a7dc:	061b      	lsls	r3, r3, #24
 801a7de:	b09d      	sub	sp, #116	@ 0x74
 801a7e0:	4607      	mov	r7, r0
 801a7e2:	460d      	mov	r5, r1
 801a7e4:	4614      	mov	r4, r2
 801a7e6:	d510      	bpl.n	801a80a <_svfiprintf_r+0x36>
 801a7e8:	690b      	ldr	r3, [r1, #16]
 801a7ea:	b973      	cbnz	r3, 801a80a <_svfiprintf_r+0x36>
 801a7ec:	2140      	movs	r1, #64	@ 0x40
 801a7ee:	f7ff f9ff 	bl	8019bf0 <_malloc_r>
 801a7f2:	6028      	str	r0, [r5, #0]
 801a7f4:	6128      	str	r0, [r5, #16]
 801a7f6:	b930      	cbnz	r0, 801a806 <_svfiprintf_r+0x32>
 801a7f8:	230c      	movs	r3, #12
 801a7fa:	603b      	str	r3, [r7, #0]
 801a7fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a800:	b01d      	add	sp, #116	@ 0x74
 801a802:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a806:	2340      	movs	r3, #64	@ 0x40
 801a808:	616b      	str	r3, [r5, #20]
 801a80a:	2300      	movs	r3, #0
 801a80c:	9309      	str	r3, [sp, #36]	@ 0x24
 801a80e:	2320      	movs	r3, #32
 801a810:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801a814:	f8cd 800c 	str.w	r8, [sp, #12]
 801a818:	2330      	movs	r3, #48	@ 0x30
 801a81a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801a9b8 <_svfiprintf_r+0x1e4>
 801a81e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801a822:	f04f 0901 	mov.w	r9, #1
 801a826:	4623      	mov	r3, r4
 801a828:	469a      	mov	sl, r3
 801a82a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a82e:	b10a      	cbz	r2, 801a834 <_svfiprintf_r+0x60>
 801a830:	2a25      	cmp	r2, #37	@ 0x25
 801a832:	d1f9      	bne.n	801a828 <_svfiprintf_r+0x54>
 801a834:	ebba 0b04 	subs.w	fp, sl, r4
 801a838:	d00b      	beq.n	801a852 <_svfiprintf_r+0x7e>
 801a83a:	465b      	mov	r3, fp
 801a83c:	4622      	mov	r2, r4
 801a83e:	4629      	mov	r1, r5
 801a840:	4638      	mov	r0, r7
 801a842:	f7ff ff6b 	bl	801a71c <__ssputs_r>
 801a846:	3001      	adds	r0, #1
 801a848:	f000 80a7 	beq.w	801a99a <_svfiprintf_r+0x1c6>
 801a84c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a84e:	445a      	add	r2, fp
 801a850:	9209      	str	r2, [sp, #36]	@ 0x24
 801a852:	f89a 3000 	ldrb.w	r3, [sl]
 801a856:	2b00      	cmp	r3, #0
 801a858:	f000 809f 	beq.w	801a99a <_svfiprintf_r+0x1c6>
 801a85c:	2300      	movs	r3, #0
 801a85e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801a862:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801a866:	f10a 0a01 	add.w	sl, sl, #1
 801a86a:	9304      	str	r3, [sp, #16]
 801a86c:	9307      	str	r3, [sp, #28]
 801a86e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801a872:	931a      	str	r3, [sp, #104]	@ 0x68
 801a874:	4654      	mov	r4, sl
 801a876:	2205      	movs	r2, #5
 801a878:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a87c:	484e      	ldr	r0, [pc, #312]	@ (801a9b8 <_svfiprintf_r+0x1e4>)
 801a87e:	f7e5 fce7 	bl	8000250 <memchr>
 801a882:	9a04      	ldr	r2, [sp, #16]
 801a884:	b9d8      	cbnz	r0, 801a8be <_svfiprintf_r+0xea>
 801a886:	06d0      	lsls	r0, r2, #27
 801a888:	bf44      	itt	mi
 801a88a:	2320      	movmi	r3, #32
 801a88c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a890:	0711      	lsls	r1, r2, #28
 801a892:	bf44      	itt	mi
 801a894:	232b      	movmi	r3, #43	@ 0x2b
 801a896:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a89a:	f89a 3000 	ldrb.w	r3, [sl]
 801a89e:	2b2a      	cmp	r3, #42	@ 0x2a
 801a8a0:	d015      	beq.n	801a8ce <_svfiprintf_r+0xfa>
 801a8a2:	9a07      	ldr	r2, [sp, #28]
 801a8a4:	4654      	mov	r4, sl
 801a8a6:	2000      	movs	r0, #0
 801a8a8:	f04f 0c0a 	mov.w	ip, #10
 801a8ac:	4621      	mov	r1, r4
 801a8ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 801a8b2:	3b30      	subs	r3, #48	@ 0x30
 801a8b4:	2b09      	cmp	r3, #9
 801a8b6:	d94b      	bls.n	801a950 <_svfiprintf_r+0x17c>
 801a8b8:	b1b0      	cbz	r0, 801a8e8 <_svfiprintf_r+0x114>
 801a8ba:	9207      	str	r2, [sp, #28]
 801a8bc:	e014      	b.n	801a8e8 <_svfiprintf_r+0x114>
 801a8be:	eba0 0308 	sub.w	r3, r0, r8
 801a8c2:	fa09 f303 	lsl.w	r3, r9, r3
 801a8c6:	4313      	orrs	r3, r2
 801a8c8:	9304      	str	r3, [sp, #16]
 801a8ca:	46a2      	mov	sl, r4
 801a8cc:	e7d2      	b.n	801a874 <_svfiprintf_r+0xa0>
 801a8ce:	9b03      	ldr	r3, [sp, #12]
 801a8d0:	1d19      	adds	r1, r3, #4
 801a8d2:	681b      	ldr	r3, [r3, #0]
 801a8d4:	9103      	str	r1, [sp, #12]
 801a8d6:	2b00      	cmp	r3, #0
 801a8d8:	bfbb      	ittet	lt
 801a8da:	425b      	neglt	r3, r3
 801a8dc:	f042 0202 	orrlt.w	r2, r2, #2
 801a8e0:	9307      	strge	r3, [sp, #28]
 801a8e2:	9307      	strlt	r3, [sp, #28]
 801a8e4:	bfb8      	it	lt
 801a8e6:	9204      	strlt	r2, [sp, #16]
 801a8e8:	7823      	ldrb	r3, [r4, #0]
 801a8ea:	2b2e      	cmp	r3, #46	@ 0x2e
 801a8ec:	d10a      	bne.n	801a904 <_svfiprintf_r+0x130>
 801a8ee:	7863      	ldrb	r3, [r4, #1]
 801a8f0:	2b2a      	cmp	r3, #42	@ 0x2a
 801a8f2:	d132      	bne.n	801a95a <_svfiprintf_r+0x186>
 801a8f4:	9b03      	ldr	r3, [sp, #12]
 801a8f6:	1d1a      	adds	r2, r3, #4
 801a8f8:	681b      	ldr	r3, [r3, #0]
 801a8fa:	9203      	str	r2, [sp, #12]
 801a8fc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801a900:	3402      	adds	r4, #2
 801a902:	9305      	str	r3, [sp, #20]
 801a904:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801a9c8 <_svfiprintf_r+0x1f4>
 801a908:	7821      	ldrb	r1, [r4, #0]
 801a90a:	2203      	movs	r2, #3
 801a90c:	4650      	mov	r0, sl
 801a90e:	f7e5 fc9f 	bl	8000250 <memchr>
 801a912:	b138      	cbz	r0, 801a924 <_svfiprintf_r+0x150>
 801a914:	9b04      	ldr	r3, [sp, #16]
 801a916:	eba0 000a 	sub.w	r0, r0, sl
 801a91a:	2240      	movs	r2, #64	@ 0x40
 801a91c:	4082      	lsls	r2, r0
 801a91e:	4313      	orrs	r3, r2
 801a920:	3401      	adds	r4, #1
 801a922:	9304      	str	r3, [sp, #16]
 801a924:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a928:	4824      	ldr	r0, [pc, #144]	@ (801a9bc <_svfiprintf_r+0x1e8>)
 801a92a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801a92e:	2206      	movs	r2, #6
 801a930:	f7e5 fc8e 	bl	8000250 <memchr>
 801a934:	2800      	cmp	r0, #0
 801a936:	d036      	beq.n	801a9a6 <_svfiprintf_r+0x1d2>
 801a938:	4b21      	ldr	r3, [pc, #132]	@ (801a9c0 <_svfiprintf_r+0x1ec>)
 801a93a:	bb1b      	cbnz	r3, 801a984 <_svfiprintf_r+0x1b0>
 801a93c:	9b03      	ldr	r3, [sp, #12]
 801a93e:	3307      	adds	r3, #7
 801a940:	f023 0307 	bic.w	r3, r3, #7
 801a944:	3308      	adds	r3, #8
 801a946:	9303      	str	r3, [sp, #12]
 801a948:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a94a:	4433      	add	r3, r6
 801a94c:	9309      	str	r3, [sp, #36]	@ 0x24
 801a94e:	e76a      	b.n	801a826 <_svfiprintf_r+0x52>
 801a950:	fb0c 3202 	mla	r2, ip, r2, r3
 801a954:	460c      	mov	r4, r1
 801a956:	2001      	movs	r0, #1
 801a958:	e7a8      	b.n	801a8ac <_svfiprintf_r+0xd8>
 801a95a:	2300      	movs	r3, #0
 801a95c:	3401      	adds	r4, #1
 801a95e:	9305      	str	r3, [sp, #20]
 801a960:	4619      	mov	r1, r3
 801a962:	f04f 0c0a 	mov.w	ip, #10
 801a966:	4620      	mov	r0, r4
 801a968:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a96c:	3a30      	subs	r2, #48	@ 0x30
 801a96e:	2a09      	cmp	r2, #9
 801a970:	d903      	bls.n	801a97a <_svfiprintf_r+0x1a6>
 801a972:	2b00      	cmp	r3, #0
 801a974:	d0c6      	beq.n	801a904 <_svfiprintf_r+0x130>
 801a976:	9105      	str	r1, [sp, #20]
 801a978:	e7c4      	b.n	801a904 <_svfiprintf_r+0x130>
 801a97a:	fb0c 2101 	mla	r1, ip, r1, r2
 801a97e:	4604      	mov	r4, r0
 801a980:	2301      	movs	r3, #1
 801a982:	e7f0      	b.n	801a966 <_svfiprintf_r+0x192>
 801a984:	ab03      	add	r3, sp, #12
 801a986:	9300      	str	r3, [sp, #0]
 801a988:	462a      	mov	r2, r5
 801a98a:	4b0e      	ldr	r3, [pc, #56]	@ (801a9c4 <_svfiprintf_r+0x1f0>)
 801a98c:	a904      	add	r1, sp, #16
 801a98e:	4638      	mov	r0, r7
 801a990:	f3af 8000 	nop.w
 801a994:	1c42      	adds	r2, r0, #1
 801a996:	4606      	mov	r6, r0
 801a998:	d1d6      	bne.n	801a948 <_svfiprintf_r+0x174>
 801a99a:	89ab      	ldrh	r3, [r5, #12]
 801a99c:	065b      	lsls	r3, r3, #25
 801a99e:	f53f af2d 	bmi.w	801a7fc <_svfiprintf_r+0x28>
 801a9a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801a9a4:	e72c      	b.n	801a800 <_svfiprintf_r+0x2c>
 801a9a6:	ab03      	add	r3, sp, #12
 801a9a8:	9300      	str	r3, [sp, #0]
 801a9aa:	462a      	mov	r2, r5
 801a9ac:	4b05      	ldr	r3, [pc, #20]	@ (801a9c4 <_svfiprintf_r+0x1f0>)
 801a9ae:	a904      	add	r1, sp, #16
 801a9b0:	4638      	mov	r0, r7
 801a9b2:	f000 f9bb 	bl	801ad2c <_printf_i>
 801a9b6:	e7ed      	b.n	801a994 <_svfiprintf_r+0x1c0>
 801a9b8:	0801d35e 	.word	0x0801d35e
 801a9bc:	0801d368 	.word	0x0801d368
 801a9c0:	00000000 	.word	0x00000000
 801a9c4:	0801a71d 	.word	0x0801a71d
 801a9c8:	0801d364 	.word	0x0801d364

0801a9cc <__sfputc_r>:
 801a9cc:	6893      	ldr	r3, [r2, #8]
 801a9ce:	3b01      	subs	r3, #1
 801a9d0:	2b00      	cmp	r3, #0
 801a9d2:	b410      	push	{r4}
 801a9d4:	6093      	str	r3, [r2, #8]
 801a9d6:	da08      	bge.n	801a9ea <__sfputc_r+0x1e>
 801a9d8:	6994      	ldr	r4, [r2, #24]
 801a9da:	42a3      	cmp	r3, r4
 801a9dc:	db01      	blt.n	801a9e2 <__sfputc_r+0x16>
 801a9de:	290a      	cmp	r1, #10
 801a9e0:	d103      	bne.n	801a9ea <__sfputc_r+0x1e>
 801a9e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a9e6:	f7ff bc87 	b.w	801a2f8 <__swbuf_r>
 801a9ea:	6813      	ldr	r3, [r2, #0]
 801a9ec:	1c58      	adds	r0, r3, #1
 801a9ee:	6010      	str	r0, [r2, #0]
 801a9f0:	7019      	strb	r1, [r3, #0]
 801a9f2:	4608      	mov	r0, r1
 801a9f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a9f8:	4770      	bx	lr

0801a9fa <__sfputs_r>:
 801a9fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a9fc:	4606      	mov	r6, r0
 801a9fe:	460f      	mov	r7, r1
 801aa00:	4614      	mov	r4, r2
 801aa02:	18d5      	adds	r5, r2, r3
 801aa04:	42ac      	cmp	r4, r5
 801aa06:	d101      	bne.n	801aa0c <__sfputs_r+0x12>
 801aa08:	2000      	movs	r0, #0
 801aa0a:	e007      	b.n	801aa1c <__sfputs_r+0x22>
 801aa0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801aa10:	463a      	mov	r2, r7
 801aa12:	4630      	mov	r0, r6
 801aa14:	f7ff ffda 	bl	801a9cc <__sfputc_r>
 801aa18:	1c43      	adds	r3, r0, #1
 801aa1a:	d1f3      	bne.n	801aa04 <__sfputs_r+0xa>
 801aa1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801aa20 <_vfiprintf_r>:
 801aa20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801aa24:	460d      	mov	r5, r1
 801aa26:	b09d      	sub	sp, #116	@ 0x74
 801aa28:	4614      	mov	r4, r2
 801aa2a:	4698      	mov	r8, r3
 801aa2c:	4606      	mov	r6, r0
 801aa2e:	b118      	cbz	r0, 801aa38 <_vfiprintf_r+0x18>
 801aa30:	6a03      	ldr	r3, [r0, #32]
 801aa32:	b90b      	cbnz	r3, 801aa38 <_vfiprintf_r+0x18>
 801aa34:	f7ff fb0e 	bl	801a054 <__sinit>
 801aa38:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801aa3a:	07d9      	lsls	r1, r3, #31
 801aa3c:	d405      	bmi.n	801aa4a <_vfiprintf_r+0x2a>
 801aa3e:	89ab      	ldrh	r3, [r5, #12]
 801aa40:	059a      	lsls	r2, r3, #22
 801aa42:	d402      	bmi.n	801aa4a <_vfiprintf_r+0x2a>
 801aa44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801aa46:	f7ff fdd4 	bl	801a5f2 <__retarget_lock_acquire_recursive>
 801aa4a:	89ab      	ldrh	r3, [r5, #12]
 801aa4c:	071b      	lsls	r3, r3, #28
 801aa4e:	d501      	bpl.n	801aa54 <_vfiprintf_r+0x34>
 801aa50:	692b      	ldr	r3, [r5, #16]
 801aa52:	b99b      	cbnz	r3, 801aa7c <_vfiprintf_r+0x5c>
 801aa54:	4629      	mov	r1, r5
 801aa56:	4630      	mov	r0, r6
 801aa58:	f7ff fc8c 	bl	801a374 <__swsetup_r>
 801aa5c:	b170      	cbz	r0, 801aa7c <_vfiprintf_r+0x5c>
 801aa5e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801aa60:	07dc      	lsls	r4, r3, #31
 801aa62:	d504      	bpl.n	801aa6e <_vfiprintf_r+0x4e>
 801aa64:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801aa68:	b01d      	add	sp, #116	@ 0x74
 801aa6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801aa6e:	89ab      	ldrh	r3, [r5, #12]
 801aa70:	0598      	lsls	r0, r3, #22
 801aa72:	d4f7      	bmi.n	801aa64 <_vfiprintf_r+0x44>
 801aa74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801aa76:	f7ff fdbd 	bl	801a5f4 <__retarget_lock_release_recursive>
 801aa7a:	e7f3      	b.n	801aa64 <_vfiprintf_r+0x44>
 801aa7c:	2300      	movs	r3, #0
 801aa7e:	9309      	str	r3, [sp, #36]	@ 0x24
 801aa80:	2320      	movs	r3, #32
 801aa82:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801aa86:	f8cd 800c 	str.w	r8, [sp, #12]
 801aa8a:	2330      	movs	r3, #48	@ 0x30
 801aa8c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801ac3c <_vfiprintf_r+0x21c>
 801aa90:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801aa94:	f04f 0901 	mov.w	r9, #1
 801aa98:	4623      	mov	r3, r4
 801aa9a:	469a      	mov	sl, r3
 801aa9c:	f813 2b01 	ldrb.w	r2, [r3], #1
 801aaa0:	b10a      	cbz	r2, 801aaa6 <_vfiprintf_r+0x86>
 801aaa2:	2a25      	cmp	r2, #37	@ 0x25
 801aaa4:	d1f9      	bne.n	801aa9a <_vfiprintf_r+0x7a>
 801aaa6:	ebba 0b04 	subs.w	fp, sl, r4
 801aaaa:	d00b      	beq.n	801aac4 <_vfiprintf_r+0xa4>
 801aaac:	465b      	mov	r3, fp
 801aaae:	4622      	mov	r2, r4
 801aab0:	4629      	mov	r1, r5
 801aab2:	4630      	mov	r0, r6
 801aab4:	f7ff ffa1 	bl	801a9fa <__sfputs_r>
 801aab8:	3001      	adds	r0, #1
 801aaba:	f000 80a7 	beq.w	801ac0c <_vfiprintf_r+0x1ec>
 801aabe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801aac0:	445a      	add	r2, fp
 801aac2:	9209      	str	r2, [sp, #36]	@ 0x24
 801aac4:	f89a 3000 	ldrb.w	r3, [sl]
 801aac8:	2b00      	cmp	r3, #0
 801aaca:	f000 809f 	beq.w	801ac0c <_vfiprintf_r+0x1ec>
 801aace:	2300      	movs	r3, #0
 801aad0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801aad4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801aad8:	f10a 0a01 	add.w	sl, sl, #1
 801aadc:	9304      	str	r3, [sp, #16]
 801aade:	9307      	str	r3, [sp, #28]
 801aae0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801aae4:	931a      	str	r3, [sp, #104]	@ 0x68
 801aae6:	4654      	mov	r4, sl
 801aae8:	2205      	movs	r2, #5
 801aaea:	f814 1b01 	ldrb.w	r1, [r4], #1
 801aaee:	4853      	ldr	r0, [pc, #332]	@ (801ac3c <_vfiprintf_r+0x21c>)
 801aaf0:	f7e5 fbae 	bl	8000250 <memchr>
 801aaf4:	9a04      	ldr	r2, [sp, #16]
 801aaf6:	b9d8      	cbnz	r0, 801ab30 <_vfiprintf_r+0x110>
 801aaf8:	06d1      	lsls	r1, r2, #27
 801aafa:	bf44      	itt	mi
 801aafc:	2320      	movmi	r3, #32
 801aafe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ab02:	0713      	lsls	r3, r2, #28
 801ab04:	bf44      	itt	mi
 801ab06:	232b      	movmi	r3, #43	@ 0x2b
 801ab08:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ab0c:	f89a 3000 	ldrb.w	r3, [sl]
 801ab10:	2b2a      	cmp	r3, #42	@ 0x2a
 801ab12:	d015      	beq.n	801ab40 <_vfiprintf_r+0x120>
 801ab14:	9a07      	ldr	r2, [sp, #28]
 801ab16:	4654      	mov	r4, sl
 801ab18:	2000      	movs	r0, #0
 801ab1a:	f04f 0c0a 	mov.w	ip, #10
 801ab1e:	4621      	mov	r1, r4
 801ab20:	f811 3b01 	ldrb.w	r3, [r1], #1
 801ab24:	3b30      	subs	r3, #48	@ 0x30
 801ab26:	2b09      	cmp	r3, #9
 801ab28:	d94b      	bls.n	801abc2 <_vfiprintf_r+0x1a2>
 801ab2a:	b1b0      	cbz	r0, 801ab5a <_vfiprintf_r+0x13a>
 801ab2c:	9207      	str	r2, [sp, #28]
 801ab2e:	e014      	b.n	801ab5a <_vfiprintf_r+0x13a>
 801ab30:	eba0 0308 	sub.w	r3, r0, r8
 801ab34:	fa09 f303 	lsl.w	r3, r9, r3
 801ab38:	4313      	orrs	r3, r2
 801ab3a:	9304      	str	r3, [sp, #16]
 801ab3c:	46a2      	mov	sl, r4
 801ab3e:	e7d2      	b.n	801aae6 <_vfiprintf_r+0xc6>
 801ab40:	9b03      	ldr	r3, [sp, #12]
 801ab42:	1d19      	adds	r1, r3, #4
 801ab44:	681b      	ldr	r3, [r3, #0]
 801ab46:	9103      	str	r1, [sp, #12]
 801ab48:	2b00      	cmp	r3, #0
 801ab4a:	bfbb      	ittet	lt
 801ab4c:	425b      	neglt	r3, r3
 801ab4e:	f042 0202 	orrlt.w	r2, r2, #2
 801ab52:	9307      	strge	r3, [sp, #28]
 801ab54:	9307      	strlt	r3, [sp, #28]
 801ab56:	bfb8      	it	lt
 801ab58:	9204      	strlt	r2, [sp, #16]
 801ab5a:	7823      	ldrb	r3, [r4, #0]
 801ab5c:	2b2e      	cmp	r3, #46	@ 0x2e
 801ab5e:	d10a      	bne.n	801ab76 <_vfiprintf_r+0x156>
 801ab60:	7863      	ldrb	r3, [r4, #1]
 801ab62:	2b2a      	cmp	r3, #42	@ 0x2a
 801ab64:	d132      	bne.n	801abcc <_vfiprintf_r+0x1ac>
 801ab66:	9b03      	ldr	r3, [sp, #12]
 801ab68:	1d1a      	adds	r2, r3, #4
 801ab6a:	681b      	ldr	r3, [r3, #0]
 801ab6c:	9203      	str	r2, [sp, #12]
 801ab6e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801ab72:	3402      	adds	r4, #2
 801ab74:	9305      	str	r3, [sp, #20]
 801ab76:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801ac4c <_vfiprintf_r+0x22c>
 801ab7a:	7821      	ldrb	r1, [r4, #0]
 801ab7c:	2203      	movs	r2, #3
 801ab7e:	4650      	mov	r0, sl
 801ab80:	f7e5 fb66 	bl	8000250 <memchr>
 801ab84:	b138      	cbz	r0, 801ab96 <_vfiprintf_r+0x176>
 801ab86:	9b04      	ldr	r3, [sp, #16]
 801ab88:	eba0 000a 	sub.w	r0, r0, sl
 801ab8c:	2240      	movs	r2, #64	@ 0x40
 801ab8e:	4082      	lsls	r2, r0
 801ab90:	4313      	orrs	r3, r2
 801ab92:	3401      	adds	r4, #1
 801ab94:	9304      	str	r3, [sp, #16]
 801ab96:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ab9a:	4829      	ldr	r0, [pc, #164]	@ (801ac40 <_vfiprintf_r+0x220>)
 801ab9c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801aba0:	2206      	movs	r2, #6
 801aba2:	f7e5 fb55 	bl	8000250 <memchr>
 801aba6:	2800      	cmp	r0, #0
 801aba8:	d03f      	beq.n	801ac2a <_vfiprintf_r+0x20a>
 801abaa:	4b26      	ldr	r3, [pc, #152]	@ (801ac44 <_vfiprintf_r+0x224>)
 801abac:	bb1b      	cbnz	r3, 801abf6 <_vfiprintf_r+0x1d6>
 801abae:	9b03      	ldr	r3, [sp, #12]
 801abb0:	3307      	adds	r3, #7
 801abb2:	f023 0307 	bic.w	r3, r3, #7
 801abb6:	3308      	adds	r3, #8
 801abb8:	9303      	str	r3, [sp, #12]
 801abba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801abbc:	443b      	add	r3, r7
 801abbe:	9309      	str	r3, [sp, #36]	@ 0x24
 801abc0:	e76a      	b.n	801aa98 <_vfiprintf_r+0x78>
 801abc2:	fb0c 3202 	mla	r2, ip, r2, r3
 801abc6:	460c      	mov	r4, r1
 801abc8:	2001      	movs	r0, #1
 801abca:	e7a8      	b.n	801ab1e <_vfiprintf_r+0xfe>
 801abcc:	2300      	movs	r3, #0
 801abce:	3401      	adds	r4, #1
 801abd0:	9305      	str	r3, [sp, #20]
 801abd2:	4619      	mov	r1, r3
 801abd4:	f04f 0c0a 	mov.w	ip, #10
 801abd8:	4620      	mov	r0, r4
 801abda:	f810 2b01 	ldrb.w	r2, [r0], #1
 801abde:	3a30      	subs	r2, #48	@ 0x30
 801abe0:	2a09      	cmp	r2, #9
 801abe2:	d903      	bls.n	801abec <_vfiprintf_r+0x1cc>
 801abe4:	2b00      	cmp	r3, #0
 801abe6:	d0c6      	beq.n	801ab76 <_vfiprintf_r+0x156>
 801abe8:	9105      	str	r1, [sp, #20]
 801abea:	e7c4      	b.n	801ab76 <_vfiprintf_r+0x156>
 801abec:	fb0c 2101 	mla	r1, ip, r1, r2
 801abf0:	4604      	mov	r4, r0
 801abf2:	2301      	movs	r3, #1
 801abf4:	e7f0      	b.n	801abd8 <_vfiprintf_r+0x1b8>
 801abf6:	ab03      	add	r3, sp, #12
 801abf8:	9300      	str	r3, [sp, #0]
 801abfa:	462a      	mov	r2, r5
 801abfc:	4b12      	ldr	r3, [pc, #72]	@ (801ac48 <_vfiprintf_r+0x228>)
 801abfe:	a904      	add	r1, sp, #16
 801ac00:	4630      	mov	r0, r6
 801ac02:	f3af 8000 	nop.w
 801ac06:	4607      	mov	r7, r0
 801ac08:	1c78      	adds	r0, r7, #1
 801ac0a:	d1d6      	bne.n	801abba <_vfiprintf_r+0x19a>
 801ac0c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801ac0e:	07d9      	lsls	r1, r3, #31
 801ac10:	d405      	bmi.n	801ac1e <_vfiprintf_r+0x1fe>
 801ac12:	89ab      	ldrh	r3, [r5, #12]
 801ac14:	059a      	lsls	r2, r3, #22
 801ac16:	d402      	bmi.n	801ac1e <_vfiprintf_r+0x1fe>
 801ac18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801ac1a:	f7ff fceb 	bl	801a5f4 <__retarget_lock_release_recursive>
 801ac1e:	89ab      	ldrh	r3, [r5, #12]
 801ac20:	065b      	lsls	r3, r3, #25
 801ac22:	f53f af1f 	bmi.w	801aa64 <_vfiprintf_r+0x44>
 801ac26:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801ac28:	e71e      	b.n	801aa68 <_vfiprintf_r+0x48>
 801ac2a:	ab03      	add	r3, sp, #12
 801ac2c:	9300      	str	r3, [sp, #0]
 801ac2e:	462a      	mov	r2, r5
 801ac30:	4b05      	ldr	r3, [pc, #20]	@ (801ac48 <_vfiprintf_r+0x228>)
 801ac32:	a904      	add	r1, sp, #16
 801ac34:	4630      	mov	r0, r6
 801ac36:	f000 f879 	bl	801ad2c <_printf_i>
 801ac3a:	e7e4      	b.n	801ac06 <_vfiprintf_r+0x1e6>
 801ac3c:	0801d35e 	.word	0x0801d35e
 801ac40:	0801d368 	.word	0x0801d368
 801ac44:	00000000 	.word	0x00000000
 801ac48:	0801a9fb 	.word	0x0801a9fb
 801ac4c:	0801d364 	.word	0x0801d364

0801ac50 <_printf_common>:
 801ac50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ac54:	4616      	mov	r6, r2
 801ac56:	4698      	mov	r8, r3
 801ac58:	688a      	ldr	r2, [r1, #8]
 801ac5a:	690b      	ldr	r3, [r1, #16]
 801ac5c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801ac60:	4293      	cmp	r3, r2
 801ac62:	bfb8      	it	lt
 801ac64:	4613      	movlt	r3, r2
 801ac66:	6033      	str	r3, [r6, #0]
 801ac68:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801ac6c:	4607      	mov	r7, r0
 801ac6e:	460c      	mov	r4, r1
 801ac70:	b10a      	cbz	r2, 801ac76 <_printf_common+0x26>
 801ac72:	3301      	adds	r3, #1
 801ac74:	6033      	str	r3, [r6, #0]
 801ac76:	6823      	ldr	r3, [r4, #0]
 801ac78:	0699      	lsls	r1, r3, #26
 801ac7a:	bf42      	ittt	mi
 801ac7c:	6833      	ldrmi	r3, [r6, #0]
 801ac7e:	3302      	addmi	r3, #2
 801ac80:	6033      	strmi	r3, [r6, #0]
 801ac82:	6825      	ldr	r5, [r4, #0]
 801ac84:	f015 0506 	ands.w	r5, r5, #6
 801ac88:	d106      	bne.n	801ac98 <_printf_common+0x48>
 801ac8a:	f104 0a19 	add.w	sl, r4, #25
 801ac8e:	68e3      	ldr	r3, [r4, #12]
 801ac90:	6832      	ldr	r2, [r6, #0]
 801ac92:	1a9b      	subs	r3, r3, r2
 801ac94:	42ab      	cmp	r3, r5
 801ac96:	dc26      	bgt.n	801ace6 <_printf_common+0x96>
 801ac98:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801ac9c:	6822      	ldr	r2, [r4, #0]
 801ac9e:	3b00      	subs	r3, #0
 801aca0:	bf18      	it	ne
 801aca2:	2301      	movne	r3, #1
 801aca4:	0692      	lsls	r2, r2, #26
 801aca6:	d42b      	bmi.n	801ad00 <_printf_common+0xb0>
 801aca8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801acac:	4641      	mov	r1, r8
 801acae:	4638      	mov	r0, r7
 801acb0:	47c8      	blx	r9
 801acb2:	3001      	adds	r0, #1
 801acb4:	d01e      	beq.n	801acf4 <_printf_common+0xa4>
 801acb6:	6823      	ldr	r3, [r4, #0]
 801acb8:	6922      	ldr	r2, [r4, #16]
 801acba:	f003 0306 	and.w	r3, r3, #6
 801acbe:	2b04      	cmp	r3, #4
 801acc0:	bf02      	ittt	eq
 801acc2:	68e5      	ldreq	r5, [r4, #12]
 801acc4:	6833      	ldreq	r3, [r6, #0]
 801acc6:	1aed      	subeq	r5, r5, r3
 801acc8:	68a3      	ldr	r3, [r4, #8]
 801acca:	bf0c      	ite	eq
 801accc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801acd0:	2500      	movne	r5, #0
 801acd2:	4293      	cmp	r3, r2
 801acd4:	bfc4      	itt	gt
 801acd6:	1a9b      	subgt	r3, r3, r2
 801acd8:	18ed      	addgt	r5, r5, r3
 801acda:	2600      	movs	r6, #0
 801acdc:	341a      	adds	r4, #26
 801acde:	42b5      	cmp	r5, r6
 801ace0:	d11a      	bne.n	801ad18 <_printf_common+0xc8>
 801ace2:	2000      	movs	r0, #0
 801ace4:	e008      	b.n	801acf8 <_printf_common+0xa8>
 801ace6:	2301      	movs	r3, #1
 801ace8:	4652      	mov	r2, sl
 801acea:	4641      	mov	r1, r8
 801acec:	4638      	mov	r0, r7
 801acee:	47c8      	blx	r9
 801acf0:	3001      	adds	r0, #1
 801acf2:	d103      	bne.n	801acfc <_printf_common+0xac>
 801acf4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801acf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801acfc:	3501      	adds	r5, #1
 801acfe:	e7c6      	b.n	801ac8e <_printf_common+0x3e>
 801ad00:	18e1      	adds	r1, r4, r3
 801ad02:	1c5a      	adds	r2, r3, #1
 801ad04:	2030      	movs	r0, #48	@ 0x30
 801ad06:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801ad0a:	4422      	add	r2, r4
 801ad0c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801ad10:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801ad14:	3302      	adds	r3, #2
 801ad16:	e7c7      	b.n	801aca8 <_printf_common+0x58>
 801ad18:	2301      	movs	r3, #1
 801ad1a:	4622      	mov	r2, r4
 801ad1c:	4641      	mov	r1, r8
 801ad1e:	4638      	mov	r0, r7
 801ad20:	47c8      	blx	r9
 801ad22:	3001      	adds	r0, #1
 801ad24:	d0e6      	beq.n	801acf4 <_printf_common+0xa4>
 801ad26:	3601      	adds	r6, #1
 801ad28:	e7d9      	b.n	801acde <_printf_common+0x8e>
	...

0801ad2c <_printf_i>:
 801ad2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801ad30:	7e0f      	ldrb	r7, [r1, #24]
 801ad32:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801ad34:	2f78      	cmp	r7, #120	@ 0x78
 801ad36:	4691      	mov	r9, r2
 801ad38:	4680      	mov	r8, r0
 801ad3a:	460c      	mov	r4, r1
 801ad3c:	469a      	mov	sl, r3
 801ad3e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801ad42:	d807      	bhi.n	801ad54 <_printf_i+0x28>
 801ad44:	2f62      	cmp	r7, #98	@ 0x62
 801ad46:	d80a      	bhi.n	801ad5e <_printf_i+0x32>
 801ad48:	2f00      	cmp	r7, #0
 801ad4a:	f000 80d2 	beq.w	801aef2 <_printf_i+0x1c6>
 801ad4e:	2f58      	cmp	r7, #88	@ 0x58
 801ad50:	f000 80b9 	beq.w	801aec6 <_printf_i+0x19a>
 801ad54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801ad58:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801ad5c:	e03a      	b.n	801add4 <_printf_i+0xa8>
 801ad5e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801ad62:	2b15      	cmp	r3, #21
 801ad64:	d8f6      	bhi.n	801ad54 <_printf_i+0x28>
 801ad66:	a101      	add	r1, pc, #4	@ (adr r1, 801ad6c <_printf_i+0x40>)
 801ad68:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801ad6c:	0801adc5 	.word	0x0801adc5
 801ad70:	0801add9 	.word	0x0801add9
 801ad74:	0801ad55 	.word	0x0801ad55
 801ad78:	0801ad55 	.word	0x0801ad55
 801ad7c:	0801ad55 	.word	0x0801ad55
 801ad80:	0801ad55 	.word	0x0801ad55
 801ad84:	0801add9 	.word	0x0801add9
 801ad88:	0801ad55 	.word	0x0801ad55
 801ad8c:	0801ad55 	.word	0x0801ad55
 801ad90:	0801ad55 	.word	0x0801ad55
 801ad94:	0801ad55 	.word	0x0801ad55
 801ad98:	0801aed9 	.word	0x0801aed9
 801ad9c:	0801ae03 	.word	0x0801ae03
 801ada0:	0801ae93 	.word	0x0801ae93
 801ada4:	0801ad55 	.word	0x0801ad55
 801ada8:	0801ad55 	.word	0x0801ad55
 801adac:	0801aefb 	.word	0x0801aefb
 801adb0:	0801ad55 	.word	0x0801ad55
 801adb4:	0801ae03 	.word	0x0801ae03
 801adb8:	0801ad55 	.word	0x0801ad55
 801adbc:	0801ad55 	.word	0x0801ad55
 801adc0:	0801ae9b 	.word	0x0801ae9b
 801adc4:	6833      	ldr	r3, [r6, #0]
 801adc6:	1d1a      	adds	r2, r3, #4
 801adc8:	681b      	ldr	r3, [r3, #0]
 801adca:	6032      	str	r2, [r6, #0]
 801adcc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801add0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801add4:	2301      	movs	r3, #1
 801add6:	e09d      	b.n	801af14 <_printf_i+0x1e8>
 801add8:	6833      	ldr	r3, [r6, #0]
 801adda:	6820      	ldr	r0, [r4, #0]
 801addc:	1d19      	adds	r1, r3, #4
 801adde:	6031      	str	r1, [r6, #0]
 801ade0:	0606      	lsls	r6, r0, #24
 801ade2:	d501      	bpl.n	801ade8 <_printf_i+0xbc>
 801ade4:	681d      	ldr	r5, [r3, #0]
 801ade6:	e003      	b.n	801adf0 <_printf_i+0xc4>
 801ade8:	0645      	lsls	r5, r0, #25
 801adea:	d5fb      	bpl.n	801ade4 <_printf_i+0xb8>
 801adec:	f9b3 5000 	ldrsh.w	r5, [r3]
 801adf0:	2d00      	cmp	r5, #0
 801adf2:	da03      	bge.n	801adfc <_printf_i+0xd0>
 801adf4:	232d      	movs	r3, #45	@ 0x2d
 801adf6:	426d      	negs	r5, r5
 801adf8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801adfc:	4859      	ldr	r0, [pc, #356]	@ (801af64 <_printf_i+0x238>)
 801adfe:	230a      	movs	r3, #10
 801ae00:	e011      	b.n	801ae26 <_printf_i+0xfa>
 801ae02:	6821      	ldr	r1, [r4, #0]
 801ae04:	6833      	ldr	r3, [r6, #0]
 801ae06:	0608      	lsls	r0, r1, #24
 801ae08:	f853 5b04 	ldr.w	r5, [r3], #4
 801ae0c:	d402      	bmi.n	801ae14 <_printf_i+0xe8>
 801ae0e:	0649      	lsls	r1, r1, #25
 801ae10:	bf48      	it	mi
 801ae12:	b2ad      	uxthmi	r5, r5
 801ae14:	2f6f      	cmp	r7, #111	@ 0x6f
 801ae16:	4853      	ldr	r0, [pc, #332]	@ (801af64 <_printf_i+0x238>)
 801ae18:	6033      	str	r3, [r6, #0]
 801ae1a:	bf14      	ite	ne
 801ae1c:	230a      	movne	r3, #10
 801ae1e:	2308      	moveq	r3, #8
 801ae20:	2100      	movs	r1, #0
 801ae22:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801ae26:	6866      	ldr	r6, [r4, #4]
 801ae28:	60a6      	str	r6, [r4, #8]
 801ae2a:	2e00      	cmp	r6, #0
 801ae2c:	bfa2      	ittt	ge
 801ae2e:	6821      	ldrge	r1, [r4, #0]
 801ae30:	f021 0104 	bicge.w	r1, r1, #4
 801ae34:	6021      	strge	r1, [r4, #0]
 801ae36:	b90d      	cbnz	r5, 801ae3c <_printf_i+0x110>
 801ae38:	2e00      	cmp	r6, #0
 801ae3a:	d04b      	beq.n	801aed4 <_printf_i+0x1a8>
 801ae3c:	4616      	mov	r6, r2
 801ae3e:	fbb5 f1f3 	udiv	r1, r5, r3
 801ae42:	fb03 5711 	mls	r7, r3, r1, r5
 801ae46:	5dc7      	ldrb	r7, [r0, r7]
 801ae48:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801ae4c:	462f      	mov	r7, r5
 801ae4e:	42bb      	cmp	r3, r7
 801ae50:	460d      	mov	r5, r1
 801ae52:	d9f4      	bls.n	801ae3e <_printf_i+0x112>
 801ae54:	2b08      	cmp	r3, #8
 801ae56:	d10b      	bne.n	801ae70 <_printf_i+0x144>
 801ae58:	6823      	ldr	r3, [r4, #0]
 801ae5a:	07df      	lsls	r7, r3, #31
 801ae5c:	d508      	bpl.n	801ae70 <_printf_i+0x144>
 801ae5e:	6923      	ldr	r3, [r4, #16]
 801ae60:	6861      	ldr	r1, [r4, #4]
 801ae62:	4299      	cmp	r1, r3
 801ae64:	bfde      	ittt	le
 801ae66:	2330      	movle	r3, #48	@ 0x30
 801ae68:	f806 3c01 	strble.w	r3, [r6, #-1]
 801ae6c:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 801ae70:	1b92      	subs	r2, r2, r6
 801ae72:	6122      	str	r2, [r4, #16]
 801ae74:	f8cd a000 	str.w	sl, [sp]
 801ae78:	464b      	mov	r3, r9
 801ae7a:	aa03      	add	r2, sp, #12
 801ae7c:	4621      	mov	r1, r4
 801ae7e:	4640      	mov	r0, r8
 801ae80:	f7ff fee6 	bl	801ac50 <_printf_common>
 801ae84:	3001      	adds	r0, #1
 801ae86:	d14a      	bne.n	801af1e <_printf_i+0x1f2>
 801ae88:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801ae8c:	b004      	add	sp, #16
 801ae8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ae92:	6823      	ldr	r3, [r4, #0]
 801ae94:	f043 0320 	orr.w	r3, r3, #32
 801ae98:	6023      	str	r3, [r4, #0]
 801ae9a:	4833      	ldr	r0, [pc, #204]	@ (801af68 <_printf_i+0x23c>)
 801ae9c:	2778      	movs	r7, #120	@ 0x78
 801ae9e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801aea2:	6823      	ldr	r3, [r4, #0]
 801aea4:	6831      	ldr	r1, [r6, #0]
 801aea6:	061f      	lsls	r7, r3, #24
 801aea8:	f851 5b04 	ldr.w	r5, [r1], #4
 801aeac:	d402      	bmi.n	801aeb4 <_printf_i+0x188>
 801aeae:	065f      	lsls	r7, r3, #25
 801aeb0:	bf48      	it	mi
 801aeb2:	b2ad      	uxthmi	r5, r5
 801aeb4:	6031      	str	r1, [r6, #0]
 801aeb6:	07d9      	lsls	r1, r3, #31
 801aeb8:	bf44      	itt	mi
 801aeba:	f043 0320 	orrmi.w	r3, r3, #32
 801aebe:	6023      	strmi	r3, [r4, #0]
 801aec0:	b11d      	cbz	r5, 801aeca <_printf_i+0x19e>
 801aec2:	2310      	movs	r3, #16
 801aec4:	e7ac      	b.n	801ae20 <_printf_i+0xf4>
 801aec6:	4827      	ldr	r0, [pc, #156]	@ (801af64 <_printf_i+0x238>)
 801aec8:	e7e9      	b.n	801ae9e <_printf_i+0x172>
 801aeca:	6823      	ldr	r3, [r4, #0]
 801aecc:	f023 0320 	bic.w	r3, r3, #32
 801aed0:	6023      	str	r3, [r4, #0]
 801aed2:	e7f6      	b.n	801aec2 <_printf_i+0x196>
 801aed4:	4616      	mov	r6, r2
 801aed6:	e7bd      	b.n	801ae54 <_printf_i+0x128>
 801aed8:	6833      	ldr	r3, [r6, #0]
 801aeda:	6825      	ldr	r5, [r4, #0]
 801aedc:	6961      	ldr	r1, [r4, #20]
 801aede:	1d18      	adds	r0, r3, #4
 801aee0:	6030      	str	r0, [r6, #0]
 801aee2:	062e      	lsls	r6, r5, #24
 801aee4:	681b      	ldr	r3, [r3, #0]
 801aee6:	d501      	bpl.n	801aeec <_printf_i+0x1c0>
 801aee8:	6019      	str	r1, [r3, #0]
 801aeea:	e002      	b.n	801aef2 <_printf_i+0x1c6>
 801aeec:	0668      	lsls	r0, r5, #25
 801aeee:	d5fb      	bpl.n	801aee8 <_printf_i+0x1bc>
 801aef0:	8019      	strh	r1, [r3, #0]
 801aef2:	2300      	movs	r3, #0
 801aef4:	6123      	str	r3, [r4, #16]
 801aef6:	4616      	mov	r6, r2
 801aef8:	e7bc      	b.n	801ae74 <_printf_i+0x148>
 801aefa:	6833      	ldr	r3, [r6, #0]
 801aefc:	1d1a      	adds	r2, r3, #4
 801aefe:	6032      	str	r2, [r6, #0]
 801af00:	681e      	ldr	r6, [r3, #0]
 801af02:	6862      	ldr	r2, [r4, #4]
 801af04:	2100      	movs	r1, #0
 801af06:	4630      	mov	r0, r6
 801af08:	f7e5 f9a2 	bl	8000250 <memchr>
 801af0c:	b108      	cbz	r0, 801af12 <_printf_i+0x1e6>
 801af0e:	1b80      	subs	r0, r0, r6
 801af10:	6060      	str	r0, [r4, #4]
 801af12:	6863      	ldr	r3, [r4, #4]
 801af14:	6123      	str	r3, [r4, #16]
 801af16:	2300      	movs	r3, #0
 801af18:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801af1c:	e7aa      	b.n	801ae74 <_printf_i+0x148>
 801af1e:	6923      	ldr	r3, [r4, #16]
 801af20:	4632      	mov	r2, r6
 801af22:	4649      	mov	r1, r9
 801af24:	4640      	mov	r0, r8
 801af26:	47d0      	blx	sl
 801af28:	3001      	adds	r0, #1
 801af2a:	d0ad      	beq.n	801ae88 <_printf_i+0x15c>
 801af2c:	6823      	ldr	r3, [r4, #0]
 801af2e:	079b      	lsls	r3, r3, #30
 801af30:	d413      	bmi.n	801af5a <_printf_i+0x22e>
 801af32:	68e0      	ldr	r0, [r4, #12]
 801af34:	9b03      	ldr	r3, [sp, #12]
 801af36:	4298      	cmp	r0, r3
 801af38:	bfb8      	it	lt
 801af3a:	4618      	movlt	r0, r3
 801af3c:	e7a6      	b.n	801ae8c <_printf_i+0x160>
 801af3e:	2301      	movs	r3, #1
 801af40:	4632      	mov	r2, r6
 801af42:	4649      	mov	r1, r9
 801af44:	4640      	mov	r0, r8
 801af46:	47d0      	blx	sl
 801af48:	3001      	adds	r0, #1
 801af4a:	d09d      	beq.n	801ae88 <_printf_i+0x15c>
 801af4c:	3501      	adds	r5, #1
 801af4e:	68e3      	ldr	r3, [r4, #12]
 801af50:	9903      	ldr	r1, [sp, #12]
 801af52:	1a5b      	subs	r3, r3, r1
 801af54:	42ab      	cmp	r3, r5
 801af56:	dcf2      	bgt.n	801af3e <_printf_i+0x212>
 801af58:	e7eb      	b.n	801af32 <_printf_i+0x206>
 801af5a:	2500      	movs	r5, #0
 801af5c:	f104 0619 	add.w	r6, r4, #25
 801af60:	e7f5      	b.n	801af4e <_printf_i+0x222>
 801af62:	bf00      	nop
 801af64:	0801d36f 	.word	0x0801d36f
 801af68:	0801d380 	.word	0x0801d380

0801af6c <__sflush_r>:
 801af6c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801af70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801af74:	0716      	lsls	r6, r2, #28
 801af76:	4605      	mov	r5, r0
 801af78:	460c      	mov	r4, r1
 801af7a:	d454      	bmi.n	801b026 <__sflush_r+0xba>
 801af7c:	684b      	ldr	r3, [r1, #4]
 801af7e:	2b00      	cmp	r3, #0
 801af80:	dc02      	bgt.n	801af88 <__sflush_r+0x1c>
 801af82:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801af84:	2b00      	cmp	r3, #0
 801af86:	dd48      	ble.n	801b01a <__sflush_r+0xae>
 801af88:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801af8a:	2e00      	cmp	r6, #0
 801af8c:	d045      	beq.n	801b01a <__sflush_r+0xae>
 801af8e:	2300      	movs	r3, #0
 801af90:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801af94:	682f      	ldr	r7, [r5, #0]
 801af96:	6a21      	ldr	r1, [r4, #32]
 801af98:	602b      	str	r3, [r5, #0]
 801af9a:	d030      	beq.n	801affe <__sflush_r+0x92>
 801af9c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801af9e:	89a3      	ldrh	r3, [r4, #12]
 801afa0:	0759      	lsls	r1, r3, #29
 801afa2:	d505      	bpl.n	801afb0 <__sflush_r+0x44>
 801afa4:	6863      	ldr	r3, [r4, #4]
 801afa6:	1ad2      	subs	r2, r2, r3
 801afa8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801afaa:	b10b      	cbz	r3, 801afb0 <__sflush_r+0x44>
 801afac:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801afae:	1ad2      	subs	r2, r2, r3
 801afb0:	2300      	movs	r3, #0
 801afb2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801afb4:	6a21      	ldr	r1, [r4, #32]
 801afb6:	4628      	mov	r0, r5
 801afb8:	47b0      	blx	r6
 801afba:	1c43      	adds	r3, r0, #1
 801afbc:	89a3      	ldrh	r3, [r4, #12]
 801afbe:	d106      	bne.n	801afce <__sflush_r+0x62>
 801afc0:	6829      	ldr	r1, [r5, #0]
 801afc2:	291d      	cmp	r1, #29
 801afc4:	d82b      	bhi.n	801b01e <__sflush_r+0xb2>
 801afc6:	4a2a      	ldr	r2, [pc, #168]	@ (801b070 <__sflush_r+0x104>)
 801afc8:	410a      	asrs	r2, r1
 801afca:	07d6      	lsls	r6, r2, #31
 801afcc:	d427      	bmi.n	801b01e <__sflush_r+0xb2>
 801afce:	2200      	movs	r2, #0
 801afd0:	6062      	str	r2, [r4, #4]
 801afd2:	04d9      	lsls	r1, r3, #19
 801afd4:	6922      	ldr	r2, [r4, #16]
 801afd6:	6022      	str	r2, [r4, #0]
 801afd8:	d504      	bpl.n	801afe4 <__sflush_r+0x78>
 801afda:	1c42      	adds	r2, r0, #1
 801afdc:	d101      	bne.n	801afe2 <__sflush_r+0x76>
 801afde:	682b      	ldr	r3, [r5, #0]
 801afe0:	b903      	cbnz	r3, 801afe4 <__sflush_r+0x78>
 801afe2:	6560      	str	r0, [r4, #84]	@ 0x54
 801afe4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801afe6:	602f      	str	r7, [r5, #0]
 801afe8:	b1b9      	cbz	r1, 801b01a <__sflush_r+0xae>
 801afea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801afee:	4299      	cmp	r1, r3
 801aff0:	d002      	beq.n	801aff8 <__sflush_r+0x8c>
 801aff2:	4628      	mov	r0, r5
 801aff4:	f7ff fb40 	bl	801a678 <_free_r>
 801aff8:	2300      	movs	r3, #0
 801affa:	6363      	str	r3, [r4, #52]	@ 0x34
 801affc:	e00d      	b.n	801b01a <__sflush_r+0xae>
 801affe:	2301      	movs	r3, #1
 801b000:	4628      	mov	r0, r5
 801b002:	47b0      	blx	r6
 801b004:	4602      	mov	r2, r0
 801b006:	1c50      	adds	r0, r2, #1
 801b008:	d1c9      	bne.n	801af9e <__sflush_r+0x32>
 801b00a:	682b      	ldr	r3, [r5, #0]
 801b00c:	2b00      	cmp	r3, #0
 801b00e:	d0c6      	beq.n	801af9e <__sflush_r+0x32>
 801b010:	2b1d      	cmp	r3, #29
 801b012:	d001      	beq.n	801b018 <__sflush_r+0xac>
 801b014:	2b16      	cmp	r3, #22
 801b016:	d11e      	bne.n	801b056 <__sflush_r+0xea>
 801b018:	602f      	str	r7, [r5, #0]
 801b01a:	2000      	movs	r0, #0
 801b01c:	e022      	b.n	801b064 <__sflush_r+0xf8>
 801b01e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b022:	b21b      	sxth	r3, r3
 801b024:	e01b      	b.n	801b05e <__sflush_r+0xf2>
 801b026:	690f      	ldr	r7, [r1, #16]
 801b028:	2f00      	cmp	r7, #0
 801b02a:	d0f6      	beq.n	801b01a <__sflush_r+0xae>
 801b02c:	0793      	lsls	r3, r2, #30
 801b02e:	680e      	ldr	r6, [r1, #0]
 801b030:	bf08      	it	eq
 801b032:	694b      	ldreq	r3, [r1, #20]
 801b034:	600f      	str	r7, [r1, #0]
 801b036:	bf18      	it	ne
 801b038:	2300      	movne	r3, #0
 801b03a:	eba6 0807 	sub.w	r8, r6, r7
 801b03e:	608b      	str	r3, [r1, #8]
 801b040:	f1b8 0f00 	cmp.w	r8, #0
 801b044:	dde9      	ble.n	801b01a <__sflush_r+0xae>
 801b046:	6a21      	ldr	r1, [r4, #32]
 801b048:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801b04a:	4643      	mov	r3, r8
 801b04c:	463a      	mov	r2, r7
 801b04e:	4628      	mov	r0, r5
 801b050:	47b0      	blx	r6
 801b052:	2800      	cmp	r0, #0
 801b054:	dc08      	bgt.n	801b068 <__sflush_r+0xfc>
 801b056:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b05a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b05e:	81a3      	strh	r3, [r4, #12]
 801b060:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801b064:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b068:	4407      	add	r7, r0
 801b06a:	eba8 0800 	sub.w	r8, r8, r0
 801b06e:	e7e7      	b.n	801b040 <__sflush_r+0xd4>
 801b070:	dfbffffe 	.word	0xdfbffffe

0801b074 <_fflush_r>:
 801b074:	b538      	push	{r3, r4, r5, lr}
 801b076:	690b      	ldr	r3, [r1, #16]
 801b078:	4605      	mov	r5, r0
 801b07a:	460c      	mov	r4, r1
 801b07c:	b913      	cbnz	r3, 801b084 <_fflush_r+0x10>
 801b07e:	2500      	movs	r5, #0
 801b080:	4628      	mov	r0, r5
 801b082:	bd38      	pop	{r3, r4, r5, pc}
 801b084:	b118      	cbz	r0, 801b08e <_fflush_r+0x1a>
 801b086:	6a03      	ldr	r3, [r0, #32]
 801b088:	b90b      	cbnz	r3, 801b08e <_fflush_r+0x1a>
 801b08a:	f7fe ffe3 	bl	801a054 <__sinit>
 801b08e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b092:	2b00      	cmp	r3, #0
 801b094:	d0f3      	beq.n	801b07e <_fflush_r+0xa>
 801b096:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801b098:	07d0      	lsls	r0, r2, #31
 801b09a:	d404      	bmi.n	801b0a6 <_fflush_r+0x32>
 801b09c:	0599      	lsls	r1, r3, #22
 801b09e:	d402      	bmi.n	801b0a6 <_fflush_r+0x32>
 801b0a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801b0a2:	f7ff faa6 	bl	801a5f2 <__retarget_lock_acquire_recursive>
 801b0a6:	4628      	mov	r0, r5
 801b0a8:	4621      	mov	r1, r4
 801b0aa:	f7ff ff5f 	bl	801af6c <__sflush_r>
 801b0ae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801b0b0:	07da      	lsls	r2, r3, #31
 801b0b2:	4605      	mov	r5, r0
 801b0b4:	d4e4      	bmi.n	801b080 <_fflush_r+0xc>
 801b0b6:	89a3      	ldrh	r3, [r4, #12]
 801b0b8:	059b      	lsls	r3, r3, #22
 801b0ba:	d4e1      	bmi.n	801b080 <_fflush_r+0xc>
 801b0bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801b0be:	f7ff fa99 	bl	801a5f4 <__retarget_lock_release_recursive>
 801b0c2:	e7dd      	b.n	801b080 <_fflush_r+0xc>

0801b0c4 <fiprintf>:
 801b0c4:	b40e      	push	{r1, r2, r3}
 801b0c6:	b503      	push	{r0, r1, lr}
 801b0c8:	4601      	mov	r1, r0
 801b0ca:	ab03      	add	r3, sp, #12
 801b0cc:	4805      	ldr	r0, [pc, #20]	@ (801b0e4 <fiprintf+0x20>)
 801b0ce:	f853 2b04 	ldr.w	r2, [r3], #4
 801b0d2:	6800      	ldr	r0, [r0, #0]
 801b0d4:	9301      	str	r3, [sp, #4]
 801b0d6:	f7ff fca3 	bl	801aa20 <_vfiprintf_r>
 801b0da:	b002      	add	sp, #8
 801b0dc:	f85d eb04 	ldr.w	lr, [sp], #4
 801b0e0:	b003      	add	sp, #12
 801b0e2:	4770      	bx	lr
 801b0e4:	200009c0 	.word	0x200009c0

0801b0e8 <__swhatbuf_r>:
 801b0e8:	b570      	push	{r4, r5, r6, lr}
 801b0ea:	460c      	mov	r4, r1
 801b0ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b0f0:	2900      	cmp	r1, #0
 801b0f2:	b096      	sub	sp, #88	@ 0x58
 801b0f4:	4615      	mov	r5, r2
 801b0f6:	461e      	mov	r6, r3
 801b0f8:	da0d      	bge.n	801b116 <__swhatbuf_r+0x2e>
 801b0fa:	89a3      	ldrh	r3, [r4, #12]
 801b0fc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801b100:	f04f 0100 	mov.w	r1, #0
 801b104:	bf14      	ite	ne
 801b106:	2340      	movne	r3, #64	@ 0x40
 801b108:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801b10c:	2000      	movs	r0, #0
 801b10e:	6031      	str	r1, [r6, #0]
 801b110:	602b      	str	r3, [r5, #0]
 801b112:	b016      	add	sp, #88	@ 0x58
 801b114:	bd70      	pop	{r4, r5, r6, pc}
 801b116:	466a      	mov	r2, sp
 801b118:	f000 f848 	bl	801b1ac <_fstat_r>
 801b11c:	2800      	cmp	r0, #0
 801b11e:	dbec      	blt.n	801b0fa <__swhatbuf_r+0x12>
 801b120:	9901      	ldr	r1, [sp, #4]
 801b122:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801b126:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801b12a:	4259      	negs	r1, r3
 801b12c:	4159      	adcs	r1, r3
 801b12e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801b132:	e7eb      	b.n	801b10c <__swhatbuf_r+0x24>

0801b134 <__smakebuf_r>:
 801b134:	898b      	ldrh	r3, [r1, #12]
 801b136:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801b138:	079d      	lsls	r5, r3, #30
 801b13a:	4606      	mov	r6, r0
 801b13c:	460c      	mov	r4, r1
 801b13e:	d507      	bpl.n	801b150 <__smakebuf_r+0x1c>
 801b140:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801b144:	6023      	str	r3, [r4, #0]
 801b146:	6123      	str	r3, [r4, #16]
 801b148:	2301      	movs	r3, #1
 801b14a:	6163      	str	r3, [r4, #20]
 801b14c:	b003      	add	sp, #12
 801b14e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b150:	ab01      	add	r3, sp, #4
 801b152:	466a      	mov	r2, sp
 801b154:	f7ff ffc8 	bl	801b0e8 <__swhatbuf_r>
 801b158:	9f00      	ldr	r7, [sp, #0]
 801b15a:	4605      	mov	r5, r0
 801b15c:	4639      	mov	r1, r7
 801b15e:	4630      	mov	r0, r6
 801b160:	f7fe fd46 	bl	8019bf0 <_malloc_r>
 801b164:	b948      	cbnz	r0, 801b17a <__smakebuf_r+0x46>
 801b166:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b16a:	059a      	lsls	r2, r3, #22
 801b16c:	d4ee      	bmi.n	801b14c <__smakebuf_r+0x18>
 801b16e:	f023 0303 	bic.w	r3, r3, #3
 801b172:	f043 0302 	orr.w	r3, r3, #2
 801b176:	81a3      	strh	r3, [r4, #12]
 801b178:	e7e2      	b.n	801b140 <__smakebuf_r+0xc>
 801b17a:	89a3      	ldrh	r3, [r4, #12]
 801b17c:	6020      	str	r0, [r4, #0]
 801b17e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801b182:	81a3      	strh	r3, [r4, #12]
 801b184:	9b01      	ldr	r3, [sp, #4]
 801b186:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801b18a:	b15b      	cbz	r3, 801b1a4 <__smakebuf_r+0x70>
 801b18c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b190:	4630      	mov	r0, r6
 801b192:	f000 f81d 	bl	801b1d0 <_isatty_r>
 801b196:	b128      	cbz	r0, 801b1a4 <__smakebuf_r+0x70>
 801b198:	89a3      	ldrh	r3, [r4, #12]
 801b19a:	f023 0303 	bic.w	r3, r3, #3
 801b19e:	f043 0301 	orr.w	r3, r3, #1
 801b1a2:	81a3      	strh	r3, [r4, #12]
 801b1a4:	89a3      	ldrh	r3, [r4, #12]
 801b1a6:	431d      	orrs	r5, r3
 801b1a8:	81a5      	strh	r5, [r4, #12]
 801b1aa:	e7cf      	b.n	801b14c <__smakebuf_r+0x18>

0801b1ac <_fstat_r>:
 801b1ac:	b538      	push	{r3, r4, r5, lr}
 801b1ae:	4d07      	ldr	r5, [pc, #28]	@ (801b1cc <_fstat_r+0x20>)
 801b1b0:	2300      	movs	r3, #0
 801b1b2:	4604      	mov	r4, r0
 801b1b4:	4608      	mov	r0, r1
 801b1b6:	4611      	mov	r1, r2
 801b1b8:	602b      	str	r3, [r5, #0]
 801b1ba:	f7e7 fedb 	bl	8002f74 <_fstat>
 801b1be:	1c43      	adds	r3, r0, #1
 801b1c0:	d102      	bne.n	801b1c8 <_fstat_r+0x1c>
 801b1c2:	682b      	ldr	r3, [r5, #0]
 801b1c4:	b103      	cbz	r3, 801b1c8 <_fstat_r+0x1c>
 801b1c6:	6023      	str	r3, [r4, #0]
 801b1c8:	bd38      	pop	{r3, r4, r5, pc}
 801b1ca:	bf00      	nop
 801b1cc:	2000bc54 	.word	0x2000bc54

0801b1d0 <_isatty_r>:
 801b1d0:	b538      	push	{r3, r4, r5, lr}
 801b1d2:	4d06      	ldr	r5, [pc, #24]	@ (801b1ec <_isatty_r+0x1c>)
 801b1d4:	2300      	movs	r3, #0
 801b1d6:	4604      	mov	r4, r0
 801b1d8:	4608      	mov	r0, r1
 801b1da:	602b      	str	r3, [r5, #0]
 801b1dc:	f7e7 feda 	bl	8002f94 <_isatty>
 801b1e0:	1c43      	adds	r3, r0, #1
 801b1e2:	d102      	bne.n	801b1ea <_isatty_r+0x1a>
 801b1e4:	682b      	ldr	r3, [r5, #0]
 801b1e6:	b103      	cbz	r3, 801b1ea <_isatty_r+0x1a>
 801b1e8:	6023      	str	r3, [r4, #0]
 801b1ea:	bd38      	pop	{r3, r4, r5, pc}
 801b1ec:	2000bc54 	.word	0x2000bc54

0801b1f0 <abort>:
 801b1f0:	b508      	push	{r3, lr}
 801b1f2:	2006      	movs	r0, #6
 801b1f4:	f000 f82c 	bl	801b250 <raise>
 801b1f8:	2001      	movs	r0, #1
 801b1fa:	f7e7 fe6b 	bl	8002ed4 <_exit>

0801b1fe <_raise_r>:
 801b1fe:	291f      	cmp	r1, #31
 801b200:	b538      	push	{r3, r4, r5, lr}
 801b202:	4605      	mov	r5, r0
 801b204:	460c      	mov	r4, r1
 801b206:	d904      	bls.n	801b212 <_raise_r+0x14>
 801b208:	2316      	movs	r3, #22
 801b20a:	6003      	str	r3, [r0, #0]
 801b20c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801b210:	bd38      	pop	{r3, r4, r5, pc}
 801b212:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801b214:	b112      	cbz	r2, 801b21c <_raise_r+0x1e>
 801b216:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801b21a:	b94b      	cbnz	r3, 801b230 <_raise_r+0x32>
 801b21c:	4628      	mov	r0, r5
 801b21e:	f000 f831 	bl	801b284 <_getpid_r>
 801b222:	4622      	mov	r2, r4
 801b224:	4601      	mov	r1, r0
 801b226:	4628      	mov	r0, r5
 801b228:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801b22c:	f000 b818 	b.w	801b260 <_kill_r>
 801b230:	2b01      	cmp	r3, #1
 801b232:	d00a      	beq.n	801b24a <_raise_r+0x4c>
 801b234:	1c59      	adds	r1, r3, #1
 801b236:	d103      	bne.n	801b240 <_raise_r+0x42>
 801b238:	2316      	movs	r3, #22
 801b23a:	6003      	str	r3, [r0, #0]
 801b23c:	2001      	movs	r0, #1
 801b23e:	e7e7      	b.n	801b210 <_raise_r+0x12>
 801b240:	2100      	movs	r1, #0
 801b242:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801b246:	4620      	mov	r0, r4
 801b248:	4798      	blx	r3
 801b24a:	2000      	movs	r0, #0
 801b24c:	e7e0      	b.n	801b210 <_raise_r+0x12>
	...

0801b250 <raise>:
 801b250:	4b02      	ldr	r3, [pc, #8]	@ (801b25c <raise+0xc>)
 801b252:	4601      	mov	r1, r0
 801b254:	6818      	ldr	r0, [r3, #0]
 801b256:	f7ff bfd2 	b.w	801b1fe <_raise_r>
 801b25a:	bf00      	nop
 801b25c:	200009c0 	.word	0x200009c0

0801b260 <_kill_r>:
 801b260:	b538      	push	{r3, r4, r5, lr}
 801b262:	4d07      	ldr	r5, [pc, #28]	@ (801b280 <_kill_r+0x20>)
 801b264:	2300      	movs	r3, #0
 801b266:	4604      	mov	r4, r0
 801b268:	4608      	mov	r0, r1
 801b26a:	4611      	mov	r1, r2
 801b26c:	602b      	str	r3, [r5, #0]
 801b26e:	f7e7 fe21 	bl	8002eb4 <_kill>
 801b272:	1c43      	adds	r3, r0, #1
 801b274:	d102      	bne.n	801b27c <_kill_r+0x1c>
 801b276:	682b      	ldr	r3, [r5, #0]
 801b278:	b103      	cbz	r3, 801b27c <_kill_r+0x1c>
 801b27a:	6023      	str	r3, [r4, #0]
 801b27c:	bd38      	pop	{r3, r4, r5, pc}
 801b27e:	bf00      	nop
 801b280:	2000bc54 	.word	0x2000bc54

0801b284 <_getpid_r>:
 801b284:	f7e7 be0e 	b.w	8002ea4 <_getpid>

0801b288 <atan2>:
 801b288:	f000 baaa 	b.w	801b7e0 <__ieee754_atan2>

0801b28c <sqrt>:
 801b28c:	b538      	push	{r3, r4, r5, lr}
 801b28e:	ed2d 8b02 	vpush	{d8}
 801b292:	ec55 4b10 	vmov	r4, r5, d0
 801b296:	f000 f9c7 	bl	801b628 <__ieee754_sqrt>
 801b29a:	4622      	mov	r2, r4
 801b29c:	462b      	mov	r3, r5
 801b29e:	4620      	mov	r0, r4
 801b2a0:	4629      	mov	r1, r5
 801b2a2:	eeb0 8a40 	vmov.f32	s16, s0
 801b2a6:	eef0 8a60 	vmov.f32	s17, s1
 801b2aa:	f7e5 fc77 	bl	8000b9c <__aeabi_dcmpun>
 801b2ae:	b990      	cbnz	r0, 801b2d6 <sqrt+0x4a>
 801b2b0:	2200      	movs	r2, #0
 801b2b2:	2300      	movs	r3, #0
 801b2b4:	4620      	mov	r0, r4
 801b2b6:	4629      	mov	r1, r5
 801b2b8:	f7e5 fc48 	bl	8000b4c <__aeabi_dcmplt>
 801b2bc:	b158      	cbz	r0, 801b2d6 <sqrt+0x4a>
 801b2be:	f7ff f96d 	bl	801a59c <__errno>
 801b2c2:	2321      	movs	r3, #33	@ 0x21
 801b2c4:	6003      	str	r3, [r0, #0]
 801b2c6:	2200      	movs	r2, #0
 801b2c8:	2300      	movs	r3, #0
 801b2ca:	4610      	mov	r0, r2
 801b2cc:	4619      	mov	r1, r3
 801b2ce:	f7e5 faf5 	bl	80008bc <__aeabi_ddiv>
 801b2d2:	ec41 0b18 	vmov	d8, r0, r1
 801b2d6:	eeb0 0a48 	vmov.f32	s0, s16
 801b2da:	eef0 0a68 	vmov.f32	s1, s17
 801b2de:	ecbd 8b02 	vpop	{d8}
 801b2e2:	bd38      	pop	{r3, r4, r5, pc}
 801b2e4:	0000      	movs	r0, r0
	...

0801b2e8 <atan>:
 801b2e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b2ec:	ec55 4b10 	vmov	r4, r5, d0
 801b2f0:	4bbf      	ldr	r3, [pc, #764]	@ (801b5f0 <atan+0x308>)
 801b2f2:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 801b2f6:	429e      	cmp	r6, r3
 801b2f8:	46ab      	mov	fp, r5
 801b2fa:	d918      	bls.n	801b32e <atan+0x46>
 801b2fc:	4bbd      	ldr	r3, [pc, #756]	@ (801b5f4 <atan+0x30c>)
 801b2fe:	429e      	cmp	r6, r3
 801b300:	d801      	bhi.n	801b306 <atan+0x1e>
 801b302:	d109      	bne.n	801b318 <atan+0x30>
 801b304:	b144      	cbz	r4, 801b318 <atan+0x30>
 801b306:	4622      	mov	r2, r4
 801b308:	462b      	mov	r3, r5
 801b30a:	4620      	mov	r0, r4
 801b30c:	4629      	mov	r1, r5
 801b30e:	f7e4 fff5 	bl	80002fc <__adddf3>
 801b312:	4604      	mov	r4, r0
 801b314:	460d      	mov	r5, r1
 801b316:	e006      	b.n	801b326 <atan+0x3e>
 801b318:	f1bb 0f00 	cmp.w	fp, #0
 801b31c:	f340 812b 	ble.w	801b576 <atan+0x28e>
 801b320:	a597      	add	r5, pc, #604	@ (adr r5, 801b580 <atan+0x298>)
 801b322:	e9d5 4500 	ldrd	r4, r5, [r5]
 801b326:	ec45 4b10 	vmov	d0, r4, r5
 801b32a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b32e:	4bb2      	ldr	r3, [pc, #712]	@ (801b5f8 <atan+0x310>)
 801b330:	429e      	cmp	r6, r3
 801b332:	d813      	bhi.n	801b35c <atan+0x74>
 801b334:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 801b338:	429e      	cmp	r6, r3
 801b33a:	d80c      	bhi.n	801b356 <atan+0x6e>
 801b33c:	a392      	add	r3, pc, #584	@ (adr r3, 801b588 <atan+0x2a0>)
 801b33e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b342:	4620      	mov	r0, r4
 801b344:	4629      	mov	r1, r5
 801b346:	f7e4 ffd9 	bl	80002fc <__adddf3>
 801b34a:	4bac      	ldr	r3, [pc, #688]	@ (801b5fc <atan+0x314>)
 801b34c:	2200      	movs	r2, #0
 801b34e:	f7e5 fc1b 	bl	8000b88 <__aeabi_dcmpgt>
 801b352:	2800      	cmp	r0, #0
 801b354:	d1e7      	bne.n	801b326 <atan+0x3e>
 801b356:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 801b35a:	e029      	b.n	801b3b0 <atan+0xc8>
 801b35c:	f000 f95c 	bl	801b618 <fabs>
 801b360:	4ba7      	ldr	r3, [pc, #668]	@ (801b600 <atan+0x318>)
 801b362:	429e      	cmp	r6, r3
 801b364:	ec55 4b10 	vmov	r4, r5, d0
 801b368:	f200 80bc 	bhi.w	801b4e4 <atan+0x1fc>
 801b36c:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 801b370:	429e      	cmp	r6, r3
 801b372:	f200 809e 	bhi.w	801b4b2 <atan+0x1ca>
 801b376:	4622      	mov	r2, r4
 801b378:	462b      	mov	r3, r5
 801b37a:	4620      	mov	r0, r4
 801b37c:	4629      	mov	r1, r5
 801b37e:	f7e4 ffbd 	bl	80002fc <__adddf3>
 801b382:	4b9e      	ldr	r3, [pc, #632]	@ (801b5fc <atan+0x314>)
 801b384:	2200      	movs	r2, #0
 801b386:	f7e4 ffb7 	bl	80002f8 <__aeabi_dsub>
 801b38a:	2200      	movs	r2, #0
 801b38c:	4606      	mov	r6, r0
 801b38e:	460f      	mov	r7, r1
 801b390:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801b394:	4620      	mov	r0, r4
 801b396:	4629      	mov	r1, r5
 801b398:	f7e4 ffb0 	bl	80002fc <__adddf3>
 801b39c:	4602      	mov	r2, r0
 801b39e:	460b      	mov	r3, r1
 801b3a0:	4630      	mov	r0, r6
 801b3a2:	4639      	mov	r1, r7
 801b3a4:	f7e5 fa8a 	bl	80008bc <__aeabi_ddiv>
 801b3a8:	f04f 0a00 	mov.w	sl, #0
 801b3ac:	4604      	mov	r4, r0
 801b3ae:	460d      	mov	r5, r1
 801b3b0:	4622      	mov	r2, r4
 801b3b2:	462b      	mov	r3, r5
 801b3b4:	4620      	mov	r0, r4
 801b3b6:	4629      	mov	r1, r5
 801b3b8:	f7e5 f956 	bl	8000668 <__aeabi_dmul>
 801b3bc:	4602      	mov	r2, r0
 801b3be:	460b      	mov	r3, r1
 801b3c0:	4680      	mov	r8, r0
 801b3c2:	4689      	mov	r9, r1
 801b3c4:	f7e5 f950 	bl	8000668 <__aeabi_dmul>
 801b3c8:	a371      	add	r3, pc, #452	@ (adr r3, 801b590 <atan+0x2a8>)
 801b3ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b3ce:	4606      	mov	r6, r0
 801b3d0:	460f      	mov	r7, r1
 801b3d2:	f7e5 f949 	bl	8000668 <__aeabi_dmul>
 801b3d6:	a370      	add	r3, pc, #448	@ (adr r3, 801b598 <atan+0x2b0>)
 801b3d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b3dc:	f7e4 ff8e 	bl	80002fc <__adddf3>
 801b3e0:	4632      	mov	r2, r6
 801b3e2:	463b      	mov	r3, r7
 801b3e4:	f7e5 f940 	bl	8000668 <__aeabi_dmul>
 801b3e8:	a36d      	add	r3, pc, #436	@ (adr r3, 801b5a0 <atan+0x2b8>)
 801b3ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b3ee:	f7e4 ff85 	bl	80002fc <__adddf3>
 801b3f2:	4632      	mov	r2, r6
 801b3f4:	463b      	mov	r3, r7
 801b3f6:	f7e5 f937 	bl	8000668 <__aeabi_dmul>
 801b3fa:	a36b      	add	r3, pc, #428	@ (adr r3, 801b5a8 <atan+0x2c0>)
 801b3fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b400:	f7e4 ff7c 	bl	80002fc <__adddf3>
 801b404:	4632      	mov	r2, r6
 801b406:	463b      	mov	r3, r7
 801b408:	f7e5 f92e 	bl	8000668 <__aeabi_dmul>
 801b40c:	a368      	add	r3, pc, #416	@ (adr r3, 801b5b0 <atan+0x2c8>)
 801b40e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b412:	f7e4 ff73 	bl	80002fc <__adddf3>
 801b416:	4632      	mov	r2, r6
 801b418:	463b      	mov	r3, r7
 801b41a:	f7e5 f925 	bl	8000668 <__aeabi_dmul>
 801b41e:	a366      	add	r3, pc, #408	@ (adr r3, 801b5b8 <atan+0x2d0>)
 801b420:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b424:	f7e4 ff6a 	bl	80002fc <__adddf3>
 801b428:	4642      	mov	r2, r8
 801b42a:	464b      	mov	r3, r9
 801b42c:	f7e5 f91c 	bl	8000668 <__aeabi_dmul>
 801b430:	a363      	add	r3, pc, #396	@ (adr r3, 801b5c0 <atan+0x2d8>)
 801b432:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b436:	4680      	mov	r8, r0
 801b438:	4689      	mov	r9, r1
 801b43a:	4630      	mov	r0, r6
 801b43c:	4639      	mov	r1, r7
 801b43e:	f7e5 f913 	bl	8000668 <__aeabi_dmul>
 801b442:	a361      	add	r3, pc, #388	@ (adr r3, 801b5c8 <atan+0x2e0>)
 801b444:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b448:	f7e4 ff56 	bl	80002f8 <__aeabi_dsub>
 801b44c:	4632      	mov	r2, r6
 801b44e:	463b      	mov	r3, r7
 801b450:	f7e5 f90a 	bl	8000668 <__aeabi_dmul>
 801b454:	a35e      	add	r3, pc, #376	@ (adr r3, 801b5d0 <atan+0x2e8>)
 801b456:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b45a:	f7e4 ff4d 	bl	80002f8 <__aeabi_dsub>
 801b45e:	4632      	mov	r2, r6
 801b460:	463b      	mov	r3, r7
 801b462:	f7e5 f901 	bl	8000668 <__aeabi_dmul>
 801b466:	a35c      	add	r3, pc, #368	@ (adr r3, 801b5d8 <atan+0x2f0>)
 801b468:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b46c:	f7e4 ff44 	bl	80002f8 <__aeabi_dsub>
 801b470:	4632      	mov	r2, r6
 801b472:	463b      	mov	r3, r7
 801b474:	f7e5 f8f8 	bl	8000668 <__aeabi_dmul>
 801b478:	a359      	add	r3, pc, #356	@ (adr r3, 801b5e0 <atan+0x2f8>)
 801b47a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b47e:	f7e4 ff3b 	bl	80002f8 <__aeabi_dsub>
 801b482:	4632      	mov	r2, r6
 801b484:	463b      	mov	r3, r7
 801b486:	f7e5 f8ef 	bl	8000668 <__aeabi_dmul>
 801b48a:	4602      	mov	r2, r0
 801b48c:	460b      	mov	r3, r1
 801b48e:	4640      	mov	r0, r8
 801b490:	4649      	mov	r1, r9
 801b492:	f7e4 ff33 	bl	80002fc <__adddf3>
 801b496:	4622      	mov	r2, r4
 801b498:	462b      	mov	r3, r5
 801b49a:	f7e5 f8e5 	bl	8000668 <__aeabi_dmul>
 801b49e:	f1ba 3fff 	cmp.w	sl, #4294967295	@ 0xffffffff
 801b4a2:	4602      	mov	r2, r0
 801b4a4:	460b      	mov	r3, r1
 801b4a6:	d148      	bne.n	801b53a <atan+0x252>
 801b4a8:	4620      	mov	r0, r4
 801b4aa:	4629      	mov	r1, r5
 801b4ac:	f7e4 ff24 	bl	80002f8 <__aeabi_dsub>
 801b4b0:	e72f      	b.n	801b312 <atan+0x2a>
 801b4b2:	4b52      	ldr	r3, [pc, #328]	@ (801b5fc <atan+0x314>)
 801b4b4:	2200      	movs	r2, #0
 801b4b6:	4620      	mov	r0, r4
 801b4b8:	4629      	mov	r1, r5
 801b4ba:	f7e4 ff1d 	bl	80002f8 <__aeabi_dsub>
 801b4be:	4b4f      	ldr	r3, [pc, #316]	@ (801b5fc <atan+0x314>)
 801b4c0:	4606      	mov	r6, r0
 801b4c2:	460f      	mov	r7, r1
 801b4c4:	2200      	movs	r2, #0
 801b4c6:	4620      	mov	r0, r4
 801b4c8:	4629      	mov	r1, r5
 801b4ca:	f7e4 ff17 	bl	80002fc <__adddf3>
 801b4ce:	4602      	mov	r2, r0
 801b4d0:	460b      	mov	r3, r1
 801b4d2:	4630      	mov	r0, r6
 801b4d4:	4639      	mov	r1, r7
 801b4d6:	f7e5 f9f1 	bl	80008bc <__aeabi_ddiv>
 801b4da:	f04f 0a01 	mov.w	sl, #1
 801b4de:	4604      	mov	r4, r0
 801b4e0:	460d      	mov	r5, r1
 801b4e2:	e765      	b.n	801b3b0 <atan+0xc8>
 801b4e4:	4b47      	ldr	r3, [pc, #284]	@ (801b604 <atan+0x31c>)
 801b4e6:	429e      	cmp	r6, r3
 801b4e8:	d21c      	bcs.n	801b524 <atan+0x23c>
 801b4ea:	4b47      	ldr	r3, [pc, #284]	@ (801b608 <atan+0x320>)
 801b4ec:	2200      	movs	r2, #0
 801b4ee:	4620      	mov	r0, r4
 801b4f0:	4629      	mov	r1, r5
 801b4f2:	f7e4 ff01 	bl	80002f8 <__aeabi_dsub>
 801b4f6:	4b44      	ldr	r3, [pc, #272]	@ (801b608 <atan+0x320>)
 801b4f8:	4606      	mov	r6, r0
 801b4fa:	460f      	mov	r7, r1
 801b4fc:	2200      	movs	r2, #0
 801b4fe:	4620      	mov	r0, r4
 801b500:	4629      	mov	r1, r5
 801b502:	f7e5 f8b1 	bl	8000668 <__aeabi_dmul>
 801b506:	4b3d      	ldr	r3, [pc, #244]	@ (801b5fc <atan+0x314>)
 801b508:	2200      	movs	r2, #0
 801b50a:	f7e4 fef7 	bl	80002fc <__adddf3>
 801b50e:	4602      	mov	r2, r0
 801b510:	460b      	mov	r3, r1
 801b512:	4630      	mov	r0, r6
 801b514:	4639      	mov	r1, r7
 801b516:	f7e5 f9d1 	bl	80008bc <__aeabi_ddiv>
 801b51a:	f04f 0a02 	mov.w	sl, #2
 801b51e:	4604      	mov	r4, r0
 801b520:	460d      	mov	r5, r1
 801b522:	e745      	b.n	801b3b0 <atan+0xc8>
 801b524:	4622      	mov	r2, r4
 801b526:	462b      	mov	r3, r5
 801b528:	4938      	ldr	r1, [pc, #224]	@ (801b60c <atan+0x324>)
 801b52a:	2000      	movs	r0, #0
 801b52c:	f7e5 f9c6 	bl	80008bc <__aeabi_ddiv>
 801b530:	f04f 0a03 	mov.w	sl, #3
 801b534:	4604      	mov	r4, r0
 801b536:	460d      	mov	r5, r1
 801b538:	e73a      	b.n	801b3b0 <atan+0xc8>
 801b53a:	4b35      	ldr	r3, [pc, #212]	@ (801b610 <atan+0x328>)
 801b53c:	4e35      	ldr	r6, [pc, #212]	@ (801b614 <atan+0x32c>)
 801b53e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801b542:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b546:	f7e4 fed7 	bl	80002f8 <__aeabi_dsub>
 801b54a:	4622      	mov	r2, r4
 801b54c:	462b      	mov	r3, r5
 801b54e:	f7e4 fed3 	bl	80002f8 <__aeabi_dsub>
 801b552:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 801b556:	4602      	mov	r2, r0
 801b558:	460b      	mov	r3, r1
 801b55a:	e9d6 0100 	ldrd	r0, r1, [r6]
 801b55e:	f7e4 fecb 	bl	80002f8 <__aeabi_dsub>
 801b562:	f1bb 0f00 	cmp.w	fp, #0
 801b566:	4604      	mov	r4, r0
 801b568:	460d      	mov	r5, r1
 801b56a:	f6bf aedc 	bge.w	801b326 <atan+0x3e>
 801b56e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801b572:	461d      	mov	r5, r3
 801b574:	e6d7      	b.n	801b326 <atan+0x3e>
 801b576:	a51c      	add	r5, pc, #112	@ (adr r5, 801b5e8 <atan+0x300>)
 801b578:	e9d5 4500 	ldrd	r4, r5, [r5]
 801b57c:	e6d3      	b.n	801b326 <atan+0x3e>
 801b57e:	bf00      	nop
 801b580:	54442d18 	.word	0x54442d18
 801b584:	3ff921fb 	.word	0x3ff921fb
 801b588:	8800759c 	.word	0x8800759c
 801b58c:	7e37e43c 	.word	0x7e37e43c
 801b590:	e322da11 	.word	0xe322da11
 801b594:	3f90ad3a 	.word	0x3f90ad3a
 801b598:	24760deb 	.word	0x24760deb
 801b59c:	3fa97b4b 	.word	0x3fa97b4b
 801b5a0:	a0d03d51 	.word	0xa0d03d51
 801b5a4:	3fb10d66 	.word	0x3fb10d66
 801b5a8:	c54c206e 	.word	0xc54c206e
 801b5ac:	3fb745cd 	.word	0x3fb745cd
 801b5b0:	920083ff 	.word	0x920083ff
 801b5b4:	3fc24924 	.word	0x3fc24924
 801b5b8:	5555550d 	.word	0x5555550d
 801b5bc:	3fd55555 	.word	0x3fd55555
 801b5c0:	2c6a6c2f 	.word	0x2c6a6c2f
 801b5c4:	bfa2b444 	.word	0xbfa2b444
 801b5c8:	52defd9a 	.word	0x52defd9a
 801b5cc:	3fadde2d 	.word	0x3fadde2d
 801b5d0:	af749a6d 	.word	0xaf749a6d
 801b5d4:	3fb3b0f2 	.word	0x3fb3b0f2
 801b5d8:	fe231671 	.word	0xfe231671
 801b5dc:	3fbc71c6 	.word	0x3fbc71c6
 801b5e0:	9998ebc4 	.word	0x9998ebc4
 801b5e4:	3fc99999 	.word	0x3fc99999
 801b5e8:	54442d18 	.word	0x54442d18
 801b5ec:	bff921fb 	.word	0xbff921fb
 801b5f0:	440fffff 	.word	0x440fffff
 801b5f4:	7ff00000 	.word	0x7ff00000
 801b5f8:	3fdbffff 	.word	0x3fdbffff
 801b5fc:	3ff00000 	.word	0x3ff00000
 801b600:	3ff2ffff 	.word	0x3ff2ffff
 801b604:	40038000 	.word	0x40038000
 801b608:	3ff80000 	.word	0x3ff80000
 801b60c:	bff00000 	.word	0xbff00000
 801b610:	0801d398 	.word	0x0801d398
 801b614:	0801d3b8 	.word	0x0801d3b8

0801b618 <fabs>:
 801b618:	ec51 0b10 	vmov	r0, r1, d0
 801b61c:	4602      	mov	r2, r0
 801b61e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801b622:	ec43 2b10 	vmov	d0, r2, r3
 801b626:	4770      	bx	lr

0801b628 <__ieee754_sqrt>:
 801b628:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b62c:	4a68      	ldr	r2, [pc, #416]	@ (801b7d0 <__ieee754_sqrt+0x1a8>)
 801b62e:	ec55 4b10 	vmov	r4, r5, d0
 801b632:	43aa      	bics	r2, r5
 801b634:	462b      	mov	r3, r5
 801b636:	4621      	mov	r1, r4
 801b638:	d110      	bne.n	801b65c <__ieee754_sqrt+0x34>
 801b63a:	4622      	mov	r2, r4
 801b63c:	4620      	mov	r0, r4
 801b63e:	4629      	mov	r1, r5
 801b640:	f7e5 f812 	bl	8000668 <__aeabi_dmul>
 801b644:	4602      	mov	r2, r0
 801b646:	460b      	mov	r3, r1
 801b648:	4620      	mov	r0, r4
 801b64a:	4629      	mov	r1, r5
 801b64c:	f7e4 fe56 	bl	80002fc <__adddf3>
 801b650:	4604      	mov	r4, r0
 801b652:	460d      	mov	r5, r1
 801b654:	ec45 4b10 	vmov	d0, r4, r5
 801b658:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b65c:	2d00      	cmp	r5, #0
 801b65e:	dc0e      	bgt.n	801b67e <__ieee754_sqrt+0x56>
 801b660:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 801b664:	4322      	orrs	r2, r4
 801b666:	d0f5      	beq.n	801b654 <__ieee754_sqrt+0x2c>
 801b668:	b19d      	cbz	r5, 801b692 <__ieee754_sqrt+0x6a>
 801b66a:	4622      	mov	r2, r4
 801b66c:	4620      	mov	r0, r4
 801b66e:	4629      	mov	r1, r5
 801b670:	f7e4 fe42 	bl	80002f8 <__aeabi_dsub>
 801b674:	4602      	mov	r2, r0
 801b676:	460b      	mov	r3, r1
 801b678:	f7e5 f920 	bl	80008bc <__aeabi_ddiv>
 801b67c:	e7e8      	b.n	801b650 <__ieee754_sqrt+0x28>
 801b67e:	152a      	asrs	r2, r5, #20
 801b680:	d115      	bne.n	801b6ae <__ieee754_sqrt+0x86>
 801b682:	2000      	movs	r0, #0
 801b684:	e009      	b.n	801b69a <__ieee754_sqrt+0x72>
 801b686:	0acb      	lsrs	r3, r1, #11
 801b688:	3a15      	subs	r2, #21
 801b68a:	0549      	lsls	r1, r1, #21
 801b68c:	2b00      	cmp	r3, #0
 801b68e:	d0fa      	beq.n	801b686 <__ieee754_sqrt+0x5e>
 801b690:	e7f7      	b.n	801b682 <__ieee754_sqrt+0x5a>
 801b692:	462a      	mov	r2, r5
 801b694:	e7fa      	b.n	801b68c <__ieee754_sqrt+0x64>
 801b696:	005b      	lsls	r3, r3, #1
 801b698:	3001      	adds	r0, #1
 801b69a:	02dc      	lsls	r4, r3, #11
 801b69c:	d5fb      	bpl.n	801b696 <__ieee754_sqrt+0x6e>
 801b69e:	1e44      	subs	r4, r0, #1
 801b6a0:	1b12      	subs	r2, r2, r4
 801b6a2:	f1c0 0420 	rsb	r4, r0, #32
 801b6a6:	fa21 f404 	lsr.w	r4, r1, r4
 801b6aa:	4323      	orrs	r3, r4
 801b6ac:	4081      	lsls	r1, r0
 801b6ae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801b6b2:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 801b6b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801b6ba:	07d2      	lsls	r2, r2, #31
 801b6bc:	bf5c      	itt	pl
 801b6be:	005b      	lslpl	r3, r3, #1
 801b6c0:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 801b6c4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801b6c8:	bf58      	it	pl
 801b6ca:	0049      	lslpl	r1, r1, #1
 801b6cc:	2600      	movs	r6, #0
 801b6ce:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 801b6d2:	106d      	asrs	r5, r5, #1
 801b6d4:	0049      	lsls	r1, r1, #1
 801b6d6:	2016      	movs	r0, #22
 801b6d8:	4632      	mov	r2, r6
 801b6da:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 801b6de:	1917      	adds	r7, r2, r4
 801b6e0:	429f      	cmp	r7, r3
 801b6e2:	bfde      	ittt	le
 801b6e4:	193a      	addle	r2, r7, r4
 801b6e6:	1bdb      	suble	r3, r3, r7
 801b6e8:	1936      	addle	r6, r6, r4
 801b6ea:	0fcf      	lsrs	r7, r1, #31
 801b6ec:	3801      	subs	r0, #1
 801b6ee:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 801b6f2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801b6f6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801b6fa:	d1f0      	bne.n	801b6de <__ieee754_sqrt+0xb6>
 801b6fc:	4604      	mov	r4, r0
 801b6fe:	2720      	movs	r7, #32
 801b700:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 801b704:	429a      	cmp	r2, r3
 801b706:	eb00 0e0c 	add.w	lr, r0, ip
 801b70a:	db02      	blt.n	801b712 <__ieee754_sqrt+0xea>
 801b70c:	d113      	bne.n	801b736 <__ieee754_sqrt+0x10e>
 801b70e:	458e      	cmp	lr, r1
 801b710:	d811      	bhi.n	801b736 <__ieee754_sqrt+0x10e>
 801b712:	f1be 0f00 	cmp.w	lr, #0
 801b716:	eb0e 000c 	add.w	r0, lr, ip
 801b71a:	da42      	bge.n	801b7a2 <__ieee754_sqrt+0x17a>
 801b71c:	2800      	cmp	r0, #0
 801b71e:	db40      	blt.n	801b7a2 <__ieee754_sqrt+0x17a>
 801b720:	f102 0801 	add.w	r8, r2, #1
 801b724:	1a9b      	subs	r3, r3, r2
 801b726:	458e      	cmp	lr, r1
 801b728:	bf88      	it	hi
 801b72a:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 801b72e:	eba1 010e 	sub.w	r1, r1, lr
 801b732:	4464      	add	r4, ip
 801b734:	4642      	mov	r2, r8
 801b736:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 801b73a:	3f01      	subs	r7, #1
 801b73c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 801b740:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801b744:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 801b748:	d1dc      	bne.n	801b704 <__ieee754_sqrt+0xdc>
 801b74a:	4319      	orrs	r1, r3
 801b74c:	d01b      	beq.n	801b786 <__ieee754_sqrt+0x15e>
 801b74e:	f8df a084 	ldr.w	sl, [pc, #132]	@ 801b7d4 <__ieee754_sqrt+0x1ac>
 801b752:	f8df b084 	ldr.w	fp, [pc, #132]	@ 801b7d8 <__ieee754_sqrt+0x1b0>
 801b756:	e9da 0100 	ldrd	r0, r1, [sl]
 801b75a:	e9db 2300 	ldrd	r2, r3, [fp]
 801b75e:	f7e4 fdcb 	bl	80002f8 <__aeabi_dsub>
 801b762:	e9da 8900 	ldrd	r8, r9, [sl]
 801b766:	4602      	mov	r2, r0
 801b768:	460b      	mov	r3, r1
 801b76a:	4640      	mov	r0, r8
 801b76c:	4649      	mov	r1, r9
 801b76e:	f7e5 f9f7 	bl	8000b60 <__aeabi_dcmple>
 801b772:	b140      	cbz	r0, 801b786 <__ieee754_sqrt+0x15e>
 801b774:	f1b4 3fff 	cmp.w	r4, #4294967295	@ 0xffffffff
 801b778:	e9da 0100 	ldrd	r0, r1, [sl]
 801b77c:	e9db 2300 	ldrd	r2, r3, [fp]
 801b780:	d111      	bne.n	801b7a6 <__ieee754_sqrt+0x17e>
 801b782:	3601      	adds	r6, #1
 801b784:	463c      	mov	r4, r7
 801b786:	1072      	asrs	r2, r6, #1
 801b788:	0863      	lsrs	r3, r4, #1
 801b78a:	07f1      	lsls	r1, r6, #31
 801b78c:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 801b790:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 801b794:	bf48      	it	mi
 801b796:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 801b79a:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 801b79e:	4618      	mov	r0, r3
 801b7a0:	e756      	b.n	801b650 <__ieee754_sqrt+0x28>
 801b7a2:	4690      	mov	r8, r2
 801b7a4:	e7be      	b.n	801b724 <__ieee754_sqrt+0xfc>
 801b7a6:	f7e4 fda9 	bl	80002fc <__adddf3>
 801b7aa:	e9da 8900 	ldrd	r8, r9, [sl]
 801b7ae:	4602      	mov	r2, r0
 801b7b0:	460b      	mov	r3, r1
 801b7b2:	4640      	mov	r0, r8
 801b7b4:	4649      	mov	r1, r9
 801b7b6:	f7e5 f9c9 	bl	8000b4c <__aeabi_dcmplt>
 801b7ba:	b120      	cbz	r0, 801b7c6 <__ieee754_sqrt+0x19e>
 801b7bc:	1ca0      	adds	r0, r4, #2
 801b7be:	bf08      	it	eq
 801b7c0:	3601      	addeq	r6, #1
 801b7c2:	3402      	adds	r4, #2
 801b7c4:	e7df      	b.n	801b786 <__ieee754_sqrt+0x15e>
 801b7c6:	1c63      	adds	r3, r4, #1
 801b7c8:	f023 0401 	bic.w	r4, r3, #1
 801b7cc:	e7db      	b.n	801b786 <__ieee754_sqrt+0x15e>
 801b7ce:	bf00      	nop
 801b7d0:	7ff00000 	.word	0x7ff00000
 801b7d4:	20000a18 	.word	0x20000a18
 801b7d8:	20000a10 	.word	0x20000a10
 801b7dc:	00000000 	.word	0x00000000

0801b7e0 <__ieee754_atan2>:
 801b7e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b7e4:	ec57 6b11 	vmov	r6, r7, d1
 801b7e8:	4273      	negs	r3, r6
 801b7ea:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 801b968 <__ieee754_atan2+0x188>
 801b7ee:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 801b7f2:	4333      	orrs	r3, r6
 801b7f4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 801b7f8:	4543      	cmp	r3, r8
 801b7fa:	ec51 0b10 	vmov	r0, r1, d0
 801b7fe:	4635      	mov	r5, r6
 801b800:	d809      	bhi.n	801b816 <__ieee754_atan2+0x36>
 801b802:	4244      	negs	r4, r0
 801b804:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801b808:	4304      	orrs	r4, r0
 801b80a:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 801b80e:	4544      	cmp	r4, r8
 801b810:	468e      	mov	lr, r1
 801b812:	4681      	mov	r9, r0
 801b814:	d907      	bls.n	801b826 <__ieee754_atan2+0x46>
 801b816:	4632      	mov	r2, r6
 801b818:	463b      	mov	r3, r7
 801b81a:	f7e4 fd6f 	bl	80002fc <__adddf3>
 801b81e:	ec41 0b10 	vmov	d0, r0, r1
 801b822:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b826:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 801b82a:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 801b82e:	4334      	orrs	r4, r6
 801b830:	d103      	bne.n	801b83a <__ieee754_atan2+0x5a>
 801b832:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b836:	f7ff bd57 	b.w	801b2e8 <atan>
 801b83a:	17bc      	asrs	r4, r7, #30
 801b83c:	f004 0402 	and.w	r4, r4, #2
 801b840:	ea53 0909 	orrs.w	r9, r3, r9
 801b844:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 801b848:	d107      	bne.n	801b85a <__ieee754_atan2+0x7a>
 801b84a:	2c02      	cmp	r4, #2
 801b84c:	d05f      	beq.n	801b90e <__ieee754_atan2+0x12e>
 801b84e:	2c03      	cmp	r4, #3
 801b850:	d1e5      	bne.n	801b81e <__ieee754_atan2+0x3e>
 801b852:	a141      	add	r1, pc, #260	@ (adr r1, 801b958 <__ieee754_atan2+0x178>)
 801b854:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b858:	e7e1      	b.n	801b81e <__ieee754_atan2+0x3e>
 801b85a:	4315      	orrs	r5, r2
 801b85c:	d106      	bne.n	801b86c <__ieee754_atan2+0x8c>
 801b85e:	f1be 0f00 	cmp.w	lr, #0
 801b862:	da5f      	bge.n	801b924 <__ieee754_atan2+0x144>
 801b864:	a13e      	add	r1, pc, #248	@ (adr r1, 801b960 <__ieee754_atan2+0x180>)
 801b866:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b86a:	e7d8      	b.n	801b81e <__ieee754_atan2+0x3e>
 801b86c:	4542      	cmp	r2, r8
 801b86e:	d10f      	bne.n	801b890 <__ieee754_atan2+0xb0>
 801b870:	4293      	cmp	r3, r2
 801b872:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 801b876:	d107      	bne.n	801b888 <__ieee754_atan2+0xa8>
 801b878:	2c02      	cmp	r4, #2
 801b87a:	d84c      	bhi.n	801b916 <__ieee754_atan2+0x136>
 801b87c:	4b34      	ldr	r3, [pc, #208]	@ (801b950 <__ieee754_atan2+0x170>)
 801b87e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801b882:	e9d3 0100 	ldrd	r0, r1, [r3]
 801b886:	e7ca      	b.n	801b81e <__ieee754_atan2+0x3e>
 801b888:	2c02      	cmp	r4, #2
 801b88a:	d848      	bhi.n	801b91e <__ieee754_atan2+0x13e>
 801b88c:	4b31      	ldr	r3, [pc, #196]	@ (801b954 <__ieee754_atan2+0x174>)
 801b88e:	e7f6      	b.n	801b87e <__ieee754_atan2+0x9e>
 801b890:	4543      	cmp	r3, r8
 801b892:	d0e4      	beq.n	801b85e <__ieee754_atan2+0x7e>
 801b894:	1a9b      	subs	r3, r3, r2
 801b896:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 801b89a:	ea4f 5223 	mov.w	r2, r3, asr #20
 801b89e:	da1e      	bge.n	801b8de <__ieee754_atan2+0xfe>
 801b8a0:	2f00      	cmp	r7, #0
 801b8a2:	da01      	bge.n	801b8a8 <__ieee754_atan2+0xc8>
 801b8a4:	323c      	adds	r2, #60	@ 0x3c
 801b8a6:	db1e      	blt.n	801b8e6 <__ieee754_atan2+0x106>
 801b8a8:	4632      	mov	r2, r6
 801b8aa:	463b      	mov	r3, r7
 801b8ac:	f7e5 f806 	bl	80008bc <__aeabi_ddiv>
 801b8b0:	ec41 0b10 	vmov	d0, r0, r1
 801b8b4:	f7ff feb0 	bl	801b618 <fabs>
 801b8b8:	f7ff fd16 	bl	801b2e8 <atan>
 801b8bc:	ec51 0b10 	vmov	r0, r1, d0
 801b8c0:	2c01      	cmp	r4, #1
 801b8c2:	d013      	beq.n	801b8ec <__ieee754_atan2+0x10c>
 801b8c4:	2c02      	cmp	r4, #2
 801b8c6:	d015      	beq.n	801b8f4 <__ieee754_atan2+0x114>
 801b8c8:	2c00      	cmp	r4, #0
 801b8ca:	d0a8      	beq.n	801b81e <__ieee754_atan2+0x3e>
 801b8cc:	a318      	add	r3, pc, #96	@ (adr r3, 801b930 <__ieee754_atan2+0x150>)
 801b8ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b8d2:	f7e4 fd11 	bl	80002f8 <__aeabi_dsub>
 801b8d6:	a318      	add	r3, pc, #96	@ (adr r3, 801b938 <__ieee754_atan2+0x158>)
 801b8d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b8dc:	e014      	b.n	801b908 <__ieee754_atan2+0x128>
 801b8de:	a118      	add	r1, pc, #96	@ (adr r1, 801b940 <__ieee754_atan2+0x160>)
 801b8e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b8e4:	e7ec      	b.n	801b8c0 <__ieee754_atan2+0xe0>
 801b8e6:	2000      	movs	r0, #0
 801b8e8:	2100      	movs	r1, #0
 801b8ea:	e7e9      	b.n	801b8c0 <__ieee754_atan2+0xe0>
 801b8ec:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801b8f0:	4619      	mov	r1, r3
 801b8f2:	e794      	b.n	801b81e <__ieee754_atan2+0x3e>
 801b8f4:	a30e      	add	r3, pc, #56	@ (adr r3, 801b930 <__ieee754_atan2+0x150>)
 801b8f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b8fa:	f7e4 fcfd 	bl	80002f8 <__aeabi_dsub>
 801b8fe:	4602      	mov	r2, r0
 801b900:	460b      	mov	r3, r1
 801b902:	a10d      	add	r1, pc, #52	@ (adr r1, 801b938 <__ieee754_atan2+0x158>)
 801b904:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b908:	f7e4 fcf6 	bl	80002f8 <__aeabi_dsub>
 801b90c:	e787      	b.n	801b81e <__ieee754_atan2+0x3e>
 801b90e:	a10a      	add	r1, pc, #40	@ (adr r1, 801b938 <__ieee754_atan2+0x158>)
 801b910:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b914:	e783      	b.n	801b81e <__ieee754_atan2+0x3e>
 801b916:	a10c      	add	r1, pc, #48	@ (adr r1, 801b948 <__ieee754_atan2+0x168>)
 801b918:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b91c:	e77f      	b.n	801b81e <__ieee754_atan2+0x3e>
 801b91e:	2000      	movs	r0, #0
 801b920:	2100      	movs	r1, #0
 801b922:	e77c      	b.n	801b81e <__ieee754_atan2+0x3e>
 801b924:	a106      	add	r1, pc, #24	@ (adr r1, 801b940 <__ieee754_atan2+0x160>)
 801b926:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b92a:	e778      	b.n	801b81e <__ieee754_atan2+0x3e>
 801b92c:	f3af 8000 	nop.w
 801b930:	33145c07 	.word	0x33145c07
 801b934:	3ca1a626 	.word	0x3ca1a626
 801b938:	54442d18 	.word	0x54442d18
 801b93c:	400921fb 	.word	0x400921fb
 801b940:	54442d18 	.word	0x54442d18
 801b944:	3ff921fb 	.word	0x3ff921fb
 801b948:	54442d18 	.word	0x54442d18
 801b94c:	3fe921fb 	.word	0x3fe921fb
 801b950:	0801d3f0 	.word	0x0801d3f0
 801b954:	0801d3d8 	.word	0x0801d3d8
 801b958:	54442d18 	.word	0x54442d18
 801b95c:	c00921fb 	.word	0xc00921fb
 801b960:	54442d18 	.word	0x54442d18
 801b964:	bff921fb 	.word	0xbff921fb
 801b968:	7ff00000 	.word	0x7ff00000

0801b96c <_init>:
 801b96c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b96e:	bf00      	nop
 801b970:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b972:	bc08      	pop	{r3}
 801b974:	469e      	mov	lr, r3
 801b976:	4770      	bx	lr

0801b978 <_fini>:
 801b978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b97a:	bf00      	nop
 801b97c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b97e:	bc08      	pop	{r3}
 801b980:	469e      	mov	lr, r3
 801b982:	4770      	bx	lr
