Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jun 12 19:26:46 2018
| Host         : Arthur running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pwm_sine_control_sets_placed.rpt
| Design       : pwm_sine
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              28 |            9 |
| Yes          | No                    | No                     |               8 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------+-------------------------+------------------+----------------+
|     Clock Signal     |       Enable Signal       |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------------+---------------------------+-------------------------+------------------+----------------+
|  clk_total_IBUF_BUFG | UUT2/threshold[9]_i_1_n_0 |                         |                1 |              8 |
|  clk_total_IBUF_BUFG |                           |                         |                3 |             10 |
|  clk_total_IBUF_BUFG |                           | UUT2/counter[9]_i_1_n_0 |                2 |             10 |
|  clk_sine_BUFG       |                           |                         |               11 |             18 |
|  clk_sine_BUFG       |                           | UUT1/index[9]_i_1_n_0   |                7 |             18 |
+----------------------+---------------------------+-------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 8      |                     1 |
| 10     |                     2 |
| 16+    |                     2 |
+--------+-----------------------+


