# do VHDL3_Antoine_Phan_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Antoine_Phan_barrel_shifter_structural.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 23:46:28 on Oct 02,2022
# vcom -reportprogress 300 -93 -work work P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Antoine_Phan_barrel_shifter_structural.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity antoine_phan_barrel_shifter_structural
# -- Compiling architecture structural of antoine_phan_barrel_shifter_structural
# End time: 23:46:29 on Oct 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Barrel_Shifter_structural_TB.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 23:46:29 on Oct 02,2022
# vcom -reportprogress 300 -93 -work work P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Barrel_Shifter_structural_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BS_structural_TB
# -- Compiling architecture tb of BS_structural_TB
# End time: 23:46:29 on Oct 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  BS_structural_TB
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" BS_structural_TB 
# Start time: 23:46:29 on Oct 02,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bs_structural_tb(tb)
# Loading work.antoine_phan_barrel_shifter_structural(structural)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: hphan6  Hostname: 156TR5090-06  ProcessID: 17632
# 
#           Attempting to use alternate WLF file "./wlftx8nqfv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftx8nqfv
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 320 ns  Iteration: 0  Instance: /bs_structural_tb
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 660 ns  Iteration: 0  Instance: /bs_structural_tb
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 1 us  Iteration: 0  Instance: /bs_structural_tb
restart
run
run -continue
# Break key hit
run -all
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 320 ns  Iteration: 0  Instance: /bs_structural_tb
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 660 ns  Iteration: 0  Instance: /bs_structural_tb
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 1 us  Iteration: 0  Instance: /bs_structural_tb
# End time: 00:10:05 on Oct 03,2022, Elapsed time: 0:23:36
# Errors: 0, Warnings: 8
