git clone --depth 1 --no-tags https://github.com/DaniJ2032/Projects-in-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611456325
git clone --depth 1 --no-tags https://github.com/alpha-karthik/AHB-APB-Bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614361332
git clone --depth 1 --no-tags https://github.com/Reammaer/test_assertions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613548954
git clone --depth 1 --no-tags https://github.com/Sandyman/cpu_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613358728
git clone --depth 1 --no-tags https://github.com/Reammaer/uvm_sequence_control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616178595
git clone --depth 1 --no-tags https://github.com/samdeutrom/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622110110
git clone --depth 1 --no-tags https://github.com/Meghana-ch/lab_7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622317368
git clone --depth 1 --no-tags https://github.com/37Thomas/EEL6935_Reconfig2_Shared.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620473043
git clone --depth 1 --no-tags https://github.com/wanderhank/Laboratorio-01-LOAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621802593
git clone --depth 1 --no-tags https://github.com/Zclaussen/SystemVerilog_Testbenches.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622004905
git clone --depth 1 --no-tags https://github.com/fabianchs/taller_digital_LAB3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627680722
git clone --depth 1 --no-tags https://github.com/arandomdev/adi_testbenches.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625593479
git clone --depth 1 --no-tags https://github.com/AhMmedMahmoud/Multi-mode-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626164613
git clone --depth 1 --no-tags https://github.com/shriram616/Project_AXI4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612837986
git clone --depth 1 --no-tags https://github.com/pranavk-lab/hd44780-rtl-driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613058035
git clone --depth 1 --no-tags https://github.com/rbshi/partial_template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618607421
git clone --depth 1 --no-tags https://github.com/KyrilllosPhelopos/Digital-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613958777
git clone --depth 1 --no-tags https://github.com/harshk-99/uart-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614586336
git clone --depth 1 --no-tags https://github.com/kassymart/WHACK_A_MOLE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617722403
git clone --depth 1 --no-tags https://github.com/Lavanyamurugan2001/UVM_PROJECT_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615307895
git clone --depth 1 --no-tags https://github.com/aeshes/cyclic_code_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621017910
git clone --depth 1 --no-tags https://github.com/Carlos12001/alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621068962
git clone --depth 1 --no-tags https://github.com/denSmashh/RV32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619261877
git clone --depth 1 --no-tags https://github.com/sachith-accelr/UDP_parser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605674914
git clone --depth 1 --no-tags https://github.com/a-gafiyatullin/digital-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628696874
git clone --depth 1 --no-tags https://github.com/daxzio/axi_mem2p.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599146631
git clone --depth 1 --no-tags https://github.com/ariclia/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607025192
git clone --depth 1 --no-tags https://github.com/razvantrombitas/Simple-RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606296882
git clone --depth 1 --no-tags https://github.com/anaong/DDR-for-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608881960
git clone --depth 1 --no-tags https://github.com/PincerBeetle/fir.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613332594
git clone --depth 1 --no-tags https://github.com/isomoye/eegr_417.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609905643
git clone --depth 1 --no-tags https://github.com/canhduc01/fsk_modulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599394452
git clone --depth 1 --no-tags https://github.com/gogen235/computer-architecture-ITMO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600111851
git clone --depth 1 --no-tags https://github.com/Chuning99/Traffic-light-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604384737
git clone --depth 1 --no-tags https://github.com/andreeapietricica/cryptography_accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604829958
git clone --depth 1 --no-tags https://github.com/xianwen123/GPIO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601480614
git clone --depth 1 --no-tags https://github.com/chesskiss/SysVerilog_game_DonkeyKong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628548740
git clone --depth 1 --no-tags https://github.com/ashleyjr/23K640_multiple.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622363781
git clone --depth 1 --no-tags https://github.com/humayunsiraj123/Systemverilog_OOP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624738910
git clone --depth 1 --no-tags https://github.com/gyxxc/tiny8051.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625877996
git clone --depth 1 --no-tags https://github.com/Nathan4Andrade/roteiros-loac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626929550
git clone --depth 1 --no-tags https://github.com/sagarpattar05/practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626797780
git clone --depth 1 --no-tags https://github.com/Anunalla/MatrixMultiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627094976
git clone --depth 1 --no-tags https://github.com/MeghaEsturi/ECE-385-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627136158
git clone --depth 1 --no-tags https://github.com/uw-acme/HLS4ML_customML.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607853343
git clone --depth 1 --no-tags https://github.com/rey1027/rpereira_digital_design_lab_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607753159
git clone --depth 1 --no-tags https://github.com/GAlexakis/CA-Proccessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609793373
git clone --depth 1 --no-tags https://github.com/yana23georgieva/SimpleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622576346
git clone --depth 1 --no-tags https://github.com/KISALJITH/Traffic-Light-Control-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622463263
git clone --depth 1 --no-tags https://github.com/arkeks/UART_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622991814
git clone --depth 1 --no-tags https://github.com/PincerBeetle/Costas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620734025
git clone --depth 1 --no-tags https://github.com/yz-ac/Plotter_FPGA_Public.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618879384
git clone --depth 1 --no-tags https://github.com/mohammedabdulhaq/ahb-lite-to-apb-bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623439528
git clone --depth 1 --no-tags https://github.com/deslusionary/cache_333.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612102978
git clone --depth 1 --no-tags https://github.com/sumanthbs17/sumanth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611681315
git clone --depth 1 --no-tags https://github.com/Mahmoud1172/FIFO-Memory-Verification-as-a-blackbox-using-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612595964
git clone --depth 1 --no-tags https://github.com/666Good666/ECE385_UIUC23sp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611264091
git clone --depth 1 --no-tags https://github.com/RaviKumarKorada217/Counters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614718914
git clone --depth 1 --no-tags https://github.com/ewertonsantos/mux_m.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615345967
git clone --depth 1 --no-tags https://github.com/DimitrisT1804/LAB1-ECE-333.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623160308
git clone --depth 1 --no-tags https://github.com/DanUCSD/lab3-starter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603493105
git clone --depth 1 --no-tags https://github.com/BuiKhoa140/Synchronous_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604724568
git clone --depth 1 --no-tags https://github.com/echow2001/ece385_cpu-mp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605234465
git clone --depth 1 --no-tags https://github.com/RaviMugidi/Priority_Encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601226310
git clone --depth 1 --no-tags https://github.com/Jorge-Padilla/RISC-V_Jorge-Padilla.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603124434
git clone --depth 1 --no-tags https://github.com/babiribeiro/UFSCar-EnFi-micmic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601390489
git clone --depth 1 --no-tags https://github.com/Reammaer/test_bench_pattern.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606142667
git clone --depth 1 --no-tags https://github.com/nblei/olfactory_asics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602131150
git clone --depth 1 --no-tags https://github.com/MuhammadMajiid/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602146731
git clone --depth 1 --no-tags https://github.com/xianwen123/Watchdog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601484341
git clone --depth 1 --no-tags https://github.com/Mansiss/Nikhilam-Vedic-Multiplier-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602655683
git clone --depth 1 --no-tags https://github.com/hern1102/141L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602689473
git clone --depth 1 --no-tags https://github.com/rohitkvs666/ece755_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605847532
git clone --depth 1 --no-tags https://github.com/LeeRaeIk/genesis_portfolio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605874140
git clone --depth 1 --no-tags https://github.com/laithpengu/Coles_Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605716661
git clone --depth 1 --no-tags https://github.com/Enanter/SimpleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607481138
git clone --depth 1 --no-tags https://github.com/esarihs/SUB-FPGA_firmware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610301289
git clone --depth 1 --no-tags https://github.com/esarihs/MAIN-FPGA_firmware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610305195
git clone --depth 1 --no-tags https://github.com/dh73/Formal_Advanced_State.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610462153
git clone --depth 1 --no-tags https://github.com/01sharanshetty/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610639335
git clone --depth 1 --no-tags https://github.com/hunt3041/Comp.-Arch-Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610864894
git clone --depth 1 --no-tags https://github.com/Nalinaa/System_Verilog_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610589667
git clone --depth 1 --no-tags https://github.com/ethanafischer/OTTER-MCU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615203364
git clone --depth 1 --no-tags https://github.com/zceeawo/MPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615340694
git clone --depth 1 --no-tags https://github.com/paulhuggett/fpgasynth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616426670
git clone --depth 1 --no-tags https://github.com/Rufaida-Kassem/ALU-With-Class-Based-TB-SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621048646
git clone --depth 1 --no-tags https://github.com/yasuhiko-nakashima/IMAX2-VMK180-step4000.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622384991
git clone --depth 1 --no-tags https://github.com/2023-Spring-ECE4278/lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619016692
git clone --depth 1 --no-tags https://github.com/2023-Spring-ECE4278/lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619016767
git clone --depth 1 --no-tags https://github.com/Hamza-h96343/Pacman-on-the-ice40-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614083465
git clone --depth 1 --no-tags https://github.com/dinithprimal/FPGA_VotingMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611179206
git clone --depth 1 --no-tags https://github.com/Arhum-Ahmed/FYP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611865182
git clone --depth 1 --no-tags https://github.com/ioanrall/Tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612536769
git clone --depth 1 --no-tags https://github.com/Ukudes/ErgAsk1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612545147
git clone --depth 1 --no-tags https://github.com/jr-cs/ecse281.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617641482
git clone --depth 1 --no-tags https://github.com/shenalekanayaka/fulladder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617426057
git clone --depth 1 --no-tags https://github.com/Miyaatsumo/APB_Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617778810
git clone --depth 1 --no-tags https://github.com/kirolossedra/Multi-Mode-Counter-Winner-Loser-Game-SystemVerilog-Design-and-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617765268
git clone --depth 1 --no-tags https://github.com/mohammedabdulhaq/Inter-Integrated-Circuit-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623422775
