VPR FPGA Placement and Routing.
Version: 8.1.0-dev+v8.0.0-10995-gf13f87b5a
Revision: v8.0.0-10995-gf13f87b5a
Compiled: 2024-08-16T10:51:08
Compiler: GNU 11.4.0 on Linux-5.10.16.3-microsoft-standard-WSL2 x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/moises-leiva/vtr-verilog-to-routing/vpr/vpr EArch.xml MUL_32b --circuit_file MUL_32b.pre-vpr.blif --route_chan_width 100


Architecture file: EArch.xml
Circuit name: MUL_32b

# Loading Architecture Description
# Loading Architecture Description took 0.01 seconds (max_rss 17.1 MiB, delta_rss +2.5 MiB)

Timing analysis: ON
Circuit netlist file: MUL_32b.net
Circuit placement file: MUL_32b.place
Circuit routing file: MUL_32b.route
Circuit SDC file: MUL_32b.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.absorb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: SIMPLE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 100
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_pres_fac: 1000.000000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.astar_offset: 0.000000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: FOUR_ARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.05 seconds (max_rss 24.8 MiB, delta_rss +7.7 MiB)
Circuit file: MUL_32b.pre-vpr.blif
# Load circuit
# Load circuit took 0.04 seconds (max_rss 30.4 MiB, delta_rss +5.6 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 2
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 30.4 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.01 seconds (max_rss 30.7 MiB, delta_rss +0.3 MiB)
# Verify circuit
# Verify circuit took 0.01 seconds (max_rss 30.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 2546
    .input :      64
    .output:      64
    6-LUT  :    2418
  Nets  : 2482
    Avg Fanout:     4.1
    Max Fanout:    89.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 12666
  Timing Graph Edges: 20304
  Timing Graph Levels: 38
# Build Timing Graph took 0.03 seconds (max_rss 32.1 MiB, delta_rss +1.5 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'MUL_32b.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 32.1 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'MUL_32b.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 2546, total nets: 2482, total inputs: 64, total outputs: 64
Begin prepacking.

There is one chain in this architecture called "chain" with the following starting points:
	clb[0]/fle[0]/lut5inter[0]/ble5[0]/arithmetic[0]/adder[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 mult_36:1,1 memory:1,1
Packing with high fanout thresholds: io:128 clb:32 mult_36:128 memory:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
   101/2546      3%                            7     6 x 6     
   202/2546      7%                           14     7 x 7     
   303/2546     11%                           21     8 x 8     
   404/2546     15%                           27     9 x 9     
   505/2546     19%                           34     9 x 9     
   606/2546     23%                           42    10 x 10    
   707/2546     27%                           48    10 x 10    
   808/2546     31%                           55    11 x 11    
   909/2546     35%                           61    11 x 11    
  1010/2546     39%                           68    12 x 12    
  1111/2546     43%                           74    13 x 13    
  1212/2546     47%                           81    13 x 13    
  1313/2546     51%                           88    13 x 13    
  1414/2546     55%                           95    14 x 14    
  1515/2546     59%                          101    14 x 14    
Failed route at end, repack cluster trying detailed routing at each stage.
  1616/2546     63%                          106    14 x 14    
  1717/2546     67%                          113    15 x 15    
  1818/2546     71%                          119    15 x 15    
  1919/2546     75%                          125    15 x 15    
  2020/2546     79%                          131    16 x 16    
  2121/2546     83%                          137    16 x 16    
  2222/2546     87%                          143    17 x 17    
  2323/2546     91%                          150    17 x 17    
  2424/2546     95%                          159    17 x 17    
  2525/2546     99%                          249    17 x 17    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 1550
  LEs used for logic and registers    : 0
  LEs used for logic only             : 1550
  LEs used for registers only         : 0

Incr Slack updates 1 in 0.0002538 sec
Full Max Req/Worst Slack updates 1 in 5.7e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.0003813 sec
FPGA sized to 17 x 17 (auto)
Device Utilization: 0.61 (target 1.00)
	Block Utilization: 0.27 Type: io
	Block Utilization: 0.97 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        128                                    0.5                          0.5   
       clb        160                                32.2125                      10.5688   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 727 out of 2482 nets, 1755 nets not absorbed.

Netlist conversion complete.

# Packing took 2.33 seconds (max_rss 50.9 MiB, delta_rss +18.8 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'MUL_32b.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.410484 seconds).
Warning 2: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.43 seconds (max_rss 87.9 MiB, delta_rss +37.0 MiB)
Warning 3: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io              : 128
   inpad          : 64
   outpad         : 64
  clb             : 160
   fle            : 1550
    lut5inter     : 875
     ble5         : 1743
      flut5       : 1743
       lut5       : 1743
        lut       : 1743
    ble6          : 675
     lut6         : 675
      lut         : 675

# Create Device
## Build Device Grid
FPGA sized to 17 x 17: 289 grid tiles (auto)

Resource usage...
	Netlist
		128	blocks of type: io
	Architecture
		480	blocks of type: io
	Netlist
		160	blocks of type: clb
	Architecture
		165	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		6	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		4	blocks of type: memory

Device Utilization: 0.61 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.27 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.97 Logical Block: clb
	Physical Tile mult_36:
	Block Utilization: 0.00 Logical Block: mult_36
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory

FPGA size limited by block type(s): clb

## Build Device Grid took 0.00 seconds (max_rss 87.9 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:15323
OPIN->CHANX/CHANY edge count before creating direct connections: 44680
OPIN->CHANX/CHANY edge count after creating direct connections: 44834
CHAN->CHAN type edge count:240205
## Build routing resource graph took 0.31 seconds (max_rss 87.9 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 37126
  RR Graph Edges: 300362
# Create Device took 0.33 seconds (max_rss 87.9 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.65 seconds (max_rss 87.9 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 4: Found no more ample locations for SOURCE in io
Warning 5: Found no more ample locations for OPIN in io
Warning 6: Found no more ample locations for SOURCE in clb
Warning 7: Found no more ample locations for OPIN in clb
Warning 8: Found no more ample locations for SOURCE in mult_36
Warning 9: Found no more ample locations for OPIN in mult_36
Warning 10: Found no more ample locations for SOURCE in memory
Warning 11: Found no more ample locations for OPIN in memory
## Computing src/opin lookahead took 0.01 seconds (max_rss 87.9 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.66 seconds (max_rss 87.9 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
# Computing placement delta delay look-up took 0.00 seconds (max_rss 87.9 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 87.9 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move and block types

There are 5218 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 27476

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 274.757 td_cost: 2.31437e-06
Initial placement estimated Critical Path Delay (CPD): 16.2934 ns
Initial placement estimated setup Total Negative Slack (sTNS): -768.778 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -16.2934 ns

Initial placement estimated setup slack histogram:
[ -1.6e-08: -1.5e-08) 24 ( 37.5%) |************************************************
[ -1.5e-08: -1.3e-08)  7 ( 10.9%) |**************
[ -1.3e-08: -1.2e-08)  7 ( 10.9%) |**************
[ -1.2e-08: -1.1e-08)  6 (  9.4%) |************
[ -1.1e-08: -9.2e-09)  6 (  9.4%) |************
[ -9.2e-09: -7.7e-09)  2 (  3.1%) |****
[ -7.7e-09: -6.3e-09)  7 ( 10.9%) |**************
[ -6.3e-09: -4.9e-09)  0 (  0.0%) |
[ -4.9e-09: -3.5e-09)  3 (  4.7%) |******
[ -3.5e-09:   -2e-09)  2 (  3.1%) |****
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 950
Warning 12: Starting t: 107 of 288 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 3.8e-04   0.932     225.71 2.0866e-06  15.754       -715  -15.754   0.437  0.0353   16.0     1.00       950  0.200
   2    0.0 3.6e-04   0.949     195.41 1.9618e-06  14.573       -652  -14.573   0.336  0.0252   15.9     1.02      1900  0.950
   3    0.0 3.4e-04   0.977     179.01 1.6908e-06  13.296       -598  -13.296   0.339  0.0119   14.3     1.80      2850  0.950
   4    0.0 3.3e-04   0.985     169.78 1.4021e-06  13.120       -586  -13.120   0.306  0.0077   12.8     2.47      3800  0.950
   5    0.0 3.1e-04   0.990     165.49 1.176e-06   13.221       -589  -13.221   0.305  0.0089   11.1     3.27      4750  0.950
   6    0.0 3.0e-04   0.990     160.69 1.0166e-06  13.000       -577  -13.000   0.259  0.0056    9.6     3.97      5700  0.950
   7    0.0 2.8e-04   0.988     156.46 9.1135e-07  12.579       -573  -12.579   0.286  0.0088    7.9     4.79      6650  0.950
   8    0.0 2.7e-04   0.995     153.08 7.8852e-07  12.722       -572  -12.722   0.228  0.0048    6.7     5.35      7600  0.950
   9    0.0 2.5e-04   0.994     151.26 7.0759e-07  12.515       -565  -12.515   0.234  0.0033    5.3     6.01      8550  0.950
  10    0.0 2.4e-04   0.996     151.03 7.0753e-07  12.421       -562  -12.421   0.262  0.0038    4.2     6.52      9500  0.950
  11    0.0 2.3e-04   0.993     149.42 6.7326e-07  12.298       -556  -12.298   0.218  0.0042    3.4     6.86     10450  0.950
  12    0.0 2.2e-04   0.993     148.20 6.3816e-07  12.246       -548  -12.246   0.282  0.0038    2.7     7.22     11400  0.950
  13    0.0 2.1e-04   0.992     146.86 6.3395e-07  12.213       -550  -12.213   0.312  0.0040    2.2     7.42     12350  0.950
  14    0.0 2.0e-04   0.994     144.79 6.6071e-07  12.328       -545  -12.328   0.318  0.0027    2.0     7.55     13300  0.950
  15    0.0 1.9e-04   0.993     143.26 5.0965e-07  12.653       -560  -12.653   0.313  0.0033    1.7     7.66     14250  0.950
  16    0.0 1.8e-04   0.994     142.15 5.4934e-07  12.396       -551  -12.396   0.260  0.0026    1.5     7.77     15200  0.950
  17    0.0 1.7e-04   0.997     142.06 5.0156e-07  12.503       -555  -12.503   0.289  0.0011    1.2     7.89     16150  0.950
  18    0.0 1.6e-04   0.997     141.75 5.0065e-07  12.366       -554  -12.366   0.241  0.0013    1.0     7.98     17100  0.950
  19    0.0 1.5e-04   0.999     141.79 4.9185e-07  12.357       -554  -12.357   0.253  0.0007    1.0     8.00     18050  0.950
  20    0.0 1.4e-04   0.998     141.71 5.471e-07   12.233       -548  -12.233   0.277  0.0011    1.0     8.00     19000  0.950
  21    0.0 1.4e-04   0.996     141.37 5.6453e-07  12.172       -544  -12.172   0.251  0.0012    1.0     8.00     19950  0.950
  22    0.0 1.3e-04   0.995     141.02 6.148e-07   11.987       -539  -11.987   0.266  0.0031    1.0     8.00     20900  0.950
  23    0.0 1.2e-04   0.996     140.59 5.7347e-07  12.103       -545  -12.103   0.227  0.0020    1.0     8.00     21850  0.950
  24    0.0 1.2e-04   0.996     140.33 5.4013e-07  12.251       -549  -12.251   0.221  0.0026    1.0     8.00     22800  0.950
  25    0.0 1.1e-04   0.998     140.06 5.2661e-07  12.225       -545  -12.225   0.204  0.0015    1.0     8.00     23750  0.950
  26    0.0 1.1e-04   1.000     139.96 5.4514e-07  12.134       -540  -12.134   0.205  0.0009    1.0     8.00     24700  0.950
  27    0.0 1.0e-04   0.996     139.58 5.4076e-07  12.104       -540  -12.104   0.177  0.0022    1.0     8.00     25650  0.950
  28    0.0 9.6e-05   0.999     139.11 5.439e-07   12.077       -541  -12.077   0.202  0.0007    1.0     8.00     26600  0.950
  29    0.0 9.1e-05   0.998     139.11 5.3979e-07  12.108       -539  -12.108   0.212  0.0011    1.0     8.00     27550  0.950
  30    0.0 8.6e-05   0.999     138.93 5.3403e-07  12.198       -542  -12.198   0.176  0.0009    1.0     8.00     28500  0.950
  31    0.0 8.2e-05   0.998     138.83 5.6318e-07  12.134       -541  -12.134   0.188  0.0010    1.0     8.00     29450  0.950
  32    0.0 7.8e-05   0.999     138.67 5.4907e-07  12.134       -540  -12.134   0.175  0.0004    1.0     8.00     30400  0.950
  33    0.0 7.4e-05   0.999     138.77 5.5559e-07  12.134       -539  -12.134   0.169  0.0005    1.0     8.00     31350  0.950
  34    0.0 7.0e-05   0.997     138.71 5.5055e-07  12.198       -543  -12.198   0.164  0.0014    1.0     8.00     32300  0.950
  35    0.0 6.7e-05   0.999     138.44 5.5704e-07  12.134       -539  -12.134   0.138  0.0012    1.0     8.00     33250  0.950
  36    0.0 5.3e-05   0.998     138.37 5.6519e-07  12.077       -540  -12.077   0.143  0.0009    1.0     8.00     34200  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=138.251, TD costs=5.73271e-07, CPD= 12.103 (ns) 
  37    0.0 4.3e-05   0.998     138.01 5.7199e-07  12.103       -540  -12.103   0.116  0.0014    1.0     8.00     35150  0.800
  38    0.0 3.4e-05   0.998     137.90 5.6424e-07  12.103       -540  -12.103   0.081  0.0008    1.0     8.00     36100  0.800
  39    0.0 2.7e-05   0.998     137.88 5.6804e-07  12.103       -539  -12.103   0.077  0.0011    1.0     8.00     37050  0.800
Checkpoint saved: bb_costs=137.949, TD costs=5.54694e-07, CPD= 12.077 (ns) 
  40    0.0 2.2e-05   0.999     137.91 5.5347e-07  12.077       -539  -12.077   0.054  0.0005    1.0     8.00     38000  0.800
  41    0.0 1.7e-05   0.996     137.76 5.6277e-07  12.103       -539  -12.103   0.049  0.0015    1.0     8.00     38950  0.800
  42    0.0 1.4e-05   0.999     137.76 5.6294e-07  12.103       -539  -12.103   0.038  0.0008    1.0     8.00     39900  0.800
  43    0.0 1.1e-05   0.997     137.64 5.6244e-07  12.103       -539  -12.103   0.049  0.0020    1.0     8.00     40850  0.800
Checkpoint saved: bb_costs=137.423, TD costs=5.72537e-07, CPD= 12.051 (ns) 
  44    0.0 9.0e-06   0.997     137.36 5.6918e-07  12.051       -538  -12.051   0.043  0.0011    1.0     8.00     41800  0.800
  45    0.0 7.2e-06   0.999     137.43 5.5764e-07  12.077       -538  -12.077   0.028  0.0005    1.0     8.00     42750  0.800
  46    0.0 5.7e-06   0.998     137.57 5.6678e-07  12.077       -538  -12.077   0.028  0.0016    1.0     8.00     43700  0.800
  47    0.0 4.6e-06   0.997     137.46 5.64e-07    11.990       -538  -11.990   0.035  0.0018    1.0     8.00     44650  0.800
Checkpoint saved: bb_costs=137.366, TD costs=5.98891e-07, CPD= 11.892 (ns) 
  48    0.0 3.7e-06   0.998     137.39 5.9615e-07  11.892       -536  -11.892   0.023  0.0010    1.0     8.00     45600  0.800
  49    0.0 2.9e-06   1.000     137.53 5.6652e-07  11.990       -537  -11.990   0.020  0.0002    1.0     8.00     46550  0.800
  50    0.0 0.0e+00   0.997     137.48 5.9825e-07  11.880       -533  -11.880   0.016  0.0017    1.0     8.00     47500  0.800
## Placement Quench took 0.02 seconds (max_rss 87.9 MiB)
post-quench CPD = 11.8796 (ns) 

BB estimate of min-dist (placement) wire length: 13738

Completed placement consistency check successfully.

Swaps called: 47788

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 11.8796 ns, Fmax: 84.1777 MHz
Placement estimated setup Worst Negative Slack (sWNS): -11.8796 ns
Placement estimated setup Total Negative Slack (sTNS): -532.851 ns

Placement estimated setup slack histogram:
[ -1.2e-08: -1.1e-08) 20 ( 31.2%) |************************************************
[ -1.1e-08: -9.7e-09)  9 ( 14.1%) |**********************
[ -9.7e-09: -8.6e-09)  4 (  6.2%) |**********
[ -8.6e-09: -7.6e-09)  9 ( 14.1%) |**********************
[ -7.6e-09: -6.5e-09)  2 (  3.1%) |*****
[ -6.5e-09: -5.4e-09)  8 ( 12.5%) |*******************
[ -5.4e-09: -4.3e-09)  4 (  6.2%) |**********
[ -4.3e-09: -3.3e-09)  3 (  4.7%) |*******
[ -3.3e-09: -2.2e-09)  1 (  1.6%) |**
[ -2.2e-09: -1.1e-09)  4 (  6.2%) |**********

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.994601, bb_cost: 137.384, td_cost: 6.01442e-07, 

Placement resource usage:
  io  implemented as io : 128
  clb implemented as clb: 160

Placement number of temperatures: 50
Placement total # of swap attempts: 47788
	Swaps accepted:  9162 (19.2 %)
	Swaps rejected: 31962 (66.9 %)
	Swaps aborted:  6664 (13.9 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                9.79             45.74           54.26          0.00         
                   Median                 9.67             24.08           13.67          62.25        
                   Centroid               9.90             38.81           39.81          21.38        
                   W. Centroid            9.85             38.03           40.24          21.73        
                   W. Median              1.76             8.67            24.70          66.63        
                   Crit. Uniform          1.10             6.64            93.36          0.00         
                   Feasible Region        1.03             5.88            76.06          18.05        

clb                Uniform                12.46            6.62            93.38          0.00         
                   Median                 11.92            10.46           83.66          5.88         
                   Centroid               12.26            9.78            85.09          5.14         
                   W. Centroid            12.23            9.32            84.84          5.83         
                   W. Median              2.27             1.38            90.16          8.46         
                   Crit. Uniform          2.86             0.80            99.20          0.00         
                   Feasible Region        2.87             0.80            96.79          2.41         


Placement Quench timing analysis took 0.0055729 seconds (0.0048083 STA, 0.0007646 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.294272 seconds (0.254401 STA, 0.0398714 slack) (52 full updates: 52 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.91 seconds (max_rss 87.9 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)    4 (  0.1%) |
[      0.1:      0.2)    8 (  0.2%) |
[      0.2:      0.3)   10 (  0.2%) |
[      0.3:      0.4)   40 (  0.8%) |*
[      0.4:      0.5)  111 (  2.1%) |***
[      0.5:      0.6)  287 (  5.5%) |*******
[      0.6:      0.7)  866 ( 16.6%) |*********************
[      0.7:      0.8)  910 ( 17.4%) |***********************
[      0.8:      0.9) 1854 ( 35.5%) |**********************************************
[      0.9:        1) 1128 ( 21.6%) |****************************
## Initializing router criticalities took 0.09 seconds (max_rss 87.9 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.1     0.0    0  279805    1755    5218    2448 ( 6.594%)   23844 (49.7%)   12.353     -547.9    -12.353      0.000      0.000      N/A
Incr Slack updates 52 in 0.0132375 sec
Full Max Req/Worst Slack updates 34 in 0.0001876 sec
Incr Max Req/Worst Slack updates 18 in 0.0001162 sec
Incr Criticality updates 8 in 0.0027012 sec
Full Criticality updates 44 in 0.0216487 sec
   2    0.1     0.5    5  256667    1415    4608    1938 ( 5.220%)   23847 (49.7%)   12.368     -550.9    -12.368      0.000      0.000      N/A
   3    0.1     0.6    6  253505    1245    4252    1795 ( 4.835%)   23785 (49.6%)   12.489     -554.1    -12.489      0.000      0.000      N/A
   4    0.1     0.8    4  255538    1164    4001    1591 ( 4.285%)   24038 (50.1%)   12.467     -553.8    -12.467      0.000      0.000      N/A
   5    0.1     1.1    9  243941    1038    3610    1375 ( 3.704%)   24318 (50.7%)   12.478     -554.8    -12.478      0.000      0.000      N/A
   6    0.1     1.4    4  235502     971    3289    1217 ( 3.278%)   24585 (51.2%)   12.469     -555.5    -12.469      0.000      0.000      N/A
   7    0.1     1.9    9  232206     875    3030    1096 ( 2.952%)   24961 (52.0%)   12.366     -552.2    -12.366      0.000      0.000      N/A
   8    0.1     2.4    5  229399     777    2831     929 ( 2.502%)   25375 (52.9%)   12.454     -556.3    -12.454      0.000      0.000      N/A
   9    0.1     3.1    9  216242     655    2381     696 ( 1.875%)   26047 (54.3%)   12.360     -553.3    -12.360      0.000      0.000      N/A
  10    0.1     4.1    5  175098     493    1810     513 ( 1.382%)   26311 (54.8%)   12.367     -554.1    -12.367      0.000      0.000       50
  11    0.1     5.3    5  154953     393    1429     374 ( 1.007%)   26687 (55.6%)   12.367     -554.7    -12.367      0.000      0.000       39
  12    0.0     6.9    2  129941     291    1115     262 ( 0.706%)   27184 (56.6%)   12.392     -556.5    -12.392      0.000      0.000       36
  13    0.0     9.0    5  132820     299    1165     174 ( 0.469%)   27589 (57.5%)   12.438     -558.1    -12.438      0.000      0.000       31
  14    0.0    11.6    5  120030     258     995     108 ( 0.291%)   27879 (58.1%)   12.438     -558.3    -12.438      0.000      0.000       30
  15    0.0    15.1    3  110948     220     884      73 ( 0.197%)   28189 (58.7%)   12.438     -558.3    -12.438      0.000      0.000       28
  16    0.0    19.7    3  109233     207     839      40 ( 0.108%)   28376 (59.1%)   12.438     -559.2    -12.438      0.000      0.000       27
  17    0.0    25.6    3  100713     196     802      21 ( 0.057%)   28438 (59.2%)   12.438     -558.7    -12.438      0.000      0.000       26
  18    0.0    33.3    1  108314     194     790      10 ( 0.027%)   28549 (59.5%)   12.438     -558.7    -12.438      0.000      0.000       25
  19    0.0    43.3    1  110235     188     778       5 ( 0.013%)   28632 (59.6%)   12.438     -559.0    -12.438      0.000      0.000       23
  20    0.0    56.2    1  114134     189     784       3 ( 0.008%)   28601 (59.6%)   12.438     -558.7    -12.438      0.000      0.000       23
  21    0.0    73.1    1  112350     189     774       1 ( 0.003%)   28624 (59.6%)   12.438     -558.7    -12.438      0.000      0.000       22
  22    0.0    95.0    1  114626     188     774       1 ( 0.003%)   28616 (59.6%)   12.438     -558.7    -12.438      0.000      0.000       22
  23    0.0   123.5    0  125244     187     771       1 ( 0.003%)   28616 (59.6%)   12.438     -558.7    -12.438      0.000      0.000       22
  24    0.0   160.6    0   96438     187     770       1 ( 0.003%)   28616 (59.6%)   12.438     -558.7    -12.438      0.000      0.000       22
  25    0.1   208.8    0  135484     187     772       1 ( 0.003%)   28620 (59.6%)   12.438     -558.7    -12.438      0.000      0.000       23
  26    0.0   271.4    0  121090     189     773       1 ( 0.003%)   28628 (59.6%)   12.438     -558.7    -12.438      0.000      0.000       23
  27    0.0   352.8    0   94763     188     771       1 ( 0.003%)   28632 (59.6%)   12.438     -558.7    -12.438      0.000      0.000       24
  28    0.0   458.7    0  118579     188     772       1 ( 0.003%)   28624 (59.6%)   12.438     -558.7    -12.438      0.000      0.000       24
  29    0.0   596.3    0  113748     188     772       0 ( 0.000%)   28635 (59.7%)   12.438     -558.7    -12.438      0.000      0.000       25
Restoring best routing
Critical path: 12.4377 ns
Successfully routed after 29 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)    1 (  0.0%) |
[      0.1:      0.2)    8 (  0.2%) |
[      0.2:      0.3)   10 (  0.2%) |
[      0.3:      0.4)   34 (  0.7%) |*
[      0.4:      0.5)  100 (  1.9%) |**
[      0.5:      0.6)  248 (  4.8%) |******
[      0.6:      0.7)  810 ( 15.5%) |*******************
[      0.7:      0.8)  800 ( 15.3%) |*******************
[      0.8:      0.9) 1936 ( 37.1%) |**********************************************
[      0.9:        1) 1271 ( 24.4%) |******************************
Router Stats: total_nets_routed: 14514 total_connections_routed: 51560 total_heap_pushes: 4601546 total_heap_pops: 849135 
# Routing took 1.59 seconds (max_rss 87.9 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.01 seconds (max_rss 87.9 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -775106415
Circuit successfully routed with a channel width factor of 100.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 87.9 MiB, delta_rss +0.0 MiB)
Found 6302 mismatches between routing and packing results.
Fixed 4757 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.06 seconds (max_rss 87.9 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        128                                    0.5                          0.5   
       clb        160                                32.2125                      10.5688   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 727 out of 2482 nets, 1755 nets not absorbed.


Average number of bends per net: 1.79430  Maximum # of bends: 31

Number of global nets: 0
Number of routed nets (nonglobal): 1755
Wire length results (in units of 1 clb segments)...
	Total wirelength: 28635, average net length: 16.3162
	Maximum net length: 288

Wire length results in terms of physical segments...
	Total wiring segments used: 7883, average wire segments per net: 4.49174
	Maximum segments used by a net: 77
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)  12 (  2.3%) |**
[      0.7:      0.8) 248 ( 48.4%) |***********************************************
[      0.5:      0.6)  72 ( 14.1%) |**************
[      0.4:      0.5)  68 ( 13.3%) |*************
[      0.3:      0.4)  44 (  8.6%) |********
[      0.2:      0.3)  24 (  4.7%) |*****
[      0.1:      0.2)  12 (  2.3%) |**
[        0:      0.1)  32 (  6.2%) |******
Maximum routing channel utilization:      0.87 at (8,0)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      87  52.529      100
                         1      76  49.294      100
                         2      76  51.647      100
                         3      76  53.118      100
                         4      71  52.824      100
                         5      71  50.529      100
                         6      69  50.706      100
                         7      70  50.471      100
                         8      78  54.235      100
                         9      80  54.765      100
                        10      77  54.294      100
                        11      83  55.765      100
                        12      77  49.706      100
                        13      79  51.235      100
                        14      76  45.000      100
                        15      65  38.412      100
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      55  30.353      100
                         1      62  40.647      100
                         2      59  38.471      100
                         3      86  65.647      100
                         4      86  66.412      100
                         5      79  57.235      100
                         6      78  56.529      100
                         7      86  64.647      100
                         8      86  64.588      100
                         9      78  55.412      100
                        10      77  57.412      100
                        11      86  66.529      100
                        12      89  62.000      100
                        13      70  48.706      100
                        14      69  46.882      100
                        15      82  48.412      100

Total tracks in x-direction: 1600, in y-direction: 1600

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.34605e+07
	Total used logic block area: 8.62304e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 1.79764e+06, per logic tile: 6220.20

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4   7200
                                                      Y      4   7200

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4       0.527

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4       0.568

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4           0.547

Segment occupancy by type:              name type utilization
                           ----------------- ---- -----------
                           unnamed_segment_0    0       0.547

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  9.9e-10:  1.2e-09)  1 (  1.6%) |**
[  1.2e-09:  1.5e-09)  3 (  4.7%) |*******
[  1.5e-09:  1.7e-09)  1 (  1.6%) |**
[  1.7e-09:    2e-09)  2 (  3.1%) |****
[    2e-09:  2.2e-09) 11 ( 17.2%) |************************
[  2.2e-09:  2.4e-09)  8 ( 12.5%) |*****************
[  2.4e-09:  2.7e-09) 22 ( 34.4%) |************************************************
[  2.7e-09:  2.9e-09)  6 (  9.4%) |*************
[  2.9e-09:  3.2e-09)  7 ( 10.9%) |***************
[  3.2e-09:  3.4e-09)  3 (  4.7%) |*******

Final critical path delay (least slack): 12.4377 ns, Fmax: 80.4009 MHz
Final setup Worst Negative Slack (sWNS): -12.4377 ns
Final setup Total Negative Slack (sTNS): -558.694 ns

Final setup slack histogram:
[ -1.2e-08: -1.1e-08) 20 ( 31.2%) |************************************************
[ -1.1e-08:   -1e-08)  5 (  7.8%) |************
[   -1e-08: -9.2e-09)  9 ( 14.1%) |**********************
[ -9.2e-09: -8.1e-09)  7 ( 10.9%) |*****************
[ -8.1e-09:   -7e-09)  3 (  4.7%) |*******
[   -7e-09: -5.9e-09)  7 ( 10.9%) |*****************
[ -5.9e-09: -4.8e-09)  5 (  7.8%) |************
[ -4.8e-09: -3.8e-09)  3 (  4.7%) |*******
[ -3.8e-09: -2.7e-09)  2 (  3.1%) |*****
[ -2.7e-09: -1.6e-09)  3 (  4.7%) |*******

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 0.0002086 sec
Full Max Req/Worst Slack updates 1 in 6.1e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.0003407 sec
Flow timing analysis took 0.740198 seconds (0.657278 STA, 0.0829199 slack) (84 full updates: 53 setup, 0 hold, 31 combined).
VPR succeeded
The entire flow of VPR took 6.87 seconds (max_rss 87.9 MiB)
Incr Slack updates 30 in 0.0073249 sec
Full Max Req/Worst Slack updates 5 in 3.01e-05 sec
Incr Max Req/Worst Slack updates 25 in 0.0001459 sec
Incr Criticality updates 17 in 0.0056559 sec
Full Criticality updates 13 in 0.0054448 sec
