import{_ as t}from"./fig1-0b3912c5.js";import{_ as i}from"./plugin-vue_export-helper-c27b6911.js";import{r as s,o as a,c as n,b as o,a as r,w as l,f as c,d,e as p}from"./app-1ed3f6c2.js";const u={},m=c(`<p><strong>Chip Parameters</strong></p><p>First Tapeout: 20220202, 780 tousand gates processor chip designed by two students in the &quot;One Chip for a Lifetime&quot; 110nm technology, achieved a 25MHz tapeout result;</p><p>SoC Specifications:</p><ul><li>5-stage, single-issue RV64I processor core</li><li>AXI4 bus interconnect network, with two clocks designed</li><li>Integrated UART, QSPI Flash, and ChipLink peripheral</li></ul><p>Chip Parameters:</p><div class="language-text line-numbers-mode" data-ext="text"><pre class="language-text"><code>•Technology: 110nm
•Area: Approximately 3 ×3.5 cm
•Power Consumption: Dynamic = 48mW, Leakage = 7 mW
•Frequency: 25MHz
•Scale: 78W Gates
•Features: Supports Linux, 5-stage pipeline, ChipLink, UART, and SPI, with external board card clock
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p><strong>Layout Results</strong></p>`,7),h=d("img",{src:t,alt:"6",style:{zoom:"70%"},title:"iEDA's first tapeout of a chip design, layout, and board card test results"},null,-1);function g(f,_){const e=s("center");return a(),n("div",null,[m,o(' ![EDA Elite Challenge Official Website](/res/images/activities/tapeout/fig1.png "EDA Elite Challenge Official Website") '),h,r(e,null,{default:l(()=>[p("iEDA's first tapeout of a chip design, layout, and board card test results")]),_:1})])}const x=i(u,[["render",g],["__file","iEDA-Chip-001.html.vue"]]);export{x as default};
