/****************************************************************************
 *
 *   FileName: pinmux.h
 *
 *   Author: Danny B.
 *
 *   Date: 
 *
 *   Description: pinmux tables
 *   
 ****************************************************************************/
#ifndef PINMUX_H
#define PINMUX_H


#ifdef __cplusplus
   extern "C" {
#endif

#include "inu_defs.h"

/****************************************************************************
 ***************      L O C A L        D E F N I T I O N S    **************
 ****************************************************************************/

#define PIN_MUX_DEFAULT_VAL      (0x0)


/****************************************************************************
 ***************     G L O B A L        D E F N I T I O N S    **************
 ****************************************************************************/

#define   GME_DRVP_IO_MUX_CTRL_0_0_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_0_1_INU_DEFS_BOOT0     (0x1)
#define   GME_DRVP_IO_MUX_CTRL_0_2_INU_DEFS_BOOT0     (0x1)
#define   GME_DRVP_IO_MUX_CTRL_0_3_INU_DEFS_BOOT0     (0x1)
#define   GME_DRVP_IO_MUX_CTRL_0_4_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_0_5_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_0_6_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_0_7_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_1_0_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_1_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_2_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_3_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_4_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_5_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_6_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_7_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_2_0_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_1_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_2_INU_DEFS_BOOT0     (1)
#define   GME_DRVP_IO_MUX_CTRL_2_3_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_4_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_5_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_6_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_7_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_3_0_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_3_1_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_3_2_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_3_3_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_3_4_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_3_5_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_3_6_INU_DEFS_BOOT0     (0x3)                      // GPIO3
#define   GME_DRVP_IO_MUX_CTRL_3_7_INU_DEFS_BOOT0     (0x3)

#define   GME_DRVP_IO_MUX_CTRL_4_0_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_1_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_2_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_3_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_4_INU_DEFS_BOOT0     (1)                   // snsr2_parif_p[8]
#define   GME_DRVP_IO_MUX_CTRL_4_5_INU_DEFS_BOOT0     (1)                   // snsr2_parif_p[7]
#define   GME_DRVP_IO_MUX_CTRL_4_6_INU_DEFS_BOOT0     (1)                   // snsr2_parif_p[9]
#define   GME_DRVP_IO_MUX_CTRL_4_7_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_5_0_INU_DEFS_BOOT0     (0x1)                   // UART1
#define   GME_DRVP_IO_MUX_CTRL_5_1_INU_DEFS_BOOT0     (0x1)                   // snsr1_parif_p[0]
#define   GME_DRVP_IO_MUX_CTRL_5_2_INU_DEFS_BOOT0     (0x1)                   // snsr1_parif_p[1]
#define   GME_DRVP_IO_MUX_CTRL_5_3_INU_DEFS_BOOT0     (0x1)                   // snsr1_parif_p[2]
#define   GME_DRVP_IO_MUX_CTRL_5_4_INU_DEFS_BOOT0     (0x1)                   // snsr1_parif_p[3]
#define   GME_DRVP_IO_MUX_CTRL_5_5_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)   // snsr1_parif_p[4]
#define   GME_DRVP_IO_MUX_CTRL_5_6_INU_DEFS_BOOT0     (0x1)                   // snsr1_parif_p[5]
#define   GME_DRVP_IO_MUX_CTRL_5_7_INU_DEFS_BOOT0     (0x1)                   // snsr1_parif_p[6]

#define   GME_DRVP_IO_MUX_CTRL_6_0_INU_DEFS_BOOT0     (0x1)                   // snsr1_parif_p[7]
#define   GME_DRVP_IO_MUX_CTRL_6_1_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_6_2_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_6_3_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_6_4_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_6_5_INU_DEFS_BOOT0     (0x1)                   // snsr0_parif_p[1]
#define   GME_DRVP_IO_MUX_CTRL_6_6_INU_DEFS_BOOT0     (0x1)                   // snsr0_parif_p[2]
#define   GME_DRVP_IO_MUX_CTRL_6_7_INU_DEFS_BOOT0     (0x1)                   // snsr0_parif_p[3]

#define   GME_DRVP_IO_MUX_CTRL_7_0_INU_DEFS_BOOT0     (1)                   // snsr0_parif_p[4]
#define   GME_DRVP_IO_MUX_CTRL_7_1_INU_DEFS_BOOT0     (1)                   // snsr0_parif_p[5]
#define   GME_DRVP_IO_MUX_CTRL_7_2_INU_DEFS_BOOT0     (1)                   // snsr0_parif_p[6]
#define   GME_DRVP_IO_MUX_CTRL_7_3_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_7_4_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_7_5_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_7_6_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_7_7_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_8_0_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_8_1_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_8_2_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_8_3_INU_DEFS_BOOT0     (1)                   // snsr2_parif_p[2]
#define   GME_DRVP_IO_MUX_CTRL_8_4_INU_DEFS_BOOT0     (1)                   // snsr2_parif_p[3]
#define   GME_DRVP_IO_MUX_CTRL_8_5_INU_DEFS_BOOT0     (1)                   // snsr2_parif_p[4]
#define   GME_DRVP_IO_MUX_CTRL_8_6_INU_DEFS_BOOT0     (1)                   // snsr2_parif_p[5]
#define   GME_DRVP_IO_MUX_CTRL_8_7_INU_DEFS_BOOT0     (1)                   // snsr2_parif_p[6]

#define   GME_DRVP_IO_MUX_CTRL_9_0_INU_DEFS_BOOT0     (1)                   // snsr2_parif_p[1]
#define   GME_DRVP_IO_MUX_CTRL_9_1_INU_DEFS_BOOT0     (1)                   // snsr2_parif_p[0]
#define   GME_DRVP_IO_MUX_CTRL_9_2_INU_DEFS_BOOT0     (1)                   // snsr2_pariif_fvalid
#define   GME_DRVP_IO_MUX_CTRL_9_3_INU_DEFS_BOOT0     (1)                   // snsr2_pariif_lvalid
#define   GME_DRVP_IO_MUX_CTRL_9_4_INU_DEFS_BOOT0     (1)                   // snsr2_pariif_pclk
#define   GME_DRVP_IO_MUX_CTRL_9_5_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_9_6_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_9_7_INU_DEFS_BOOT0     (PIN_MUX_DEFAULT_VAL)


#define   GME_DRVP_IO_MUX_CTRL_0_0_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_0_1_INU_DEFS_BOOT100     (0x1)
#define   GME_DRVP_IO_MUX_CTRL_0_2_INU_DEFS_BOOT100     (0x1)
#define   GME_DRVP_IO_MUX_CTRL_0_3_INU_DEFS_BOOT100     (0x1)
#define   GME_DRVP_IO_MUX_CTRL_0_4_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_0_5_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_0_6_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_0_7_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_1_0_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_1_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_2_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_3_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_4_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_5_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_6_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_7_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_2_0_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_1_INU_DEFS_BOOT100     (0x9)  //GPIO2_rplc - INT3 (gyro)
#define   GME_DRVP_IO_MUX_CTRL_2_2_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_3_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_4_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_5_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_6_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_7_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_3_0_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_3_1_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_3_2_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_3_3_INU_DEFS_BOOT100     (0x8)  //GPIO0 - fisheye strobe
#define   GME_DRVP_IO_MUX_CTRL_3_4_INU_DEFS_BOOT100     (0x8)  //GPIO1 - INT1 (accel)
#define   GME_DRVP_IO_MUX_CTRL_3_5_INU_DEFS_BOOT100     (0xC)  //GPIO2_rplc - INT3 (gyro)
#define   GME_DRVP_IO_MUX_CTRL_3_6_INU_DEFS_BOOT100     (0x3)  //GPIO3 - DRDYM (magn)
#define   GME_DRVP_IO_MUX_CTRL_3_7_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_4_0_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_1_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_2_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_3_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_4_INU_DEFS_BOOT100     (0x8)  //GPIO9 - AR130 reset
#define   GME_DRVP_IO_MUX_CTRL_4_5_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_6_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_7_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_5_0_INU_DEFS_BOOT100     (0x1)                   // UART1
#define   GME_DRVP_IO_MUX_CTRL_5_1_INU_DEFS_BOOT100     (0x1)                   // snsr1_parif_p[0]
#define   GME_DRVP_IO_MUX_CTRL_5_2_INU_DEFS_BOOT100     (0x1)                   // snsr1_parif_p[1]
#define   GME_DRVP_IO_MUX_CTRL_5_3_INU_DEFS_BOOT100     (0x1)                   // snsr1_parif_p[2]
#define   GME_DRVP_IO_MUX_CTRL_5_4_INU_DEFS_BOOT100     (0x1)                   // snsr1_parif_p[3]
#define   GME_DRVP_IO_MUX_CTRL_5_5_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)   // snsr1_parif_p[4]
#define   GME_DRVP_IO_MUX_CTRL_5_6_INU_DEFS_BOOT100     (0x1)                   // snsr1_parif_p[5]
#define   GME_DRVP_IO_MUX_CTRL_5_7_INU_DEFS_BOOT100     (0x1)                   // snsr1_parif_p[6]

#define   GME_DRVP_IO_MUX_CTRL_6_0_INU_DEFS_BOOT100     (0x1)                   // snsr1_parif_p[7]
#define   GME_DRVP_IO_MUX_CTRL_6_1_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_6_2_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_6_3_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_6_4_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_6_5_INU_DEFS_BOOT100     (0x1)                   // snsr0_parif_p[1]
#define   GME_DRVP_IO_MUX_CTRL_6_6_INU_DEFS_BOOT100     (0x1)                   // snsr0_parif_p[2]
#define   GME_DRVP_IO_MUX_CTRL_6_7_INU_DEFS_BOOT100     (0x1)                   // snsr0_parif_p[3]

#define   GME_DRVP_IO_MUX_CTRL_7_0_INU_DEFS_BOOT100     (1)                   // snsr0_parif_p[4]
#define   GME_DRVP_IO_MUX_CTRL_7_1_INU_DEFS_BOOT100     (1)                   // snsr0_parif_p[5]
#define   GME_DRVP_IO_MUX_CTRL_7_2_INU_DEFS_BOOT100     (1)                   // snsr0_parif_p[6]
#define   GME_DRVP_IO_MUX_CTRL_7_3_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_7_4_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_7_5_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_7_6_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_7_7_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_8_0_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_8_1_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_8_2_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_8_3_INU_DEFS_BOOT100     (1)                   // snsr2_parif_p[2]
#define   GME_DRVP_IO_MUX_CTRL_8_4_INU_DEFS_BOOT100     (1)                   // snsr2_parif_p[3]
#define   GME_DRVP_IO_MUX_CTRL_8_5_INU_DEFS_BOOT100     (1)                   // snsr2_parif_p[4]
#define   GME_DRVP_IO_MUX_CTRL_8_6_INU_DEFS_BOOT100     (1)                   // snsr2_parif_p[5]
#define   GME_DRVP_IO_MUX_CTRL_8_7_INU_DEFS_BOOT100     (1)                   // snsr2_parif_p[6]

#define   GME_DRVP_IO_MUX_CTRL_9_0_INU_DEFS_BOOT100     (1)                   // snsr2_parif_p[1]
#define   GME_DRVP_IO_MUX_CTRL_9_1_INU_DEFS_BOOT100     (1)                   // snsr2_parif_p[0]
#define   GME_DRVP_IO_MUX_CTRL_9_2_INU_DEFS_BOOT100     (1)                   // snsr2_pariif_fvalid
#define   GME_DRVP_IO_MUX_CTRL_9_3_INU_DEFS_BOOT100     (1)                   // snsr2_pariif_lvalid
#define   GME_DRVP_IO_MUX_CTRL_9_4_INU_DEFS_BOOT100     (1)                   // snsr2_pariif_pclk
#define   GME_DRVP_IO_MUX_CTRL_9_5_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_9_6_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_9_7_INU_DEFS_BOOT100     (PIN_MUX_DEFAULT_VAL)



#define   GME_DRVP_IO_MUX_CTRL_0_0_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_0_1_INU_DEFS_BOOT111     (0x1)
#define   GME_DRVP_IO_MUX_CTRL_0_2_INU_DEFS_BOOT111     (0x1)
#define   GME_DRVP_IO_MUX_CTRL_0_3_INU_DEFS_BOOT111     (0x1)
#define   GME_DRVP_IO_MUX_CTRL_0_4_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_0_5_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_0_6_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_0_7_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_1_0_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_1_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_2_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_3_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_4_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_5_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_6_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_7_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_2_0_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_1_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_2_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_3_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_4_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_5_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_6_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_7_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_3_0_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_3_1_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_3_2_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_3_3_INU_DEFS_BOOT111     (0x8)  //GPIO0 - fisheye strobe
#define   GME_DRVP_IO_MUX_CTRL_3_4_INU_DEFS_BOOT111     (0x8)  //GPIO1 - INT1 (accel)
#define   GME_DRVP_IO_MUX_CTRL_3_5_INU_DEFS_BOOT111     (0xB)  //GPIO2 - INT3 (gyro)
#define   GME_DRVP_IO_MUX_CTRL_3_6_INU_DEFS_BOOT111     (0x3)  //GPIO3 - DRDYM (magn)
#define   GME_DRVP_IO_MUX_CTRL_3_7_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_4_0_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_1_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_2_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_3_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_4_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_5_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_6_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_7_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_5_0_INU_DEFS_BOOT111     (0x1)                   // UART1
#define   GME_DRVP_IO_MUX_CTRL_5_1_INU_DEFS_BOOT111     (0x1)                   // snsr1_parif_p[0]
#define   GME_DRVP_IO_MUX_CTRL_5_2_INU_DEFS_BOOT111     (0x1)                   // snsr1_parif_p[1]
#define   GME_DRVP_IO_MUX_CTRL_5_3_INU_DEFS_BOOT111     (0x1)                   // snsr1_parif_p[2]
#define   GME_DRVP_IO_MUX_CTRL_5_4_INU_DEFS_BOOT111     (0x1)                   // snsr1_parif_p[3]
#define   GME_DRVP_IO_MUX_CTRL_5_5_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)   // snsr1_parif_p[4]
#define   GME_DRVP_IO_MUX_CTRL_5_6_INU_DEFS_BOOT111     (0x1)                   // snsr1_parif_p[5]
#define   GME_DRVP_IO_MUX_CTRL_5_7_INU_DEFS_BOOT111     (0x1)                   // snsr1_parif_p[6]

#define   GME_DRVP_IO_MUX_CTRL_6_0_INU_DEFS_BOOT111     (0x1)                   // snsr1_parif_p[7]
#define   GME_DRVP_IO_MUX_CTRL_6_1_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_6_2_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_6_3_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_6_4_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_6_5_INU_DEFS_BOOT111     (0x1)                   // snsr0_parif_p[1]
#define   GME_DRVP_IO_MUX_CTRL_6_6_INU_DEFS_BOOT111     (0x1)                   // snsr0_parif_p[2]
#define   GME_DRVP_IO_MUX_CTRL_6_7_INU_DEFS_BOOT111     (0x1)                   // snsr0_parif_p[3]

#define   GME_DRVP_IO_MUX_CTRL_7_0_INU_DEFS_BOOT111     (1)                   // snsr0_parif_p[4]
#define   GME_DRVP_IO_MUX_CTRL_7_1_INU_DEFS_BOOT111     (1)                   // snsr0_parif_p[5]
#define   GME_DRVP_IO_MUX_CTRL_7_2_INU_DEFS_BOOT111     (1)                   // snsr0_parif_p[6]
#define   GME_DRVP_IO_MUX_CTRL_7_3_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_7_4_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_7_5_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_7_6_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_7_7_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_8_0_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_8_1_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_8_2_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_8_3_INU_DEFS_BOOT111     (1)                   // snsr2_parif_p[2]
#define   GME_DRVP_IO_MUX_CTRL_8_4_INU_DEFS_BOOT111     (1)                   // snsr2_parif_p[3]
#define   GME_DRVP_IO_MUX_CTRL_8_5_INU_DEFS_BOOT111     (1)                   // snsr2_parif_p[4]
#define   GME_DRVP_IO_MUX_CTRL_8_6_INU_DEFS_BOOT111     (1)                   // snsr2_parif_p[5]
#define   GME_DRVP_IO_MUX_CTRL_8_7_INU_DEFS_BOOT111     (1)                   // snsr2_parif_p[6]

#define   GME_DRVP_IO_MUX_CTRL_9_0_INU_DEFS_BOOT111     (1)                   // snsr2_parif_p[1]
#define   GME_DRVP_IO_MUX_CTRL_9_1_INU_DEFS_BOOT111     (1)                   // snsr2_parif_p[0]
#define   GME_DRVP_IO_MUX_CTRL_9_2_INU_DEFS_BOOT111     (1)                   // snsr2_pariif_fvalid
#define   GME_DRVP_IO_MUX_CTRL_9_3_INU_DEFS_BOOT111     (1)                   // snsr2_pariif_lvalid
#define   GME_DRVP_IO_MUX_CTRL_9_4_INU_DEFS_BOOT111     (1)                   // snsr2_pariif_pclk
#define   GME_DRVP_IO_MUX_CTRL_9_5_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_9_6_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_9_7_INU_DEFS_BOOT111     (PIN_MUX_DEFAULT_VAL)



#define   GME_DRVP_IO_MUX_CTRL_0_0_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_0_1_INU_DEFS_BOOT200     (0x1)                    // GIO13
#define   GME_DRVP_IO_MUX_CTRL_0_2_INU_DEFS_BOOT200     (0x1)                    // GIO14
#define   GME_DRVP_IO_MUX_CTRL_0_3_INU_DEFS_BOOT200     (0x1)                    // GIO15
#define   GME_DRVP_IO_MUX_CTRL_0_4_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_0_5_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_0_6_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_0_7_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_1_0_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_1_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_2_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_3_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_4_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_5_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_6_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_7_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_2_0_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_1_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_2_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_3_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_4_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_5_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_6_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_7_INU_DEFS_BOOT200     (0xE) //GIO4_rplca for magnotometer interrupt

#define   GME_DRVP_IO_MUX_CTRL_3_0_INU_DEFS_BOOT200     (0x4)
#define   GME_DRVP_IO_MUX_CTRL_3_1_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_3_2_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_3_3_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_3_4_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_3_5_INU_DEFS_BOOT200     (0x3)                    // GIO2
#define   GME_DRVP_IO_MUX_CTRL_3_6_INU_DEFS_BOOT200     (0x3)                    // GIO3
#define   GME_DRVP_IO_MUX_CTRL_3_7_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_4_0_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_1_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_2_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_3_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_4_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_5_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_6_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_7_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_5_0_INU_DEFS_BOOT200     (0x1)                    // UART1
#define   GME_DRVP_IO_MUX_CTRL_5_1_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)    
#define   GME_DRVP_IO_MUX_CTRL_5_2_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)    
#define   GME_DRVP_IO_MUX_CTRL_5_3_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)    
#define   GME_DRVP_IO_MUX_CTRL_5_4_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)    
#define   GME_DRVP_IO_MUX_CTRL_5_5_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)   
#define   GME_DRVP_IO_MUX_CTRL_5_6_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)    
#define   GME_DRVP_IO_MUX_CTRL_5_7_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)    

#define   GME_DRVP_IO_MUX_CTRL_6_0_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)    
#define   GME_DRVP_IO_MUX_CTRL_6_1_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_6_2_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_6_3_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_6_4_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_6_5_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)    
#define   GME_DRVP_IO_MUX_CTRL_6_6_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)    
#define   GME_DRVP_IO_MUX_CTRL_6_7_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)    

#define   GME_DRVP_IO_MUX_CTRL_7_0_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)    
#define   GME_DRVP_IO_MUX_CTRL_7_1_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)    
#define   GME_DRVP_IO_MUX_CTRL_7_2_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)    
#define   GME_DRVP_IO_MUX_CTRL_7_3_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_7_4_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_7_5_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_7_6_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_7_7_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_8_0_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_8_1_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_8_2_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_8_3_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)    
#define   GME_DRVP_IO_MUX_CTRL_8_4_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)    
#define   GME_DRVP_IO_MUX_CTRL_8_5_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)    
#define   GME_DRVP_IO_MUX_CTRL_8_6_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)    
#define   GME_DRVP_IO_MUX_CTRL_8_7_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)    

#define   GME_DRVP_IO_MUX_CTRL_9_0_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)    
#define   GME_DRVP_IO_MUX_CTRL_9_1_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)    
#define   GME_DRVP_IO_MUX_CTRL_9_2_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)    
#define   GME_DRVP_IO_MUX_CTRL_9_3_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)    
#define   GME_DRVP_IO_MUX_CTRL_9_4_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)    
#define   GME_DRVP_IO_MUX_CTRL_9_5_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_9_6_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_9_7_INU_DEFS_BOOT200     (PIN_MUX_DEFAULT_VAL)






#define   GME_DRVP_IO_MUX_CTRL_4_6_INU_DEFS_BOOT300     (0)                   // gio_10


#define   GME_DRVP_IO_MUX_CTRL_0_0_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_0_1_INU_DEFS_BOOT20     (0x1)
#define   GME_DRVP_IO_MUX_CTRL_0_2_INU_DEFS_BOOT20     (0x1)
#define   GME_DRVP_IO_MUX_CTRL_0_3_INU_DEFS_BOOT20     (0x1)
#define   GME_DRVP_IO_MUX_CTRL_0_4_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_0_5_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_0_6_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_0_7_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_1_0_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_1_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_2_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_3_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_4_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_5_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_6_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_7_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_2_0_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_1_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_2_INU_DEFS_BOOT20     (1)
#define   GME_DRVP_IO_MUX_CTRL_2_3_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_4_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_5_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_6_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_7_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_3_0_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_3_1_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_3_2_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_3_3_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_3_4_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_3_5_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_3_6_INU_DEFS_BOOT20     (0x3)                      // GPIO3
#define   GME_DRVP_IO_MUX_CTRL_3_7_INU_DEFS_BOOT20     (0x3)

#define   GME_DRVP_IO_MUX_CTRL_4_0_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_1_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_2_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_3_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_4_INU_DEFS_BOOT20     (0x8)                   // GPIO9
#define   GME_DRVP_IO_MUX_CTRL_4_5_INU_DEFS_BOOT20     (0x8)                   // GPIO7
#define   GME_DRVP_IO_MUX_CTRL_4_6_INU_DEFS_BOOT20     (0x8)                   // GPIO10
#define   GME_DRVP_IO_MUX_CTRL_4_7_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_5_0_INU_DEFS_BOOT20     (0x1)                   // UART1
#define   GME_DRVP_IO_MUX_CTRL_5_1_INU_DEFS_BOOT20     (0x1)                   // snsr1_parif_p[0]
#define   GME_DRVP_IO_MUX_CTRL_5_2_INU_DEFS_BOOT20     (0x1)                   // snsr1_parif_p[1]
#define   GME_DRVP_IO_MUX_CTRL_5_3_INU_DEFS_BOOT20     (0x1)                   // snsr1_parif_p[2]
#define   GME_DRVP_IO_MUX_CTRL_5_4_INU_DEFS_BOOT20     (0x1)                   // snsr1_parif_p[3]
#define   GME_DRVP_IO_MUX_CTRL_5_5_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)   // snsr1_parif_p[4]
#define   GME_DRVP_IO_MUX_CTRL_5_6_INU_DEFS_BOOT20     (0x1)                   // snsr1_parif_p[5]
#define   GME_DRVP_IO_MUX_CTRL_5_7_INU_DEFS_BOOT20     (0x1)                   // snsr1_parif_p[6]

#define   GME_DRVP_IO_MUX_CTRL_6_0_INU_DEFS_BOOT20     (0x1)                   // snsr1_parif_p[7]
#define   GME_DRVP_IO_MUX_CTRL_6_1_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_6_2_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_6_3_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_6_4_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_6_5_INU_DEFS_BOOT20     (0x1)                   // snsr0_parif_p[1]
#define   GME_DRVP_IO_MUX_CTRL_6_6_INU_DEFS_BOOT20     (0x1)                   // snsr0_parif_p[2]
#define   GME_DRVP_IO_MUX_CTRL_6_7_INU_DEFS_BOOT20     (0x1)                   // snsr0_parif_p[3]

#define   GME_DRVP_IO_MUX_CTRL_7_0_INU_DEFS_BOOT20     (1)                   // snsr0_parif_p[4]
#define   GME_DRVP_IO_MUX_CTRL_7_1_INU_DEFS_BOOT20     (1)                   // snsr0_parif_p[5]
#define   GME_DRVP_IO_MUX_CTRL_7_2_INU_DEFS_BOOT20     (1)                   // snsr0_parif_p[6]
#define   GME_DRVP_IO_MUX_CTRL_7_3_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_7_4_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_7_5_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_7_6_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_7_7_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_8_0_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_8_1_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_8_2_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_8_3_INU_DEFS_BOOT20     (1)                   // snsr2_parif_p[2]
#define   GME_DRVP_IO_MUX_CTRL_8_4_INU_DEFS_BOOT20     (1)                   // snsr2_parif_p[3]
#define   GME_DRVP_IO_MUX_CTRL_8_5_INU_DEFS_BOOT20     (1)                   // snsr2_parif_p[4]
#define   GME_DRVP_IO_MUX_CTRL_8_6_INU_DEFS_BOOT20     (1)                   // snsr2_parif_p[5]
#define   GME_DRVP_IO_MUX_CTRL_8_7_INU_DEFS_BOOT20     (1)                   // snsr2_parif_p[6]

#define   GME_DRVP_IO_MUX_CTRL_9_0_INU_DEFS_BOOT20     (1)                   // snsr2_parif_p[1]
#define   GME_DRVP_IO_MUX_CTRL_9_1_INU_DEFS_BOOT20     (1)                   // snsr2_parif_p[0]
#define   GME_DRVP_IO_MUX_CTRL_9_2_INU_DEFS_BOOT20     (1)                   // snsr2_pariif_fvalid
#define   GME_DRVP_IO_MUX_CTRL_9_3_INU_DEFS_BOOT20     (1)                   // snsr2_pariif_lvalid
#define   GME_DRVP_IO_MUX_CTRL_9_4_INU_DEFS_BOOT20     (1)                   // snsr2_pariif_pclk
#define   GME_DRVP_IO_MUX_CTRL_9_5_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_9_6_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_9_7_INU_DEFS_BOOT20     (PIN_MUX_DEFAULT_VAL)


#define   GME_DRVP_IO_MUX_CTRL_0_0_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_0_1_INU_DEFS_BOOT40     (0x1)
#define   GME_DRVP_IO_MUX_CTRL_0_2_INU_DEFS_BOOT40     (0x1)
#define   GME_DRVP_IO_MUX_CTRL_0_3_INU_DEFS_BOOT40     (0x1)
#define   GME_DRVP_IO_MUX_CTRL_0_4_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_0_5_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_0_6_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_0_7_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_1_0_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_1_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_2_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_3_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_4_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_5_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_6_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_7_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_2_0_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_1_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_2_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_3_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_4_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_5_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_6_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_7_INU_DEFS_BOOT40     (0xE)  //GPIO4_rplc for FSIN_CV

#define   GME_DRVP_IO_MUX_CTRL_3_0_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_3_1_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_3_2_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_3_3_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_3_4_INU_DEFS_BOOT40     (0x8)  //GPIO1 - INT1 (bmi160)
#define   GME_DRVP_IO_MUX_CTRL_3_5_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_3_6_INU_DEFS_BOOT40     (0x3)  //GPIO3 - CVR strobe
#define   GME_DRVP_IO_MUX_CTRL_3_7_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_4_0_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_1_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_2_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_3_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_4_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_5_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_6_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_7_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_5_0_INU_DEFS_BOOT40     (0x1)                   // UART1
#define   GME_DRVP_IO_MUX_CTRL_5_1_INU_DEFS_BOOT40     (0x1)                   // snsr1_parif_p[0]
#define   GME_DRVP_IO_MUX_CTRL_5_2_INU_DEFS_BOOT40     (0x1)                   // snsr1_parif_p[1]
#define   GME_DRVP_IO_MUX_CTRL_5_3_INU_DEFS_BOOT40     (0x1)                   // snsr1_parif_p[2]
#define   GME_DRVP_IO_MUX_CTRL_5_4_INU_DEFS_BOOT40     (0x1)                   // snsr1_parif_p[3]
#define   GME_DRVP_IO_MUX_CTRL_5_5_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)   // snsr1_parif_p[4]
#define   GME_DRVP_IO_MUX_CTRL_5_6_INU_DEFS_BOOT40     (0x1)                   // snsr1_parif_p[5]
#define   GME_DRVP_IO_MUX_CTRL_5_7_INU_DEFS_BOOT40     (0x1)                   // snsr1_parif_p[6]

#define   GME_DRVP_IO_MUX_CTRL_6_0_INU_DEFS_BOOT40     (0x1)                   // snsr1_parif_p[7]
#define   GME_DRVP_IO_MUX_CTRL_6_1_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_6_2_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_6_3_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_6_4_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_6_5_INU_DEFS_BOOT40     (0x1)                   // snsr0_parif_p[1]
#define   GME_DRVP_IO_MUX_CTRL_6_6_INU_DEFS_BOOT40     (0x1)                   // snsr0_parif_p[2]
#define   GME_DRVP_IO_MUX_CTRL_6_7_INU_DEFS_BOOT40     (0x1)                   // snsr0_parif_p[3]

#define   GME_DRVP_IO_MUX_CTRL_7_0_INU_DEFS_BOOT40     (1)                   // snsr0_parif_p[4]
#define   GME_DRVP_IO_MUX_CTRL_7_1_INU_DEFS_BOOT40     (1)                   // snsr0_parif_p[5]
#define   GME_DRVP_IO_MUX_CTRL_7_2_INU_DEFS_BOOT40     (1)                   // snsr0_parif_p[6]
#define   GME_DRVP_IO_MUX_CTRL_7_3_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_7_4_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_7_5_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_7_6_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_7_7_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_8_0_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_8_1_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_8_2_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_8_3_INU_DEFS_BOOT40     (1)                   // snsr2_parif_p[2]
#define   GME_DRVP_IO_MUX_CTRL_8_4_INU_DEFS_BOOT40     (1)                   // snsr2_parif_p[3]
#define   GME_DRVP_IO_MUX_CTRL_8_5_INU_DEFS_BOOT40     (1)                   // snsr2_parif_p[4]
#define   GME_DRVP_IO_MUX_CTRL_8_6_INU_DEFS_BOOT40     (1)                   // snsr2_parif_p[5]
#define   GME_DRVP_IO_MUX_CTRL_8_7_INU_DEFS_BOOT40     (1)                   // snsr2_parif_p[6]

#define   GME_DRVP_IO_MUX_CTRL_9_0_INU_DEFS_BOOT40     (1)                   // snsr2_parif_p[1]
#define   GME_DRVP_IO_MUX_CTRL_9_1_INU_DEFS_BOOT40     (1)                   // snsr2_parif_p[0]
#define   GME_DRVP_IO_MUX_CTRL_9_2_INU_DEFS_BOOT40     (1)                   // snsr2_pariif_fvalid
#define   GME_DRVP_IO_MUX_CTRL_9_3_INU_DEFS_BOOT40     (1)                   // snsr2_pariif_lvalid
#define   GME_DRVP_IO_MUX_CTRL_9_4_INU_DEFS_BOOT40     (1)                   // snsr2_pariif_pclk
#define   GME_DRVP_IO_MUX_CTRL_9_5_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_9_6_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_9_7_INU_DEFS_BOOT40     (PIN_MUX_DEFAULT_VAL)


#define   GME_DRVP_IO_MUX_CTRL_0_0_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_0_1_INU_DEFS_BOOT120     (0x1)
#define   GME_DRVP_IO_MUX_CTRL_0_2_INU_DEFS_BOOT120     (0x1)
#define   GME_DRVP_IO_MUX_CTRL_0_3_INU_DEFS_BOOT120     (0x1)
#define   GME_DRVP_IO_MUX_CTRL_0_4_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_0_5_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_0_6_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_0_7_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_1_0_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_1_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_2_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_3_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_4_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_5_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_6_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_7_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_2_0_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_1_INU_DEFS_BOOT120     (0x9) //GPIO2_rplc
#define   GME_DRVP_IO_MUX_CTRL_2_2_INU_DEFS_BOOT120     (0x1) //UART0 - not relevant anymore should be removed
#define   GME_DRVP_IO_MUX_CTRL_2_3_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_4_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_5_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_6_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_7_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_3_0_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_3_1_INU_DEFS_BOOT120     (0xC) //GPIO6_rplca
#define   GME_DRVP_IO_MUX_CTRL_3_2_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_3_3_INU_DEFS_BOOT120     (0x8) //GPIO 0
#define   GME_DRVP_IO_MUX_CTRL_3_4_INU_DEFS_BOOT120     (0x8) //GPIO 1
#define   GME_DRVP_IO_MUX_CTRL_3_5_INU_DEFS_BOOT120     (0xC) //GPIO2_rplc
#define   GME_DRVP_IO_MUX_CTRL_3_6_INU_DEFS_BOOT120     (0x3) //GPIO3 - CV strobe
#define   GME_DRVP_IO_MUX_CTRL_3_7_INU_DEFS_BOOT120     (0x3)

#define   GME_DRVP_IO_MUX_CTRL_4_0_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_1_INU_DEFS_BOOT120     (0xA) //spi_cs1
#define   GME_DRVP_IO_MUX_CTRL_4_2_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_3_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_4_INU_DEFS_BOOT120     (0x8) //GPIO9 - AR130 reset
#define   GME_DRVP_IO_MUX_CTRL_4_5_INU_DEFS_BOOT120     (0x8) //GPIO7
#define   GME_DRVP_IO_MUX_CTRL_4_6_INU_DEFS_BOOT120     (0x1) //GPIO11
#define   GME_DRVP_IO_MUX_CTRL_4_7_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_5_0_INU_DEFS_BOOT120     (0x1)                   // UART1
#define   GME_DRVP_IO_MUX_CTRL_5_1_INU_DEFS_BOOT120     (0x1)                   // snsr1_parif_p[0]
#define   GME_DRVP_IO_MUX_CTRL_5_2_INU_DEFS_BOOT120     (0x1)                   // snsr1_parif_p[1]
#define   GME_DRVP_IO_MUX_CTRL_5_3_INU_DEFS_BOOT120     (0x1)                   // snsr1_parif_p[2]
#define   GME_DRVP_IO_MUX_CTRL_5_4_INU_DEFS_BOOT120     (0x1)                   // snsr1_parif_p[3]
#define   GME_DRVP_IO_MUX_CTRL_5_5_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)   // snsr1_parif_p[4]
#define   GME_DRVP_IO_MUX_CTRL_5_6_INU_DEFS_BOOT120     (0x1)                   // snsr1_parif_p[5]
#define   GME_DRVP_IO_MUX_CTRL_5_7_INU_DEFS_BOOT120     (0x1)                   // snsr1_parif_p[6]

#define   GME_DRVP_IO_MUX_CTRL_6_0_INU_DEFS_BOOT120     (0x1)                   // snsr1_parif_p[7]
#define   GME_DRVP_IO_MUX_CTRL_6_1_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_6_2_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_6_3_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_6_4_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_6_5_INU_DEFS_BOOT120     (0x1)                   // snsr0_parif_p[1]
#define   GME_DRVP_IO_MUX_CTRL_6_6_INU_DEFS_BOOT120     (0x1)                   // snsr0_parif_p[2]
#define   GME_DRVP_IO_MUX_CTRL_6_7_INU_DEFS_BOOT120     (0x1)                   // snsr0_parif_p[3]

#define   GME_DRVP_IO_MUX_CTRL_7_0_INU_DEFS_BOOT120     (1)                   // snsr0_parif_p[4]
#define   GME_DRVP_IO_MUX_CTRL_7_1_INU_DEFS_BOOT120     (1)                   // snsr0_parif_p[5]
#define   GME_DRVP_IO_MUX_CTRL_7_2_INU_DEFS_BOOT120     (1)                   // snsr0_parif_p[6]
#define   GME_DRVP_IO_MUX_CTRL_7_3_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_7_4_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_7_5_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_7_6_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_7_7_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_8_0_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_8_1_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_8_2_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_8_3_INU_DEFS_BOOT120     (1)                   // snsr2_parif_p[2]
#define   GME_DRVP_IO_MUX_CTRL_8_4_INU_DEFS_BOOT120     (1)                   // snsr2_parif_p[3]
#define   GME_DRVP_IO_MUX_CTRL_8_5_INU_DEFS_BOOT120     (1)                   // snsr2_parif_p[4]
#define   GME_DRVP_IO_MUX_CTRL_8_6_INU_DEFS_BOOT120     (1)                   // snsr2_parif_p[5]
#define   GME_DRVP_IO_MUX_CTRL_8_7_INU_DEFS_BOOT120     (1)                   // snsr2_parif_p[6]

#define   GME_DRVP_IO_MUX_CTRL_9_0_INU_DEFS_BOOT120     (1)                   // snsr2_parif_p[1]
#define   GME_DRVP_IO_MUX_CTRL_9_1_INU_DEFS_BOOT120     (1)                   // snsr2_parif_p[0]
#define   GME_DRVP_IO_MUX_CTRL_9_2_INU_DEFS_BOOT120     (1)                   // snsr2_pariif_fvalid
#define   GME_DRVP_IO_MUX_CTRL_9_3_INU_DEFS_BOOT120     (1)                   // snsr2_pariif_lvalid
#define   GME_DRVP_IO_MUX_CTRL_9_4_INU_DEFS_BOOT120     (1)                   // snsr2_pariif_pclk
#define   GME_DRVP_IO_MUX_CTRL_9_5_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_9_6_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_9_7_INU_DEFS_BOOT120     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_0_0_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_0_1_INU_DEFS_BOOT400     (0x1)
#define   GME_DRVP_IO_MUX_CTRL_0_2_INU_DEFS_BOOT400     (0x1)
#define   GME_DRVP_IO_MUX_CTRL_0_3_INU_DEFS_BOOT400     (0x1)
#define   GME_DRVP_IO_MUX_CTRL_0_4_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_0_5_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_0_6_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_0_7_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_1_0_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_1_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_2_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_3_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_4_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_5_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_6_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_1_7_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_2_0_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_1_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_2_INU_DEFS_BOOT400     (1)
#define   GME_DRVP_IO_MUX_CTRL_2_3_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_4_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_5_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_6_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_2_7_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_3_0_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_3_1_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_3_2_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_3_3_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_3_4_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_3_5_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_3_6_INU_DEFS_BOOT400     (0x3)                      // GPIO3
#define   GME_DRVP_IO_MUX_CTRL_3_7_INU_DEFS_BOOT400     (0x3)

#define   GME_DRVP_IO_MUX_CTRL_4_0_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_1_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_2_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_3_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_4_4_INU_DEFS_BOOT400     (0x8)                   // GPIO9
#define   GME_DRVP_IO_MUX_CTRL_4_5_INU_DEFS_BOOT400     (0x8)                   // GPIO7
#define   GME_DRVP_IO_MUX_CTRL_4_6_INU_DEFS_BOOT400     (0x8)                   // GPIO10
#define   GME_DRVP_IO_MUX_CTRL_4_7_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_5_0_INU_DEFS_BOOT400     (0x1)                   // UART1
#define   GME_DRVP_IO_MUX_CTRL_5_1_INU_DEFS_BOOT400     (0x1)                   // snsr1_parif_p[0]
#define   GME_DRVP_IO_MUX_CTRL_5_2_INU_DEFS_BOOT400     (0x1)                   // snsr1_parif_p[1]
#define   GME_DRVP_IO_MUX_CTRL_5_3_INU_DEFS_BOOT400     (0x1)                   // snsr1_parif_p[2]
#define   GME_DRVP_IO_MUX_CTRL_5_4_INU_DEFS_BOOT400     (0x1)                   // snsr1_parif_p[3]
#define   GME_DRVP_IO_MUX_CTRL_5_5_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)   // snsr1_parif_p[4]
#define   GME_DRVP_IO_MUX_CTRL_5_6_INU_DEFS_BOOT400     (0x1)                   // snsr1_parif_p[5]
#define   GME_DRVP_IO_MUX_CTRL_5_7_INU_DEFS_BOOT400     (0x1)                   // snsr1_parif_p[6]

#define   GME_DRVP_IO_MUX_CTRL_6_0_INU_DEFS_BOOT400     (0x1)                   // snsr1_parif_p[7]
#define   GME_DRVP_IO_MUX_CTRL_6_1_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_6_2_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_6_3_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_6_4_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_6_5_INU_DEFS_BOOT400     (0x1)                   // snsr0_parif_p[1]
#define   GME_DRVP_IO_MUX_CTRL_6_6_INU_DEFS_BOOT400     (0x1)                   // snsr0_parif_p[2]
#define   GME_DRVP_IO_MUX_CTRL_6_7_INU_DEFS_BOOT400     (0x1)                   // snsr0_parif_p[3]

#define   GME_DRVP_IO_MUX_CTRL_7_0_INU_DEFS_BOOT400     (1)                   // snsr0_parif_p[4]
#define   GME_DRVP_IO_MUX_CTRL_7_1_INU_DEFS_BOOT400     (1)                   // snsr0_parif_p[5]
#define   GME_DRVP_IO_MUX_CTRL_7_2_INU_DEFS_BOOT400     (1)                   // snsr0_parif_p[6]
#define   GME_DRVP_IO_MUX_CTRL_7_3_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_7_4_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_7_5_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_7_6_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_7_7_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)

#define   GME_DRVP_IO_MUX_CTRL_8_0_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_8_1_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_8_2_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_8_3_INU_DEFS_BOOT400     (1)                   // snsr2_parif_p[2]
#define   GME_DRVP_IO_MUX_CTRL_8_4_INU_DEFS_BOOT400     (1)                   // snsr2_parif_p[3]
#define   GME_DRVP_IO_MUX_CTRL_8_5_INU_DEFS_BOOT400     (1)                   // snsr2_parif_p[4]
#define   GME_DRVP_IO_MUX_CTRL_8_6_INU_DEFS_BOOT400     (1)                   // snsr2_parif_p[5]
#define   GME_DRVP_IO_MUX_CTRL_8_7_INU_DEFS_BOOT400     (1)                   // snsr2_parif_p[6]

#define   GME_DRVP_IO_MUX_CTRL_9_0_INU_DEFS_BOOT400     (1)                   // snsr2_parif_p[1]
#define   GME_DRVP_IO_MUX_CTRL_9_1_INU_DEFS_BOOT400     (1)                   // snsr2_parif_p[0]
#define   GME_DRVP_IO_MUX_CTRL_9_2_INU_DEFS_BOOT400     (1)                   // snsr2_pariif_fvalid
#define   GME_DRVP_IO_MUX_CTRL_9_3_INU_DEFS_BOOT400     (1)                   // snsr2_pariif_lvalid
#define   GME_DRVP_IO_MUX_CTRL_9_4_INU_DEFS_BOOT400     (1)                   // snsr2_pariif_pclk
#define   GME_DRVP_IO_MUX_CTRL_9_5_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_9_6_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)
#define   GME_DRVP_IO_MUX_CTRL_9_7_INU_DEFS_BOOT400     (PIN_MUX_DEFAULT_VAL)



#ifdef __cplusplus
}
#endif


#endif 



