# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do hhw1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/kuo/Documents/hhw1 {C:/Users/kuo/Documents/hhw1/counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:02 on Apr 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kuo/Documents/hhw1" C:/Users/kuo/Documents/hhw1/counter.v 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 16:04:02 on Apr 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/kuo/Documents/hhw1 {C:/Users/kuo/Documents/hhw1/hw1_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:02 on Apr 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kuo/Documents/hhw1" C:/Users/kuo/Documents/hhw1/hw1_tb.v 
# -- Compiling module hw1_tb
# 
# Top level modules:
# 	hw1_tb
# End time: 16:04:02 on Apr 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  hw1_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" hw1_tb 
# Start time: 16:04:03 on Apr 10,2018
# Loading work.hw1_tb
# Loading work.counter
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# time=  0 reset_n=0 pulse=0 cnt_value=    0
# time= 30 reset_n=1 pulse=0 cnt_value=    0
# time=235 reset_n=1 pulse=1 cnt_value=    0
# time=747 reset_n=1 pulse=0 cnt_value=   25
# time=1092 reset_n=1 pulse=1 cnt_value=   25
# time=1365 reset_n=1 pulse=0 cnt_value=   13
# time=1810 reset_n=1 pulse=1 cnt_value=   13
# time=1983 reset_n=1 pulse=0 cnt_value=    9
# ** Note: $finish    : C:/Users/kuo/Documents/hhw1/hw1_tb.v(33)
#    Time: 2183 ns  Iteration: 0  Instance: /hw1_tb
# 1
# Break in Module hw1_tb at C:/Users/kuo/Documents/hhw1/hw1_tb.v line 33
# End time: 16:04:33 on Apr 10,2018, Elapsed time: 0:00:30
# Errors: 0, Warnings: 0
