module TopModule (
  input clk,
  input reset,
  input w,
  output reg z
);

  // State encoding
  typedef enum logic [2:0] {
    A = 3'b000,
    B = 3'b001,
    C = 3'b010,
    D = 3'b011,
    E = 3'b100,
    F = 3'b101
  } state_t;

  // Registers to hold the current and next states
  state_t current_state, next_state;

  always_ff @(posedge clk or posedge reset) begin
    if (reset) begin
      current_state <= A; // Initialize to state A on reset
    end else begin
      current_state <= next_state;
    end
  end

  // Next state logic and output logic
  always_comb begin
    case (current_state)
      A: begin
        next_state = w ? A : B;
        z = 1'b0; // No specific output for this transition, assume default
      end
      B: begin
        next_state = w ? D : C;
        z = 1'b0; // No specific output for this transition, assume default
      end
      C: begin
        next_state = w ? D : E;
        z = 1'b0; // No specific output for this transition, assume default
      end
      D: begin
        next_state = w ? A : F;
        z = 1'b0; // No specific output for this transition, assume default
      end
      E: begin
        next_state = w ? D : E;
        z = 1'b0; // No specific output for this transition, assume default
      end
      F: begin
        next_state = w ? D : C;
        z = 1'b0; // No specific output for this transition, assume default
      end
    endcase

    // Default case to handle unexpected states
    if (current_state == 'bx) begin
      next_state = A; // Reset to state A on undefined state
      z = 1'b0;
    end
  end

endmodule