// Seed: 3476075216
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    input wand id_2,
    input wor id_3,
    input supply1 id_4,
    input wire id_5,
    input wor id_6,
    input supply0 id_7,
    input tri1 id_8,
    output supply0 id_9,
    input tri0 id_10,
    output wire id_11,
    input wire id_12,
    input wire id_13,
    input wire id_14,
    input tri0 id_15,
    input wor id_16,
    input tri0 id_17,
    input supply0 id_18,
    input supply1 id_19,
    input supply1 id_20
);
  wire id_22, id_23, id_24, id_25 = 1 && id_10, id_26, id_27 = id_12;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    output wor id_2,
    input wand id_3,
    input uwire id_4,
    input supply0 id_5,
    input wire id_6,
    input tri0 id_7,
    input supply0 id_8,
    output tri1 id_9,
    input supply1 id_10,
    input tri1 id_11,
    input uwire id_12
);
  wire id_14;
  wire id_15;
  wire id_16;
  wire id_17;
  module_0(
      id_6,
      id_11,
      id_3,
      id_5,
      id_1,
      id_5,
      id_8,
      id_12,
      id_8,
      id_9,
      id_4,
      id_9,
      id_10,
      id_0,
      id_1,
      id_12,
      id_3,
      id_7,
      id_5,
      id_4,
      id_12
  ); timeunit 1ps;
  wire id_18;
endmodule
