
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000054  00800100  00000e54  00000ee8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000e54  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000014  00800154  00800154  00000f3c  2**0
                  ALLOC
  3 .debug_aranges 00000040  00000000  00000000  00000f3c  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000259  00000000  00000000  00000f7c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000109a  00000000  00000000  000011d5  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000464  00000000  00000000  0000226f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000e31  00000000  00000000  000026d3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000210  00000000  00000000  00003504  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000003bb  00000000  00000000  00003714  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000008f8  00000000  00000000  00003acf  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000110  00000000  00000000  000043c7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	22 c0       	rjmp	.+68     	; 0x46 <__ctors_end>
   2:	3c c0       	rjmp	.+120    	; 0x7c <__bad_interrupt>
   4:	9b c3       	rjmp	.+1846   	; 0x73c <__vector_2>
   6:	3a c0       	rjmp	.+116    	; 0x7c <__bad_interrupt>
   8:	39 c0       	rjmp	.+114    	; 0x7c <__bad_interrupt>
   a:	38 c0       	rjmp	.+112    	; 0x7c <__bad_interrupt>
   c:	37 c0       	rjmp	.+110    	; 0x7c <__bad_interrupt>
   e:	36 c0       	rjmp	.+108    	; 0x7c <__bad_interrupt>
  10:	35 c0       	rjmp	.+106    	; 0x7c <__bad_interrupt>
  12:	34 c0       	rjmp	.+104    	; 0x7c <__bad_interrupt>
  14:	33 c0       	rjmp	.+102    	; 0x7c <__bad_interrupt>
  16:	32 c0       	rjmp	.+100    	; 0x7c <__bad_interrupt>
  18:	31 c0       	rjmp	.+98     	; 0x7c <__bad_interrupt>
  1a:	30 c0       	rjmp	.+96     	; 0x7c <__bad_interrupt>
  1c:	2f c0       	rjmp	.+94     	; 0x7c <__bad_interrupt>
  1e:	2e c0       	rjmp	.+92     	; 0x7c <__bad_interrupt>
  20:	2d c0       	rjmp	.+90     	; 0x7c <__bad_interrupt>
  22:	2c c0       	rjmp	.+88     	; 0x7c <__bad_interrupt>
  24:	2b c0       	rjmp	.+86     	; 0x7c <__bad_interrupt>
  26:	2a c0       	rjmp	.+84     	; 0x7c <__bad_interrupt>
  28:	29 c0       	rjmp	.+82     	; 0x7c <__bad_interrupt>
  2a:	28 c0       	rjmp	.+80     	; 0x7c <__bad_interrupt>
  2c:	27 c0       	rjmp	.+78     	; 0x7c <__bad_interrupt>
  2e:	26 c0       	rjmp	.+76     	; 0x7c <__bad_interrupt>
  30:	25 c0       	rjmp	.+74     	; 0x7c <__bad_interrupt>
  32:	24 c0       	rjmp	.+72     	; 0x7c <__bad_interrupt>
  34:	32 c3       	rjmp	.+1636   	; 0x69a <A7139_SetPowerLevel+0x22>
  36:	35 c3       	rjmp	.+1642   	; 0x6a2 <A7139_SetPowerLevel+0x2a>
  38:	38 c3       	rjmp	.+1648   	; 0x6aa <A7139_SetPowerLevel+0x32>
  3a:	3b c3       	rjmp	.+1654   	; 0x6b2 <A7139_SetPowerLevel+0x3a>
  3c:	3e c3       	rjmp	.+1660   	; 0x6ba <A7139_SetPowerLevel+0x42>
  3e:	41 c3       	rjmp	.+1666   	; 0x6c2 <A7139_SetPowerLevel+0x4a>
  40:	44 c3       	rjmp	.+1672   	; 0x6ca <A7139_SetPowerLevel+0x52>
  42:	47 c3       	rjmp	.+1678   	; 0x6d2 <A7139_SetPowerLevel+0x5a>
  44:	4a c3       	rjmp	.+1684   	; 0x6da <A7139_SetPowerLevel+0x62>

00000046 <__ctors_end>:
  46:	11 24       	eor	r1, r1
  48:	1f be       	out	0x3f, r1	; 63
  4a:	cf ef       	ldi	r28, 0xFF	; 255
  4c:	d2 e0       	ldi	r29, 0x02	; 2
  4e:	de bf       	out	0x3e, r29	; 62
  50:	cd bf       	out	0x3d, r28	; 61

00000052 <__do_copy_data>:
  52:	11 e0       	ldi	r17, 0x01	; 1
  54:	a0 e0       	ldi	r26, 0x00	; 0
  56:	b1 e0       	ldi	r27, 0x01	; 1
  58:	e4 e5       	ldi	r30, 0x54	; 84
  5a:	fe e0       	ldi	r31, 0x0E	; 14
  5c:	02 c0       	rjmp	.+4      	; 0x62 <.do_copy_data_start>

0000005e <.do_copy_data_loop>:
  5e:	05 90       	lpm	r0, Z+
  60:	0d 92       	st	X+, r0

00000062 <.do_copy_data_start>:
  62:	a4 35       	cpi	r26, 0x54	; 84
  64:	b1 07       	cpc	r27, r17
  66:	d9 f7       	brne	.-10     	; 0x5e <.do_copy_data_loop>

00000068 <__do_clear_bss>:
  68:	11 e0       	ldi	r17, 0x01	; 1
  6a:	a4 e5       	ldi	r26, 0x54	; 84
  6c:	b1 e0       	ldi	r27, 0x01	; 1
  6e:	01 c0       	rjmp	.+2      	; 0x72 <.do_clear_bss_start>

00000070 <.do_clear_bss_loop>:
  70:	1d 92       	st	X+, r1

00000072 <.do_clear_bss_start>:
  72:	a8 36       	cpi	r26, 0x68	; 104
  74:	b1 07       	cpc	r27, r17
  76:	e1 f7       	brne	.-8      	; 0x70 <.do_clear_bss_loop>
  78:	94 d3       	rcall	.+1832   	; 0x7a2 <main>
  7a:	ea c6       	rjmp	.+3540   	; 0xe50 <_exit>

0000007c <__bad_interrupt>:
  7c:	c1 cf       	rjmp	.-126    	; 0x0 <__vectors>

0000007e <SPIx_WriteByte>:
const Uint16  A7139Config[];

void SPIx_WriteByte(unsigned char src)
{
    unsigned char i;
    SPI_DATA_OUT;
  7e:	20 9a       	sbi	0x04, 0	; 4
  80:	90 e0       	ldi	r25, 0x00	; 0
    for (i = 0; i < 8; i++)
    {
        if (src & 0x80)
  82:	87 ff       	sbrs	r24, 7
  84:	02 c0       	rjmp	.+4      	; 0x8a <SPIx_WriteByte+0xc>
            SPI_DATA_H;
  86:	28 9a       	sbi	0x05, 0	; 5
  88:	01 c0       	rjmp	.+2      	; 0x8c <SPIx_WriteByte+0xe>
        else
            SPI_DATA_L;
  8a:	28 98       	cbi	0x05, 0	; 5
        asm("nop");
  8c:	00 00       	nop
        SPI_SCK_H;
  8e:	29 9a       	sbi	0x05, 1	; 5
        asm("nop");
  90:	00 00       	nop
        SPI_SCK_L;
  92:	29 98       	cbi	0x05, 1	; 5

void SPIx_WriteByte(unsigned char src)
{
    unsigned char i;
    SPI_DATA_OUT;
    for (i = 0; i < 8; i++)
  94:	9f 5f       	subi	r25, 0xFF	; 255
  96:	98 30       	cpi	r25, 0x08	; 8
  98:	11 f0       	breq	.+4      	; 0x9e <SPIx_WriteByte+0x20>
            SPI_DATA_L;
        asm("nop");
        SPI_SCK_H;
        asm("nop");
        SPI_SCK_L;
        src <<= 1;
  9a:	88 0f       	add	r24, r24
  9c:	f2 cf       	rjmp	.-28     	; 0x82 <SPIx_WriteByte+0x4>
  9e:	08 95       	ret

000000a0 <SPIx_ReadByte>:
}

unsigned char SPIx_ReadByte(void)
{
    unsigned char i, tmp=0;
    SPI_DATA_IN;
  a0:	20 98       	cbi	0x04, 0	; 4
  a2:	90 e0       	ldi	r25, 0x00	; 0
  a4:	80 e0       	ldi	r24, 0x00	; 0
    for (i = 0; i < 8; i++)
    {
        if (SPI_DATA_HL)
  a6:	18 9b       	sbis	0x03, 0	; 3
  a8:	03 c0       	rjmp	.+6      	; 0xb0 <SPIx_ReadByte+0x10>
            tmp = (tmp << 1) | 0x01;
  aa:	88 0f       	add	r24, r24
  ac:	81 60       	ori	r24, 0x01	; 1
  ae:	01 c0       	rjmp	.+2      	; 0xb2 <SPIx_ReadByte+0x12>
        else
            tmp = tmp << 1;
  b0:	88 0f       	add	r24, r24
        asm("nop");
  b2:	00 00       	nop
        SPI_SCK_H;
  b4:	29 9a       	sbi	0x05, 1	; 5
        asm("nop");
  b6:	00 00       	nop
        SPI_SCK_L;
  b8:	29 98       	cbi	0x05, 1	; 5

unsigned char SPIx_ReadByte(void)
{
    unsigned char i, tmp=0;
    SPI_DATA_IN;
    for (i = 0; i < 8; i++)
  ba:	9f 5f       	subi	r25, 0xFF	; 255
  bc:	98 30       	cpi	r25, 0x08	; 8
  be:	99 f7       	brne	.-26     	; 0xa6 <SPIx_ReadByte+0x6>
        SPI_SCK_H;
        asm("nop");
        SPI_SCK_L;
    }
    return tmp;
}
  c0:	08 95       	ret

000000c2 <SPIx_WriteWord>:

void SPIx_WriteWord(Uint16 src)
{
    unsigned char i = 0;
    SPI_DATA_OUT;
  c2:	20 9a       	sbi	0x04, 0	; 4
  c4:	20 e0       	ldi	r18, 0x00	; 0
    for (i = 0; i < 16; i++)
    {
        if (src & 0x8000)
  c6:	97 ff       	sbrs	r25, 7
  c8:	02 c0       	rjmp	.+4      	; 0xce <SPIx_WriteWord+0xc>
            SPI_DATA_H;
  ca:	28 9a       	sbi	0x05, 0	; 5
  cc:	01 c0       	rjmp	.+2      	; 0xd0 <SPIx_WriteWord+0xe>
        else
            SPI_DATA_L;
  ce:	28 98       	cbi	0x05, 0	; 5
        SPI_SCK_H;
  d0:	29 9a       	sbi	0x05, 1	; 5
        asm("nop");
  d2:	00 00       	nop
        SPI_SCK_L;
  d4:	29 98       	cbi	0x05, 1	; 5

void SPIx_WriteWord(Uint16 src)
{
    unsigned char i = 0;
    SPI_DATA_OUT;
    for (i = 0; i < 16; i++)
  d6:	2f 5f       	subi	r18, 0xFF	; 255
  d8:	20 31       	cpi	r18, 0x10	; 16
  da:	19 f0       	breq	.+6      	; 0xe2 <SPIx_WriteWord+0x20>
        else
            SPI_DATA_L;
        SPI_SCK_H;
        asm("nop");
        SPI_SCK_L;
        src <<= 1;
  dc:	88 0f       	add	r24, r24
  de:	99 1f       	adc	r25, r25
  e0:	f2 cf       	rjmp	.-28     	; 0xc6 <SPIx_WriteWord+0x4>
  e2:	08 95       	ret

000000e4 <SPIx_ReadWord>:

Uint16 SPIx_ReadWord(void)
{
    unsigned int regVal = 0;
    unsigned char i = 0;
    SPI_DATA_IN;
  e4:	20 98       	cbi	0x04, 0	; 4
  e6:	20 e0       	ldi	r18, 0x00	; 0
  e8:	30 e0       	ldi	r19, 0x00	; 0
  ea:	40 e0       	ldi	r20, 0x00	; 0
  ec:	c9 01       	movw	r24, r18
  ee:	88 0f       	add	r24, r24
  f0:	99 1f       	adc	r25, r25
    for (i = 0; i < 16; i++)
    {
        if (SPI_DATA_HL)
  f2:	18 9b       	sbis	0x03, 0	; 3
  f4:	03 c0       	rjmp	.+6      	; 0xfc <SPIx_ReadWord+0x18>
            regVal = (regVal << 1) | 0x01;
  f6:	9c 01       	movw	r18, r24
  f8:	21 60       	ori	r18, 0x01	; 1
  fa:	01 c0       	rjmp	.+2      	; 0xfe <SPIx_ReadWord+0x1a>
        else
            regVal = regVal << 1;
  fc:	9c 01       	movw	r18, r24
        SPI_SCK_H;
  fe:	29 9a       	sbi	0x05, 1	; 5
        asm("nop");
 100:	00 00       	nop
        SPI_SCK_L;
 102:	29 98       	cbi	0x05, 1	; 5
Uint16 SPIx_ReadWord(void)
{
    unsigned int regVal = 0;
    unsigned char i = 0;
    SPI_DATA_IN;
    for (i = 0; i < 16; i++)
 104:	4f 5f       	subi	r20, 0xFF	; 255
 106:	40 31       	cpi	r20, 0x10	; 16
 108:	89 f7       	brne	.-30     	; 0xec <SPIx_ReadWord+0x8>
        SPI_SCK_H;
        asm("nop");
        SPI_SCK_L;
    }
    return regVal;
}
 10a:	c9 01       	movw	r24, r18
 10c:	08 95       	ret

0000010e <A7139_WriteReg>:

static void A7139_WriteReg(Uint8 regAddr, Uint16 regVal)
{
 10e:	0f 93       	push	r16
 110:	1f 93       	push	r17
 112:	8b 01       	movw	r16, r22
    SPI_SCS_L;
 114:	2a 98       	cbi	0x05, 2	; 5
    regAddr |= CMD_Reg_W;
    SPIx_WriteByte(regAddr);
 116:	b3 df       	rcall	.-154    	; 0x7e <SPIx_WriteByte>
    
    SPIx_WriteWord(regVal);
 118:	c8 01       	movw	r24, r16
 11a:	d3 df       	rcall	.-90     	; 0xc2 <SPIx_WriteWord>
    SPI_SCS_H;
 11c:	2a 9a       	sbi	0x05, 2	; 5
}
 11e:	1f 91       	pop	r17
 120:	0f 91       	pop	r16
 122:	08 95       	ret

00000124 <A7139_ReadReg>:

Uint16 A7139_ReadReg(Uint8 regAddr)
{
    Uint16 regVal;
    SPI_SCS_L;
 124:	2a 98       	cbi	0x05, 2	; 5
    regAddr |= CMD_Reg_R;
    SPIx_WriteByte(regAddr);
 126:	80 68       	ori	r24, 0x80	; 128
 128:	aa df       	rcall	.-172    	; 0x7e <SPIx_WriteByte>
    asm("nop");
 12a:	00 00       	nop
    regVal=SPIx_ReadWord();
 12c:	db df       	rcall	.-74     	; 0xe4 <SPIx_ReadWord>
    SPI_SCS_H;
 12e:	2a 9a       	sbi	0x05, 2	; 5
    return regVal;
}
 130:	08 95       	ret

00000132 <A7139_WritePageA>:

static void A7139_WritePageA(Uint8 address, Uint16 dataWord)
{
 132:	0f 93       	push	r16
 134:	1f 93       	push	r17
 136:	8b 01       	movw	r16, r22
    Uint16 tmp;
    tmp = address;
    tmp = ((tmp << 12) | A7139Config[CRYSTAL_REG]);
 138:	78 2f       	mov	r23, r24
 13a:	72 95       	swap	r23
 13c:	70 7f       	andi	r23, 0xF0	; 240
 13e:	60 e0       	ldi	r22, 0x00	; 0
    A7139_WriteReg(CRYSTAL_REG, tmp);
 140:	61 61       	ori	r22, 0x11	; 17
 142:	87 e0       	ldi	r24, 0x07	; 7
 144:	e4 df       	rcall	.-56     	; 0x10e <A7139_WriteReg>
    A7139_WriteReg(PAGEA_REG, dataWord);
 146:	88 e0       	ldi	r24, 0x08	; 8
 148:	b8 01       	movw	r22, r16
 14a:	e1 df       	rcall	.-62     	; 0x10e <A7139_WriteReg>
}
 14c:	1f 91       	pop	r17
 14e:	0f 91       	pop	r16
 150:	08 95       	ret

00000152 <A7139_WritePageB>:

static void A7139_WritePageB(Uint8 address, Uint16 dataWord)
{
 152:	0f 93       	push	r16
 154:	1f 93       	push	r17
 156:	8b 01       	movw	r16, r22
    Uint16 tmp;
    tmp = address;
    tmp = ((tmp << 7) | A7139Config[CRYSTAL_REG]);
 158:	68 2f       	mov	r22, r24
 15a:	70 e0       	ldi	r23, 0x00	; 0
 15c:	76 95       	lsr	r23
 15e:	76 2f       	mov	r23, r22
 160:	66 27       	eor	r22, r22
 162:	77 95       	ror	r23
 164:	67 95       	ror	r22
    A7139_WriteReg(CRYSTAL_REG, tmp);
 166:	61 61       	ori	r22, 0x11	; 17
 168:	87 e0       	ldi	r24, 0x07	; 7
 16a:	d1 df       	rcall	.-94     	; 0x10e <A7139_WriteReg>
    A7139_WriteReg(PAGEB_REG, dataWord);
 16c:	89 e0       	ldi	r24, 0x09	; 9
 16e:	b8 01       	movw	r22, r16
 170:	ce df       	rcall	.-100    	; 0x10e <A7139_WriteReg>
}
 172:	1f 91       	pop	r17
 174:	0f 91       	pop	r16
 176:	08 95       	ret

00000178 <A7139_ReadPageA>:

static Uint16 A7139_ReadPageA(Uint8 address)
{
    Uint16 tmp;
    tmp = address;
    tmp = ((tmp << 12) | A7139Config[CRYSTAL_REG]);
 178:	78 2f       	mov	r23, r24
 17a:	72 95       	swap	r23
 17c:	70 7f       	andi	r23, 0xF0	; 240
 17e:	60 e0       	ldi	r22, 0x00	; 0
    A7139_WriteReg(CRYSTAL_REG, tmp);
 180:	61 61       	ori	r22, 0x11	; 17
 182:	87 e0       	ldi	r24, 0x07	; 7
 184:	c4 df       	rcall	.-120    	; 0x10e <A7139_WriteReg>
    tmp = A7139_ReadReg(PAGEA_REG);
 186:	88 e0       	ldi	r24, 0x08	; 8
 188:	cd df       	rcall	.-102    	; 0x124 <A7139_ReadReg>
    return tmp;
}
 18a:	08 95       	ret

0000018c <A7139_RCOSC_Cal>:
    //FPA[15:0] = 0x0000
    A7139_WritePageB(IF2_PAGEB,0x0000);
}

static Uint8 A7139_RCOSC_Cal(void)
{
 18c:	1f 93       	push	r17
 18e:	cf 93       	push	r28
 190:	df 93       	push	r29
    Uint8  retry = 0xFF;
    Uint16 calbrtVal,t_retry=0xFFFF;
    //RCOSC_E[4:4] = 1,enable internal RC Oscillator
    A7139_WritePageA(WOR2_PAGEA, A7139Config_PageA[WOR2_PAGEA] | 0x0010);
 192:	82 e0       	ldi	r24, 0x02	; 2
 194:	60 e1       	ldi	r22, 0x10	; 16
 196:	78 ef       	ldi	r23, 0xF8	; 248
 198:	cc df       	rcall	.-104    	; 0x132 <A7139_WritePageA>
 19a:	1f ef       	ldi	r17, 0xFF	; 255
 19c:	cf ef       	ldi	r28, 0xFF	; 255
 19e:	df ef       	ldi	r29, 0xFF	; 255
    do{
        //ENCAL[0:0] = 1,then start RC OSC Calbrt
        A7139_WritePageA(WCAL_PAGEA, A7139Config_PageA[WCAL_PAGEA] | 0x0001);
 1a0:	8f e0       	ldi	r24, 0x0F	; 15
 1a2:	61 e0       	ldi	r22, 0x01	; 1
 1a4:	70 e0       	ldi	r23, 0x00	; 0
 1a6:	c5 df       	rcall	.-118    	; 0x132 <A7139_WritePageA>
        do{
            calbrtVal = A7139_ReadPageA(WCAL_PAGEA) & 0x0001;
 1a8:	8f e0       	ldi	r24, 0x0F	; 15
 1aa:	e6 df       	rcall	.-52     	; 0x178 <A7139_ReadPageA>
        }while(calbrtVal && t_retry--);
 1ac:	80 ff       	sbrs	r24, 0
 1ae:	05 c0       	rjmp	.+10     	; 0x1ba <A7139_RCOSC_Cal+0x2e>
 1b0:	21 97       	sbiw	r28, 0x01	; 1
 1b2:	8f ef       	ldi	r24, 0xFF	; 255
 1b4:	cf 3f       	cpi	r28, 0xFF	; 255
 1b6:	d8 07       	cpc	r29, r24
 1b8:	b9 f7       	brne	.-18     	; 0x1a8 <A7139_RCOSC_Cal+0x1c>
        //read NUMLH[9:1]
        calbrtVal = (A7139_ReadPageA(WCAL_PAGEA) & 0x03FF) >> 1;
 1ba:	8f e0       	ldi	r24, 0x0F	; 15
 1bc:	dd df       	rcall	.-70     	; 0x178 <A7139_ReadPageA>
        if(calbrtVal>186 && calbrtVal<198)
 1be:	93 70       	andi	r25, 0x03	; 3
 1c0:	96 95       	lsr	r25
 1c2:	87 95       	ror	r24
 1c4:	8b 5b       	subi	r24, 0xBB	; 187
 1c6:	90 40       	sbci	r25, 0x00	; 0
 1c8:	0b 97       	sbiw	r24, 0x0b	; 11
 1ca:	30 f0       	brcs	.+12     	; 0x1d8 <A7139_RCOSC_Cal+0x4c>
            return OK_RCOSC_CAL;
    }while(retry--);
 1cc:	11 23       	and	r17, r17
 1ce:	11 f4       	brne	.+4      	; 0x1d4 <A7139_RCOSC_Cal+0x48>
 1d0:	84 e0       	ldi	r24, 0x04	; 4
 1d2:	03 c0       	rjmp	.+6      	; 0x1da <A7139_RCOSC_Cal+0x4e>
 1d4:	11 50       	subi	r17, 0x01	; 1
 1d6:	e4 cf       	rjmp	.-56     	; 0x1a0 <A7139_RCOSC_Cal+0x14>
 1d8:	85 e0       	ldi	r24, 0x05	; 5
    return ERR_RCOSC_CAL;
}
 1da:	df 91       	pop	r29
 1dc:	cf 91       	pop	r28
 1de:	1f 91       	pop	r17
 1e0:	08 95       	ret

000001e2 <StrobeCmd>:

void StrobeCmd(Uint8 cmd)
{
    SPI_SCS_L;
 1e2:	2a 98       	cbi	0x05, 2	; 5
    SPIx_WriteByte(cmd);
 1e4:	4c df       	rcall	.-360    	; 0x7e <SPIx_WriteByte>
    SPI_SCS_H;
 1e6:	2a 9a       	sbi	0x05, 2	; 5
}
 1e8:	08 95       	ret

000001ea <A7139_SetCID>:
    _delay_ms(15);
    return A7139_Cal();		  //IF and VCO calibration
}

Uint8 A7139_SetCID(Uint32 id)
{
 1ea:	ef 92       	push	r14
 1ec:	ff 92       	push	r15
 1ee:	0f 93       	push	r16
 1f0:	1f 93       	push	r17
 1f2:	7b 01       	movw	r14, r22
 1f4:	8c 01       	movw	r16, r24
    SPI_SCS_L;
 1f6:	2a 98       	cbi	0x05, 2	; 5
    SPIx_WriteByte(CMD_CID_W);
 1f8:	80 e2       	ldi	r24, 0x20	; 32
 1fa:	41 df       	rcall	.-382    	; 0x7e <SPIx_WriteByte>
    SPIx_WriteByte((Uint8)(id>>24));
 1fc:	81 2f       	mov	r24, r17
 1fe:	99 27       	eor	r25, r25
 200:	aa 27       	eor	r26, r26
 202:	bb 27       	eor	r27, r27
 204:	3c df       	rcall	.-392    	; 0x7e <SPIx_WriteByte>
    SPIx_WriteByte((Uint8)(id>>16));
 206:	c8 01       	movw	r24, r16
 208:	aa 27       	eor	r26, r26
 20a:	bb 27       	eor	r27, r27
 20c:	38 df       	rcall	.-400    	; 0x7e <SPIx_WriteByte>
    SPIx_WriteByte((Uint8)(id>>8));
 20e:	bb 27       	eor	r27, r27
 210:	a1 2f       	mov	r26, r17
 212:	90 2f       	mov	r25, r16
 214:	8f 2d       	mov	r24, r15
 216:	33 df       	rcall	.-410    	; 0x7e <SPIx_WriteByte>
    SPIx_WriteByte((Uint8)id);
 218:	8e 2d       	mov	r24, r14
 21a:	31 df       	rcall	.-414    	; 0x7e <SPIx_WriteByte>
    SPI_SCS_H;
 21c:	2a 9a       	sbi	0x05, 2	; 5
    return 0;
}
 21e:	80 e0       	ldi	r24, 0x00	; 0
 220:	1f 91       	pop	r17
 222:	0f 91       	pop	r16
 224:	ff 90       	pop	r15
 226:	ef 90       	pop	r14
 228:	08 95       	ret

0000022a <A7139_Init>:
    SPIx_WriteByte(cmd);
    SPI_SCS_H;
}

Uint8 A7139_Init(float rfFreq)
{
 22a:	6f 92       	push	r6
 22c:	7f 92       	push	r7
 22e:	8f 92       	push	r8
 230:	9f 92       	push	r9
 232:	af 92       	push	r10
 234:	bf 92       	push	r11
 236:	cf 92       	push	r12
 238:	df 92       	push	r13
 23a:	ef 92       	push	r14
 23c:	ff 92       	push	r15
 23e:	0f 93       	push	r16
 240:	1f 93       	push	r17
 242:	cf 93       	push	r28
 244:	df 93       	push	r29
 246:	3b 01       	movw	r6, r22
 248:	4c 01       	movw	r8, r24
    SPI_SCS_H;
 24a:	2a 9a       	sbi	0x05, 2	; 5
    SPI_SCK_L;
 24c:	29 98       	cbi	0x05, 1	; 5
    SPI_DATA_H;
 24e:	28 9a       	sbi	0x05, 0	; 5
    StrobeCmd(CMD_RF_RST);	  //reset A7139 chip
 250:	80 e7       	ldi	r24, 0x70	; 112
 252:	c7 df       	rcall	.-114    	; 0x1e2 <StrobeCmd>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 254:	84 ec       	ldi	r24, 0xC4	; 196
 256:	99 e0       	ldi	r25, 0x09	; 9
 258:	01 97       	sbiw	r24, 0x01	; 1
 25a:	f1 f7       	brne	.-4      	; 0x258 <A7139_Init+0x2e>
 25c:	c0 e0       	ldi	r28, 0x00	; 0
 25e:	d1 e0       	ldi	r29, 0x01	; 1
 260:	00 e0       	ldi	r16, 0x00	; 0

static void A7139_Config(void)
{
    Uint8 i;
    for(i=0; i<8; i++)
        A7139_WriteReg(i, A7139Config[i]);
 262:	69 91       	ld	r22, Y+
 264:	79 91       	ld	r23, Y+
 266:	80 2f       	mov	r24, r16
 268:	52 df       	rcall	.-348    	; 0x10e <A7139_WriteReg>
}

static void A7139_Config(void)
{
    Uint8 i;
    for(i=0; i<8; i++)
 26a:	0f 5f       	subi	r16, 0xFF	; 255
 26c:	08 30       	cpi	r16, 0x08	; 8
 26e:	c9 f7       	brne	.-14     	; 0x262 <A7139_Init+0x38>
 270:	c4 e1       	ldi	r28, 0x14	; 20
 272:	d1 e0       	ldi	r29, 0x01	; 1
 274:	0a e0       	ldi	r16, 0x0A	; 10
        A7139_WriteReg(i, A7139Config[i]);
    for(i=10; i<16; i++)
        A7139_WriteReg(i, A7139Config[i]);
 276:	69 91       	ld	r22, Y+
 278:	79 91       	ld	r23, Y+
 27a:	80 2f       	mov	r24, r16
 27c:	48 df       	rcall	.-368    	; 0x10e <A7139_WriteReg>
static void A7139_Config(void)
{
    Uint8 i;
    for(i=0; i<8; i++)
        A7139_WriteReg(i, A7139Config[i]);
    for(i=10; i<16; i++)
 27e:	0f 5f       	subi	r16, 0xFF	; 255
 280:	00 31       	cpi	r16, 0x10	; 16
 282:	c9 f7       	brne	.-14     	; 0x276 <A7139_Init+0x4c>
 284:	c0 e2       	ldi	r28, 0x20	; 32
 286:	d1 e0       	ldi	r29, 0x01	; 1
 288:	00 e0       	ldi	r16, 0x00	; 0
        A7139_WriteReg(i, A7139Config[i]);
    for(i=0; i<16; i++)
        A7139_WritePageA(i, A7139Config_PageA[i]);
 28a:	69 91       	ld	r22, Y+
 28c:	79 91       	ld	r23, Y+
 28e:	80 2f       	mov	r24, r16
 290:	50 df       	rcall	.-352    	; 0x132 <A7139_WritePageA>
    Uint8 i;
    for(i=0; i<8; i++)
        A7139_WriteReg(i, A7139Config[i]);
    for(i=10; i<16; i++)
        A7139_WriteReg(i, A7139Config[i]);
    for(i=0; i<16; i++)
 292:	0f 5f       	subi	r16, 0xFF	; 255
 294:	00 31       	cpi	r16, 0x10	; 16
 296:	c9 f7       	brne	.-14     	; 0x28a <A7139_Init+0x60>
 298:	c0 e4       	ldi	r28, 0x40	; 64
 29a:	d1 e0       	ldi	r29, 0x01	; 1
 29c:	00 e0       	ldi	r16, 0x00	; 0
        A7139_WritePageA(i, A7139Config_PageA[i]);
    for(i=0; i<5; i++)
        A7139_WritePageB(i, A7139Config_PageB[i]);
 29e:	69 91       	ld	r22, Y+
 2a0:	79 91       	ld	r23, Y+
 2a2:	80 2f       	mov	r24, r16
 2a4:	56 df       	rcall	.-340    	; 0x152 <A7139_WritePageB>
        A7139_WriteReg(i, A7139Config[i]);
    for(i=10; i<16; i++)
        A7139_WriteReg(i, A7139Config[i]);
    for(i=0; i<16; i++)
        A7139_WritePageA(i, A7139Config_PageA[i]);
    for(i=0; i<5; i++)
 2a6:	0f 5f       	subi	r16, 0xFF	; 255
 2a8:	05 30       	cpi	r16, 0x05	; 5
 2aa:	c9 f7       	brne	.-14     	; 0x29e <A7139_Init+0x74>
 2ac:	84 ec       	ldi	r24, 0xC4	; 196
 2ae:	99 e0       	ldi	r25, 0x09	; 9
 2b0:	01 97       	sbiw	r24, 0x01	; 1
 2b2:	f1 f7       	brne	.-4      	; 0x2b0 <A7139_Init+0x86>
    SPI_DATA_H;
    StrobeCmd(CMD_RF_RST);	  //reset A7139 chip
    _delay_ms(10);
    A7139_Config();			  //config A7139 chip
    _delay_ms(10);			  //for crystal stabilized
    A7139_SetCID(0x0A7139A8); //set CID code
 2b4:	68 ea       	ldi	r22, 0xA8	; 168
 2b6:	79 e3       	ldi	r23, 0x39	; 57
 2b8:	81 e7       	ldi	r24, 0x71	; 113
 2ba:	9a e0       	ldi	r25, 0x0A	; 10
 2bc:	96 df       	rcall	.-212    	; 0x1ea <A7139_SetCID>
}

Uint8 A7139_ReadCID(void)
{
    unsigned char id[4] = {0};
    SPI_SCS_L;
 2be:	2a 98       	cbi	0x05, 2	; 5
    SPIx_WriteByte(CMD_CID_R);
 2c0:	80 ea       	ldi	r24, 0xA0	; 160
 2c2:	dd de       	rcall	.-582    	; 0x7e <SPIx_WriteByte>
    id[0] = SPIx_ReadByte();
 2c4:	ed de       	rcall	.-550    	; 0xa0 <SPIx_ReadByte>
    id[1] = SPIx_ReadByte();
 2c6:	ec de       	rcall	.-552    	; 0xa0 <SPIx_ReadByte>
    id[2] = SPIx_ReadByte();
 2c8:	eb de       	rcall	.-554    	; 0xa0 <SPIx_ReadByte>
    id[3] = SPIx_ReadByte();
 2ca:	ea de       	rcall	.-556    	; 0xa0 <SPIx_ReadByte>
//    SendStr(id,4);
    SPI_SCS_H;
 2cc:	2a 9a       	sbi	0x05, 2	; 5
 2ce:	8a ef       	ldi	r24, 0xFA	; 250
 2d0:	90 e0       	ldi	r25, 0x00	; 0
 2d2:	01 97       	sbiw	r24, 0x01	; 1
 2d4:	f1 f7       	brne	.-4      	; 0x2d2 <A7139_Init+0xa8>
    return 0;
}

static void A7139_SetFreq(float rfFreq)
{
    float  divFreq = rfFreq / 12.800f;
 2d6:	c4 01       	movw	r24, r8
 2d8:	b3 01       	movw	r22, r6
 2da:	2d ec       	ldi	r18, 0xCD	; 205
 2dc:	3c ec       	ldi	r19, 0xCC	; 204
 2de:	4c e4       	ldi	r20, 0x4C	; 76
 2e0:	51 e4       	ldi	r21, 0x41	; 65
 2e2:	09 d4       	rcall	.+2066   	; 0xaf6 <__divsf3>
 2e4:	5b 01       	movw	r10, r22
 2e6:	6c 01       	movw	r12, r24
    Uint8  intFreq = (Uint8)(divFreq); //integer part
 2e8:	6e d4       	rcall	.+2268   	; 0xbc6 <__fixunssfsi>
 2ea:	e6 2e       	mov	r14, r22
    float  fltFreq = divFreq - intFreq * 1.000f; //fraction part
    Uint16 fpFreg	= (Uint16)(fltFreq * 65536);  //FP register val
    Uint16 orgVal;
    StrobeCmd(CMD_STBY); //enter stand-by mode
 2ec:	84 e1       	ldi	r24, 0x14	; 20
 2ee:	79 df       	rcall	.-270    	; 0x1e2 <StrobeCmd>
    //AFC[15:15] = 0
    orgVal = A7139Config[PLL3_REG] & 0x7FFF;
    A7139_WriteReg(PLL3_REG,orgVal);
 2f0:	83 e0       	ldi	r24, 0x03	; 3
 2f2:	60 e0       	ldi	r22, 0x00	; 0
 2f4:	70 e0       	ldi	r23, 0x00	; 0
 2f6:	0b df       	rcall	.-490    	; 0x10e <A7139_WriteReg>
    //RFC[15:12] = 0000
    orgVal = A7139Config[PLL6_REG] & 0x0FFF;
    A7139_WriteReg(PLL6_REG,orgVal);
 2f8:	86 e0       	ldi	r24, 0x06	; 6
 2fa:	60 e0       	ldi	r22, 0x00	; 0
 2fc:	70 e0       	ldi	r23, 0x00	; 0
 2fe:	07 df       	rcall	.-498    	; 0x10e <A7139_WriteReg>
    //MD1[12:12]=0,1
    if(rfFreq < 860)	//433-510
 300:	c4 01       	movw	r24, r8
 302:	b3 01       	movw	r22, r6
 304:	20 e0       	ldi	r18, 0x00	; 0
 306:	30 e0       	ldi	r19, 0x00	; 0
 308:	47 e5       	ldi	r20, 0x57	; 87
 30a:	54 e4       	ldi	r21, 0x44	; 68
 30c:	f0 d3       	rcall	.+2016   	; 0xaee <__cmpsf2>
 30e:	88 23       	and	r24, r24
 310:	1c f4       	brge	.+6      	; 0x318 <__stack+0x19>
 312:	60 e2       	ldi	r22, 0x20	; 32
 314:	7a e0       	ldi	r23, 0x0A	; 10
 316:	02 c0       	rjmp	.+4      	; 0x31c <__stack+0x1d>
 318:	60 e2       	ldi	r22, 0x20	; 32
 31a:	7a e1       	ldi	r23, 0x1A	; 26
        orgVal = A7139Config[PLL4_REG] & 0xEFFF;
    else	 //868-915
        orgVal = A7139Config[PLL4_REG] | 0x1000;
    A7139_WriteReg(PLL4_REG,orgVal);
 31c:	84 e0       	ldi	r24, 0x04	; 4
 31e:	f7 de       	rcall	.-530    	; 0x10e <A7139_WriteReg>
    //IP[8:0] = intg
    orgVal = A7139Config[PLL1_REG] & 0xFF00;
    A7139_WriteReg(PLL1_REG,orgVal|intFreq);
 320:	ff 24       	eor	r15, r15
 322:	b7 01       	movw	r22, r14
 324:	7a 60       	ori	r23, 0x0A	; 10
 326:	81 e0       	ldi	r24, 0x01	; 1
 328:	f2 de       	rcall	.-540    	; 0x10e <A7139_WriteReg>
    //FP[15:0] =  fpFreg
    A7139_WriteReg(PLL2_REG,fpFreg);
 32a:	00 27       	eor	r16, r16
 32c:	f7 fc       	sbrc	r15, 7
 32e:	00 95       	com	r16
 330:	10 2f       	mov	r17, r16
 332:	c8 01       	movw	r24, r16
 334:	b7 01       	movw	r22, r14
 336:	75 d4       	rcall	.+2282   	; 0xc22 <__floatsisf>
 338:	9b 01       	movw	r18, r22
 33a:	ac 01       	movw	r20, r24
 33c:	c6 01       	movw	r24, r12
 33e:	b5 01       	movw	r22, r10
 340:	71 d3       	rcall	.+1762   	; 0xa24 <__subsf3>
 342:	20 e0       	ldi	r18, 0x00	; 0
 344:	30 e0       	ldi	r19, 0x00	; 0
 346:	40 e8       	ldi	r20, 0x80	; 128
 348:	57 e4       	ldi	r21, 0x47	; 71
 34a:	1f d5       	rcall	.+2622   	; 0xd8a <__mulsf3>
 34c:	3c d4       	rcall	.+2168   	; 0xbc6 <__fixunssfsi>
 34e:	9b 01       	movw	r18, r22
 350:	ac 01       	movw	r20, r24
 352:	82 e0       	ldi	r24, 0x02	; 2
 354:	b9 01       	movw	r22, r18
 356:	db de       	rcall	.-586    	; 0x10e <A7139_WriteReg>
    //FPA[15:0] = 0x0000
    A7139_WritePageB(IF2_PAGEB,0x0000);
 358:	82 e0       	ldi	r24, 0x02	; 2
 35a:	60 e0       	ldi	r22, 0x00	; 0
 35c:	70 e0       	ldi	r23, 0x00	; 0
 35e:	f9 de       	rcall	.-526    	; 0x152 <A7139_WritePageB>
 360:	86 ea       	ldi	r24, 0xA6	; 166
 362:	9e e0       	ldi	r25, 0x0E	; 14
 364:	01 97       	sbiw	r24, 0x01	; 1
 366:	f1 f7       	brne	.-4      	; 0x364 <__stack+0x65>
    Uint8 fb, fcd, fbcf;	//IF Filter
    Uint8 vb,vbcf;			//VCO Current
    Uint8 vcb, vccf;		//VCO Band
    Uint16 tmp;
    //IF calibration procedure @STB state
    A7139_WriteReg(MODE_REG, A7139Config[MODE_REG] | 0x0802);			//IF Filter & VCO Current Calibration
 368:	8f e0       	ldi	r24, 0x0F	; 15
 36a:	62 ec       	ldi	r22, 0xC2	; 194
 36c:	78 e2       	ldi	r23, 0x28	; 40
 36e:	cf de       	rcall	.-610    	; 0x10e <A7139_WriteReg>
    do{
        tmp = A7139_ReadReg(MODE_REG);
 370:	8f e0       	ldi	r24, 0x0F	; 15
 372:	d8 de       	rcall	.-592    	; 0x124 <A7139_ReadReg>
    }while(tmp & 0x0802);
 374:	82 70       	andi	r24, 0x02	; 2
 376:	98 70       	andi	r25, 0x08	; 8
 378:	89 2b       	or	r24, r25
 37a:	d1 f7       	brne	.-12     	; 0x370 <__stack+0x71>
    //for check(IF Filter)
    tmp = A7139_ReadReg(CALIBRATION_REG);
 37c:	8e e0       	ldi	r24, 0x0E	; 14
 37e:	d2 de       	rcall	.-604    	; 0x124 <A7139_ReadReg>
 380:	8c 01       	movw	r16, r24
    if(fbcf)
    {
        return ERR_CAL;
    }
    //for check(VCO Current)
    tmp = A7139_ReadPageA(VCB_PAGEA);
 382:	8a e0       	ldi	r24, 0x0A	; 10
 384:	f9 de       	rcall	.-526    	; 0x178 <A7139_ReadPageA>
    vcb = tmp & 0x0F;
    vccf = (tmp>>4) & 0x01;
    if(vccf)
 386:	24 e0       	ldi	r18, 0x04	; 4
 388:	96 95       	lsr	r25
 38a:	87 95       	ror	r24
 38c:	2a 95       	dec	r18
 38e:	e1 f7       	brne	.-8      	; 0x388 <__stack+0x89>
 390:	94 e0       	ldi	r25, 0x04	; 4
 392:	16 95       	lsr	r17
 394:	07 95       	ror	r16
 396:	9a 95       	dec	r25
 398:	e1 f7       	brne	.-8      	; 0x392 <__stack+0x93>
 39a:	80 2b       	or	r24, r16
 39c:	80 fd       	sbrc	r24, 0
 39e:	32 c0       	rjmp	.+100    	; 0x404 <__stack+0x105>
    {
        return ERR_CAL;
    }
    //RSSI Calibration procedure @STB state
    A7139_WriteReg(ADC_REG, 0x4C00);									//set ADC average=64
 3a0:	8c e0       	ldi	r24, 0x0C	; 12
 3a2:	60 e0       	ldi	r22, 0x00	; 0
 3a4:	7c e4       	ldi	r23, 0x4C	; 76
 3a6:	b3 de       	rcall	.-666    	; 0x10e <A7139_WriteReg>
    A7139_WritePageA(WOR2_PAGEA, 0xF800);								//set RSSC_D=40us and RS_DLY=80us
 3a8:	82 e0       	ldi	r24, 0x02	; 2
 3aa:	60 e0       	ldi	r22, 0x00	; 0
 3ac:	78 ef       	ldi	r23, 0xF8	; 248
 3ae:	c1 de       	rcall	.-638    	; 0x132 <A7139_WritePageA>
    A7139_WritePageA(TX1_PAGEA, A7139Config_PageA[TX1_PAGEA] | 0xE000);	//set RC_DLY=1.5ms
 3b0:	80 e0       	ldi	r24, 0x00	; 0
 3b2:	66 e0       	ldi	r22, 0x06	; 6
 3b4:	77 ef       	ldi	r23, 0xF7	; 247
 3b6:	bd de       	rcall	.-646    	; 0x132 <A7139_WritePageA>
    A7139_WriteReg(MODE_REG, A7139Config[MODE_REG] | 0x1000);			//RSSI Calibration
 3b8:	8f e0       	ldi	r24, 0x0F	; 15
 3ba:	60 ec       	ldi	r22, 0xC0	; 192
 3bc:	70 e3       	ldi	r23, 0x30	; 48
 3be:	a7 de       	rcall	.-690    	; 0x10e <A7139_WriteReg>
    do{
        tmp = A7139_ReadReg(MODE_REG);
 3c0:	8f e0       	ldi	r24, 0x0F	; 15
 3c2:	b0 de       	rcall	.-672    	; 0x124 <A7139_ReadReg>
    }while(tmp & 0x1000);
 3c4:	94 fd       	sbrc	r25, 4
 3c6:	fc cf       	rjmp	.-8      	; 0x3c0 <__stack+0xc1>
    A7139_WriteReg(ADC_REG, A7139Config[ADC_REG]);
 3c8:	8c e0       	ldi	r24, 0x0C	; 12
 3ca:	60 e0       	ldi	r22, 0x00	; 0
 3cc:	74 e4       	ldi	r23, 0x44	; 68
 3ce:	9f de       	rcall	.-706    	; 0x10e <A7139_WriteReg>
    A7139_WritePageA(WOR2_PAGEA, A7139Config_PageA[WOR2_PAGEA]);
 3d0:	82 e0       	ldi	r24, 0x02	; 2
 3d2:	60 e0       	ldi	r22, 0x00	; 0
 3d4:	78 ef       	ldi	r23, 0xF8	; 248
 3d6:	ad de       	rcall	.-678    	; 0x132 <A7139_WritePageA>
    A7139_WritePageA(TX1_PAGEA, A7139Config_PageA[TX1_PAGEA]);
 3d8:	80 e0       	ldi	r24, 0x00	; 0
 3da:	66 e0       	ldi	r22, 0x06	; 6
 3dc:	77 ef       	ldi	r23, 0xF7	; 247
 3de:	a9 de       	rcall	.-686    	; 0x132 <A7139_WritePageA>
    //VCO calibration procedure @STB state
    A7139_WriteReg(MODE_REG, A7139Config[MODE_REG] | 0x0004);		// VCO Band Calibration
 3e0:	8f e0       	ldi	r24, 0x0F	; 15
 3e2:	64 ec       	ldi	r22, 0xC4	; 196
 3e4:	70 e2       	ldi	r23, 0x20	; 32
 3e6:	93 de       	rcall	.-730    	; 0x10e <A7139_WriteReg>
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
 3e8:	01 e0       	ldi	r16, 0x01	; 1
    do{
        tmp = A7139_ReadReg(MODE_REG);
 3ea:	8f e0       	ldi	r24, 0x0F	; 15
 3ec:	9b de       	rcall	.-714    	; 0x124 <A7139_ReadReg>
 3ee:	90 2f       	mov	r25, r16
 3f0:	9a 95       	dec	r25
 3f2:	f1 f7       	brne	.-4      	; 0x3f0 <__stack+0xf1>
        _delay_us(1);
    }while(tmp & 0x0004);	// for check(VCO Band)
 3f4:	82 fd       	sbrc	r24, 2
 3f6:	f9 cf       	rjmp	.-14     	; 0x3ea <__stack+0xeb>

    tmp = A7139_ReadReg(CALIBRATION_REG);
 3f8:	8e e0       	ldi	r24, 0x0E	; 14
 3fa:	94 de       	rcall	.-728    	; 0x124 <A7139_ReadReg>
    vb = (tmp >>5) & 0x07;
    vbcf = (tmp >>8) & 0x01;
    if(vbcf)				// VCO Band Auto Calibration failed
 3fc:	90 fd       	sbrc	r25, 0
 3fe:	02 c0       	rjmp	.+4      	; 0x404 <__stack+0x105>
 400:	80 e0       	ldi	r24, 0x00	; 0
 402:	01 c0       	rjmp	.+2      	; 0x406 <__stack+0x107>
 404:	84 e0       	ldi	r24, 0x04	; 4
    _delay_ms(1);
    A7139_SetFreq(rfFreq);	  //set Freq
    //A7139_SetDataRate(10);
    _delay_ms(15);
    return A7139_Cal();		  //IF and VCO calibration
}
 406:	df 91       	pop	r29
 408:	cf 91       	pop	r28
 40a:	1f 91       	pop	r17
 40c:	0f 91       	pop	r16
 40e:	ff 90       	pop	r15
 410:	ef 90       	pop	r14
 412:	df 90       	pop	r13
 414:	cf 90       	pop	r12
 416:	bf 90       	pop	r11
 418:	af 90       	pop	r10
 41a:	9f 90       	pop	r9
 41c:	8f 90       	pop	r8
 41e:	7f 90       	pop	r7
 420:	6f 90       	pop	r6
 422:	08 95       	ret

00000424 <A7139_ReadPID>:
Uint16 A7139_ReadPID(void)
{
    Uint16 pid;
    Uint16 pagAddr = TX2_PAGEB << 7;
    pagAddr|=A7139Config[CRYSTAL_REG] & 0xF7CF;
    A7139_WriteReg(CRYSTAL_REG, pagAddr);
 424:	87 e0       	ldi	r24, 0x07	; 7
 426:	61 e0       	ldi	r22, 0x01	; 1
 428:	70 e0       	ldi	r23, 0x00	; 0
 42a:	71 de       	rcall	.-798    	; 0x10e <A7139_WriteReg>
    pid = A7139_ReadReg(PAGEB_REG);
 42c:	89 e0       	ldi	r24, 0x09	; 9
 42e:	7a de       	rcall	.-780    	; 0x124 <A7139_ReadReg>
    return pid;
}
 430:	08 95       	ret

00000432 <A7139_SetDataRate>:

Uint8 A7139_SetDataRate(Uint8 datRate)
{
 432:	1f 93       	push	r17
 434:	18 2f       	mov	r17, r24
    //enter stand by mode
    StrobeCmd(CMD_STBY);
 436:	84 e1       	ldi	r24, 0x14	; 20
 438:	d4 de       	rcall	.-600    	; 0x1e2 <StrobeCmd>
    //set xs[0:0] = 0 to disable XTAL
    A7139_WriteReg(CRYSTAL_REG,A7139Config[CRYSTAL_REG] & 0xFFFE );
 43a:	87 e0       	ldi	r24, 0x07	; 7
 43c:	60 e1       	ldi	r22, 0x10	; 16
 43e:	70 e0       	ldi	r23, 0x00	; 0
 440:	66 de       	rcall	.-820    	; 0x10e <A7139_WriteReg>
    switch(datRate)
 442:	12 33       	cpi	r17, 0x32	; 50
 444:	c9 f0       	breq	.+50     	; 0x478 <A7139_SetDataRate+0x46>
 446:	13 33       	cpi	r17, 0x33	; 51
 448:	28 f4       	brcc	.+10     	; 0x454 <A7139_SetDataRate+0x22>
 44a:	12 30       	cpi	r17, 0x02	; 2
 44c:	41 f0       	breq	.+16     	; 0x45e <A7139_SetDataRate+0x2c>
 44e:	1a 30       	cpi	r17, 0x0A	; 10
 450:	f9 f4       	brne	.+62     	; 0x490 <A7139_SetDataRate+0x5e>
 452:	09 c0       	rjmp	.+18     	; 0x466 <A7139_SetDataRate+0x34>
 454:	14 36       	cpi	r17, 0x64	; 100
 456:	a1 f0       	breq	.+40     	; 0x480 <A7139_SetDataRate+0x4e>
 458:	16 39       	cpi	r17, 0x96	; 150
 45a:	d1 f4       	brne	.+52     	; 0x490 <A7139_SetDataRate+0x5e>
 45c:	1f c0       	rjmp	.+62     	; 0x49c <A7139_SetDataRate+0x6a>
    case 2:
    {
        //CSC[2:0]=[011],Fcsck=3.2MHz
        //IFBW[3:2]=[00],50kHz
        //SDR[15:9]=0x18,DCK=2Kps
        A7139_WriteReg(SYSTEMCLOCK_REG,0x3023);
 45e:	80 e0       	ldi	r24, 0x00	; 0
 460:	63 e2       	ldi	r22, 0x23	; 35
 462:	70 e3       	ldi	r23, 0x30	; 48
 464:	03 c0       	rjmp	.+6      	; 0x46c <A7139_SetDataRate+0x3a>
    case 10:
    {
        //CSC[2:0]=[011],Fcsck=3.2MHz
        //IFBW[3:2]=[00],50kHz
        //SDR[15:9]=0x04,DCK=10Kps
        A7139_WriteReg(SYSTEMCLOCK_REG,0x0823);
 466:	80 e0       	ldi	r24, 0x00	; 0
 468:	63 e2       	ldi	r22, 0x23	; 35
 46a:	78 e0       	ldi	r23, 0x08	; 8
 46c:	50 de       	rcall	.-864    	; 0x10e <A7139_WriteReg>
        A7139_WriteReg(RX1_REG,0x18D0);
 46e:	8a e0       	ldi	r24, 0x0A	; 10
 470:	60 ed       	ldi	r22, 0xD0	; 208
 472:	78 e1       	ldi	r23, 0x18	; 24
 474:	4c de       	rcall	.-872    	; 0x10e <A7139_WriteReg>
 476:	12 c0       	rjmp	.+36     	; 0x49c <A7139_SetDataRate+0x6a>
    case 50:
    {
        //CSC[2:0]=[011],Fcsck=3.2MHz
        //IFBW[3:2]=[00],100Kps
        //SDR[15:9]=0x00,DCK=50kHz
        A7139_WriteReg(SYSTEMCLOCK_REG,0x0023);
 478:	80 e0       	ldi	r24, 0x00	; 0
 47a:	63 e2       	ldi	r22, 0x23	; 35
 47c:	70 e0       	ldi	r23, 0x00	; 0
 47e:	f6 cf       	rjmp	.-20     	; 0x46c <A7139_SetDataRate+0x3a>
    case 100:
    {
        //CSC[2:0]=[001] ,Fcsck=6.4MHz
        //IFBW[3:2]=[01],50kHz
        //SDR[15:9]=0x00,DCK=100Kps
        A7139_WriteReg(SYSTEMCLOCK_REG,0x0021);
 480:	80 e0       	ldi	r24, 0x00	; 0
 482:	61 e2       	ldi	r22, 0x21	; 33
 484:	70 e0       	ldi	r23, 0x00	; 0
 486:	43 de       	rcall	.-890    	; 0x10e <A7139_WriteReg>
        A7139_WriteReg(RX1_REG,0x18D4);
 488:	8a e0       	ldi	r24, 0x0A	; 10
 48a:	64 ed       	ldi	r22, 0xD4	; 212
 48c:	78 e1       	ldi	r23, 0x18	; 24
 48e:	f2 cf       	rjmp	.-28     	; 0x474 <A7139_SetDataRate+0x42>
        //DMOS=1,IFBW=150KHz
    }
        break;
    default:
        // set xs[0:0] = 1 to open XTAL
        A7139_WriteReg(CRYSTAL_REG,A7139Config[CRYSTAL_REG] | 0x0001 );
 490:	87 e0       	ldi	r24, 0x07	; 7
 492:	61 e1       	ldi	r22, 0x11	; 17
 494:	70 e0       	ldi	r23, 0x00	; 0
 496:	3b de       	rcall	.-906    	; 0x10e <A7139_WriteReg>
 498:	81 e0       	ldi	r24, 0x01	; 1
 49a:	09 c0       	rjmp	.+18     	; 0x4ae <A7139_SetDataRate+0x7c>
        return ERR_PARAM;
    }
    // set xs[0:0] = 1 to enable XTAL
    A7139_WriteReg(CRYSTAL_REG,A7139Config[CRYSTAL_REG] | 0x0001 );
 49c:	87 e0       	ldi	r24, 0x07	; 7
 49e:	61 e1       	ldi	r22, 0x11	; 17
 4a0:	70 e0       	ldi	r23, 0x00	; 0
 4a2:	35 de       	rcall	.-918    	; 0x10e <A7139_WriteReg>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 4a4:	84 ec       	ldi	r24, 0xC4	; 196
 4a6:	99 e0       	ldi	r25, 0x09	; 9
 4a8:	01 97       	sbiw	r24, 0x01	; 1
 4aa:	f1 f7       	brne	.-4      	; 0x4a8 <A7139_SetDataRate+0x76>
 4ac:	80 e0       	ldi	r24, 0x00	; 0
    _delay_ms(10);
    return 0;
}
 4ae:	1f 91       	pop	r17
 4b0:	08 95       	ret

000004b2 <A7139_WriteFIFO>:

void A7139_WriteFIFO(unsigned char *buf,unsigned char len)
{
 4b2:	ff 92       	push	r15
 4b4:	0f 93       	push	r16
 4b6:	1f 93       	push	r17
 4b8:	cf 93       	push	r28
 4ba:	df 93       	push	r29
 4bc:	18 2f       	mov	r17, r24
 4be:	09 2f       	mov	r16, r25
 4c0:	f6 2e       	mov	r15, r22
    Uint8 i;
    StrobeCmd(CMD_TFR);			// 重置Tx数据指针位置
 4c2:	80 e6       	ldi	r24, 0x60	; 96
 4c4:	8e de       	rcall	.-740    	; 0x1e2 <StrobeCmd>
    SPI_SCS_L;
 4c6:	2a 98       	cbi	0x05, 2	; 5
    SPIx_WriteByte(CMD_FIFO_W);	// 送出“写FIFO缓存区”的命令
 4c8:	80 e4       	ldi	r24, 0x40	; 64
 4ca:	d9 dd       	rcall	.-1102   	; 0x7e <SPIx_WriteByte>
 4cc:	21 2f       	mov	r18, r17
 4ce:	30 2f       	mov	r19, r16
 4d0:	c9 01       	movw	r24, r18
 4d2:	ec 01       	movw	r28, r24
 4d4:	10 e0       	ldi	r17, 0x00	; 0
 4d6:	03 c0       	rjmp	.+6      	; 0x4de <A7139_WriteFIFO+0x2c>
    for(i=0; i <len; i++)
        SPIx_WriteByte(buf[i]);
 4d8:	89 91       	ld	r24, Y+
 4da:	d1 dd       	rcall	.-1118   	; 0x7e <SPIx_WriteByte>
{
    Uint8 i;
    StrobeCmd(CMD_TFR);			// 重置Tx数据指针位置
    SPI_SCS_L;
    SPIx_WriteByte(CMD_FIFO_W);	// 送出“写FIFO缓存区”的命令
    for(i=0; i <len; i++)
 4dc:	1f 5f       	subi	r17, 0xFF	; 255
 4de:	1f 15       	cp	r17, r15
 4e0:	d8 f3       	brcs	.-10     	; 0x4d8 <A7139_WriteFIFO+0x26>
        SPIx_WriteByte(buf[i]);
    SPI_SCS_H;
 4e2:	2a 9a       	sbi	0x05, 2	; 5
}
 4e4:	df 91       	pop	r29
 4e6:	cf 91       	pop	r28
 4e8:	1f 91       	pop	r17
 4ea:	0f 91       	pop	r16
 4ec:	ff 90       	pop	r15
 4ee:	08 95       	ret

000004f0 <A7139_ReadFIFO>:

unsigned char A7139_ReadFIFO(unsigned char* buf)
{
 4f0:	0f 93       	push	r16
 4f2:	1f 93       	push	r17
 4f4:	cf 93       	push	r28
 4f6:	df 93       	push	r29
 4f8:	ec 01       	movw	r28, r24
    unsigned char i = 0;
    unsigned char len = 0;
    unsigned char temp = 0;
    StrobeCmd(CMD_RFR);				// 重置Rx数据指针位置
 4fa:	80 ee       	ldi	r24, 0xE0	; 224
 4fc:	72 de       	rcall	.-796    	; 0x1e2 <StrobeCmd>
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
 4fe:	81 e0       	ldi	r24, 0x01	; 1
 500:	8a 95       	dec	r24
 502:	f1 f7       	brne	.-4      	; 0x500 <A7139_ReadFIFO+0x10>
    _delay_us(5);
    SPI_SCS_L;
 504:	2a 98       	cbi	0x05, 2	; 5
    SPIx_WriteByte(CMD_FIFO_R);		// 送出“读FIFO缓存区”的命令
 506:	80 ec       	ldi	r24, 0xC0	; 192
 508:	ba dd       	rcall	.-1164   	; 0x7e <SPIx_WriteByte>
    temp = SPIx_ReadByte();			// pack head
 50a:	ca dd       	rcall	.-1132   	; 0xa0 <SPIx_ReadByte>
    if(temp==0xfe)
 50c:	8e 3f       	cpi	r24, 0xFE	; 254
 50e:	11 f0       	breq	.+4      	; 0x514 <A7139_ReadFIFO+0x24>
 510:	00 e0       	ldi	r16, 0x00	; 0
 512:	0f c0       	rjmp	.+30     	; 0x532 <A7139_ReadFIFO+0x42>
    {
		buf[i++] = temp;
 514:	88 83       	st	Y, r24
        len = SPIx_ReadByte();		// pack data lenght
 516:	c4 dd       	rcall	.-1144   	; 0xa0 <SPIx_ReadByte>
 518:	08 2f       	mov	r16, r24
		buf[i++] = len;
 51a:	89 83       	std	Y+1, r24	; 0x01
        if(len > 0 && len < 16)
 51c:	81 50       	subi	r24, 0x01	; 1
 51e:	8f 30       	cpi	r24, 0x0F	; 15
 520:	40 f4       	brcc	.+16     	; 0x532 <A7139_ReadFIFO+0x42>
 522:	12 e0       	ldi	r17, 0x02	; 2
 524:	03 c0       	rjmp	.+6      	; 0x52c <A7139_ReadFIFO+0x3c>
        {
            for(; i <len; i++)
                buf[i] = SPIx_ReadByte();	// 从A7139内部的FIFO缓冲区中读取数据
 526:	bc dd       	rcall	.-1160   	; 0xa0 <SPIx_ReadByte>
 528:	89 83       	std	Y+1, r24	; 0x01
		buf[i++] = temp;
        len = SPIx_ReadByte();		// pack data lenght
		buf[i++] = len;
        if(len > 0 && len < 16)
        {
            for(; i <len; i++)
 52a:	1f 5f       	subi	r17, 0xFF	; 255
 52c:	21 96       	adiw	r28, 0x01	; 1
 52e:	10 17       	cp	r17, r16
 530:	d0 f3       	brcs	.-12     	; 0x526 <A7139_ReadFIFO+0x36>
                buf[i] = SPIx_ReadByte();	// 从A7139内部的FIFO缓冲区中读取数据
        }
    }
    SPI_SCS_H;
 532:	2a 9a       	sbi	0x05, 2	; 5
    return len;
}
 534:	80 2f       	mov	r24, r16
 536:	df 91       	pop	r29
 538:	cf 91       	pop	r28
 53a:	1f 91       	pop	r17
 53c:	0f 91       	pop	r16
 53e:	08 95       	ret

00000540 <A7139_SetPackLen>:

Uint8 A7139_SetPackLen(Uint8 len)
{
 540:	0f 93       	push	r16
 542:	1f 93       	push	r17
 544:	08 2f       	mov	r16, r24
    Uint16 pagVal;
    StrobeCmd(CMD_STBY);
 546:	84 e1       	ldi	r24, 0x14	; 20
 548:	4c de       	rcall	.-872    	; 0x1e2 <StrobeCmd>
    //FEP[7:0]
    pagVal = A7139Config_PageA[FIFO_PAGEA] & 0xFF00;
    A7139_WritePageA(FIFO_PAGEA,pagVal|(len-1));
 54a:	10 e0       	ldi	r17, 0x00	; 0
 54c:	01 50       	subi	r16, 0x01	; 1
 54e:	10 40       	sbci	r17, 0x00	; 0
 550:	8d e0       	ldi	r24, 0x0D	; 13
 552:	b8 01       	movw	r22, r16
 554:	ee dd       	rcall	.-1060   	; 0x132 <A7139_WritePageA>
    //FEP[13:8]
    pagVal = A7139Config_PageA[VCB_PAGEA] & 0xC0FF;
    A7139_WritePageA(VCB_PAGEA,pagVal);
 556:	8a e0       	ldi	r24, 0x0A	; 10
 558:	64 e0       	ldi	r22, 0x04	; 4
 55a:	70 e0       	ldi	r23, 0x00	; 0
 55c:	ea dd       	rcall	.-1068   	; 0x132 <A7139_WritePageA>
    return 0;
}
 55e:	80 e0       	ldi	r24, 0x00	; 0
 560:	1f 91       	pop	r17
 562:	0f 91       	pop	r16
 564:	08 95       	ret

00000566 <A7139_IsBatteryLow>:

Uint8 A7139_IsBatteryLow(Uint8 low2_x)
{
 566:	1f 93       	push	r17
 568:	18 2f       	mov	r17, r24
    Uint16 pagVal;
    if(low2_x<0 || low2_x>7)
 56a:	88 30       	cpi	r24, 0x08	; 8
 56c:	88 f4       	brcc	.+34     	; 0x590 <A7139_IsBatteryLow+0x2a>
        return ERR_PARAM;
    StrobeCmd(CMD_STBY);
 56e:	84 e1       	ldi	r24, 0x14	; 20
 570:	38 de       	rcall	.-912    	; 0x1e2 <StrobeCmd>
    //BVT[3:1] BDS[0:0]
    pagVal= A7139Config[PM_PAGEA] & 0xFFF0;
    A7139_WritePageA(PM_PAGEA,pagVal | (low2_x << 1) | 0x01);
 572:	61 2f       	mov	r22, r17
 574:	70 e0       	ldi	r23, 0x00	; 0
 576:	66 0f       	add	r22, r22
 578:	77 1f       	adc	r23, r23
 57a:	61 62       	ori	r22, 0x21	; 33
 57c:	7a 60       	ori	r23, 0x0A	; 10
 57e:	84 e0       	ldi	r24, 0x04	; 4
 580:	d8 dd       	rcall	.-1104   	; 0x132 <A7139_WritePageA>
 582:	83 e0       	ldi	r24, 0x03	; 3
 584:	8a 95       	dec	r24
 586:	f1 f7       	brne	.-4      	; 0x584 <A7139_IsBatteryLow+0x1e>
    _delay_us(10); //delay 5us at least
    //read VBD[7:7]
    return !((A7139_ReadPageA(WOR1_PAGEA) & 0x0080) >> 7);
 588:	81 e0       	ldi	r24, 0x01	; 1
 58a:	f6 dd       	rcall	.-1044   	; 0x178 <A7139_ReadPageA>
 58c:	90 e0       	ldi	r25, 0x00	; 0
 58e:	87 ff       	sbrs	r24, 7
 590:	91 e0       	ldi	r25, 0x01	; 1
}
 592:	89 2f       	mov	r24, r25
 594:	1f 91       	pop	r17
 596:	08 95       	ret

00000598 <A7139_GetRSSI>:

Uint16 A7139_GetRSSI()
{	
 598:	cf 93       	push	r28
 59a:	df 93       	push	r29
    Uint16  rssi;
    Uint16 t_retry = 0xFFFF;
    StrobeCmd(CMD_RX);
 59c:	88 e1       	ldi	r24, 0x18	; 24
 59e:	21 de       	rcall	.-958    	; 0x1e2 <StrobeCmd>
    A7139_WriteReg(ADC_REG,A7139Config[ADC_REG] & 0xFCFF);
 5a0:	8c e0       	ldi	r24, 0x0C	; 12
 5a2:	60 e0       	ldi	r22, 0x00	; 0
 5a4:	74 e4       	ldi	r23, 0x44	; 68
 5a6:	b3 dd       	rcall	.-1178   	; 0x10e <A7139_WriteReg>
    A7139_WriteReg(MODE_REG,A7139_ReadReg(MODE_REG) | 0x0001);	// ADCM[0:0] = 1
 5a8:	8f e0       	ldi	r24, 0x0F	; 15
 5aa:	bc dd       	rcall	.-1160   	; 0x124 <A7139_ReadReg>
 5ac:	bc 01       	movw	r22, r24
 5ae:	61 60       	ori	r22, 0x01	; 1
 5b0:	8f e0       	ldi	r24, 0x0F	; 15
 5b2:	ad dd       	rcall	.-1190   	; 0x10e <A7139_WriteReg>
 5b4:	cf ef       	ldi	r28, 0xFF	; 255
 5b6:	df ef       	ldi	r29, 0xFF	; 255
    do{
        rssi = A7139_ReadReg(MODE_REG) & 0x0001; //ADCM auto clear when measurement done
 5b8:	8f e0       	ldi	r24, 0x0F	; 15
 5ba:	b4 dd       	rcall	.-1176   	; 0x124 <A7139_ReadReg>

    }while(t_retry-- && rssi);
 5bc:	21 97       	sbiw	r28, 0x01	; 1
 5be:	9f ef       	ldi	r25, 0xFF	; 255
 5c0:	cf 3f       	cpi	r28, 0xFF	; 255
 5c2:	d9 07       	cpc	r29, r25
 5c4:	11 f0       	breq	.+4      	; 0x5ca <A7139_GetRSSI+0x32>
 5c6:	80 fd       	sbrc	r24, 0
 5c8:	f7 cf       	rjmp	.-18     	; 0x5b8 <A7139_GetRSSI+0x20>
    if(t_retry>0)
 5ca:	cd 2b       	or	r28, r29
 5cc:	19 f4       	brne	.+6      	; 0x5d4 <A7139_GetRSSI+0x3c>
 5ce:	c0 e0       	ldi	r28, 0x00	; 0
 5d0:	d0 e0       	ldi	r29, 0x00	; 0
 5d2:	04 c0       	rjmp	.+8      	; 0x5dc <A7139_GetRSSI+0x44>
        rssi=(A7139_ReadReg(RX2_REG) & 0x01FF);  //ADCO[8:0]: RSSI value
 5d4:	8b e0       	ldi	r24, 0x0B	; 11
 5d6:	a6 dd       	rcall	.-1204   	; 0x124 <A7139_ReadReg>
 5d8:	ec 01       	movw	r28, r24
 5da:	d1 70       	andi	r29, 0x01	; 1
    else
        rssi = ERR_GET_RSSI;
    StrobeCmd(CMD_STBY);
 5dc:	84 e1       	ldi	r24, 0x14	; 20
 5de:	01 de       	rcall	.-1022   	; 0x1e2 <StrobeCmd>
    return rssi;
}
 5e0:	ce 01       	movw	r24, r28
 5e2:	df 91       	pop	r29
 5e4:	cf 91       	pop	r28
 5e6:	08 95       	ret

000005e8 <A7139_WOT>:

Uint8 A7139_WOT(void)
{
    if(A7139_RCOSC_Cal()==ERR_RCOSC_CAL)
 5e8:	d1 dd       	rcall	.-1118   	; 0x18c <A7139_RCOSC_Cal>
 5ea:	84 30       	cpi	r24, 0x04	; 4
 5ec:	99 f0       	breq	.+38     	; 0x614 <A7139_WOT+0x2c>
        return ERR_RCOSC_CAL;
    StrobeCmd(CMD_STBY);
 5ee:	84 e1       	ldi	r24, 0x14	; 20
 5f0:	f8 dd       	rcall	.-1040   	; 0x1e2 <StrobeCmd>
    //GIO1=FSYNC, GIO2=WTR
    A7139_WritePageA(GIO_PAGEA, 0x0045);
 5f2:	88 e0       	ldi	r24, 0x08	; 8
 5f4:	65 e4       	ldi	r22, 0x45	; 69
 5f6:	70 e0       	ldi	r23, 0x00	; 0
 5f8:	9c dd       	rcall	.-1224   	; 0x132 <A7139_WritePageA>
    //setup WOT Sleep time
    A7139_WritePageA(WOR1_PAGEA, 0x027f);
 5fa:	81 e0       	ldi	r24, 0x01	; 1
 5fc:	6f e7       	ldi	r22, 0x7F	; 127
 5fe:	72 e0       	ldi	r23, 0x02	; 2
 600:	98 dd       	rcall	.-1232   	; 0x132 <A7139_WritePageA>
    //WMODE=1 select WOT function
    A7139_WriteReg(PIN_REG, A7139Config[PIN_REG] | 0x0400);
 602:	8d e0       	ldi	r24, 0x0D	; 13
 604:	60 e0       	ldi	r22, 0x00	; 0
 606:	7c e0       	ldi	r23, 0x0C	; 12
 608:	82 dd       	rcall	.-1276   	; 0x10e <A7139_WriteReg>
    //WORE=1 to enable WOT function
    A7139_WriteReg(MODE_REG, A7139Config[MODE_REG] | 0x0200);
 60a:	8f e0       	ldi	r24, 0x0F	; 15
 60c:	60 ec       	ldi	r22, 0xC0	; 192
 60e:	72 e2       	ldi	r23, 0x22	; 34
 610:	7e dd       	rcall	.-1284   	; 0x10e <A7139_WriteReg>
 612:	80 e0       	ldi	r24, 0x00	; 0
    //while(1); //注意此处为死循环，代码只为演示之用，用户必须按业务实际逻辑进行需改
    return 0;
}
 614:	08 95       	ret

00000616 <A7139_WOR_BySync>:

Uint8 A7139_WOR_BySync(void)
{
    StrobeCmd(CMD_STBY);		//GIO1=FSYNC, GIO2=WTR
 616:	84 e1       	ldi	r24, 0x14	; 20
 618:	e4 dd       	rcall	.-1080   	; 0x1e2 <StrobeCmd>
    A7139_WritePageA(GIO_PAGEA, 0x0045);
 61a:	88 e0       	ldi	r24, 0x08	; 8
 61c:	65 e4       	ldi	r22, 0x45	; 69
 61e:	70 e0       	ldi	r23, 0x00	; 0
 620:	88 dd       	rcall	.-1264   	; 0x132 <A7139_WritePageA>
    A7139_WritePageA(WOR1_PAGEA, 0xFF06);	//setup WOR Sleep time and Rx time  active:15.6ms sleep:554ms
 622:	81 e0       	ldi	r24, 0x01	; 1
 624:	66 e0       	ldi	r22, 0x06	; 6
 626:	7f ef       	ldi	r23, 0xFF	; 255
 628:	84 dd       	rcall	.-1272   	; 0x132 <A7139_WritePageA>
    if(A7139_RCOSC_Cal()==ERR_RCOSC_CAL)
 62a:	b0 dd       	rcall	.-1184   	; 0x18c <A7139_RCOSC_Cal>
 62c:	84 30       	cpi	r24, 0x04	; 4
 62e:	49 f0       	breq	.+18     	; 0x642 <A7139_WOR_BySync+0x2c>
        return ERR_RCOSC_CAL;
    A7139_WritePageA(WOR2_PAGEA, A7139Config_PageA[WOR2_PAGEA] | 0x0010);	//enable RC OSC & WOR by sync
 630:	82 e0       	ldi	r24, 0x02	; 2
 632:	60 e1       	ldi	r22, 0x10	; 16
 634:	78 ef       	ldi	r23, 0xF8	; 248
 636:	7d dd       	rcall	.-1286   	; 0x132 <A7139_WritePageA>
    A7139_WriteReg(MODE_REG, A7139Config[MODE_REG] | 0x0200);
 638:	8f e0       	ldi	r24, 0x0F	; 15
 63a:	60 ec       	ldi	r22, 0xC0	; 192
 63c:	72 e2       	ldi	r23, 0x22	; 34
 63e:	67 dd       	rcall	.-1330   	; 0x10e <A7139_WriteReg>
 640:	80 e0       	ldi	r24, 0x00	; 0

    return 0;
}
 642:	08 95       	ret

00000644 <A7139_WOR_ByPreamble>:

Uint8 A7139_WOR_ByPreamble(void)
{
    StrobeCmd(CMD_STBY);
 644:	84 e1       	ldi	r24, 0x14	; 20
 646:	cd dd       	rcall	.-1126   	; 0x1e2 <StrobeCmd>
 648:	86 e0       	ldi	r24, 0x06	; 6
 64a:	8a 95       	dec	r24
 64c:	f1 f7       	brne	.-4      	; 0x64a <A7139_WOR_ByPreamble+0x6>
    _delay_us(20);
    //	A7139_WritePageA(GIO_PAGEA, 0x004D);	//GIO1=PMDO, GIO2=WTR
    A7139_WritePageA(GIO_PAGEA, 0x0047);	// 0043
 64e:	88 e0       	ldi	r24, 0x08	; 8
 650:	67 e4       	ldi	r22, 0x47	; 71
 652:	70 e0       	ldi	r23, 0x00	; 0
 654:	6e dd       	rcall	.-1316   	; 0x132 <A7139_WritePageA>
    //Real WOR Active Period = (WOR_AC[5:0]+1) x 244us,XTAL and Regulator Settling Time
    //Note : Be aware that Xtal settling time requirement includes initial tolerance,
    //       temperature drift, aging and crystal loading.
    A7139_WritePageA(WOR1_PAGEA, 0x98B0);	//setup WOR Sleep time and Rx time	active:9.5ms sleep:758ms		// 9860->758ms  98B0->1380ms 
 656:	81 e0       	ldi	r24, 0x01	; 1
 658:	60 eb       	ldi	r22, 0xB0	; 176
 65a:	78 e9       	ldi	r23, 0x98	; 152
 65c:	6a dd       	rcall	.-1324   	; 0x132 <A7139_WritePageA>
    //RC Oscillator Calibration
    if(A7139_RCOSC_Cal()==ERR_RCOSC_CAL)
 65e:	96 dd       	rcall	.-1236   	; 0x18c <A7139_RCOSC_Cal>
 660:	84 30       	cpi	r24, 0x04	; 4
 662:	49 f0       	breq	.+18     	; 0x676 <A7139_WOR_ByPreamble+0x32>
        return ERR_RCOSC_CAL;
    A7139_WritePageA(WOR2_PAGEA, A7139Config_PageA[WOR2_PAGEA] | 0x0030);	// enable RC OSC & WOR by preamble
 664:	82 e0       	ldi	r24, 0x02	; 2
 666:	60 e3       	ldi	r22, 0x30	; 48
 668:	78 ef       	ldi	r23, 0xF8	; 248
 66a:	63 dd       	rcall	.-1338   	; 0x132 <A7139_WritePageA>
    A7139_WriteReg(MODE_REG, A7139Config[MODE_REG] | 0x0200);				// WORE=1 to enable WOR function
 66c:	8f e0       	ldi	r24, 0x0F	; 15
 66e:	60 ec       	ldi	r22, 0xC0	; 192
 670:	72 e2       	ldi	r23, 0x22	; 34
 672:	4d dd       	rcall	.-1382   	; 0x10e <A7139_WriteReg>
 674:	80 e0       	ldi	r24, 0x00	; 0

    return 0;
}
 676:	08 95       	ret

00000678 <A7139_SetPowerLevel>:

Uint8 A7139_SetPowerLevel(Uint8 pwrLev)
{
 678:	1f 93       	push	r17
 67a:	18 2f       	mov	r17, r24
    Uint16 pagVal= A7139Config_PageB[TX2_PAGEB] & 0xFF80;
    StrobeCmd(CMD_STBY);
 67c:	84 e1       	ldi	r24, 0x14	; 20
 67e:	b1 dd       	rcall	.-1182   	; 0x1e2 <StrobeCmd>
 680:	86 e0       	ldi	r24, 0x06	; 6
 682:	8a 95       	dec	r24
 684:	f1 f7       	brne	.-4      	; 0x682 <A7139_SetPowerLevel+0xa>
    _delay_us(20);
    switch(pwrLev)
 686:	e1 2f       	mov	r30, r17
 688:	f0 e0       	ldi	r31, 0x00	; 0
 68a:	e9 30       	cpi	r30, 0x09	; 9
 68c:	f1 05       	cpc	r31, r1
 68e:	18 f4       	brcc	.+6      	; 0x696 <A7139_SetPowerLevel+0x1e>
 690:	e6 5e       	subi	r30, 0xE6	; 230
 692:	ff 4f       	sbci	r31, 0xFF	; 255
 694:	09 94       	ijmp
 696:	81 e0       	ldi	r24, 0x01	; 1
 698:	25 c0       	rjmp	.+74     	; 0x6e4 <A7139_SetPowerLevel+0x6c>
    {
    case 0:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x01);	//-1.1dBm
 69a:	80 e0       	ldi	r24, 0x00	; 0
 69c:	61 e0       	ldi	r22, 0x01	; 1
 69e:	73 e0       	ldi	r23, 0x03	; 3
 6a0:	1f c0       	rjmp	.+62     	; 0x6e0 <A7139_SetPowerLevel+0x68>
        break;
    case 1:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x09);	//1.2dBm
 6a2:	80 e0       	ldi	r24, 0x00	; 0
 6a4:	69 e0       	ldi	r22, 0x09	; 9
 6a6:	73 e0       	ldi	r23, 0x03	; 3
 6a8:	1b c0       	rjmp	.+54     	; 0x6e0 <A7139_SetPowerLevel+0x68>
        break;
    case 2:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x0A);	//4.8dBm
 6aa:	80 e0       	ldi	r24, 0x00	; 0
 6ac:	6a e0       	ldi	r22, 0x0A	; 10
 6ae:	73 e0       	ldi	r23, 0x03	; 3
 6b0:	17 c0       	rjmp	.+46     	; 0x6e0 <A7139_SetPowerLevel+0x68>
        break;
    case 3:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x61);	//6.7dBm
 6b2:	80 e0       	ldi	r24, 0x00	; 0
 6b4:	61 e6       	ldi	r22, 0x61	; 97
 6b6:	73 e0       	ldi	r23, 0x03	; 3
 6b8:	13 c0       	rjmp	.+38     	; 0x6e0 <A7139_SetPowerLevel+0x68>
        break;
    case 4:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x2A);	//10.9dBm
 6ba:	80 e0       	ldi	r24, 0x00	; 0
 6bc:	6a e2       	ldi	r22, 0x2A	; 42
 6be:	73 e0       	ldi	r23, 0x03	; 3
 6c0:	0f c0       	rjmp	.+30     	; 0x6e0 <A7139_SetPowerLevel+0x68>
        break;
    case 5:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x1C);	//13.2dBm
 6c2:	80 e0       	ldi	r24, 0x00	; 0
 6c4:	6c e1       	ldi	r22, 0x1C	; 28
 6c6:	73 e0       	ldi	r23, 0x03	; 3
 6c8:	0b c0       	rjmp	.+22     	; 0x6e0 <A7139_SetPowerLevel+0x68>
        break;
    case 6:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x26);	//18dBm
 6ca:	80 e0       	ldi	r24, 0x00	; 0
 6cc:	66 e2       	ldi	r22, 0x26	; 38
 6ce:	73 e0       	ldi	r23, 0x03	; 3
 6d0:	07 c0       	rjmp	.+14     	; 0x6e0 <A7139_SetPowerLevel+0x68>
        break;
    case 7:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x3E);	//20dBm
 6d2:	80 e0       	ldi	r24, 0x00	; 0
 6d4:	6e e3       	ldi	r22, 0x3E	; 62
 6d6:	73 e0       	ldi	r23, 0x03	; 3
 6d8:	03 c0       	rjmp	.+6      	; 0x6e0 <A7139_SetPowerLevel+0x68>
        break;
    case 8:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x5F);  //21dBm
 6da:	80 e0       	ldi	r24, 0x00	; 0
 6dc:	6f e5       	ldi	r22, 0x5F	; 95
 6de:	73 e0       	ldi	r23, 0x03	; 3
 6e0:	38 dd       	rcall	.-1424   	; 0x152 <A7139_WritePageB>
 6e2:	80 e0       	ldi	r24, 0x00	; 0
        break;
    default:
        return ERR_PARAM;
    }
    return 0;
}
 6e4:	1f 91       	pop	r17
 6e6:	08 95       	ret

000006e8 <PortInit>:
#define T1_OFF	{ TCCR1B=0; TIMSK&=~1<<TOIE1;}

volatile unsigned char cFlag = 1;		// count Flag
void PortInit(void)
{
    DDRB = 0B00000111;
 6e8:	87 e0       	ldi	r24, 0x07	; 7
 6ea:	84 b9       	out	0x04, r24	; 4
    PORTB= 0B11111000;
 6ec:	88 ef       	ldi	r24, 0xF8	; 248
 6ee:	85 b9       	out	0x05, r24	; 5
    PINB = 0x00;
 6f0:	13 b8       	out	0x03, r1	; 3

    DDRD = 0B00000100;	
 6f2:	84 e0       	ldi	r24, 0x04	; 4
 6f4:	8a b9       	out	0x0a, r24	; 10
    PORTD= 0B11111011;
 6f6:	8b ef       	ldi	r24, 0xFB	; 251
 6f8:	8b b9       	out	0x0b, r24	; 11
    PIND = 0x00;
 6fa:	19 b8       	out	0x09, r1	; 9

    DDRC = 0B00000000;			
 6fc:	17 b8       	out	0x07, r1	; 7
    PORTC= 0B11111111;
 6fe:	8f ef       	ldi	r24, 0xFF	; 255
 700:	88 b9       	out	0x08, r24	; 8
    PINC = 0x00;
 702:	16 b8       	out	0x06, r1	; 6
}
 704:	08 95       	ret

00000706 <SetSleep>:
    return A7139_ReadFIFO(buf);
}

void SetSleep(void)
{
    MCUCR |= 1<<SM1;
 706:	85 b7       	in	r24, 0x35	; 53
 708:	84 60       	ori	r24, 0x04	; 4
 70a:	85 bf       	out	0x35, r24	; 53
    MCUCR |= 1<<SE;
 70c:	85 b7       	in	r24, 0x35	; 53
 70e:	81 60       	ori	r24, 0x01	; 1
 710:	85 bf       	out	0x35, r24	; 53
    asm("sleep");
 712:	88 95       	sleep
}
 714:	08 95       	ret

00000716 <EI0Init>:

void EI0Init(void)
{
    MCUCR = 0;
 716:	15 be       	out	0x35, r1	; 53
    EIMSK = 1<<INT1;
 718:	82 e0       	ldi	r24, 0x02	; 2
 71a:	8d bb       	out	0x1d, r24	; 29
}
 71c:	08 95       	ret

0000071e <RecvData>:
    _delay_us(10);
    while(GIO2);
}

unsigned char RecvData(unsigned char* buf)
{
 71e:	cf 93       	push	r28
 720:	df 93       	push	r29
 722:	ec 01       	movw	r28, r24
    StrobeCmd(CMD_RX);
 724:	88 e1       	ldi	r24, 0x18	; 24
 726:	5d dd       	rcall	.-1350   	; 0x1e2 <StrobeCmd>
 728:	83 e0       	ldi	r24, 0x03	; 3
 72a:	8a 95       	dec	r24
 72c:	f1 f7       	brne	.-4      	; 0x72a <RecvData+0xc>
    _delay_us(10);
    while(GIO2);
 72e:	4d 99       	sbic	0x09, 5	; 9
 730:	fe cf       	rjmp	.-4      	; 0x72e <RecvData+0x10>
    return A7139_ReadFIFO(buf);
 732:	ce 01       	movw	r24, r28
 734:	dd de       	rcall	.-582    	; 0x4f0 <A7139_ReadFIFO>
}
 736:	df 91       	pop	r29
 738:	cf 91       	pop	r28
 73a:	08 95       	ret

0000073c <__vector_2>:
volatile unsigned char flag = 0;
unsigned int value = 0;
unsigned char rBuf[16] = {0};

ISR(INT1_vect)		// GIO1 中断
{
 73c:	1f 92       	push	r1
 73e:	0f 92       	push	r0
 740:	0f b6       	in	r0, 0x3f	; 63
 742:	0f 92       	push	r0
 744:	11 24       	eor	r1, r1
 746:	2f 93       	push	r18
 748:	3f 93       	push	r19
 74a:	4f 93       	push	r20
 74c:	5f 93       	push	r21
 74e:	6f 93       	push	r22
 750:	7f 93       	push	r23
 752:	8f 93       	push	r24
 754:	9f 93       	push	r25
 756:	af 93       	push	r26
 758:	bf 93       	push	r27
 75a:	ef 93       	push	r30
 75c:	ff 93       	push	r31
    //	value= A7139_GetRSSI();
    len = RecvData(rBuf);
 75e:	88 e5       	ldi	r24, 0x58	; 88
 760:	91 e0       	ldi	r25, 0x01	; 1
 762:	dd df       	rcall	.-70     	; 0x71e <RecvData>
 764:	80 93 54 01 	sts	0x0154, r24
    flag = 1;
 768:	81 e0       	ldi	r24, 0x01	; 1
 76a:	80 93 55 01 	sts	0x0155, r24
}
 76e:	ff 91       	pop	r31
 770:	ef 91       	pop	r30
 772:	bf 91       	pop	r27
 774:	af 91       	pop	r26
 776:	9f 91       	pop	r25
 778:	8f 91       	pop	r24
 77a:	7f 91       	pop	r23
 77c:	6f 91       	pop	r22
 77e:	5f 91       	pop	r21
 780:	4f 91       	pop	r20
 782:	3f 91       	pop	r19
 784:	2f 91       	pop	r18
 786:	0f 90       	pop	r0
 788:	0f be       	out	0x3f, r0	; 63
 78a:	0f 90       	pop	r0
 78c:	1f 90       	pop	r1
 78e:	18 95       	reti

00000790 <SendData>:
    PINC = 0x00;
}

void SendData(unsigned char *buf,unsigned char len)
{
    A7139_WriteFIFO(buf,len);
 790:	90 de       	rcall	.-736    	; 0x4b2 <A7139_WriteFIFO>
    StrobeCmd(CMD_TX);
 792:	8a e1       	ldi	r24, 0x1A	; 26
 794:	26 dd       	rcall	.-1460   	; 0x1e2 <StrobeCmd>
 796:	83 e0       	ldi	r24, 0x03	; 3
 798:	8a 95       	dec	r24
 79a:	f1 f7       	brne	.-4      	; 0x798 <SendData+0x8>
    _delay_us(10);
    while(GIO2);
 79c:	4d 99       	sbic	0x09, 5	; 9
 79e:	fe cf       	rjmp	.-4      	; 0x79c <SendData+0xc>
}
 7a0:	08 95       	ret

000007a2 <main>:
	ENA_EXTI0;
}
*/
unsigned int nId = 0x06;
int main(void)
{
 7a2:	2f 92       	push	r2
 7a4:	3f 92       	push	r3
 7a6:	4f 92       	push	r4
 7a8:	5f 92       	push	r5
 7aa:	6f 92       	push	r6
 7ac:	7f 92       	push	r7
 7ae:	8f 92       	push	r8
 7b0:	9f 92       	push	r9
 7b2:	af 92       	push	r10
 7b4:	bf 92       	push	r11
 7b6:	cf 92       	push	r12
 7b8:	df 92       	push	r13
 7ba:	ef 92       	push	r14
 7bc:	ff 92       	push	r15
 7be:	0f 93       	push	r16
 7c0:	1f 93       	push	r17
 7c2:	df 93       	push	r29
 7c4:	cf 93       	push	r28
 7c6:	cd b7       	in	r28, 0x3d	; 61
 7c8:	de b7       	in	r29, 0x3e	; 62
 7ca:	27 97       	sbiw	r28, 0x07	; 7
 7cc:	0f b6       	in	r0, 0x3f	; 63
 7ce:	f8 94       	cli
 7d0:	de bf       	out	0x3e, r29	; 62
 7d2:	0f be       	out	0x3f, r0	; 63
 7d4:	cd bf       	out	0x3d, r28	; 61
    unsigned char tBuf[7] = {0xFC,0x07,0x00,0x00,0x00,0x06,0xFF};
 7d6:	de 01       	movw	r26, r28
 7d8:	11 96       	adiw	r26, 0x01	; 1
 7da:	ed e4       	ldi	r30, 0x4D	; 77
 7dc:	f1 e0       	ldi	r31, 0x01	; 1
 7de:	87 e0       	ldi	r24, 0x07	; 7
 7e0:	01 90       	ld	r0, Z+
 7e2:	0d 92       	st	X+, r0
 7e4:	81 50       	subi	r24, 0x01	; 1
 7e6:	e1 f7       	brne	.-8      	; 0x7e0 <main+0x3e>
    unsigned char tmp = 0;
	unsigned char i = 0;
    unsigned int count = 0;
	unsigned int rId = 0;
	tBuf[4] = (nId>>8);
 7e8:	90 91 4b 01 	lds	r25, 0x014B
 7ec:	80 91 4c 01 	lds	r24, 0x014C
 7f0:	8d 83       	std	Y+5, r24	; 0x05
	tBuf[5] = (nId&0xFF);
 7f2:	9e 83       	std	Y+6, r25	; 0x06
    PortInit();
 7f4:	79 df       	rcall	.-270    	; 0x6e8 <PortInit>
	LED_ON;
 7f6:	5a 9a       	sbi	0x0b, 2	; 11
 7f8:	88 eb       	ldi	r24, 0xB8	; 184
 7fa:	9b e0       	ldi	r25, 0x0B	; 11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 7fc:	29 e1       	ldi	r18, 0x19	; 25
 7fe:	30 e0       	ldi	r19, 0x00	; 0
 800:	f9 01       	movw	r30, r18
 802:	31 97       	sbiw	r30, 0x01	; 1
 804:	f1 f7       	brne	.-4      	; 0x802 <main+0x60>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 806:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 808:	d9 f7       	brne	.-10     	; 0x800 <main+0x5e>
	_delay_ms(300);
	LED_OFF;
 80a:	5a 98       	cbi	0x0b, 2	; 11
	LED_ON;
 80c:	5a 9a       	sbi	0x0b, 2	; 11
 80e:	88 eb       	ldi	r24, 0xB8	; 184
 810:	9b e0       	ldi	r25, 0x0B	; 11
 812:	29 e1       	ldi	r18, 0x19	; 25
 814:	30 e0       	ldi	r19, 0x00	; 0
 816:	f9 01       	movw	r30, r18
 818:	31 97       	sbiw	r30, 0x01	; 1
 81a:	f1 f7       	brne	.-4      	; 0x818 <main+0x76>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 81c:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 81e:	d9 f7       	brne	.-10     	; 0x816 <main+0x74>
	_delay_ms(300);
	LED_OFF;
 820:	5a 98       	cbi	0x0b, 2	; 11
    asm("sleep");
}

void EI0Init(void)
{
    MCUCR = 0;
 822:	15 be       	out	0x35, r1	; 53
    EIMSK = 1<<INT1;
 824:	82 e0       	ldi	r24, 0x02	; 2
 826:	8d bb       	out	0x1d, r24	; 29
 828:	08 ea       	ldi	r16, 0xA8	; 168
 82a:	11 e6       	ldi	r17, 0x61	; 97
	_delay_ms(300);
	LED_OFF;
    EI0Init();
    do
    {
        tmp = A7139_Init(470.001f); 		// A7139初始化
 82c:	61 e2       	ldi	r22, 0x21	; 33
 82e:	70 e0       	ldi	r23, 0x00	; 0
 830:	8b ee       	ldi	r24, 0xEB	; 235
 832:	93 e4       	ldi	r25, 0x43	; 67
 834:	fa dc       	rcall	.-1548   	; 0x22a <A7139_Init>
 836:	f8 01       	movw	r30, r16
 838:	31 97       	sbiw	r30, 0x01	; 1
 83a:	f1 f7       	brne	.-4      	; 0x838 <main+0x96>
        _delay_ms(100);
    }while(tmp);
 83c:	88 23       	and	r24, r24
 83e:	b1 f7       	brne	.-20     	; 0x82c <main+0x8a>

    A7139_SetPowerLevel(6);		// 功率设置函数，参数范围0-8，0最小功率，8功率最大
 840:	86 e0       	ldi	r24, 0x06	; 6
 842:	1a df       	rcall	.-460    	; 0x678 <A7139_SetPowerLevel>
    A7139_SetPackLen(16);
 844:	80 e1       	ldi	r24, 0x10	; 16
 846:	7c de       	rcall	.-776    	; 0x540 <A7139_SetPackLen>
    A7139_WOR_ByPreamble();
 848:	fd de       	rcall	.-518    	; 0x644 <A7139_WOR_ByPreamble>
    sei();		
 84a:	78 94       	sei
    StrobeCmd(CMD_RX);
 84c:	88 e1       	ldi	r24, 0x18	; 24
 84e:	c9 dc       	rcall	.-1646   	; 0x1e2 <StrobeCmd>
    return A7139_ReadFIFO(buf);
}

void SetSleep(void)
{
    MCUCR |= 1<<SM1;
 850:	85 b7       	in	r24, 0x35	; 53
 852:	84 60       	ori	r24, 0x04	; 4
 854:	85 bf       	out	0x35, r24	; 53
    MCUCR |= 1<<SE;
 856:	85 b7       	in	r24, 0x35	; 53
 858:	81 60       	ori	r24, 0x01	; 1
 85a:	85 bf       	out	0x35, r24	; 53
    asm("sleep");
 85c:	88 95       	sleep
 85e:	88 24       	eor	r8, r8
 860:	99 24       	eor	r9, r9

				else if(rId==65535)		// broadcast
				{
					DIS_EXTI0;
					_delay_ms(60+nId);
					SendData(tBuf,7);
 862:	1e 01       	movw	r2, r28
 864:	08 94       	sec
 866:	21 1c       	adc	r2, r1
 868:	31 1c       	adc	r3, r1
 86a:	89 e1       	ldi	r24, 0x19	; 25
 86c:	48 2e       	mov	r4, r24
 86e:	51 2c       	mov	r5, r1
 870:	03 c0       	rjmp	.+6      	; 0x878 <main+0xd6>
            flag = 0;
            A7139_WOR_ByPreamble();
            StrobeCmd(CMD_RX);
            SetSleep();
        }
        else if(count++>1000)
 872:	08 94       	sec
 874:	81 1c       	adc	r8, r1
 876:	91 1c       	adc	r9, r1
    sei();		
    StrobeCmd(CMD_RX);
    SetSleep();	
    while(1)
    {
        if(flag)
 878:	80 91 55 01 	lds	r24, 0x0155
 87c:	88 23       	and	r24, r24
 87e:	09 f4       	brne	.+2      	; 0x882 <main+0xe0>
 880:	c1 c0       	rjmp	.+386    	; 0xa04 <main+0x262>
        {
            if(len==5)
 882:	80 91 54 01 	lds	r24, 0x0154
 886:	85 30       	cpi	r24, 0x05	; 5
 888:	09 f0       	breq	.+2      	; 0x88c <main+0xea>
 88a:	af c0       	rjmp	.+350    	; 0x9ea <main+0x248>
            {
				rId = (rBuf[4]<<8)+rBuf[5];
 88c:	70 90 5c 01 	lds	r7, 0x015C
 890:	66 24       	eor	r6, r6
 892:	80 91 5d 01 	lds	r24, 0x015D
 896:	b3 01       	movw	r22, r6
 898:	68 0f       	add	r22, r24
 89a:	71 1d       	adc	r23, r1
				if(rId==nId)
 89c:	80 91 4b 01 	lds	r24, 0x014B
 8a0:	90 91 4c 01 	lds	r25, 0x014C
 8a4:	68 17       	cp	r22, r24
 8a6:	79 07       	cpc	r23, r25
 8a8:	09 f0       	breq	.+2      	; 0x8ac <main+0x10a>
 8aa:	56 c0       	rjmp	.+172    	; 0x958 <main+0x1b6>
				{
					DIS_EXTI0;
 8ac:	e9 98       	cbi	0x1d, 1	; 29
					_delay_ms(60+nId);
 8ae:	64 5c       	subi	r22, 0xC4	; 196
 8b0:	7f 4f       	sbci	r23, 0xFF	; 255
 8b2:	80 e0       	ldi	r24, 0x00	; 0
 8b4:	90 e0       	ldi	r25, 0x00	; 0
 8b6:	b3 d1       	rcall	.+870    	; 0xc1e <__floatunsisf>
 8b8:	5b 01       	movw	r10, r22
 8ba:	6c 01       	movw	r12, r24
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
 8bc:	20 e0       	ldi	r18, 0x00	; 0
 8be:	30 e0       	ldi	r19, 0x00	; 0
 8c0:	4a e7       	ldi	r20, 0x7A	; 122
 8c2:	53 e4       	ldi	r21, 0x43	; 67
 8c4:	62 d2       	rcall	.+1220   	; 0xd8a <__mulsf3>
 8c6:	7b 01       	movw	r14, r22
 8c8:	8c 01       	movw	r16, r24
	if (__tmp < 1.0)
 8ca:	20 e0       	ldi	r18, 0x00	; 0
 8cc:	30 e0       	ldi	r19, 0x00	; 0
 8ce:	40 e8       	ldi	r20, 0x80	; 128
 8d0:	5f e3       	ldi	r21, 0x3F	; 63
 8d2:	0d d1       	rcall	.+538    	; 0xaee <__cmpsf2>
 8d4:	88 23       	and	r24, r24
 8d6:	1c f4       	brge	.+6      	; 0x8de <main+0x13c>
 8d8:	61 e0       	ldi	r22, 0x01	; 1
 8da:	70 e0       	ldi	r23, 0x00	; 0
 8dc:	1e c0       	rjmp	.+60     	; 0x91a <main+0x178>
		__ticks = 1;
	else if (__tmp > 65535)
 8de:	c8 01       	movw	r24, r16
 8e0:	b7 01       	movw	r22, r14
 8e2:	20 e0       	ldi	r18, 0x00	; 0
 8e4:	3f ef       	ldi	r19, 0xFF	; 255
 8e6:	4f e7       	ldi	r20, 0x7F	; 127
 8e8:	57 e4       	ldi	r21, 0x47	; 71
 8ea:	4b d2       	rcall	.+1174   	; 0xd82 <__gesf2>
 8ec:	18 16       	cp	r1, r24
 8ee:	94 f4       	brge	.+36     	; 0x914 <main+0x172>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
 8f0:	c6 01       	movw	r24, r12
 8f2:	b5 01       	movw	r22, r10
 8f4:	20 e0       	ldi	r18, 0x00	; 0
 8f6:	30 e0       	ldi	r19, 0x00	; 0
 8f8:	40 e2       	ldi	r20, 0x20	; 32
 8fa:	51 e4       	ldi	r21, 0x41	; 65
 8fc:	46 d2       	rcall	.+1164   	; 0xd8a <__mulsf3>
 8fe:	63 d1       	rcall	.+710    	; 0xbc6 <__fixunssfsi>
 900:	05 c0       	rjmp	.+10     	; 0x90c <main+0x16a>
 902:	c2 01       	movw	r24, r4
 904:	01 97       	sbiw	r24, 0x01	; 1
 906:	f1 f7       	brne	.-4      	; 0x904 <main+0x162>
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 908:	61 50       	subi	r22, 0x01	; 1
 90a:	70 40       	sbci	r23, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 90c:	61 15       	cp	r22, r1
 90e:	71 05       	cpc	r23, r1
 910:	c1 f7       	brne	.-16     	; 0x902 <main+0x160>
 912:	06 c0       	rjmp	.+12     	; 0x920 <main+0x17e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
 914:	c8 01       	movw	r24, r16
 916:	b7 01       	movw	r22, r14
 918:	56 d1       	rcall	.+684    	; 0xbc6 <__fixunssfsi>
 91a:	cb 01       	movw	r24, r22
 91c:	01 97       	sbiw	r24, 0x01	; 1
 91e:	f1 f7       	brne	.-4      	; 0x91c <main+0x17a>
					SendData(tBuf,7);
 920:	c1 01       	movw	r24, r2
 922:	67 e0       	ldi	r22, 0x07	; 7
 924:	35 df       	rcall	.-406    	; 0x790 <SendData>
 926:	20 e0       	ldi	r18, 0x00	; 0
 928:	30 e0       	ldi	r19, 0x00	; 0
					for(i=0;i<27;i++)
					{
						if(i%2)
 92a:	20 ff       	sbrs	r18, 0
 92c:	06 c0       	rjmp	.+12     	; 0x93a <main+0x198>
						{
							LED_ON;
 92e:	5a 9a       	sbi	0x0b, 2	; 11
 930:	8c e4       	ldi	r24, 0x4C	; 76
 932:	9d e1       	ldi	r25, 0x1D	; 29
 934:	01 97       	sbiw	r24, 0x01	; 1
 936:	f1 f7       	brne	.-4      	; 0x934 <main+0x192>
 938:	08 c0       	rjmp	.+16     	; 0x94a <main+0x1a8>
							_delay_ms(30);
						}
						else
						{
							LED_OFF;
 93a:	5a 98       	cbi	0x0b, 2	; 11
 93c:	88 ec       	ldi	r24, 0xC8	; 200
 93e:	92 e3       	ldi	r25, 0x32	; 50
 940:	f2 01       	movw	r30, r4
 942:	31 97       	sbiw	r30, 0x01	; 1
 944:	f1 f7       	brne	.-4      	; 0x942 <main+0x1a0>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 946:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 948:	d9 f7       	brne	.-10     	; 0x940 <main+0x19e>
 94a:	2f 5f       	subi	r18, 0xFF	; 255
 94c:	3f 4f       	sbci	r19, 0xFF	; 255
				if(rId==nId)
				{
					DIS_EXTI0;
					_delay_ms(60+nId);
					SendData(tBuf,7);
					for(i=0;i<27;i++)
 94e:	2b 31       	cpi	r18, 0x1B	; 27
 950:	31 05       	cpc	r19, r1
 952:	59 f7       	brne	.-42     	; 0x92a <main+0x188>
						{
							LED_OFF;
							_delay_ms(1300);
						}
					}
					LED_OFF;
 954:	5a 98       	cbi	0x0b, 2	; 11
 956:	48 c0       	rjmp	.+144    	; 0x9e8 <main+0x246>
					ENA_EXTI0;
				}

				else if(rId==65535)		// broadcast
 958:	6f 5f       	subi	r22, 0xFF	; 255
 95a:	7f 4f       	sbci	r23, 0xFF	; 255
 95c:	09 f0       	breq	.+2      	; 0x960 <main+0x1be>
 95e:	45 c0       	rjmp	.+138    	; 0x9ea <main+0x248>
				{
					DIS_EXTI0;
 960:	e9 98       	cbi	0x1d, 1	; 29
					_delay_ms(60+nId);
 962:	cc 96       	adiw	r24, 0x3c	; 60
 964:	bc 01       	movw	r22, r24
 966:	80 e0       	ldi	r24, 0x00	; 0
 968:	90 e0       	ldi	r25, 0x00	; 0
 96a:	59 d1       	rcall	.+690    	; 0xc1e <__floatunsisf>
 96c:	5b 01       	movw	r10, r22
 96e:	6c 01       	movw	r12, r24
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
 970:	20 e0       	ldi	r18, 0x00	; 0
 972:	30 e0       	ldi	r19, 0x00	; 0
 974:	4a e7       	ldi	r20, 0x7A	; 122
 976:	53 e4       	ldi	r21, 0x43	; 67
 978:	08 d2       	rcall	.+1040   	; 0xd8a <__mulsf3>
 97a:	7b 01       	movw	r14, r22
 97c:	8c 01       	movw	r16, r24
	if (__tmp < 1.0)
 97e:	20 e0       	ldi	r18, 0x00	; 0
 980:	30 e0       	ldi	r19, 0x00	; 0
 982:	40 e8       	ldi	r20, 0x80	; 128
 984:	5f e3       	ldi	r21, 0x3F	; 63
 986:	b3 d0       	rcall	.+358    	; 0xaee <__cmpsf2>
 988:	88 23       	and	r24, r24
 98a:	1c f4       	brge	.+6      	; 0x992 <main+0x1f0>
 98c:	61 e0       	ldi	r22, 0x01	; 1
 98e:	70 e0       	ldi	r23, 0x00	; 0
 990:	1e c0       	rjmp	.+60     	; 0x9ce <main+0x22c>
		__ticks = 1;
	else if (__tmp > 65535)
 992:	c8 01       	movw	r24, r16
 994:	b7 01       	movw	r22, r14
 996:	20 e0       	ldi	r18, 0x00	; 0
 998:	3f ef       	ldi	r19, 0xFF	; 255
 99a:	4f e7       	ldi	r20, 0x7F	; 127
 99c:	57 e4       	ldi	r21, 0x47	; 71
 99e:	f1 d1       	rcall	.+994    	; 0xd82 <__gesf2>
 9a0:	18 16       	cp	r1, r24
 9a2:	94 f4       	brge	.+36     	; 0x9c8 <main+0x226>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
 9a4:	c6 01       	movw	r24, r12
 9a6:	b5 01       	movw	r22, r10
 9a8:	20 e0       	ldi	r18, 0x00	; 0
 9aa:	30 e0       	ldi	r19, 0x00	; 0
 9ac:	40 e2       	ldi	r20, 0x20	; 32
 9ae:	51 e4       	ldi	r21, 0x41	; 65
 9b0:	ec d1       	rcall	.+984    	; 0xd8a <__mulsf3>
 9b2:	09 d1       	rcall	.+530    	; 0xbc6 <__fixunssfsi>
 9b4:	05 c0       	rjmp	.+10     	; 0x9c0 <main+0x21e>
 9b6:	c2 01       	movw	r24, r4
 9b8:	01 97       	sbiw	r24, 0x01	; 1
 9ba:	f1 f7       	brne	.-4      	; 0x9b8 <main+0x216>
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 9bc:	61 50       	subi	r22, 0x01	; 1
 9be:	70 40       	sbci	r23, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 9c0:	61 15       	cp	r22, r1
 9c2:	71 05       	cpc	r23, r1
 9c4:	c1 f7       	brne	.-16     	; 0x9b6 <main+0x214>
 9c6:	06 c0       	rjmp	.+12     	; 0x9d4 <main+0x232>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
 9c8:	c8 01       	movw	r24, r16
 9ca:	b7 01       	movw	r22, r14
 9cc:	fc d0       	rcall	.+504    	; 0xbc6 <__fixunssfsi>
 9ce:	cb 01       	movw	r24, r22
 9d0:	01 97       	sbiw	r24, 0x01	; 1
 9d2:	f1 f7       	brne	.-4      	; 0x9d0 <main+0x22e>
					SendData(tBuf,7);
 9d4:	c1 01       	movw	r24, r2
 9d6:	67 e0       	ldi	r22, 0x07	; 7
 9d8:	db de       	rcall	.-586    	; 0x790 <SendData>
 9da:	80 e5       	ldi	r24, 0x50	; 80
 9dc:	93 ec       	ldi	r25, 0xC3	; 195
 9de:	f2 01       	movw	r30, r4
 9e0:	31 97       	sbiw	r30, 0x01	; 1
 9e2:	f1 f7       	brne	.-4      	; 0x9e0 <main+0x23e>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 9e4:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 9e6:	d9 f7       	brne	.-10     	; 0x9de <main+0x23c>
					_delay_ms(5000);
					ENA_EXTI0;
 9e8:	e9 9a       	sbi	0x1d, 1	; 29
				}
            }
            flag = 0;
 9ea:	10 92 55 01 	sts	0x0155, r1
            A7139_WOR_ByPreamble();
 9ee:	2a de       	rcall	.-940    	; 0x644 <A7139_WOR_ByPreamble>
            StrobeCmd(CMD_RX);
 9f0:	88 e1       	ldi	r24, 0x18	; 24
 9f2:	f7 db       	rcall	.-2066   	; 0x1e2 <StrobeCmd>
    return A7139_ReadFIFO(buf);
}

void SetSleep(void)
{
    MCUCR |= 1<<SM1;
 9f4:	85 b7       	in	r24, 0x35	; 53
 9f6:	84 60       	ori	r24, 0x04	; 4
 9f8:	85 bf       	out	0x35, r24	; 53
    MCUCR |= 1<<SE;
 9fa:	85 b7       	in	r24, 0x35	; 53
 9fc:	81 60       	ori	r24, 0x01	; 1
 9fe:	85 bf       	out	0x35, r24	; 53
    asm("sleep");
 a00:	88 95       	sleep
 a02:	3a cf       	rjmp	.-396    	; 0x878 <main+0xd6>
            flag = 0;
            A7139_WOR_ByPreamble();
            StrobeCmd(CMD_RX);
            SetSleep();
        }
        else if(count++>1000)
 a04:	89 ee       	ldi	r24, 0xE9	; 233
 a06:	88 16       	cp	r8, r24
 a08:	83 e0       	ldi	r24, 0x03	; 3
 a0a:	98 06       	cpc	r9, r24
 a0c:	08 f4       	brcc	.+2      	; 0xa10 <main+0x26e>
 a0e:	31 cf       	rjmp	.-414    	; 0x872 <main+0xd0>
    return A7139_ReadFIFO(buf);
}

void SetSleep(void)
{
    MCUCR |= 1<<SM1;
 a10:	85 b7       	in	r24, 0x35	; 53
 a12:	84 60       	ori	r24, 0x04	; 4
 a14:	85 bf       	out	0x35, r24	; 53
    MCUCR |= 1<<SE;
 a16:	85 b7       	in	r24, 0x35	; 53
 a18:	81 60       	ori	r24, 0x01	; 1
 a1a:	85 bf       	out	0x35, r24	; 53
    asm("sleep");
 a1c:	88 95       	sleep
 a1e:	88 24       	eor	r8, r8
 a20:	99 24       	eor	r9, r9
 a22:	2a cf       	rjmp	.-428    	; 0x878 <main+0xd6>

00000a24 <__subsf3>:
 a24:	50 58       	subi	r21, 0x80	; 128

00000a26 <__addsf3>:
 a26:	bb 27       	eor	r27, r27
 a28:	aa 27       	eor	r26, r26
 a2a:	0e d0       	rcall	.+28     	; 0xa48 <__addsf3x>
 a2c:	70 c1       	rjmp	.+736    	; 0xd0e <__fp_round>
 a2e:	61 d1       	rcall	.+706    	; 0xcf2 <__fp_pscA>
 a30:	30 f0       	brcs	.+12     	; 0xa3e <__addsf3+0x18>
 a32:	66 d1       	rcall	.+716    	; 0xd00 <__fp_pscB>
 a34:	20 f0       	brcs	.+8      	; 0xa3e <__addsf3+0x18>
 a36:	31 f4       	brne	.+12     	; 0xa44 <__addsf3+0x1e>
 a38:	9f 3f       	cpi	r25, 0xFF	; 255
 a3a:	11 f4       	brne	.+4      	; 0xa40 <__addsf3+0x1a>
 a3c:	1e f4       	brtc	.+6      	; 0xa44 <__addsf3+0x1e>
 a3e:	56 c1       	rjmp	.+684    	; 0xcec <__fp_nan>
 a40:	0e f4       	brtc	.+2      	; 0xa44 <__addsf3+0x1e>
 a42:	e0 95       	com	r30
 a44:	e7 fb       	bst	r30, 7
 a46:	4c c1       	rjmp	.+664    	; 0xce0 <__fp_inf>

00000a48 <__addsf3x>:
 a48:	e9 2f       	mov	r30, r25
 a4a:	72 d1       	rcall	.+740    	; 0xd30 <__fp_split3>
 a4c:	80 f3       	brcs	.-32     	; 0xa2e <__addsf3+0x8>
 a4e:	ba 17       	cp	r27, r26
 a50:	62 07       	cpc	r22, r18
 a52:	73 07       	cpc	r23, r19
 a54:	84 07       	cpc	r24, r20
 a56:	95 07       	cpc	r25, r21
 a58:	18 f0       	brcs	.+6      	; 0xa60 <__addsf3x+0x18>
 a5a:	71 f4       	brne	.+28     	; 0xa78 <__addsf3x+0x30>
 a5c:	9e f5       	brtc	.+102    	; 0xac4 <__addsf3x+0x7c>
 a5e:	8a c1       	rjmp	.+788    	; 0xd74 <__fp_zero>
 a60:	0e f4       	brtc	.+2      	; 0xa64 <__addsf3x+0x1c>
 a62:	e0 95       	com	r30
 a64:	0b 2e       	mov	r0, r27
 a66:	ba 2f       	mov	r27, r26
 a68:	a0 2d       	mov	r26, r0
 a6a:	0b 01       	movw	r0, r22
 a6c:	b9 01       	movw	r22, r18
 a6e:	90 01       	movw	r18, r0
 a70:	0c 01       	movw	r0, r24
 a72:	ca 01       	movw	r24, r20
 a74:	a0 01       	movw	r20, r0
 a76:	11 24       	eor	r1, r1
 a78:	ff 27       	eor	r31, r31
 a7a:	59 1b       	sub	r21, r25
 a7c:	99 f0       	breq	.+38     	; 0xaa4 <__addsf3x+0x5c>
 a7e:	59 3f       	cpi	r21, 0xF9	; 249
 a80:	50 f4       	brcc	.+20     	; 0xa96 <__addsf3x+0x4e>
 a82:	50 3e       	cpi	r21, 0xE0	; 224
 a84:	68 f1       	brcs	.+90     	; 0xae0 <__addsf3x+0x98>
 a86:	1a 16       	cp	r1, r26
 a88:	f0 40       	sbci	r31, 0x00	; 0
 a8a:	a2 2f       	mov	r26, r18
 a8c:	23 2f       	mov	r18, r19
 a8e:	34 2f       	mov	r19, r20
 a90:	44 27       	eor	r20, r20
 a92:	58 5f       	subi	r21, 0xF8	; 248
 a94:	f3 cf       	rjmp	.-26     	; 0xa7c <__addsf3x+0x34>
 a96:	46 95       	lsr	r20
 a98:	37 95       	ror	r19
 a9a:	27 95       	ror	r18
 a9c:	a7 95       	ror	r26
 a9e:	f0 40       	sbci	r31, 0x00	; 0
 aa0:	53 95       	inc	r21
 aa2:	c9 f7       	brne	.-14     	; 0xa96 <__addsf3x+0x4e>
 aa4:	7e f4       	brtc	.+30     	; 0xac4 <__addsf3x+0x7c>
 aa6:	1f 16       	cp	r1, r31
 aa8:	ba 0b       	sbc	r27, r26
 aaa:	62 0b       	sbc	r22, r18
 aac:	73 0b       	sbc	r23, r19
 aae:	84 0b       	sbc	r24, r20
 ab0:	ba f0       	brmi	.+46     	; 0xae0 <__addsf3x+0x98>
 ab2:	91 50       	subi	r25, 0x01	; 1
 ab4:	a1 f0       	breq	.+40     	; 0xade <__addsf3x+0x96>
 ab6:	ff 0f       	add	r31, r31
 ab8:	bb 1f       	adc	r27, r27
 aba:	66 1f       	adc	r22, r22
 abc:	77 1f       	adc	r23, r23
 abe:	88 1f       	adc	r24, r24
 ac0:	c2 f7       	brpl	.-16     	; 0xab2 <__addsf3x+0x6a>
 ac2:	0e c0       	rjmp	.+28     	; 0xae0 <__addsf3x+0x98>
 ac4:	ba 0f       	add	r27, r26
 ac6:	62 1f       	adc	r22, r18
 ac8:	73 1f       	adc	r23, r19
 aca:	84 1f       	adc	r24, r20
 acc:	48 f4       	brcc	.+18     	; 0xae0 <__addsf3x+0x98>
 ace:	87 95       	ror	r24
 ad0:	77 95       	ror	r23
 ad2:	67 95       	ror	r22
 ad4:	b7 95       	ror	r27
 ad6:	f7 95       	ror	r31
 ad8:	9e 3f       	cpi	r25, 0xFE	; 254
 ada:	08 f0       	brcs	.+2      	; 0xade <__addsf3x+0x96>
 adc:	b3 cf       	rjmp	.-154    	; 0xa44 <__addsf3+0x1e>
 ade:	93 95       	inc	r25
 ae0:	88 0f       	add	r24, r24
 ae2:	08 f0       	brcs	.+2      	; 0xae6 <__addsf3x+0x9e>
 ae4:	99 27       	eor	r25, r25
 ae6:	ee 0f       	add	r30, r30
 ae8:	97 95       	ror	r25
 aea:	87 95       	ror	r24
 aec:	08 95       	ret

00000aee <__cmpsf2>:
 aee:	d4 d0       	rcall	.+424    	; 0xc98 <__fp_cmp>
 af0:	08 f4       	brcc	.+2      	; 0xaf4 <__cmpsf2+0x6>
 af2:	81 e0       	ldi	r24, 0x01	; 1
 af4:	08 95       	ret

00000af6 <__divsf3>:
 af6:	0c d0       	rcall	.+24     	; 0xb10 <__divsf3x>
 af8:	0a c1       	rjmp	.+532    	; 0xd0e <__fp_round>
 afa:	02 d1       	rcall	.+516    	; 0xd00 <__fp_pscB>
 afc:	40 f0       	brcs	.+16     	; 0xb0e <__divsf3+0x18>
 afe:	f9 d0       	rcall	.+498    	; 0xcf2 <__fp_pscA>
 b00:	30 f0       	brcs	.+12     	; 0xb0e <__divsf3+0x18>
 b02:	21 f4       	brne	.+8      	; 0xb0c <__divsf3+0x16>
 b04:	5f 3f       	cpi	r21, 0xFF	; 255
 b06:	19 f0       	breq	.+6      	; 0xb0e <__divsf3+0x18>
 b08:	eb c0       	rjmp	.+470    	; 0xce0 <__fp_inf>
 b0a:	51 11       	cpse	r21, r1
 b0c:	34 c1       	rjmp	.+616    	; 0xd76 <__fp_szero>
 b0e:	ee c0       	rjmp	.+476    	; 0xcec <__fp_nan>

00000b10 <__divsf3x>:
 b10:	0f d1       	rcall	.+542    	; 0xd30 <__fp_split3>
 b12:	98 f3       	brcs	.-26     	; 0xafa <__divsf3+0x4>

00000b14 <__divsf3_pse>:
 b14:	99 23       	and	r25, r25
 b16:	c9 f3       	breq	.-14     	; 0xb0a <__divsf3+0x14>
 b18:	55 23       	and	r21, r21
 b1a:	b1 f3       	breq	.-20     	; 0xb08 <__divsf3+0x12>
 b1c:	95 1b       	sub	r25, r21
 b1e:	55 0b       	sbc	r21, r21
 b20:	bb 27       	eor	r27, r27
 b22:	aa 27       	eor	r26, r26
 b24:	62 17       	cp	r22, r18
 b26:	73 07       	cpc	r23, r19
 b28:	84 07       	cpc	r24, r20
 b2a:	38 f0       	brcs	.+14     	; 0xb3a <__divsf3_pse+0x26>
 b2c:	9f 5f       	subi	r25, 0xFF	; 255
 b2e:	5f 4f       	sbci	r21, 0xFF	; 255
 b30:	22 0f       	add	r18, r18
 b32:	33 1f       	adc	r19, r19
 b34:	44 1f       	adc	r20, r20
 b36:	aa 1f       	adc	r26, r26
 b38:	a9 f3       	breq	.-22     	; 0xb24 <__divsf3_pse+0x10>
 b3a:	33 d0       	rcall	.+102    	; 0xba2 <__divsf3_pse+0x8e>
 b3c:	0e 2e       	mov	r0, r30
 b3e:	3a f0       	brmi	.+14     	; 0xb4e <__divsf3_pse+0x3a>
 b40:	e0 e8       	ldi	r30, 0x80	; 128
 b42:	30 d0       	rcall	.+96     	; 0xba4 <__divsf3_pse+0x90>
 b44:	91 50       	subi	r25, 0x01	; 1
 b46:	50 40       	sbci	r21, 0x00	; 0
 b48:	e6 95       	lsr	r30
 b4a:	00 1c       	adc	r0, r0
 b4c:	ca f7       	brpl	.-14     	; 0xb40 <__divsf3_pse+0x2c>
 b4e:	29 d0       	rcall	.+82     	; 0xba2 <__divsf3_pse+0x8e>
 b50:	fe 2f       	mov	r31, r30
 b52:	27 d0       	rcall	.+78     	; 0xba2 <__divsf3_pse+0x8e>
 b54:	66 0f       	add	r22, r22
 b56:	77 1f       	adc	r23, r23
 b58:	88 1f       	adc	r24, r24
 b5a:	bb 1f       	adc	r27, r27
 b5c:	26 17       	cp	r18, r22
 b5e:	37 07       	cpc	r19, r23
 b60:	48 07       	cpc	r20, r24
 b62:	ab 07       	cpc	r26, r27
 b64:	b0 e8       	ldi	r27, 0x80	; 128
 b66:	09 f0       	breq	.+2      	; 0xb6a <__divsf3_pse+0x56>
 b68:	bb 0b       	sbc	r27, r27
 b6a:	80 2d       	mov	r24, r0
 b6c:	bf 01       	movw	r22, r30
 b6e:	ff 27       	eor	r31, r31
 b70:	93 58       	subi	r25, 0x83	; 131
 b72:	5f 4f       	sbci	r21, 0xFF	; 255
 b74:	2a f0       	brmi	.+10     	; 0xb80 <__divsf3_pse+0x6c>
 b76:	9e 3f       	cpi	r25, 0xFE	; 254
 b78:	51 05       	cpc	r21, r1
 b7a:	68 f0       	brcs	.+26     	; 0xb96 <__divsf3_pse+0x82>
 b7c:	b1 c0       	rjmp	.+354    	; 0xce0 <__fp_inf>
 b7e:	fb c0       	rjmp	.+502    	; 0xd76 <__fp_szero>
 b80:	5f 3f       	cpi	r21, 0xFF	; 255
 b82:	ec f3       	brlt	.-6      	; 0xb7e <__divsf3_pse+0x6a>
 b84:	98 3e       	cpi	r25, 0xE8	; 232
 b86:	dc f3       	brlt	.-10     	; 0xb7e <__divsf3_pse+0x6a>
 b88:	86 95       	lsr	r24
 b8a:	77 95       	ror	r23
 b8c:	67 95       	ror	r22
 b8e:	b7 95       	ror	r27
 b90:	f7 95       	ror	r31
 b92:	9f 5f       	subi	r25, 0xFF	; 255
 b94:	c9 f7       	brne	.-14     	; 0xb88 <__divsf3_pse+0x74>
 b96:	88 0f       	add	r24, r24
 b98:	91 1d       	adc	r25, r1
 b9a:	96 95       	lsr	r25
 b9c:	87 95       	ror	r24
 b9e:	97 f9       	bld	r25, 7
 ba0:	08 95       	ret
 ba2:	e1 e0       	ldi	r30, 0x01	; 1
 ba4:	66 0f       	add	r22, r22
 ba6:	77 1f       	adc	r23, r23
 ba8:	88 1f       	adc	r24, r24
 baa:	bb 1f       	adc	r27, r27
 bac:	62 17       	cp	r22, r18
 bae:	73 07       	cpc	r23, r19
 bb0:	84 07       	cpc	r24, r20
 bb2:	ba 07       	cpc	r27, r26
 bb4:	20 f0       	brcs	.+8      	; 0xbbe <__divsf3_pse+0xaa>
 bb6:	62 1b       	sub	r22, r18
 bb8:	73 0b       	sbc	r23, r19
 bba:	84 0b       	sbc	r24, r20
 bbc:	ba 0b       	sbc	r27, r26
 bbe:	ee 1f       	adc	r30, r30
 bc0:	88 f7       	brcc	.-30     	; 0xba4 <__divsf3_pse+0x90>
 bc2:	e0 95       	com	r30
 bc4:	08 95       	ret

00000bc6 <__fixunssfsi>:
 bc6:	bc d0       	rcall	.+376    	; 0xd40 <__fp_splitA>
 bc8:	88 f0       	brcs	.+34     	; 0xbec <__fixunssfsi+0x26>
 bca:	9f 57       	subi	r25, 0x7F	; 127
 bcc:	90 f0       	brcs	.+36     	; 0xbf2 <__fixunssfsi+0x2c>
 bce:	b9 2f       	mov	r27, r25
 bd0:	99 27       	eor	r25, r25
 bd2:	b7 51       	subi	r27, 0x17	; 23
 bd4:	a0 f0       	brcs	.+40     	; 0xbfe <__fixunssfsi+0x38>
 bd6:	d1 f0       	breq	.+52     	; 0xc0c <__fixunssfsi+0x46>
 bd8:	66 0f       	add	r22, r22
 bda:	77 1f       	adc	r23, r23
 bdc:	88 1f       	adc	r24, r24
 bde:	99 1f       	adc	r25, r25
 be0:	1a f0       	brmi	.+6      	; 0xbe8 <__fixunssfsi+0x22>
 be2:	ba 95       	dec	r27
 be4:	c9 f7       	brne	.-14     	; 0xbd8 <__fixunssfsi+0x12>
 be6:	12 c0       	rjmp	.+36     	; 0xc0c <__fixunssfsi+0x46>
 be8:	b1 30       	cpi	r27, 0x01	; 1
 bea:	81 f0       	breq	.+32     	; 0xc0c <__fixunssfsi+0x46>
 bec:	c3 d0       	rcall	.+390    	; 0xd74 <__fp_zero>
 bee:	b1 e0       	ldi	r27, 0x01	; 1
 bf0:	08 95       	ret
 bf2:	c0 c0       	rjmp	.+384    	; 0xd74 <__fp_zero>
 bf4:	67 2f       	mov	r22, r23
 bf6:	78 2f       	mov	r23, r24
 bf8:	88 27       	eor	r24, r24
 bfa:	b8 5f       	subi	r27, 0xF8	; 248
 bfc:	39 f0       	breq	.+14     	; 0xc0c <__fixunssfsi+0x46>
 bfe:	b9 3f       	cpi	r27, 0xF9	; 249
 c00:	cc f3       	brlt	.-14     	; 0xbf4 <__fixunssfsi+0x2e>
 c02:	86 95       	lsr	r24
 c04:	77 95       	ror	r23
 c06:	67 95       	ror	r22
 c08:	b3 95       	inc	r27
 c0a:	d9 f7       	brne	.-10     	; 0xc02 <__fixunssfsi+0x3c>
 c0c:	3e f4       	brtc	.+14     	; 0xc1c <__fixunssfsi+0x56>
 c0e:	90 95       	com	r25
 c10:	80 95       	com	r24
 c12:	70 95       	com	r23
 c14:	61 95       	neg	r22
 c16:	7f 4f       	sbci	r23, 0xFF	; 255
 c18:	8f 4f       	sbci	r24, 0xFF	; 255
 c1a:	9f 4f       	sbci	r25, 0xFF	; 255
 c1c:	08 95       	ret

00000c1e <__floatunsisf>:
 c1e:	e8 94       	clt
 c20:	09 c0       	rjmp	.+18     	; 0xc34 <__floatsisf+0x12>

00000c22 <__floatsisf>:
 c22:	97 fb       	bst	r25, 7
 c24:	3e f4       	brtc	.+14     	; 0xc34 <__floatsisf+0x12>
 c26:	90 95       	com	r25
 c28:	80 95       	com	r24
 c2a:	70 95       	com	r23
 c2c:	61 95       	neg	r22
 c2e:	7f 4f       	sbci	r23, 0xFF	; 255
 c30:	8f 4f       	sbci	r24, 0xFF	; 255
 c32:	9f 4f       	sbci	r25, 0xFF	; 255
 c34:	99 23       	and	r25, r25
 c36:	a9 f0       	breq	.+42     	; 0xc62 <__floatsisf+0x40>
 c38:	f9 2f       	mov	r31, r25
 c3a:	96 e9       	ldi	r25, 0x96	; 150
 c3c:	bb 27       	eor	r27, r27
 c3e:	93 95       	inc	r25
 c40:	f6 95       	lsr	r31
 c42:	87 95       	ror	r24
 c44:	77 95       	ror	r23
 c46:	67 95       	ror	r22
 c48:	b7 95       	ror	r27
 c4a:	f1 11       	cpse	r31, r1
 c4c:	f8 cf       	rjmp	.-16     	; 0xc3e <__floatsisf+0x1c>
 c4e:	fa f4       	brpl	.+62     	; 0xc8e <__floatsisf+0x6c>
 c50:	bb 0f       	add	r27, r27
 c52:	11 f4       	brne	.+4      	; 0xc58 <__floatsisf+0x36>
 c54:	60 ff       	sbrs	r22, 0
 c56:	1b c0       	rjmp	.+54     	; 0xc8e <__floatsisf+0x6c>
 c58:	6f 5f       	subi	r22, 0xFF	; 255
 c5a:	7f 4f       	sbci	r23, 0xFF	; 255
 c5c:	8f 4f       	sbci	r24, 0xFF	; 255
 c5e:	9f 4f       	sbci	r25, 0xFF	; 255
 c60:	16 c0       	rjmp	.+44     	; 0xc8e <__floatsisf+0x6c>
 c62:	88 23       	and	r24, r24
 c64:	11 f0       	breq	.+4      	; 0xc6a <__floatsisf+0x48>
 c66:	96 e9       	ldi	r25, 0x96	; 150
 c68:	11 c0       	rjmp	.+34     	; 0xc8c <__floatsisf+0x6a>
 c6a:	77 23       	and	r23, r23
 c6c:	21 f0       	breq	.+8      	; 0xc76 <__floatsisf+0x54>
 c6e:	9e e8       	ldi	r25, 0x8E	; 142
 c70:	87 2f       	mov	r24, r23
 c72:	76 2f       	mov	r23, r22
 c74:	05 c0       	rjmp	.+10     	; 0xc80 <__floatsisf+0x5e>
 c76:	66 23       	and	r22, r22
 c78:	71 f0       	breq	.+28     	; 0xc96 <__floatsisf+0x74>
 c7a:	96 e8       	ldi	r25, 0x86	; 134
 c7c:	86 2f       	mov	r24, r22
 c7e:	70 e0       	ldi	r23, 0x00	; 0
 c80:	60 e0       	ldi	r22, 0x00	; 0
 c82:	2a f0       	brmi	.+10     	; 0xc8e <__floatsisf+0x6c>
 c84:	9a 95       	dec	r25
 c86:	66 0f       	add	r22, r22
 c88:	77 1f       	adc	r23, r23
 c8a:	88 1f       	adc	r24, r24
 c8c:	da f7       	brpl	.-10     	; 0xc84 <__floatsisf+0x62>
 c8e:	88 0f       	add	r24, r24
 c90:	96 95       	lsr	r25
 c92:	87 95       	ror	r24
 c94:	97 f9       	bld	r25, 7
 c96:	08 95       	ret

00000c98 <__fp_cmp>:
 c98:	99 0f       	add	r25, r25
 c9a:	00 08       	sbc	r0, r0
 c9c:	55 0f       	add	r21, r21
 c9e:	aa 0b       	sbc	r26, r26
 ca0:	e0 e8       	ldi	r30, 0x80	; 128
 ca2:	fe ef       	ldi	r31, 0xFE	; 254
 ca4:	16 16       	cp	r1, r22
 ca6:	17 06       	cpc	r1, r23
 ca8:	e8 07       	cpc	r30, r24
 caa:	f9 07       	cpc	r31, r25
 cac:	c0 f0       	brcs	.+48     	; 0xcde <__fp_cmp+0x46>
 cae:	12 16       	cp	r1, r18
 cb0:	13 06       	cpc	r1, r19
 cb2:	e4 07       	cpc	r30, r20
 cb4:	f5 07       	cpc	r31, r21
 cb6:	98 f0       	brcs	.+38     	; 0xcde <__fp_cmp+0x46>
 cb8:	62 1b       	sub	r22, r18
 cba:	73 0b       	sbc	r23, r19
 cbc:	84 0b       	sbc	r24, r20
 cbe:	95 0b       	sbc	r25, r21
 cc0:	39 f4       	brne	.+14     	; 0xcd0 <__fp_cmp+0x38>
 cc2:	0a 26       	eor	r0, r26
 cc4:	61 f0       	breq	.+24     	; 0xcde <__fp_cmp+0x46>
 cc6:	23 2b       	or	r18, r19
 cc8:	24 2b       	or	r18, r20
 cca:	25 2b       	or	r18, r21
 ccc:	21 f4       	brne	.+8      	; 0xcd6 <__fp_cmp+0x3e>
 cce:	08 95       	ret
 cd0:	0a 26       	eor	r0, r26
 cd2:	09 f4       	brne	.+2      	; 0xcd6 <__fp_cmp+0x3e>
 cd4:	a1 40       	sbci	r26, 0x01	; 1
 cd6:	a6 95       	lsr	r26
 cd8:	8f ef       	ldi	r24, 0xFF	; 255
 cda:	81 1d       	adc	r24, r1
 cdc:	81 1d       	adc	r24, r1
 cde:	08 95       	ret

00000ce0 <__fp_inf>:
 ce0:	97 f9       	bld	r25, 7
 ce2:	9f 67       	ori	r25, 0x7F	; 127
 ce4:	80 e8       	ldi	r24, 0x80	; 128
 ce6:	70 e0       	ldi	r23, 0x00	; 0
 ce8:	60 e0       	ldi	r22, 0x00	; 0
 cea:	08 95       	ret

00000cec <__fp_nan>:
 cec:	9f ef       	ldi	r25, 0xFF	; 255
 cee:	80 ec       	ldi	r24, 0xC0	; 192
 cf0:	08 95       	ret

00000cf2 <__fp_pscA>:
 cf2:	00 24       	eor	r0, r0
 cf4:	0a 94       	dec	r0
 cf6:	16 16       	cp	r1, r22
 cf8:	17 06       	cpc	r1, r23
 cfa:	18 06       	cpc	r1, r24
 cfc:	09 06       	cpc	r0, r25
 cfe:	08 95       	ret

00000d00 <__fp_pscB>:
 d00:	00 24       	eor	r0, r0
 d02:	0a 94       	dec	r0
 d04:	12 16       	cp	r1, r18
 d06:	13 06       	cpc	r1, r19
 d08:	14 06       	cpc	r1, r20
 d0a:	05 06       	cpc	r0, r21
 d0c:	08 95       	ret

00000d0e <__fp_round>:
 d0e:	09 2e       	mov	r0, r25
 d10:	03 94       	inc	r0
 d12:	00 0c       	add	r0, r0
 d14:	11 f4       	brne	.+4      	; 0xd1a <__fp_round+0xc>
 d16:	88 23       	and	r24, r24
 d18:	52 f0       	brmi	.+20     	; 0xd2e <__fp_round+0x20>
 d1a:	bb 0f       	add	r27, r27
 d1c:	40 f4       	brcc	.+16     	; 0xd2e <__fp_round+0x20>
 d1e:	bf 2b       	or	r27, r31
 d20:	11 f4       	brne	.+4      	; 0xd26 <__fp_round+0x18>
 d22:	60 ff       	sbrs	r22, 0
 d24:	04 c0       	rjmp	.+8      	; 0xd2e <__fp_round+0x20>
 d26:	6f 5f       	subi	r22, 0xFF	; 255
 d28:	7f 4f       	sbci	r23, 0xFF	; 255
 d2a:	8f 4f       	sbci	r24, 0xFF	; 255
 d2c:	9f 4f       	sbci	r25, 0xFF	; 255
 d2e:	08 95       	ret

00000d30 <__fp_split3>:
 d30:	57 fd       	sbrc	r21, 7
 d32:	90 58       	subi	r25, 0x80	; 128
 d34:	44 0f       	add	r20, r20
 d36:	55 1f       	adc	r21, r21
 d38:	59 f0       	breq	.+22     	; 0xd50 <__fp_splitA+0x10>
 d3a:	5f 3f       	cpi	r21, 0xFF	; 255
 d3c:	71 f0       	breq	.+28     	; 0xd5a <__fp_splitA+0x1a>
 d3e:	47 95       	ror	r20

00000d40 <__fp_splitA>:
 d40:	88 0f       	add	r24, r24
 d42:	97 fb       	bst	r25, 7
 d44:	99 1f       	adc	r25, r25
 d46:	61 f0       	breq	.+24     	; 0xd60 <__fp_splitA+0x20>
 d48:	9f 3f       	cpi	r25, 0xFF	; 255
 d4a:	79 f0       	breq	.+30     	; 0xd6a <__fp_splitA+0x2a>
 d4c:	87 95       	ror	r24
 d4e:	08 95       	ret
 d50:	12 16       	cp	r1, r18
 d52:	13 06       	cpc	r1, r19
 d54:	14 06       	cpc	r1, r20
 d56:	55 1f       	adc	r21, r21
 d58:	f2 cf       	rjmp	.-28     	; 0xd3e <__fp_split3+0xe>
 d5a:	46 95       	lsr	r20
 d5c:	f1 df       	rcall	.-30     	; 0xd40 <__fp_splitA>
 d5e:	08 c0       	rjmp	.+16     	; 0xd70 <__fp_splitA+0x30>
 d60:	16 16       	cp	r1, r22
 d62:	17 06       	cpc	r1, r23
 d64:	18 06       	cpc	r1, r24
 d66:	99 1f       	adc	r25, r25
 d68:	f1 cf       	rjmp	.-30     	; 0xd4c <__fp_splitA+0xc>
 d6a:	86 95       	lsr	r24
 d6c:	71 05       	cpc	r23, r1
 d6e:	61 05       	cpc	r22, r1
 d70:	08 94       	sec
 d72:	08 95       	ret

00000d74 <__fp_zero>:
 d74:	e8 94       	clt

00000d76 <__fp_szero>:
 d76:	bb 27       	eor	r27, r27
 d78:	66 27       	eor	r22, r22
 d7a:	77 27       	eor	r23, r23
 d7c:	cb 01       	movw	r24, r22
 d7e:	97 f9       	bld	r25, 7
 d80:	08 95       	ret

00000d82 <__gesf2>:
 d82:	8a df       	rcall	.-236    	; 0xc98 <__fp_cmp>
 d84:	08 f4       	brcc	.+2      	; 0xd88 <__gesf2+0x6>
 d86:	8f ef       	ldi	r24, 0xFF	; 255
 d88:	08 95       	ret

00000d8a <__mulsf3>:
 d8a:	0b d0       	rcall	.+22     	; 0xda2 <__mulsf3x>
 d8c:	c0 cf       	rjmp	.-128    	; 0xd0e <__fp_round>
 d8e:	b1 df       	rcall	.-158    	; 0xcf2 <__fp_pscA>
 d90:	28 f0       	brcs	.+10     	; 0xd9c <__mulsf3+0x12>
 d92:	b6 df       	rcall	.-148    	; 0xd00 <__fp_pscB>
 d94:	18 f0       	brcs	.+6      	; 0xd9c <__mulsf3+0x12>
 d96:	95 23       	and	r25, r21
 d98:	09 f0       	breq	.+2      	; 0xd9c <__mulsf3+0x12>
 d9a:	a2 cf       	rjmp	.-188    	; 0xce0 <__fp_inf>
 d9c:	a7 cf       	rjmp	.-178    	; 0xcec <__fp_nan>
 d9e:	11 24       	eor	r1, r1
 da0:	ea cf       	rjmp	.-44     	; 0xd76 <__fp_szero>

00000da2 <__mulsf3x>:
 da2:	c6 df       	rcall	.-116    	; 0xd30 <__fp_split3>
 da4:	a0 f3       	brcs	.-24     	; 0xd8e <__mulsf3+0x4>

00000da6 <__mulsf3_pse>:
 da6:	95 9f       	mul	r25, r21
 da8:	d1 f3       	breq	.-12     	; 0xd9e <__mulsf3+0x14>
 daa:	95 0f       	add	r25, r21
 dac:	50 e0       	ldi	r21, 0x00	; 0
 dae:	55 1f       	adc	r21, r21
 db0:	62 9f       	mul	r22, r18
 db2:	f0 01       	movw	r30, r0
 db4:	72 9f       	mul	r23, r18
 db6:	bb 27       	eor	r27, r27
 db8:	f0 0d       	add	r31, r0
 dba:	b1 1d       	adc	r27, r1
 dbc:	63 9f       	mul	r22, r19
 dbe:	aa 27       	eor	r26, r26
 dc0:	f0 0d       	add	r31, r0
 dc2:	b1 1d       	adc	r27, r1
 dc4:	aa 1f       	adc	r26, r26
 dc6:	64 9f       	mul	r22, r20
 dc8:	66 27       	eor	r22, r22
 dca:	b0 0d       	add	r27, r0
 dcc:	a1 1d       	adc	r26, r1
 dce:	66 1f       	adc	r22, r22
 dd0:	82 9f       	mul	r24, r18
 dd2:	22 27       	eor	r18, r18
 dd4:	b0 0d       	add	r27, r0
 dd6:	a1 1d       	adc	r26, r1
 dd8:	62 1f       	adc	r22, r18
 dda:	73 9f       	mul	r23, r19
 ddc:	b0 0d       	add	r27, r0
 dde:	a1 1d       	adc	r26, r1
 de0:	62 1f       	adc	r22, r18
 de2:	83 9f       	mul	r24, r19
 de4:	a0 0d       	add	r26, r0
 de6:	61 1d       	adc	r22, r1
 de8:	22 1f       	adc	r18, r18
 dea:	74 9f       	mul	r23, r20
 dec:	33 27       	eor	r19, r19
 dee:	a0 0d       	add	r26, r0
 df0:	61 1d       	adc	r22, r1
 df2:	23 1f       	adc	r18, r19
 df4:	84 9f       	mul	r24, r20
 df6:	60 0d       	add	r22, r0
 df8:	21 1d       	adc	r18, r1
 dfa:	82 2f       	mov	r24, r18
 dfc:	76 2f       	mov	r23, r22
 dfe:	6a 2f       	mov	r22, r26
 e00:	11 24       	eor	r1, r1
 e02:	9f 57       	subi	r25, 0x7F	; 127
 e04:	50 40       	sbci	r21, 0x00	; 0
 e06:	8a f0       	brmi	.+34     	; 0xe2a <__mulsf3_pse+0x84>
 e08:	e1 f0       	breq	.+56     	; 0xe42 <__mulsf3_pse+0x9c>
 e0a:	88 23       	and	r24, r24
 e0c:	4a f0       	brmi	.+18     	; 0xe20 <__mulsf3_pse+0x7a>
 e0e:	ee 0f       	add	r30, r30
 e10:	ff 1f       	adc	r31, r31
 e12:	bb 1f       	adc	r27, r27
 e14:	66 1f       	adc	r22, r22
 e16:	77 1f       	adc	r23, r23
 e18:	88 1f       	adc	r24, r24
 e1a:	91 50       	subi	r25, 0x01	; 1
 e1c:	50 40       	sbci	r21, 0x00	; 0
 e1e:	a9 f7       	brne	.-22     	; 0xe0a <__mulsf3_pse+0x64>
 e20:	9e 3f       	cpi	r25, 0xFE	; 254
 e22:	51 05       	cpc	r21, r1
 e24:	70 f0       	brcs	.+28     	; 0xe42 <__mulsf3_pse+0x9c>
 e26:	5c cf       	rjmp	.-328    	; 0xce0 <__fp_inf>
 e28:	a6 cf       	rjmp	.-180    	; 0xd76 <__fp_szero>
 e2a:	5f 3f       	cpi	r21, 0xFF	; 255
 e2c:	ec f3       	brlt	.-6      	; 0xe28 <__mulsf3_pse+0x82>
 e2e:	98 3e       	cpi	r25, 0xE8	; 232
 e30:	dc f3       	brlt	.-10     	; 0xe28 <__mulsf3_pse+0x82>
 e32:	86 95       	lsr	r24
 e34:	77 95       	ror	r23
 e36:	67 95       	ror	r22
 e38:	b7 95       	ror	r27
 e3a:	f7 95       	ror	r31
 e3c:	e7 95       	ror	r30
 e3e:	9f 5f       	subi	r25, 0xFF	; 255
 e40:	c1 f7       	brne	.-16     	; 0xe32 <__mulsf3_pse+0x8c>
 e42:	fe 2b       	or	r31, r30
 e44:	88 0f       	add	r24, r24
 e46:	91 1d       	adc	r25, r1
 e48:	96 95       	lsr	r25
 e4a:	87 95       	ror	r24
 e4c:	97 f9       	bld	r25, 7
 e4e:	08 95       	ret

00000e50 <_exit>:
 e50:	f8 94       	cli

00000e52 <__stop_program>:
 e52:	ff cf       	rjmp	.-2      	; 0xe52 <__stop_program>
