/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 12.2.0-14+deb12u1 -fPIC -Os) */

(* top =  1  *)
(* src = "/home/rps/ugv/ugv_ctrl.v:200.1-262.10" *)
module ugv_pwm_ctrl(clk, rst, \speed_sel(0) , \speed_sel(1) , \dir_sel(0) , \dir_sel(1) , a1, a2, b1, b2, pwm_out);
  wire _00_;
  wire _01_;
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:151.12-151.13" *)
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  (* src = "/home/rps/ugv/ugv_ctrl.v:205.16-205.18" *)
  output a1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \a1_LUT4_O.BA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \a1_LUT4_O.BA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \a1_LUT4_O.BAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \a1_LUT4_O.BB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \a1_LUT4_O.BB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \a1_LUT4_O.BSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \a1_LUT4_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \a1_LUT4_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \a1_LUT4_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \a1_LUT4_O.I3 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \a1_LUT4_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \a1_LUT4_O.TA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \a1_LUT4_O.TA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \a1_LUT4_O.TAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \a1_LUT4_O.TB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \a1_LUT4_O.TB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \a1_LUT4_O.TBS ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \a1_LUT4_O.TSL ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:205.20-205.22" *)
  output a2;
  (* src = "/home/rps/ugv/ugv_ctrl.v:205.24-205.26" *)
  output b1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \b1_LUT4_O.BA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \b1_LUT4_O.BA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \b1_LUT4_O.BAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \b1_LUT4_O.BB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \b1_LUT4_O.BB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \b1_LUT4_O.BSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \b1_LUT4_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \b1_LUT4_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \b1_LUT4_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \b1_LUT4_O.I3 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \b1_LUT4_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \b1_LUT4_O.TA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \b1_LUT4_O.TA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \b1_LUT4_O.TAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \b1_LUT4_O.TB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \b1_LUT4_O.TB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \b1_LUT4_O.TBS ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \b1_LUT4_O.TSL ;
  wire b1_LUT4_O_I0;
  wire b1_LUT4_O_I1;
  wire b1_LUT4_O_I2;
  wire b1_LUT4_O_I3;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b1_LUT4_O_I3_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b1_LUT4_O_I3_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b1_LUT4_O_I3_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b1_LUT4_O_I3_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b1_LUT4_O_I3_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b1_LUT4_O_I3_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b1_LUT4_O_I3_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b1_LUT4_O_I3_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b1_LUT4_O_I3_LUT2_O.XSL ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:205.28-205.30" *)
  output b2;
  (* src = "/home/rps/ugv/ugv_ctrl.v:201.16-201.19" *)
  input clk;
  (* src = "/home/rps/ugv/ugv_ctrl.v:204.22-204.29" *)
  input \dir_sel(0) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:204.22-204.29" *)
  input \dir_sel(1) ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \dir_sel_LUT2_I0.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \dir_sel_LUT2_I0.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \dir_sel_LUT2_I0.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \dir_sel_LUT2_I0.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \dir_sel_LUT2_I0.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \dir_sel_LUT2_I0.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \dir_sel_LUT2_I0.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \dir_sel_LUT2_I0.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \dir_sel_LUT2_I0.XSL ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:210.15-210.25" *)
  wire \duty_cycle(0) ;
  (* init = 1'h0 *)
  (* src = "/home/rps/ugv/ugv_ctrl.v:209.15-209.26" *)
  wire \pwm_counter(0) ;
  (* init = 1'h0 *)
  (* src = "/home/rps/ugv/ugv_ctrl.v:209.15-209.26" *)
  wire \pwm_counter(1) ;
  (* init = 1'h0 *)
  (* src = "/home/rps/ugv/ugv_ctrl.v:209.15-209.26" *)
  wire \pwm_counter(2) ;
  (* init = 1'h0 *)
  (* src = "/home/rps/ugv/ugv_ctrl.v:209.15-209.26" *)
  wire \pwm_counter(3) ;
  (* init = 1'h0 *)
  (* src = "/home/rps/ugv/ugv_ctrl.v:209.15-209.26" *)
  wire \pwm_counter(4) ;
  (* init = 1'h0 *)
  (* src = "/home/rps/ugv/ugv_ctrl.v:209.15-209.26" *)
  wire \pwm_counter(5) ;
  (* init = 1'h0 *)
  (* src = "/home/rps/ugv/ugv_ctrl.v:209.15-209.26" *)
  wire \pwm_counter(6) ;
  (* init = 1'h0 *)
  (* src = "/home/rps/ugv/ugv_ctrl.v:209.15-209.26" *)
  wire \pwm_counter(7) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:233.20-233.44|/root/symbiflow/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire \pwm_counter_dffc_Q_7_D(0) ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \pwm_counter_dffc_Q_7_D_LUT1_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \pwm_counter_dffc_Q_7_D_LUT1_O.O ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:206.16-206.23" *)
  output pwm_out;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \pwm_out_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \pwm_out_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \pwm_out_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \pwm_out_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \pwm_out_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \pwm_out_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \pwm_out_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \pwm_out_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \pwm_out_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \pwm_out_LUT3_O.XSL ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:202.16-202.19" *)
  input rst;
  (* src = "/home/rps/ugv/ugv_ctrl.v:203.22-203.31" *)
  input \speed_sel(0) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:203.22-203.31" *)
  input \speed_sel(1) ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \speed_sel_LUT3_I0.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \speed_sel_LUT3_I0.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \speed_sel_LUT3_I0.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \speed_sel_LUT3_I0.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \speed_sel_LUT3_I0.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \speed_sel_LUT3_I0.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \speed_sel_LUT3_I0.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \speed_sel_LUT3_I0.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \speed_sel_LUT3_I0.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \speed_sel_LUT3_I0.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \speed_sel_LUT4_I0.BA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \speed_sel_LUT4_I0.BA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \speed_sel_LUT4_I0.BAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \speed_sel_LUT4_I0.BB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \speed_sel_LUT4_I0.BB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \speed_sel_LUT4_I0.BSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \speed_sel_LUT4_I0.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \speed_sel_LUT4_I0.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \speed_sel_LUT4_I0.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \speed_sel_LUT4_I0.I3 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \speed_sel_LUT4_I0.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \speed_sel_LUT4_I0.TA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \speed_sel_LUT4_I0.TA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \speed_sel_LUT4_I0.TAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \speed_sel_LUT4_I0.TB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \speed_sel_LUT4_I0.TB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \speed_sel_LUT4_I0.TBS ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \speed_sel_LUT4_I0.TSL ;
  wire speed_sel_LUT4_I0_I3;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1.XSL ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:217.28-217.43|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O(1) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:217.28-217.43|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O(2) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:217.28-217.43|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O(3) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:217.28-217.43|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O(4) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:217.28-217.43|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O(5) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:217.28-217.43|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O(6) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:217.28-217.43|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O(7) ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1.XSL ;
  wire speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1_I1_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_2.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_2.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_2.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_2.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_2.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_2.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_2.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_2.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_2.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \speed_sel_LUT4_I0_I3_LUT3_I2.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \speed_sel_LUT4_I0_I3_LUT3_I2.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \speed_sel_LUT4_I0_I3_LUT3_I2.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT3_I2.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT3_I2.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT3_I2.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT3_I2.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT3_I2.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT3_I2.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT3_I2.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \speed_sel_LUT4_I0_I3_LUT3_I2_1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \speed_sel_LUT4_I0_I3_LUT3_I2_1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \speed_sel_LUT4_I0_I3_LUT3_I2_1.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT3_I2_1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT3_I2_1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT3_I2_1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT3_I2_1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT3_I2_1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT3_I2_1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT3_I2_1.XSL ;
  wire speed_sel_LUT4_I0_I3_LUT3_I2_O;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT4_O.BA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT4_O.BA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT4_O.BAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT4_O.BB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT4_O.BB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT4_O.BSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \speed_sel_LUT4_I0_I3_LUT4_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \speed_sel_LUT4_I0_I3_LUT4_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \speed_sel_LUT4_I0_I3_LUT4_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \speed_sel_LUT4_I0_I3_LUT4_O.I3 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT4_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT4_O.TA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT4_O.TA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT4_O.TAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT4_O.TB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT4_O.TB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT4_O.TBS ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \speed_sel_LUT4_I0_I3_LUT4_O.TSL ;
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:171.9-174.8|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _06_ (
    .I_DAT(_00_),
    .I_EN(1'h1),
    .\I_PAD_$inp (clk),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:153.18-156.8" *)
  CLOCK_CELL _07_ (
    .I_PAD(rst),
    .O_CLK(_02_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:158.15-162.8" *)
  GMUX_IP _08_ (
    .IP(_02_),
    .IS0(1'h0),
    .IZ(_01_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _09_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_03_),
    .O_EN(1'h1),
    .\O_PAD_$out (a1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _10_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(1'h0),
    .O_EN(1'h1),
    .\O_PAD_$out (a2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _11_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_04_),
    .O_EN(1'h1),
    .\O_PAD_$out (b1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _12_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(1'h0),
    .O_EN(1'h1),
    .\O_PAD_$out (b2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _13_ (
    .I_DAT(\a1_LUT4_O.BB1 ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\dir_sel(0) ),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _14_ (
    .I_DAT(\dir_sel_LUT2_I0.XAB ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\dir_sel(1) ),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _15_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_05_),
    .O_EN(1'h1),
    .\O_PAD_$out (pwm_out)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _16_ (
    .I_DAT(\speed_sel_LUT3_I0.XSL ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\speed_sel(0) ),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _17_ (
    .I_DAT(\speed_sel_LUT3_I0.XA1 ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\speed_sel(1) ),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \a1_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\a1_LUT4_O.BAB ),
    .BB1(\a1_LUT4_O.BB1 ),
    .BB2(1'h0),
    .BSL(\a1_LUT4_O.BSL ),
    .CZ(_03_),
    .TA1(\a1_LUT4_O.BB1 ),
    .TA2(1'h0),
    .TAB(\a1_LUT4_O.BAB ),
    .TB1(\a1_LUT4_O.BB1 ),
    .TB2(1'h0),
    .TBS(\a1_LUT4_O.TBS ),
    .TSL(\a1_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h0),
    .TBS1(1'h1),
    .TBS2(1'h0)
  ) \b1_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\a1_LUT4_O.BAB ),
    .BB1(\b1_LUT4_O.BB1 ),
    .BB2(1'h0),
    .BSL(\a1_LUT4_O.BSL ),
    .CZ(_04_),
    .TA1(\b1_LUT4_O.BB1 ),
    .TA2(1'h0),
    .TAB(\a1_LUT4_O.BAB ),
    .TB1(\b1_LUT4_O.BB1 ),
    .TB2(1'h0),
    .TBS(\a1_LUT4_O.TBS ),
    .TSL(\a1_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b1_LUT4_O_I3_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\pwm_counter(6) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\pwm_counter(7) ),
    .XZ(\a1_LUT4_O.TBS )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \dir_sel_LUT2_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\dir_sel_LUT2_I0.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\a1_LUT4_O.BB1 ),
    .XZ(\b1_LUT4_O.BB1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/ugv/ugv_ctrl.v:213.5-218.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) pwm_counter_dffc_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(_00_),
    .QD(\speed_sel_LUT4_I0_I3_LUT2_I1_O(7) ),
    .QEN(1'h1),
    .QRT(_01_),
    .QST(1'h0),
    .QZ(\pwm_counter(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/ugv/ugv_ctrl.v:213.5-218.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) pwm_counter_dffc_Q_1 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(_00_),
    .QD(\speed_sel_LUT4_I0_I3_LUT2_I1_O(6) ),
    .QEN(1'h1),
    .QRT(_01_),
    .QST(1'h0),
    .QZ(\pwm_counter(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/ugv/ugv_ctrl.v:213.5-218.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) pwm_counter_dffc_Q_2 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(_00_),
    .QD(\speed_sel_LUT4_I0_I3_LUT2_I1_O(5) ),
    .QEN(1'h1),
    .QRT(_01_),
    .QST(1'h0),
    .QZ(\pwm_counter(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/ugv/ugv_ctrl.v:213.5-218.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) pwm_counter_dffc_Q_3 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(_00_),
    .QD(\speed_sel_LUT4_I0_I3_LUT2_I1_O(4) ),
    .QEN(1'h1),
    .QRT(_01_),
    .QST(1'h0),
    .QZ(\pwm_counter(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/ugv/ugv_ctrl.v:213.5-218.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) pwm_counter_dffc_Q_4 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(_00_),
    .QD(\speed_sel_LUT4_I0_I3_LUT2_I1_O(3) ),
    .QEN(1'h1),
    .QRT(_01_),
    .QST(1'h0),
    .QZ(\pwm_counter(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/ugv/ugv_ctrl.v:213.5-218.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) pwm_counter_dffc_Q_5 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(_00_),
    .QD(\speed_sel_LUT4_I0_I3_LUT2_I1_O(2) ),
    .QEN(1'h1),
    .QRT(_01_),
    .QST(1'h0),
    .QZ(\pwm_counter(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/ugv/ugv_ctrl.v:213.5-218.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) pwm_counter_dffc_Q_6 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(_00_),
    .QD(\speed_sel_LUT4_I0_I3_LUT2_I1_O(1) ),
    .QEN(1'h1),
    .QRT(_01_),
    .QST(1'h0),
    .QZ(\pwm_counter(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/ugv/ugv_ctrl.v:213.5-218.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) pwm_counter_dffc_Q_7 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(_00_),
    .QD(\pwm_counter_dffc_Q_7_D(0) ),
    .QEN(1'h1),
    .QRT(_01_),
    .QST(1'h0),
    .QZ(\pwm_counter(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4" *)
  F_FRAG \pwm_counter_dffc_Q_7_D_LUT1_O.f_frag  (
    .F1(1'h1),
    .F2(1'h0),
    .FS(\pwm_counter(0) ),
    .FZ(\pwm_counter_dffc_Q_7_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \pwm_out_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\a1_LUT4_O.BSL ),
    .XA2(\a1_LUT4_O.BSL ),
    .XAB(\a1_LUT4_O.TBS ),
    .XB1(1'h0),
    .XB2(\a1_LUT4_O.BSL ),
    .XSL(\a1_LUT4_O.BAB ),
    .XZ(_05_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \speed_sel_LUT3_I0.t_frag  (
    .TBS(1'h1),
    .XA1(\speed_sel_LUT3_I0.XA1 ),
    .XA2(1'h0),
    .XAB(\pwm_counter(7) ),
    .XB1(\speed_sel_LUT3_I0.XA1 ),
    .XB2(\speed_sel_LUT3_I0.XA1 ),
    .XSL(\speed_sel_LUT3_I0.XSL ),
    .XZ(\a1_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \speed_sel_LUT4_I0.c_frag  (
    .BA1(\speed_sel_LUT3_I0.XSL ),
    .BA2(\speed_sel_LUT3_I0.XSL ),
    .BAB(\pwm_counter(4) ),
    .BB1(\speed_sel_LUT3_I0.XSL ),
    .BB2(1'h0),
    .BSL(\pwm_counter(5) ),
    .CZ(\a1_LUT4_O.BAB ),
    .TA1(\speed_sel_LUT3_I0.XSL ),
    .TA2(\speed_sel_LUT3_I0.XSL ),
    .TAB(\pwm_counter(4) ),
    .TB1(\speed_sel_LUT3_I0.XSL ),
    .TB2(\speed_sel_LUT3_I0.XSL ),
    .TBS(\speed_sel_LUT4_I0.TBS ),
    .TSL(\pwm_counter(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \speed_sel_LUT4_I0_I3_LUT2_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\speed_sel_LUT4_I0.TBS ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\pwm_counter(4) ),
    .XZ(\speed_sel_LUT4_I0_I3_LUT2_I1_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O.XAB ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\pwm_counter(6) ),
    .XZ(\speed_sel_LUT4_I0_I3_LUT2_I1_O(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1.XAB ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\pwm_counter(3) ),
    .XZ(\speed_sel_LUT4_I0_I3_LUT2_I1_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\pwm_counter(0) ),
    .XB1(1'h0),
    .XB2(\pwm_counter(2) ),
    .XSL(\pwm_counter(1) ),
    .XZ(\speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_2.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\pwm_counter(0) ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\pwm_counter(1) ),
    .XZ(\speed_sel_LUT4_I0_I3_LUT2_I1_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\pwm_counter(7) ),
    .XA2(\pwm_counter(7) ),
    .XAB(\speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O.XAB ),
    .XB1(\pwm_counter(7) ),
    .XB2(\pwm_counter(7) ),
    .XSL(\pwm_counter(6) ),
    .XZ(\speed_sel_LUT4_I0_I3_LUT2_I1_O(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(\pwm_counter(2) ),
    .XA2(\pwm_counter(2) ),
    .XAB(\pwm_counter(0) ),
    .XB1(\pwm_counter(2) ),
    .XB2(\pwm_counter(2) ),
    .XSL(\pwm_counter(1) ),
    .XZ(\speed_sel_LUT4_I0_I3_LUT2_I1_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \speed_sel_LUT4_I0_I3_LUT3_I2.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\speed_sel_LUT4_I0.TBS ),
    .XB1(1'h0),
    .XB2(\pwm_counter(5) ),
    .XSL(\pwm_counter(4) ),
    .XZ(\speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \speed_sel_LUT4_I0_I3_LUT3_I2_1.t_frag  (
    .TBS(1'h1),
    .XA1(\pwm_counter(5) ),
    .XA2(\pwm_counter(5) ),
    .XAB(\speed_sel_LUT4_I0.TBS ),
    .XB1(\pwm_counter(5) ),
    .XB2(\pwm_counter(5) ),
    .XSL(\pwm_counter(4) ),
    .XZ(\speed_sel_LUT4_I0_I3_LUT2_I1_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \speed_sel_LUT4_I0_I3_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\pwm_counter(1) ),
    .BB1(1'h0),
    .BB2(\pwm_counter(3) ),
    .BSL(\pwm_counter(2) ),
    .CZ(\speed_sel_LUT4_I0.TBS ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\pwm_counter(1) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\pwm_counter(0) ),
    .TSL(\pwm_counter(2) )
  );
  assign \b1_LUT4_O_I3_LUT2_O.XSL  = \pwm_counter(7) ;
  assign \b1_LUT4_O_I3_LUT2_O.XAB  = \pwm_counter(6) ;
  assign \b1_LUT4_O_I3_LUT2_O.XA1  = 1'h0;
  assign \b1_LUT4_O_I3_LUT2_O.XA2  = 1'h0;
  assign \b1_LUT4_O_I3_LUT2_O.XB1  = 1'h0;
  assign \b1_LUT4_O_I3_LUT2_O.XB2  = 1'h1;
  assign \dir_sel_LUT2_I0.O  = 1'h0;
  assign \dir_sel_LUT2_I0.I0  = 1'h0;
  assign \dir_sel_LUT2_I0.I1  = 1'h0;
  assign \dir_sel_LUT2_I0.XSL  = \a1_LUT4_O.BB1 ;
  assign \dir_sel_LUT2_I0.XA1  = 1'h1;
  assign \dir_sel_LUT2_I0.XA2  = 1'h0;
  assign \dir_sel_LUT2_I0.XB1  = 1'h0;
  assign \dir_sel_LUT2_I0.XB2  = 1'h1;
  assign \b1_LUT4_O.BAB  = \a1_LUT4_O.BAB ;
  assign \b1_LUT4_O.TAB  = \a1_LUT4_O.BAB ;
  assign \b1_LUT4_O.BSL  = \a1_LUT4_O.BSL ;
  assign \b1_LUT4_O.TSL  = \a1_LUT4_O.BSL ;
  assign \speed_sel_LUT3_I0.O  = 1'h0;
  assign \speed_sel_LUT3_I0.I0  = 1'h0;
  assign \speed_sel_LUT3_I0.I1  = 1'h0;
  assign \speed_sel_LUT3_I0.I2  = 1'h0;
  assign \speed_sel_LUT3_I0.XAB  = \pwm_counter(7) ;
  assign \speed_sel_LUT3_I0.XA2  = 1'h0;
  assign \speed_sel_LUT3_I0.XB1  = \speed_sel_LUT3_I0.XA1 ;
  assign \speed_sel_LUT3_I0.XB2  = \speed_sel_LUT3_I0.XA1 ;
  assign \b1_LUT4_O.I3  = 1'h0;
  assign \b1_LUT4_O.I2  = 1'h0;
  assign \b1_LUT4_O.I1  = 1'h0;
  assign \b1_LUT4_O.I0  = 1'h0;
  assign \b1_LUT4_O.O  = 1'h0;
  assign \b1_LUT4_O.TBS  = \a1_LUT4_O.TBS ;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O.O  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O.I0  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O.I1  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O.I2  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O.XSL  = \pwm_counter(6) ;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O.XAB  = \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O.XAB ;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O.XA1  = \pwm_counter(7) ;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O.XA2  = \pwm_counter(7) ;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O.XB1  = \pwm_counter(7) ;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O.XB2  = \pwm_counter(7) ;
  assign \b1_LUT4_O.TA1  = \b1_LUT4_O.BB1 ;
  assign \a1_LUT4_O.BB2  = 1'h0;
  assign \a1_LUT4_O.BA2  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O.O  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O.I0  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O.I1  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O.XSL  = \pwm_counter(6) ;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O.XA1  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O.XA2  = 1'h1;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O.XB1  = 1'h1;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O.XB2  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT3_I2.O  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT3_I2.I0  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT3_I2.I1  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT3_I2.I2  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT3_I2.XSL  = \pwm_counter(4) ;
  assign \speed_sel_LUT4_I0_I3_LUT3_I2.XAB  = \speed_sel_LUT4_I0.TBS ;
  assign \speed_sel_LUT4_I0_I3_LUT3_I2.XA1  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT3_I2.XA2  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT3_I2.XB1  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT3_I2.XB2  = \pwm_counter(5) ;
  assign \speed_sel_LUT4_I0.O  = 1'h0;
  assign \speed_sel_LUT4_I0.I0  = 1'h0;
  assign \speed_sel_LUT4_I0.I1  = 1'h0;
  assign \speed_sel_LUT4_I0.I2  = 1'h0;
  assign \speed_sel_LUT4_I0.I3  = 1'h0;
  assign \speed_sel_LUT4_I0.TSL  = \pwm_counter(5) ;
  assign \speed_sel_LUT4_I0.BSL  = \pwm_counter(5) ;
  assign \speed_sel_LUT4_I0.TAB  = \pwm_counter(4) ;
  assign \speed_sel_LUT4_I0.BAB  = \pwm_counter(4) ;
  assign \speed_sel_LUT4_I0.TA1  = \speed_sel_LUT3_I0.XSL ;
  assign \speed_sel_LUT4_I0.TA2  = \speed_sel_LUT3_I0.XSL ;
  assign \speed_sel_LUT4_I0.TB1  = \speed_sel_LUT3_I0.XSL ;
  assign \speed_sel_LUT4_I0.TB2  = \speed_sel_LUT3_I0.XSL ;
  assign \speed_sel_LUT4_I0.BA1  = \speed_sel_LUT3_I0.XSL ;
  assign \speed_sel_LUT4_I0.BA2  = \speed_sel_LUT3_I0.XSL ;
  assign \speed_sel_LUT4_I0.BB1  = \speed_sel_LUT3_I0.XSL ;
  assign \speed_sel_LUT4_I0.BB2  = 1'h0;
  assign \a1_LUT4_O.BA1  = 1'h0;
  assign \a1_LUT4_O.TB2  = 1'h0;
  assign \a1_LUT4_O.TB1  = \a1_LUT4_O.BB1 ;
  assign \a1_LUT4_O.TA2  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT3_I2_1.O  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT3_I2_1.I0  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT3_I2_1.I1  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT3_I2_1.I2  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT3_I2_1.XSL  = \pwm_counter(4) ;
  assign \speed_sel_LUT4_I0_I3_LUT3_I2_1.XAB  = \speed_sel_LUT4_I0.TBS ;
  assign \speed_sel_LUT4_I0_I3_LUT3_I2_1.XA1  = \pwm_counter(5) ;
  assign \speed_sel_LUT4_I0_I3_LUT3_I2_1.XA2  = \pwm_counter(5) ;
  assign \speed_sel_LUT4_I0_I3_LUT3_I2_1.XB1  = \pwm_counter(5) ;
  assign \speed_sel_LUT4_I0_I3_LUT3_I2_1.XB2  = \pwm_counter(5) ;
  assign \a1_LUT4_O.TA1  = \a1_LUT4_O.BB1 ;
  assign \a1_LUT4_O.TAB  = \a1_LUT4_O.BAB ;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1.O  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1.I0  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1.I1  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1.XSL  = \pwm_counter(4) ;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1.XAB  = \speed_sel_LUT4_I0.TBS ;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1.XA1  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1.XA2  = 1'h1;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1.XB1  = 1'h1;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1.XB2  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT4_O.O  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT4_O.I0  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT4_O.I1  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT4_O.I2  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT4_O.I3  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT4_O.TSL  = \pwm_counter(2) ;
  assign \speed_sel_LUT4_I0_I3_LUT4_O.BSL  = \pwm_counter(2) ;
  assign \speed_sel_LUT4_I0_I3_LUT4_O.TAB  = \pwm_counter(1) ;
  assign \speed_sel_LUT4_I0_I3_LUT4_O.BAB  = \pwm_counter(1) ;
  assign \speed_sel_LUT4_I0_I3_LUT4_O.TBS  = \pwm_counter(0) ;
  assign \speed_sel_LUT4_I0_I3_LUT4_O.TA1  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT4_O.TA2  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT4_O.TB1  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT4_O.TB2  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT4_O.BA1  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT4_O.BA2  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT4_O.BB1  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT4_O.BB2  = \pwm_counter(3) ;
  assign \a1_LUT4_O.TSL  = \a1_LUT4_O.BSL ;
  assign \a1_LUT4_O.I3  = 1'h0;
  assign \a1_LUT4_O.I2  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1.O  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1.I0  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1.I1  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1.XSL  = \pwm_counter(3) ;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1.XA1  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1.XA2  = 1'h1;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1.XB1  = 1'h1;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1.XB2  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1_I1_LUT3_O.O  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1_I1_LUT3_O.I0  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1_I1_LUT3_O.I1  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1_I1_LUT3_O.I2  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1_I1_LUT3_O.XSL  = \pwm_counter(1) ;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1_I1_LUT3_O.XAB  = \pwm_counter(0) ;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1_I1_LUT3_O.XA1  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1_I1_LUT3_O.XA2  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1_I1_LUT3_O.XB1  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1_I1_LUT3_O.XB2  = \pwm_counter(2) ;
  assign \a1_LUT4_O.I1  = 1'h0;
  assign \a1_LUT4_O.I0  = 1'h0;
  assign \a1_LUT4_O.O  = 1'h0;
  assign \b1_LUT4_O.TA2  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.O  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.I0  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.I1  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.I2  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.XSL  = \pwm_counter(1) ;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.XAB  = \pwm_counter(0) ;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.XA1  = \pwm_counter(2) ;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.XA2  = \pwm_counter(2) ;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.XB1  = \pwm_counter(2) ;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.XB2  = \pwm_counter(2) ;
  assign \b1_LUT4_O.TB1  = \b1_LUT4_O.BB1 ;
  assign \b1_LUT4_O.TB2  = 1'h0;
  assign \b1_LUT4_O.BA1  = 1'h0;
  assign \b1_LUT4_O.BA2  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_2.O  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_2.I0  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_2.I1  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_2.XSL  = \pwm_counter(1) ;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_2.XAB  = \pwm_counter(0) ;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_2.XA1  = 1'h0;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_2.XA2  = 1'h1;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_2.XB1  = 1'h1;
  assign \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_2.XB2  = 1'h0;
  assign \pwm_out_LUT3_O.XB2  = \a1_LUT4_O.BSL ;
  assign \pwm_out_LUT3_O.XB1  = 1'h0;
  assign \pwm_out_LUT3_O.XA2  = \a1_LUT4_O.BSL ;
  assign \pwm_counter_dffc_Q_7_D_LUT1_O.O  = 1'h0;
  assign \pwm_counter_dffc_Q_7_D_LUT1_O.I0  = 1'h0;
  assign \pwm_out_LUT3_O.XA1  = \a1_LUT4_O.BSL ;
  assign \pwm_out_LUT3_O.XAB  = \a1_LUT4_O.TBS ;
  assign \pwm_out_LUT3_O.XSL  = \a1_LUT4_O.BAB ;
  assign \pwm_out_LUT3_O.I2  = 1'h0;
  assign \pwm_out_LUT3_O.I1  = 1'h0;
  assign \pwm_out_LUT3_O.I0  = 1'h0;
  assign \pwm_out_LUT3_O.O  = 1'h0;
  assign \b1_LUT4_O.BB2  = 1'h0;
  assign \b1_LUT4_O_I3_LUT2_O.O  = 1'h0;
  assign \b1_LUT4_O_I3_LUT2_O.I0  = 1'h0;
  assign \b1_LUT4_O_I3_LUT2_O.I1  = 1'h0;
  assign b1_LUT4_O_I0 = \b1_LUT4_O.BB1 ;
  assign b1_LUT4_O_I1 = \a1_LUT4_O.BSL ;
  assign b1_LUT4_O_I2 = \a1_LUT4_O.BAB ;
  assign b1_LUT4_O_I3 = \a1_LUT4_O.TBS ;
  assign \duty_cycle(0)  = 1'h0;
  assign speed_sel_LUT4_I0_I3 = \speed_sel_LUT4_I0.TBS ;
  assign speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1_I1 = \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1.XAB ;
  assign speed_sel_LUT4_I0_I3_LUT3_I2_O = \speed_sel_LUT4_I0_I3_LUT2_I1_O_LUT2_O.XAB ;
endmodule
