$date
	Sun Feb 19 18:35:34 2023
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module write_back_tb $end
$var reg 1 ! clk $end
$var reg 1 " cnd $end
$var reg 4 # icode [3:0] $end
$var reg 4 $ rA [3:0] $end
$var reg 4 % rB [3:0] $end
$var reg 64 & valE [63:0] $end
$var reg 64 ' valM [63:0] $end
$scope module UUT $end
$var wire 1 ! clk $end
$var wire 1 " cnd $end
$var wire 4 ( icode [3:0] $end
$var wire 4 ) rA [3:0] $end
$var wire 4 * rB [3:0] $end
$var wire 64 + valE [63:0] $end
$var wire 64 , valM [63:0] $end
$var reg 4 - dstE [3:0] $end
$var reg 4 . dstM [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 .
b1111 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
0"
0!
$end
#1000
b110010 '
b110010 ,
b10100 &
b10100 +
b1 %
b1 *
b10 #
b10 (
1!
#2000
0!
#3000
1!
1"
#4000
b1 -
0!
#5000
1!
b1100100 '
b1100100 ,
b1100100 &
b1100100 +
0"
b10 %
b10 *
b1 $
b1 )
b11 #
b11 (
#6000
b10 -
0!
#7000
1!
1"
#8000
0!
#9000
1!
b1010 '
b1010 ,
b100000000 &
b100000000 +
b100 %
b100 *
b11 $
b11 )
b100 #
b100 (
#10000
0!
#11000
1!
b110011 '
b110011 ,
b10000000000 &
b10000000000 +
b101 $
b101 )
b101 #
b101 (
#12000
b101 .
0!
#13000
1!
b1 '
b1 ,
b1011011 &
b1011011 +
0"
b111 %
b111 *
b110 $
b110 )
b110 #
b110 (
#14000
b111 -
0!
#15000
1!
b0 '
b0 ,
b100010 &
b100010 +
b1000 $
b1000 )
b111 #
b111 (
#16000
0!
#17000
1!
b11 '
b11 ,
b1011010000 &
b1011010000 +
1"
b1001 %
b1001 *
b1 $
b1 )
b1000 #
b1000 (
#18000
b100 -
0!
#19000
1!
b101110001101110110 '
b101110001101110110 ,
b100010101110 &
b100010101110 +
0"
b1010 %
b1010 *
b1000 $
b1000 )
b1001 #
b1001 (
#20000
0!
#21000
1!
b110011111001 '
b110011111001 ,
b10010111111111101 &
b10010111111111101 +
1"
b1100 %
b1100 *
b1011 $
b1011 )
b1010 #
b1010 (
#22000
0!
#23000
1!
b1011011011001 '
b1011011011001 ,
b10110001111011001110 &
b10110001111011001110 +
b1110 %
b1110 *
b1101 $
b1101 )
b1011 #
b1011 (
#24000
b1101 .
0!
#25000
1!
