// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _correlator_HH_
#define _correlator_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct correlator : public sc_module {
    // Port declarations 12
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<32> > i_data_TDATA;
    sc_in< sc_logic > i_data_TVALID;
    sc_out< sc_logic > i_data_TREADY;
    sc_in< sc_lv<1> > i_data_TLAST;
    sc_out< sc_lv<32> > o_data_TDATA;
    sc_out< sc_logic > o_data_TVALID;
    sc_in< sc_logic > o_data_TREADY;
    sc_out< sc_lv<1> > o_data_TLAST;
    sc_in< sc_lv<4> > phaseClass_V;
    sc_in< sc_lv<1> > start_V;


    // Module declarations
    correlator(sc_module_name name);
    SC_HAS_PROCESS(correlator);

    ~correlator();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<32> > o_data_V_data_V_1_data_out;
    sc_signal< sc_logic > o_data_V_data_V_1_vld_in;
    sc_signal< sc_logic > o_data_V_data_V_1_vld_out;
    sc_signal< sc_logic > o_data_V_data_V_1_ack_in;
    sc_signal< sc_logic > o_data_V_data_V_1_ack_out;
    sc_signal< sc_lv<32> > o_data_V_data_V_1_payload_A;
    sc_signal< sc_lv<32> > o_data_V_data_V_1_payload_B;
    sc_signal< sc_logic > o_data_V_data_V_1_sel_rd;
    sc_signal< sc_logic > o_data_V_data_V_1_sel_wr;
    sc_signal< sc_logic > o_data_V_data_V_1_sel;
    sc_signal< sc_logic > o_data_V_data_V_1_load_A;
    sc_signal< sc_logic > o_data_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > o_data_V_data_V_1_state;
    sc_signal< sc_logic > o_data_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > o_data_V_last_V_1_data_out;
    sc_signal< sc_logic > o_data_V_last_V_1_vld_in;
    sc_signal< sc_logic > o_data_V_last_V_1_vld_out;
    sc_signal< sc_logic > o_data_V_last_V_1_ack_in;
    sc_signal< sc_logic > o_data_V_last_V_1_ack_out;
    sc_signal< sc_logic > o_data_V_last_V_1_sel_rd;
    sc_signal< sc_logic > o_data_V_last_V_1_sel;
    sc_signal< sc_lv<2> > o_data_V_last_V_1_state;
    sc_signal< sc_lv<1> > corState;
    sc_signal< sc_lv<16> > phaseClass0_V_3;
    sc_signal< sc_lv<16> > phaseClass0_V_2;
    sc_signal< sc_lv<16> > phaseClass0_V_1;
    sc_signal< sc_lv<16> > phaseClass0_V_0;
    sc_signal< sc_lv<32> > loadCount_V;
    sc_signal< sc_lv<16> > phaseClass1_V_3;
    sc_signal< sc_lv<16> > phaseClass1_V_2;
    sc_signal< sc_lv<16> > phaseClass1_V_1;
    sc_signal< sc_lv<16> > phaseClass1_V_0;
    sc_signal< sc_lv<16> > phaseClass2_V_3;
    sc_signal< sc_lv<16> > phaseClass2_V_2;
    sc_signal< sc_lv<16> > phaseClass2_V_1;
    sc_signal< sc_lv<16> > phaseClass2_V_0;
    sc_signal< sc_lv<16> > phaseClass3_V_3;
    sc_signal< sc_lv<16> > phaseClass3_V_2;
    sc_signal< sc_lv<16> > phaseClass3_V_1;
    sc_signal< sc_lv<16> > phaseClass3_V_0;
    sc_signal< sc_lv<16> > phaseClass4_V_3;
    sc_signal< sc_lv<16> > phaseClass4_V_2;
    sc_signal< sc_lv<16> > phaseClass4_V_1;
    sc_signal< sc_lv<16> > phaseClass4_V_0;
    sc_signal< sc_lv<16> > phaseClass5_V_3;
    sc_signal< sc_lv<16> > phaseClass5_V_2;
    sc_signal< sc_lv<16> > phaseClass5_V_1;
    sc_signal< sc_lv<16> > phaseClass5_V_0;
    sc_signal< sc_lv<16> > phaseClass6_V_3;
    sc_signal< sc_lv<16> > phaseClass6_V_2;
    sc_signal< sc_lv<16> > phaseClass6_V_1;
    sc_signal< sc_lv<16> > phaseClass6_V_0;
    sc_signal< sc_lv<16> > phaseClass7_V_3;
    sc_signal< sc_lv<16> > phaseClass7_V_2;
    sc_signal< sc_lv<16> > phaseClass7_V_1;
    sc_signal< sc_lv<16> > phaseClass7_V_0;
    sc_signal< sc_lv<32> > corHelper_V;
    sc_signal< sc_lv<1> > currentState;
    sc_signal< sc_logic > i_data_TDATA_blk_n;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > currentState_load_load_fu_797_p1;
    sc_signal< sc_lv<1> > tmp_nbreadreq_fu_186_p4;
    sc_signal< sc_logic > o_data_TDATA_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > corState_load_reg_1394;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_corState_load_reg_1394;
    sc_signal< sc_lv<4> > phaseClass_V_read_reg_1390;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter1_phaseClass_V_read_reg_1390;
    sc_signal< sc_lv<1> > tmp_s_reg_1486;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_corState_load_reg_1394;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter2_phaseClass_V_read_reg_1390;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_tmp_s_reg_1486;
    sc_signal< bool > ap_predicate_op116_read_state1;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_predicate_op230_write_state3;
    sc_signal< bool > ap_block_state3_io;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_predicate_op260_write_state4;
    sc_signal< bool > ap_block_state4_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > start_V_read_read_fu_174_p2;
    sc_signal< sc_lv<4> > phaseClass_V_read_read_fu_180_p2;
    sc_signal< sc_lv<1> > corState_load_load_fu_277_p1;
    sc_signal< sc_lv<16> > phaseClass0_V_2_load_reg_1398;
    sc_signal< sc_lv<16> > phaseClass1_V_2_load_reg_1403;
    sc_signal< sc_lv<16> > phaseClass2_V_2_load_reg_1408;
    sc_signal< sc_lv<16> > phaseClass3_V_2_load_reg_1413;
    sc_signal< sc_lv<16> > phaseClass4_V_2_load_reg_1418;
    sc_signal< sc_lv<16> > phaseClass5_V_2_load_reg_1423;
    sc_signal< sc_lv<16> > phaseClass6_V_2_load_reg_1428;
    sc_signal< sc_lv<16> > phaseClass7_V_2_load_reg_1433;
    sc_signal< sc_lv<23> > tmp24_fu_427_p2;
    sc_signal< sc_lv<23> > tmp24_reg_1438;
    sc_signal< sc_lv<23> > tmp21_fu_479_p2;
    sc_signal< sc_lv<23> > tmp21_reg_1443;
    sc_signal< sc_lv<23> > tmp18_fu_531_p2;
    sc_signal< sc_lv<23> > tmp18_reg_1448;
    sc_signal< sc_lv<23> > tmp15_fu_583_p2;
    sc_signal< sc_lv<23> > tmp15_reg_1453;
    sc_signal< sc_lv<23> > tmp12_fu_635_p2;
    sc_signal< sc_lv<23> > tmp12_reg_1458;
    sc_signal< sc_lv<23> > tmp2_fu_687_p2;
    sc_signal< sc_lv<23> > tmp2_reg_1463;
    sc_signal< sc_lv<23> > tmp7_fu_739_p2;
    sc_signal< sc_lv<23> > tmp7_reg_1468;
    sc_signal< sc_lv<23> > tmp4_fu_791_p2;
    sc_signal< sc_lv<23> > tmp4_reg_1473;
    sc_signal< sc_lv<1> > currentState_load_reg_1478;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_currentState_load_reg_1478;
    sc_signal< sc_lv<1> > tmp_reg_1482;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_tmp_reg_1482;
    sc_signal< sc_lv<1> > tmp_s_fu_1328_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<1> > ap_phi_mux_corState_flag_phi_fu_218_p4;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter0_corState_flag_reg_215;
    sc_signal< sc_lv<1> > ap_phi_mux_corState_flag_1_phi_fu_229_p4;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter0_corState_flag_1_reg_226;
    sc_signal< sc_lv<1> > ap_phi_mux_corState_new_1_phi_fu_240_p4;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter0_corState_new_1_reg_237;
    sc_signal< sc_lv<1> > ap_phi_mux_corState_flag_2_phi_fu_251_p4;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter0_corState_flag_2_reg_248;
    sc_signal< sc_lv<1> > ap_phi_mux_corState_new_2_phi_fu_263_p4;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter0_corState_new_2_reg_260;
    sc_signal< sc_lv<16> > tmp_2_fu_815_p3;
    sc_signal< sc_lv<32> > tmp_3_fu_1374_p2;
    sc_signal< sc_lv<32> > p_Val2_23_7_fu_1086_p2;
    sc_signal< sc_lv<32> > p_Val2_20_7_fu_1119_p2;
    sc_signal< sc_lv<32> > p_Val2_17_7_fu_1152_p2;
    sc_signal< sc_lv<32> > p_Val2_14_7_fu_1185_p2;
    sc_signal< sc_lv<32> > p_Val2_11_7_fu_1218_p2;
    sc_signal< sc_lv<32> > p_Val2_8_7_fu_1251_p2;
    sc_signal< sc_lv<32> > p_Val2_5_7_fu_1284_p2;
    sc_signal< sc_lv<32> > p_Val2_2_7_fu_1316_p2;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<21> > tmp_48_5_fu_381_p3;
    sc_signal< sc_lv<21> > tmp_48_6_fu_393_p3;
    sc_signal< sc_lv<21> > tmp_48_7_fu_405_p3;
    sc_signal< sc_lv<22> > tmp_48_7_cast_fu_413_p1;
    sc_signal< sc_lv<22> > tmp_48_6_cast_fu_401_p1;
    sc_signal< sc_lv<22> > tmp23_fu_417_p2;
    sc_signal< sc_lv<23> > tmp_48_5_cast_fu_389_p1;
    sc_signal< sc_lv<23> > tmp26_cast_fu_423_p1;
    sc_signal< sc_lv<21> > tmp_44_5_fu_433_p3;
    sc_signal< sc_lv<21> > tmp_44_6_fu_445_p3;
    sc_signal< sc_lv<21> > tmp_44_7_fu_457_p3;
    sc_signal< sc_lv<22> > tmp_44_7_cast_fu_465_p1;
    sc_signal< sc_lv<22> > tmp_44_6_cast_fu_453_p1;
    sc_signal< sc_lv<22> > tmp20_fu_469_p2;
    sc_signal< sc_lv<23> > tmp_44_5_cast_fu_441_p1;
    sc_signal< sc_lv<23> > tmp23_cast_fu_475_p1;
    sc_signal< sc_lv<21> > tmp_40_5_fu_485_p3;
    sc_signal< sc_lv<21> > tmp_40_6_fu_497_p3;
    sc_signal< sc_lv<21> > tmp_40_7_fu_509_p3;
    sc_signal< sc_lv<22> > tmp_40_7_cast_fu_517_p1;
    sc_signal< sc_lv<22> > tmp_40_6_cast_fu_505_p1;
    sc_signal< sc_lv<22> > tmp17_fu_521_p2;
    sc_signal< sc_lv<23> > tmp_40_5_cast_fu_493_p1;
    sc_signal< sc_lv<23> > tmp20_cast_fu_527_p1;
    sc_signal< sc_lv<21> > tmp_36_5_fu_537_p3;
    sc_signal< sc_lv<21> > tmp_36_6_fu_549_p3;
    sc_signal< sc_lv<21> > tmp_36_7_fu_561_p3;
    sc_signal< sc_lv<22> > tmp_36_7_cast_fu_569_p1;
    sc_signal< sc_lv<22> > tmp_36_6_cast_fu_557_p1;
    sc_signal< sc_lv<22> > tmp14_fu_573_p2;
    sc_signal< sc_lv<23> > tmp_36_5_cast_fu_545_p1;
    sc_signal< sc_lv<23> > tmp17_cast_fu_579_p1;
    sc_signal< sc_lv<21> > tmp_32_5_fu_589_p3;
    sc_signal< sc_lv<21> > tmp_32_6_fu_601_p3;
    sc_signal< sc_lv<21> > tmp_32_7_fu_613_p3;
    sc_signal< sc_lv<22> > tmp_32_7_cast_fu_621_p1;
    sc_signal< sc_lv<22> > tmp_32_6_cast_fu_609_p1;
    sc_signal< sc_lv<22> > tmp11_fu_625_p2;
    sc_signal< sc_lv<23> > tmp_32_5_cast_fu_597_p1;
    sc_signal< sc_lv<23> > tmp14_cast_fu_631_p1;
    sc_signal< sc_lv<21> > tmp_28_5_fu_641_p3;
    sc_signal< sc_lv<21> > tmp_28_6_fu_653_p3;
    sc_signal< sc_lv<21> > tmp_28_7_fu_665_p3;
    sc_signal< sc_lv<22> > tmp_28_7_cast_fu_673_p1;
    sc_signal< sc_lv<22> > tmp_28_6_cast_fu_661_p1;
    sc_signal< sc_lv<22> > tmp1_fu_677_p2;
    sc_signal< sc_lv<23> > tmp_28_5_cast_fu_649_p1;
    sc_signal< sc_lv<23> > tmp11_cast_fu_683_p1;
    sc_signal< sc_lv<21> > tmp_24_5_fu_693_p3;
    sc_signal< sc_lv<21> > tmp_24_6_fu_705_p3;
    sc_signal< sc_lv<21> > tmp_24_7_fu_717_p3;
    sc_signal< sc_lv<22> > tmp_24_7_cast_fu_725_p1;
    sc_signal< sc_lv<22> > tmp_24_6_cast_fu_713_p1;
    sc_signal< sc_lv<22> > tmp8_fu_729_p2;
    sc_signal< sc_lv<23> > tmp_24_5_cast_fu_701_p1;
    sc_signal< sc_lv<23> > tmp8_cast_fu_735_p1;
    sc_signal< sc_lv<21> > tmp_20_4_fu_745_p3;
    sc_signal< sc_lv<21> > tmp_20_6_fu_757_p3;
    sc_signal< sc_lv<21> > tmp_20_7_fu_769_p3;
    sc_signal< sc_lv<22> > tmp_20_7_cast_fu_777_p1;
    sc_signal< sc_lv<22> > tmp_20_4_cast_fu_753_p1;
    sc_signal< sc_lv<22> > tmp5_fu_781_p2;
    sc_signal< sc_lv<23> > tmp_20_6_cast_fu_765_p1;
    sc_signal< sc_lv<23> > tmp5_cast_fu_787_p1;
    sc_signal< sc_lv<11> > tmp_1_fu_805_p4;
    sc_signal< sc_lv<21> > tmp_48_4_fu_1065_p3;
    sc_signal< sc_lv<32> > tmp_48_4_cast_fu_1073_p1;
    sc_signal< sc_lv<32> > tmp22_fu_1077_p2;
    sc_signal< sc_lv<32> > tmp25_cast_fu_1083_p1;
    sc_signal< sc_lv<21> > tmp_44_4_fu_1098_p3;
    sc_signal< sc_lv<32> > tmp_44_4_cast_fu_1106_p1;
    sc_signal< sc_lv<32> > tmp19_fu_1110_p2;
    sc_signal< sc_lv<32> > tmp22_cast_fu_1116_p1;
    sc_signal< sc_lv<21> > tmp_40_4_fu_1131_p3;
    sc_signal< sc_lv<32> > tmp_40_4_cast_fu_1139_p1;
    sc_signal< sc_lv<32> > tmp16_fu_1143_p2;
    sc_signal< sc_lv<32> > tmp19_cast_fu_1149_p1;
    sc_signal< sc_lv<21> > tmp_36_4_fu_1164_p3;
    sc_signal< sc_lv<32> > tmp_36_4_cast_fu_1172_p1;
    sc_signal< sc_lv<32> > tmp13_fu_1176_p2;
    sc_signal< sc_lv<32> > tmp16_cast_fu_1182_p1;
    sc_signal< sc_lv<21> > tmp_32_4_fu_1197_p3;
    sc_signal< sc_lv<32> > tmp_32_4_cast_fu_1205_p1;
    sc_signal< sc_lv<32> > tmp10_fu_1209_p2;
    sc_signal< sc_lv<32> > tmp13_cast_fu_1215_p1;
    sc_signal< sc_lv<21> > tmp_28_4_fu_1230_p3;
    sc_signal< sc_lv<32> > tmp_28_4_cast_fu_1238_p1;
    sc_signal< sc_lv<32> > tmp9_fu_1242_p2;
    sc_signal< sc_lv<32> > tmp10_cast_fu_1248_p1;
    sc_signal< sc_lv<21> > tmp_24_4_fu_1263_p3;
    sc_signal< sc_lv<32> > tmp_24_4_cast_fu_1271_p1;
    sc_signal< sc_lv<32> > tmp6_fu_1275_p2;
    sc_signal< sc_lv<32> > tmp7_cast_fu_1281_p1;
    sc_signal< sc_lv<21> > tmp_20_5_fu_1296_p3;
    sc_signal< sc_lv<32> > tmp_20_5_cast_fu_1303_p1;
    sc_signal< sc_lv<32> > tmp3_fu_1307_p2;
    sc_signal< sc_lv<32> > tmp4_cast_fu_1313_p1;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_383;
    sc_signal< bool > ap_condition_190;
    sc_signal< bool > ap_condition_1015;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1000;
    static const sc_lv<32> ap_const_lv32_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_io();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_io();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_condition_1015();
    void thread_ap_condition_190();
    void thread_ap_condition_383();
    void thread_ap_enable_pp0();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_corState_flag_1_phi_fu_229_p4();
    void thread_ap_phi_mux_corState_flag_2_phi_fu_251_p4();
    void thread_ap_phi_mux_corState_flag_phi_fu_218_p4();
    void thread_ap_phi_mux_corState_new_1_phi_fu_240_p4();
    void thread_ap_phi_mux_corState_new_2_phi_fu_263_p4();
    void thread_ap_phi_reg_pp0_iter0_corState_flag_1_reg_226();
    void thread_ap_phi_reg_pp0_iter0_corState_flag_2_reg_248();
    void thread_ap_phi_reg_pp0_iter0_corState_flag_reg_215();
    void thread_ap_phi_reg_pp0_iter0_corState_new_1_reg_237();
    void thread_ap_phi_reg_pp0_iter0_corState_new_2_reg_260();
    void thread_ap_predicate_op116_read_state1();
    void thread_ap_predicate_op230_write_state3();
    void thread_ap_predicate_op260_write_state4();
    void thread_ap_reset_idle_pp0();
    void thread_ap_rst_n_inv();
    void thread_corState_load_load_fu_277_p1();
    void thread_currentState_load_load_fu_797_p1();
    void thread_i_data_TDATA_blk_n();
    void thread_i_data_TREADY();
    void thread_o_data_TDATA();
    void thread_o_data_TDATA_blk_n();
    void thread_o_data_TLAST();
    void thread_o_data_TVALID();
    void thread_o_data_V_data_V_1_ack_in();
    void thread_o_data_V_data_V_1_ack_out();
    void thread_o_data_V_data_V_1_data_out();
    void thread_o_data_V_data_V_1_load_A();
    void thread_o_data_V_data_V_1_load_B();
    void thread_o_data_V_data_V_1_sel();
    void thread_o_data_V_data_V_1_state_cmp_full();
    void thread_o_data_V_data_V_1_vld_in();
    void thread_o_data_V_data_V_1_vld_out();
    void thread_o_data_V_last_V_1_ack_in();
    void thread_o_data_V_last_V_1_ack_out();
    void thread_o_data_V_last_V_1_data_out();
    void thread_o_data_V_last_V_1_sel();
    void thread_o_data_V_last_V_1_vld_in();
    void thread_o_data_V_last_V_1_vld_out();
    void thread_p_Val2_11_7_fu_1218_p2();
    void thread_p_Val2_14_7_fu_1185_p2();
    void thread_p_Val2_17_7_fu_1152_p2();
    void thread_p_Val2_20_7_fu_1119_p2();
    void thread_p_Val2_23_7_fu_1086_p2();
    void thread_p_Val2_2_7_fu_1316_p2();
    void thread_p_Val2_5_7_fu_1284_p2();
    void thread_p_Val2_8_7_fu_1251_p2();
    void thread_phaseClass_V_read_read_fu_180_p2();
    void thread_start_V_read_read_fu_174_p2();
    void thread_tmp10_cast_fu_1248_p1();
    void thread_tmp10_fu_1209_p2();
    void thread_tmp11_cast_fu_683_p1();
    void thread_tmp11_fu_625_p2();
    void thread_tmp12_fu_635_p2();
    void thread_tmp13_cast_fu_1215_p1();
    void thread_tmp13_fu_1176_p2();
    void thread_tmp14_cast_fu_631_p1();
    void thread_tmp14_fu_573_p2();
    void thread_tmp15_fu_583_p2();
    void thread_tmp16_cast_fu_1182_p1();
    void thread_tmp16_fu_1143_p2();
    void thread_tmp17_cast_fu_579_p1();
    void thread_tmp17_fu_521_p2();
    void thread_tmp18_fu_531_p2();
    void thread_tmp19_cast_fu_1149_p1();
    void thread_tmp19_fu_1110_p2();
    void thread_tmp1_fu_677_p2();
    void thread_tmp20_cast_fu_527_p1();
    void thread_tmp20_fu_469_p2();
    void thread_tmp21_fu_479_p2();
    void thread_tmp22_cast_fu_1116_p1();
    void thread_tmp22_fu_1077_p2();
    void thread_tmp23_cast_fu_475_p1();
    void thread_tmp23_fu_417_p2();
    void thread_tmp24_fu_427_p2();
    void thread_tmp25_cast_fu_1083_p1();
    void thread_tmp26_cast_fu_423_p1();
    void thread_tmp2_fu_687_p2();
    void thread_tmp3_fu_1307_p2();
    void thread_tmp4_cast_fu_1313_p1();
    void thread_tmp4_fu_791_p2();
    void thread_tmp5_cast_fu_787_p1();
    void thread_tmp5_fu_781_p2();
    void thread_tmp6_fu_1275_p2();
    void thread_tmp7_cast_fu_1281_p1();
    void thread_tmp7_fu_739_p2();
    void thread_tmp8_cast_fu_735_p1();
    void thread_tmp8_fu_729_p2();
    void thread_tmp9_fu_1242_p2();
    void thread_tmp_1_fu_805_p4();
    void thread_tmp_20_4_cast_fu_753_p1();
    void thread_tmp_20_4_fu_745_p3();
    void thread_tmp_20_5_cast_fu_1303_p1();
    void thread_tmp_20_5_fu_1296_p3();
    void thread_tmp_20_6_cast_fu_765_p1();
    void thread_tmp_20_6_fu_757_p3();
    void thread_tmp_20_7_cast_fu_777_p1();
    void thread_tmp_20_7_fu_769_p3();
    void thread_tmp_24_4_cast_fu_1271_p1();
    void thread_tmp_24_4_fu_1263_p3();
    void thread_tmp_24_5_cast_fu_701_p1();
    void thread_tmp_24_5_fu_693_p3();
    void thread_tmp_24_6_cast_fu_713_p1();
    void thread_tmp_24_6_fu_705_p3();
    void thread_tmp_24_7_cast_fu_725_p1();
    void thread_tmp_24_7_fu_717_p3();
    void thread_tmp_28_4_cast_fu_1238_p1();
    void thread_tmp_28_4_fu_1230_p3();
    void thread_tmp_28_5_cast_fu_649_p1();
    void thread_tmp_28_5_fu_641_p3();
    void thread_tmp_28_6_cast_fu_661_p1();
    void thread_tmp_28_6_fu_653_p3();
    void thread_tmp_28_7_cast_fu_673_p1();
    void thread_tmp_28_7_fu_665_p3();
    void thread_tmp_2_fu_815_p3();
    void thread_tmp_32_4_cast_fu_1205_p1();
    void thread_tmp_32_4_fu_1197_p3();
    void thread_tmp_32_5_cast_fu_597_p1();
    void thread_tmp_32_5_fu_589_p3();
    void thread_tmp_32_6_cast_fu_609_p1();
    void thread_tmp_32_6_fu_601_p3();
    void thread_tmp_32_7_cast_fu_621_p1();
    void thread_tmp_32_7_fu_613_p3();
    void thread_tmp_36_4_cast_fu_1172_p1();
    void thread_tmp_36_4_fu_1164_p3();
    void thread_tmp_36_5_cast_fu_545_p1();
    void thread_tmp_36_5_fu_537_p3();
    void thread_tmp_36_6_cast_fu_557_p1();
    void thread_tmp_36_6_fu_549_p3();
    void thread_tmp_36_7_cast_fu_569_p1();
    void thread_tmp_36_7_fu_561_p3();
    void thread_tmp_3_fu_1374_p2();
    void thread_tmp_40_4_cast_fu_1139_p1();
    void thread_tmp_40_4_fu_1131_p3();
    void thread_tmp_40_5_cast_fu_493_p1();
    void thread_tmp_40_5_fu_485_p3();
    void thread_tmp_40_6_cast_fu_505_p1();
    void thread_tmp_40_6_fu_497_p3();
    void thread_tmp_40_7_cast_fu_517_p1();
    void thread_tmp_40_7_fu_509_p3();
    void thread_tmp_44_4_cast_fu_1106_p1();
    void thread_tmp_44_4_fu_1098_p3();
    void thread_tmp_44_5_cast_fu_441_p1();
    void thread_tmp_44_5_fu_433_p3();
    void thread_tmp_44_6_cast_fu_453_p1();
    void thread_tmp_44_6_fu_445_p3();
    void thread_tmp_44_7_cast_fu_465_p1();
    void thread_tmp_44_7_fu_457_p3();
    void thread_tmp_48_4_cast_fu_1073_p1();
    void thread_tmp_48_4_fu_1065_p3();
    void thread_tmp_48_5_cast_fu_389_p1();
    void thread_tmp_48_5_fu_381_p3();
    void thread_tmp_48_6_cast_fu_401_p1();
    void thread_tmp_48_6_fu_393_p3();
    void thread_tmp_48_7_cast_fu_413_p1();
    void thread_tmp_48_7_fu_405_p3();
    void thread_tmp_nbreadreq_fu_186_p4();
    void thread_tmp_s_fu_1328_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
