Covered -- Verilog Coverage Verbose Report
==========================================

LINE COVERAGE RESULTS BY MODULE
-------------------------------
Module                    Filename                 Hit/ Miss/Total    Percent hit
---------------------------------------------------------------------------------
  main                    fsm8.v                     7/    1/    8       88%

Module: main, File: fsm8.v
--------------------------------------------------------
Missed Lines

     25:    next_state = (valid & tail) ? {1'b1, STATE_TAIL} : {1'b1, STATE_DATA}

=================================================================================

TOGGLE COVERAGE RESULTS BY MODULE
---------------------------------
Module                    Filename                         Toggle 0 -> 1                       Toggle 1 -> 0
                                                   Hit/ Miss/Total    Percent hit      Hit/ Miss/Total    Percent hit
---------------------------------------------------------------------------------------------------------------------
  main                    fsm8.v                    10/    1/   11       91%            11/    0/   11      100%

Module: main, File: fsm8.v
--------------------------------------------------------
Signals not getting 100% toggle coverage

Signal                    Toggle
----------------------------------------------------------------------------------
reset                     0->1: 1'b0
......................... 1->0: 1'b1 ...
===============================================================================================================

COMBINATIONAL LOGIC COVERAGE RESULTS BY MODULE
----------------------------------------------
Module                    Filename                     Logical Combinations
                                                  Hit/Miss/Total    Percent hit
-------------------------------------------------------------------------------
  main                    fsm8.v                   33/  27/  60       55%

Module: main, File: fsm8.v
--------------------------------------------------------
Missed Combinations
====================================================
 Line #     Expression
====================================================
     17:    state <= reset ? {1'b0, STATE_IDLE} : next_state
                             |-------1--------|             


Expression 1   (1/2)
^^^^^^^^^^^^^ - {}
 E | E
=0=|=1=
     *

====================================================
 Line #     Expression
====================================================
     23:    next_state = (valid & head) ? {1'b1, STATE_HEAD} : {1'b0, STATE_IDLE}
                         |-----1------|   |-------2--------|   |-------3--------|


Expression 1   (2/4)
^^^^^^^^^^^^^ - &
 LR | LR | LR | LR 
=00=|=01=|=10=|=11=
      *    *     

Expression 2   (1/2)
^^^^^^^^^^^^^ - {}
 E | E
=0=|=1=
 *    

Expression 3   (1/2)
^^^^^^^^^^^^^ - {}
 E | E
=0=|=1=
     *

====================================================
 Line #     Expression
====================================================
     24:    next_state = (valid & tail) ? {1'b1, STATE_TAIL} : {1'b1, STATE_DATA}
                         |-----1------|   |-------2--------|   |-------3--------|
                         |--------------------------4---------------------------|


Expression 1   (1/4)
^^^^^^^^^^^^^ - &
 LR | LR | LR | LR 
=00=|=01=|=10=|=11=
 *    *    *     

Expression 2   (1/2)
^^^^^^^^^^^^^ - {}
 E | E
=0=|=1=
 *    

Expression 3   (1/2)
^^^^^^^^^^^^^ - {}
 E | E
=0=|=1=
 *    

Expression 4   (1/2)
^^^^^^^^^^^^^ - ?:
 E | E
=0=|=1=
 *    

====================================================
 Line #     Expression
====================================================
     25:    next_state = (valid & tail) ? {1'b1, STATE_TAIL} : {1'b1, STATE_DATA}
                         |-----1------|   |-------2--------|   |-------3--------|
                         |--------------------------4---------------------------|


Expression 1   (0/4)
^^^^^^^^^^^^^ - &
 LR | LR | LR | LR 
=00=|=01=|=10=|=11=
 *    *    *    *

Expression 2   (0/2)
^^^^^^^^^^^^^ - {}
 E | E
=0=|=1=
 *   *

Expression 3   (0/2)
^^^^^^^^^^^^^ - {}
 E | E
=0=|=1=
 *   *

Expression 4   (0/2)
^^^^^^^^^^^^^ - ?:
 E | E
=0=|=1=
 *   *

====================================================
 Line #     Expression
====================================================
     26:    next_state = (valid & head) ? {1'b1, STATE_HEAD} : {1'b0, STATE_IDLE}
                         |-----1------|   |-------2--------|   |-------3--------|
                         |--------------------------4---------------------------|


Expression 1   (1/4)
^^^^^^^^^^^^^ - &
 LR | LR | LR | LR 
=00=|=01=|=10=|=11=
      *    *    *

Expression 2   (1/2)
^^^^^^^^^^^^^ - {}
 E | E
=0=|=1=
 *    

Expression 3   (1/2)
^^^^^^^^^^^^^ - {}
 E | E
=0=|=1=
     *

Expression 4   (1/2)
^^^^^^^^^^^^^ - ?:
 E | E
=0=|=1=
     *


=================================================================================

FINITE STATE MACHINE COVERAGE RESULTS BY MODULE
-----------------------------------------------
                                                               State                             Arc
Module                    Filename                Hit/Miss/Total    Percent Hit    Hit/Miss/Total    Percent hit
----------------------------------------------------------------------------------------------------------------
  main                    fsm8.v                    3/  ? /  ?        ? %            4/  ? /  ?        ? %

Module: main, File: fsm8.v
--------------------------------------------------------
FSM input state (state), output state (next_state[1:0])

  Hit States

    States
    ======
    2'h0
    2'h1
    2'h3

  Hit State Transitions

    From State    To State  
    ==========    ==========
    2'h0       -> 2'h0      
    2'h0       -> 2'h1      
    2'h1       -> 2'h3      
    2'h3       -> 2'h0      

=================================================================================

