 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 4
Design : master_top
Version: O-2018.06
Date   : Tue Jan 14 20:42:54 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: clk_gate_accum_reg_0_/latch
              (positive level-sensitive latch clocked by clk')
  Endpoint: clk_gate_accum_reg_0_/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_master_top_mydesign_477
                     ForQA                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                                  5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clk_gate_accum_reg_0_/latch/CLK (LATCHX1_HVT)           0.00       5.00 r
  clk_gate_accum_reg_0_/latch/Q (LATCHX1_HVT)             0.11       5.11 f
  clk_gate_accum_reg_0_/main_gate/A1 (AND2X1_HVT)         0.00       5.11 f
  data arrival time                                                  5.11

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clk_gate_accum_reg_0_/main_gate/A2 (AND2X1_HVT)         0.00       5.00 f
  clock gating hold time                                  0.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -5.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: clk_gate_accum_reg_2_/latch
              (positive level-sensitive latch clocked by clk')
  Endpoint: clk_gate_accum_reg_2_/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_master_top_mydesign_476
                     ForQA                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                                  5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clk_gate_accum_reg_2_/latch/CLK (LATCHX1_HVT)           0.00       5.00 r
  clk_gate_accum_reg_2_/latch/Q (LATCHX1_HVT)             0.11       5.11 f
  clk_gate_accum_reg_2_/main_gate/A1 (AND2X1_HVT)         0.00       5.11 f
  data arrival time                                                  5.11

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clk_gate_accum_reg_2_/main_gate/A2 (AND2X1_HVT)         0.00       5.00 f
  clock gating hold time                                  0.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -5.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: clk_gate_accum_reg_4_/latch
              (positive level-sensitive latch clocked by clk')
  Endpoint: clk_gate_accum_reg_4_/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_master_top_mydesign_475
                     ForQA                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                                  5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clk_gate_accum_reg_4_/latch/CLK (LATCHX1_HVT)           0.00       5.00 r
  clk_gate_accum_reg_4_/latch/Q (LATCHX1_HVT)             0.11       5.11 f
  clk_gate_accum_reg_4_/main_gate/A1 (AND2X1_HVT)         0.00       5.11 f
  data arrival time                                                  5.11

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clk_gate_accum_reg_4_/main_gate/A2 (AND2X1_HVT)         0.00       5.00 f
  clock gating hold time                                  0.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -5.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: clk_gate_accum_reg_6_/latch
              (positive level-sensitive latch clocked by clk')
  Endpoint: clk_gate_accum_reg_6_/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_master_top_mydesign_474
                     ForQA                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                                  5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clk_gate_accum_reg_6_/latch/CLK (LATCHX1_HVT)           0.00       5.00 r
  clk_gate_accum_reg_6_/latch/Q (LATCHX1_HVT)             0.11       5.11 f
  clk_gate_accum_reg_6_/main_gate/A1 (AND2X1_HVT)         0.00       5.11 f
  data arrival time                                                  5.11

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clk_gate_accum_reg_6_/main_gate/A2 (AND2X1_HVT)         0.00       5.00 f
  clock gating hold time                                  0.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -5.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


1
