{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1672760793950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672760793951 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan  3 15:46:33 2023 " "Processing started: Tue Jan  3 15:46:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672760793951 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1672760793951 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1672760793951 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1672760794225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 scsi_sm_outputs " "Found entity 1: scsi_sm_outputs" {  } { { "../RTL/SCSI_SM/scsi_sm_outputs.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672760794336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672760794336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 scsi_sm_inputs " "Found entity 1: scsi_sm_inputs" {  } { { "../RTL/SCSI_SM/scsi_sm_inputs.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_inputs.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672760794337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672760794337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCSI_SM " "Found entity 1: SCSI_SM" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672760794337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672760794337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_term " "Found entity 1: registers_term" {  } { { "../RTL/Registers/registers_term.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672760794338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672760794338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_istr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_istr.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_istr " "Found entity 1: registers_istr" {  } { { "../RTL/Registers/registers_istr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_istr.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672760794338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672760794338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_cntr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_cntr " "Found entity 1: registers_cntr" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672760794340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672760794340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672760794341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672760794341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_decoder " "Found entity 1: addr_decoder" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672760794342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672760794342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_write_strobes " "Found entity 1: fifo_write_strobes" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672760794343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672760794343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo__full_empty_ctr " "Found entity 1: fifo__full_empty_ctr" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672760794343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672760794343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_byte_ptr " "Found entity 1: fifo_byte_ptr" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672760794348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672760794348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_3bit_cntr " "Found entity 1: fifo_3bit_cntr" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672760794350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672760794350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672760794350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672760794350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_scsi " "Found entity 1: datapath_scsi" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672760794352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672760794352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_output " "Found entity 1: datapath_output" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672760794352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672760794352 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath_input.v(46) " "Verilog HDL warning at datapath_input.v(46): extended using \"x\" or \"z\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1672760794358 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath_input.v(47) " "Verilog HDL warning at datapath_input.v(47): extended using \"x\" or \"z\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1672760794359 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath_input.v(48) " "Verilog HDL warning at datapath_input.v(48): extended using \"x\" or \"z\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1672760794359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_input " "Found entity 1: datapath_input" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672760794360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672760794360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_24dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_24dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_24dec " "Found entity 1: datapath_24dec" {  } { { "../RTL/datapath/datapath_24dec.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_24dec.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672760794364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672760794364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_8b_MUX.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_8b_MUX.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_8b_MUX " "Found entity 1: datapath_8b_MUX" {  } { { "../RTL/datapath/datapath_8b_MUX.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_8b_MUX.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672760794364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672760794364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../RTL/datapath/datapath.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672760794365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672760794365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff5.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff5.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpudff5 " "Found entity 1: cpudff5" {  } { { "../RTL/CPU_SM/cpudff5.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff5.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672760794365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672760794365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff4.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpudff4 " "Found entity 1: cpudff4" {  } { { "../RTL/CPU_SM/cpudff4.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff4.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672760794366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672760794366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff3.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpudff3 " "Found entity 1: cpudff3" {  } { { "../RTL/CPU_SM/cpudff3.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff3.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672760794366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672760794366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff2.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpudff2 " "Found entity 1: cpudff2" {  } { { "../RTL/CPU_SM/cpudff2.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff2.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672760794367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672760794367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff1.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpudff1 " "Found entity 1: cpudff1" {  } { { "../RTL/CPU_SM/cpudff1.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff1.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672760794372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672760794372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_SM_outputs " "Found entity 1: CPU_SM_outputs" {  } { { "../RTL/CPU_SM/CPU_SM_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672760794372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672760794372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_SM_inputs " "Found entity 1: CPU_SM_inputs" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672760794373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672760794373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_SM " "Found entity 1: CPU_SM" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672760794374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672760794374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" { { "Info" "ISGN_ENTITY_NAME" "1 RESDMAC " "Found entity 1: RESDMAC" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672760794375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672760794375 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RESDMAC " "Elaborating entity \"RESDMAC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1672760794478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:u_registers " "Elaborating entity \"registers\" for hierarchy \"registers:u_registers\"" {  } { { "../RTL/RESDMAC.v" "u_registers" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672760794489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_decoder registers:u_registers\|addr_decoder:u_addr_decoder " "Elaborating entity \"addr_decoder\" for hierarchy \"registers:u_registers\|addr_decoder:u_addr_decoder\"" {  } { { "../RTL/Registers/registers.v" "u_addr_decoder" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672760794490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_istr registers:u_registers\|registers_istr:u_registers_istr " "Elaborating entity \"registers_istr\" for hierarchy \"registers:u_registers\|registers_istr:u_registers_istr\"" {  } { { "../RTL/Registers/registers.v" "u_registers_istr" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672760794492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_cntr registers:u_registers\|registers_cntr:u_registers_cntr " "Elaborating entity \"registers_cntr\" for hierarchy \"registers:u_registers\|registers_cntr:u_registers_cntr\"" {  } { { "../RTL/Registers/registers.v" "u_registers_cntr" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672760794497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_term registers:u_registers\|registers_term:u_registers_term " "Elaborating entity \"registers_term\" for hierarchy \"registers:u_registers\|registers_term:u_registers_term\"" {  } { { "../RTL/Registers/registers.v" "u_registers_term" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672760794497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_SM CPU_SM:u_CPU_SM " "Elaborating entity \"CPU_SM\" for hierarchy \"CPU_SM:u_CPU_SM\"" {  } { { "../RTL/RESDMAC.v" "u_CPU_SM" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672760794498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_SM_inputs CPU_SM:u_CPU_SM\|CPU_SM_inputs:u_CPU_SM_inputs " "Elaborating entity \"CPU_SM_inputs\" for hierarchy \"CPU_SM:u_CPU_SM\|CPU_SM_inputs:u_CPU_SM_inputs\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_CPU_SM_inputs" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672760794502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpudff1 CPU_SM:u_CPU_SM\|cpudff1:u_cpudff1 " "Elaborating entity \"cpudff1\" for hierarchy \"CPU_SM:u_CPU_SM\|cpudff1:u_cpudff1\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_cpudff1" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672760794503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpudff2 CPU_SM:u_CPU_SM\|cpudff2:u_cpudff2 " "Elaborating entity \"cpudff2\" for hierarchy \"CPU_SM:u_CPU_SM\|cpudff2:u_cpudff2\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_cpudff2" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672760794508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpudff3 CPU_SM:u_CPU_SM\|cpudff3:u_cpudff3 " "Elaborating entity \"cpudff3\" for hierarchy \"CPU_SM:u_CPU_SM\|cpudff3:u_cpudff3\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_cpudff3" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672760794509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpudff4 CPU_SM:u_CPU_SM\|cpudff4:u_cpudff4 " "Elaborating entity \"cpudff4\" for hierarchy \"CPU_SM:u_CPU_SM\|cpudff4:u_cpudff4\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_cpudff4" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672760794510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpudff5 CPU_SM:u_CPU_SM\|cpudff5:u_cpudff5 " "Elaborating entity \"cpudff5\" for hierarchy \"CPU_SM:u_CPU_SM\|cpudff5:u_cpudff5\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_cpudff5" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672760794510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_SM_outputs CPU_SM:u_CPU_SM\|CPU_SM_outputs:u_CPU_SM_outputs " "Elaborating entity \"CPU_SM_outputs\" for hierarchy \"CPU_SM:u_CPU_SM\|CPU_SM_outputs:u_CPU_SM_outputs\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_CPU_SM_outputs" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672760794515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCSI_SM SCSI_SM:u_SCSI_SM " "Elaborating entity \"SCSI_SM\" for hierarchy \"SCSI_SM:u_SCSI_SM\"" {  } { { "../RTL/RESDMAC.v" "u_SCSI_SM" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672760794516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scsi_sm_inputs SCSI_SM:u_SCSI_SM\|scsi_sm_inputs:u_scsi_sm_inputs " "Elaborating entity \"scsi_sm_inputs\" for hierarchy \"SCSI_SM:u_SCSI_SM\|scsi_sm_inputs:u_scsi_sm_inputs\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "u_scsi_sm_inputs" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672760794517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scsi_sm_outputs SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs " "Elaborating entity \"scsi_sm_outputs\" for hierarchy \"SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "u_scsi_sm_outputs" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672760794518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:int_fifo " "Elaborating entity \"fifo\" for hierarchy \"fifo:int_fifo\"" {  } { { "../RTL/RESDMAC.v" "int_fifo" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672760794524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_write_strobes fifo:int_fifo\|fifo_write_strobes:u_write_strobes " "Elaborating entity \"fifo_write_strobes\" for hierarchy \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\"" {  } { { "../RTL/FIFO/fifo.v" "u_write_strobes" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672760794526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo__full_empty_ctr fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr " "Elaborating entity \"fifo__full_empty_ctr\" for hierarchy \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\"" {  } { { "../RTL/FIFO/fifo.v" "u_full_empty_ctr" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672760794527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_3bit_cntr fifo:int_fifo\|fifo_3bit_cntr:u_next_in_cntr " "Elaborating entity \"fifo_3bit_cntr\" for hierarchy \"fifo:int_fifo\|fifo_3bit_cntr:u_next_in_cntr\"" {  } { { "../RTL/FIFO/fifo.v" "u_next_in_cntr" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672760794528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_byte_ptr fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr " "Elaborating entity \"fifo_byte_ptr\" for hierarchy \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\"" {  } { { "../RTL/FIFO/fifo.v" "u_byte_ptr" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672760794530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:u_datapath " "Elaborating entity \"datapath\" for hierarchy \"datapath:u_datapath\"" {  } { { "../RTL/RESDMAC.v" "u_datapath" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672760794536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_input datapath:u_datapath\|datapath_input:u_datapath_input " "Elaborating entity \"datapath_input\" for hierarchy \"datapath:u_datapath\|datapath_input:u_datapath_input\"" {  } { { "../RTL/datapath/datapath.v" "u_datapath_input" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672760794538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_output datapath:u_datapath\|datapath_output:u_datapath_output " "Elaborating entity \"datapath_output\" for hierarchy \"datapath:u_datapath\|datapath_output:u_datapath_output\"" {  } { { "../RTL/datapath/datapath.v" "u_datapath_output" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672760794539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_scsi datapath:u_datapath\|datapath_scsi:u_datapath_scsi " "Elaborating entity \"datapath_scsi\" for hierarchy \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\"" {  } { { "../RTL/datapath/datapath.v" "u_datapath_scsi" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672760794548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_24dec datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|datapath_24dec:u_datapath_24dec " "Elaborating entity \"datapath_24dec\" for hierarchy \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|datapath_24dec:u_datapath_24dec\"" {  } { { "../RTL/datapath/datapath_scsi.v" "u_datapath_24dec" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672760794549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_8b_MUX datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|datapath_8b_MUX:u_datapath_8b_MUX " "Elaborating entity \"datapath_8b_MUX\" for hierarchy \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|datapath_8b_MUX:u_datapath_8b_MUX\"" {  } { { "../RTL/datapath/datapath_scsi.v" "u_datapath_8b_MUX" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672760794552 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "datapath_8b_MUX.v(35) " "Verilog HDL Case Statement information at datapath_8b_MUX.v(35): all case item expressions in this case statement are onehot" {  } { { "../RTL/datapath/datapath_8b_MUX.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_8b_MUX.v" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1672760794553 "|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[31\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[31\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[30\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[30\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[29\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[29\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[28\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[28\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[27\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[27\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[26\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[26\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[25\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[25\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[24\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[24\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[23\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[23\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[22\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[22\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[21\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[21\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[20\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[20\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[19\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[19\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[18\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[18\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[17\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[17\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[16\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[16\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[15\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[15\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[14\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[14\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[13\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[13\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[12\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[12\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[11\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[11\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[10\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[10\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[9\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[9\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[8\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[8\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[7\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[7\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 133 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[6\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[6\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 133 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[5\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[5\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 133 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[4\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[4\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 133 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[3\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[3\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 133 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[2\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[2\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 133 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[1\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[1\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 133 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[0\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[0\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 133 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[0\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[0\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[1\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[1\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[2\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[2\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[3\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[3\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[4\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[4\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[5\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[5\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[6\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[6\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[7\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[7\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[8\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[8\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[9\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[9\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[10\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[10\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[11\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[11\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[12\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[12\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[13\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[13\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[14\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[14\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[15\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[15\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[16\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[16\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[17\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[17\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[18\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[18\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[19\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[19\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[20\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[20\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[21\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[21\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[22\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[22\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[23\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[23\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[24\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[24\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[25\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[25\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[26\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[26\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[27\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[27\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[28\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[28\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[29\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[29\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[30\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[30\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[31\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[31\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[0\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[0\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[1\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[1\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[2\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[2\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[3\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[3\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[4\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[4\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[5\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[5\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[6\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[6\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[7\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[7\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[8\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[8\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[9\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[9\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[10\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[10\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[11\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[11\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[12\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[12\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[13\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[13\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[14\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[14\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[15\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[15\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672760794851 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1672760794851 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\|SET_DSACK~synth " "Found clock multiplexer SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\|SET_DSACK~synth" {  } { { "../RTL/SCSI_SM/scsi_sm_outputs.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v" 30 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1672760794907 "|RESDMAC|SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|SET_DSACK"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1672760794907 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 24 -1 0 } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 334 -1 0 } } { "../RTL/Registers/registers_term.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v" 28 -1 0 } } { "../RTL/Registers/registers_istr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_istr.v" 103 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1672760795360 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1672760795360 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1672760796529 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/output_files/RESDMAC.map.smsg " "Generated suppressed messages file /home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/output_files/RESDMAC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1672760796587 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1672760796767 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672760796767 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1068 " "Implemented 1068 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1672760796916 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1672760796916 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "46 " "Implemented 46 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1672760796916 ""} { "Info" "ICUT_CUT_TM_LCELLS" "995 " "Implemented 995 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1672760796916 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1672760796916 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "594 " "Peak virtual memory: 594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672760796935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan  3 15:46:36 2023 " "Processing ended: Tue Jan  3 15:46:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672760796935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672760796935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672760796935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1672760796935 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1672760798421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672760798422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan  3 15:46:38 2023 " "Processing started: Tue Jan  3 15:46:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672760798422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1672760798422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1672760798422 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1672760798438 ""}
{ "Info" "0" "" "Project  = RESDMAC" {  } {  } 0 0 "Project  = RESDMAC" 0 0 "Fitter" 0 0 1672760798439 ""}
{ "Info" "0" "" "Revision = RESDMAC" {  } {  } 0 0 "Revision = RESDMAC" 0 0 "Fitter" 0 0 1672760798439 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1672760798596 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RESDMAC EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"RESDMAC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1672760798608 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1672760798641 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1672760798642 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1672760798854 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1672760798863 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1672760799085 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1672760799085 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1672760799085 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1672760799085 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1456 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1672760799095 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1457 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1672760799095 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1458 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1672760799095 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1672760799095 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 73 " "No exact pin location assignment(s) for 1 pins of 73 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PDATA_OE_ " "Pin PDATA_OE_ not assigned to an exact location on the device" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PDATA_OE_ } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 84 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PDATA_OE_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1672760799160 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1672760799160 ""}
{ "Info" "ISTA_SDC_FOUND" "RESDMAC.sdc " "Reading SDC File: 'RESDMAC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1672760799365 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADDR\[2\] " "Node: ADDR\[2\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1672760799392 "|RESDMAC|ADDR[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|DECFIFO " "Node: CPU_SM:u_CPU_SM\|DECFIFO was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1672760799392 "|RESDMAC|CPU_SM:u_CPU_SM|DECFIFO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|RDFIFO_d " "Node: SCSI_SM:u_SCSI_SM\|RDFIFO_d was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1672760799392 "|RESDMAC|SCSI_SM:u_SCSI_SM|RDFIFO_d"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|RIFIFO_d " "Node: SCSI_SM:u_SCSI_SM\|RIFIFO_d was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1672760799392 "|RESDMAC|SCSI_SM:u_SCSI_SM|RIFIFO_d"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|STATE\[0\] " "Node: SCSI_SM:u_SCSI_SM\|STATE\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1672760799392 "|RESDMAC|SCSI_SM:u_SCSI_SM|STATE[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] " "Node: registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1672760799392 "|RESDMAC|registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|INCBO_o " "Node: SCSI_SM:u_SCSI_SM\|INCBO_o was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1672760799392 "|RESDMAC|SCSI_SM:u_SCSI_SM|INCBO_o"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|PAS " "Node: CPU_SM:u_CPU_SM\|PAS was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1672760799392 "|RESDMAC|CPU_SM:u_CPU_SM|PAS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|INCNO " "Node: CPU_SM:u_CPU_SM\|INCNO was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1672760799392 "|RESDMAC|CPU_SM:u_CPU_SM|INCNO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LLW " "Node: LLW was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1672760799392 "|RESDMAC|LLW"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|INCNI " "Node: CPU_SM:u_CPU_SM\|INCNI was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1672760799392 "|RESDMAC|CPU_SM:u_CPU_SM|INCNI"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|PDS " "Node: CPU_SM:u_CPU_SM\|PDS was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1672760799392 "|RESDMAC|CPU_SM:u_CPU_SM|PDS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LHW " "Node: LHW was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1672760799392 "|RESDMAC|LHW"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|nLS2CPU " "Node: SCSI_SM:u_SCSI_SM\|nLS2CPU was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1672760799392 "|RESDMAC|SCSI_SM:u_SCSI_SM|nLS2CPU"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1672760799395 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1672760799395 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1672760799395 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000         sclk " "  40.000         sclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1672760799395 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1672760799395 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SCLK (placed in PIN 90 (CLK5, LVDSCLK2n, Input)) " "Automatically promoted node SCLK (placed in PIN 90 (CLK5, LVDSCLK2n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672760799462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_SM:u_CPU_SM\|BGACK " "Destination node CPU_SM:u_CPU_SM\|BGACK" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 34 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CPU_SM:u_CPU_SM|BGACK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 697 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672760799462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCSI_SM:u_SCSI_SM\|DACK_o " "Destination node SCSI_SM:u_SCSI_SM\|DACK_o" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 43 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|DACK_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 623 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672760799462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCSI_SM:u_SCSI_SM\|RE_o " "Destination node SCSI_SM:u_SCSI_SM\|RE_o" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 40 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|RE_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 626 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672760799462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCSI_SM:u_SCSI_SM\|INCBO_o " "Destination node SCSI_SM:u_SCSI_SM\|INCBO_o" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 44 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|INCBO_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 605 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672760799462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCSI_SM:u_SCSI_SM\|STATE\[4\] " "Destination node SCSI_SM:u_SCSI_SM\|STATE\[4\]" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 166 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|STATE[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 600 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672760799462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCSI_SM:u_SCSI_SM\|STATE\[3\] " "Destination node SCSI_SM:u_SCSI_SM\|STATE\[3\]" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 166 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|STATE[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 601 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672760799462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCSI_SM:u_SCSI_SM\|STATE\[1\] " "Destination node SCSI_SM:u_SCSI_SM\|STATE\[1\]" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 166 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|STATE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 603 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672760799462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCSI_SM:u_SCSI_SM\|STATE\[0\] " "Destination node SCSI_SM:u_SCSI_SM\|STATE\[0\]" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 166 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|STATE[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 604 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672760799462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCSI_SM:u_SCSI_SM\|STATE\[2\] " "Destination node SCSI_SM:u_SCSI_SM\|STATE\[2\]" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 166 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|STATE[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 602 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672760799462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_SM:u_CPU_SM\|INCFIFO " "Destination node CPU_SM:u_CPU_SM\|INCFIFO" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 60 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CPU_SM:u_CPU_SM|INCFIFO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 703 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672760799462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1672760799462 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1672760799462 ""}  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SCLK } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SCLK" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672760799462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS  " "Automatically promoted node fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672760799468 ""}  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 29 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672760799468 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS  " "Automatically promoted node fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672760799468 ""}  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 27 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672760799468 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS  " "Automatically promoted node fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672760799468 ""}  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 26 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672760799468 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS  " "Automatically promoted node fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672760799468 ""}  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 25 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672760799468 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_SM:u_CPU_SM\|PAS  " "Automatically promoted node CPU_SM:u_CPU_SM\|PAS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672760799468 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AS_O_ " "Destination node AS_O_" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 86 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AS_O_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 753 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672760799468 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1672760799468 ""}  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 32 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CPU_SM:u_CPU_SM|PAS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 710 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672760799468 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_SM:u_CPU_SM\|PDS  " "Automatically promoted node CPU_SM:u_CPU_SM\|PDS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672760799468 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DS_O_ " "Destination node DS_O_" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 87 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DS_O_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 754 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672760799468 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1672760799468 ""}  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 33 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CPU_SM:u_CPU_SM|PDS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 709 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672760799468 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SCSI_SM:u_SCSI_SM\|nLS2CPU  " "Automatically promoted node SCSI_SM:u_SCSI_SM\|nLS2CPU " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672760799468 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_DSACK~4 " "Destination node _DSACK~4" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 36 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { _DSACK~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1018 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672760799468 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCSI_SM:u_SCSI_SM\|CDSACK_~0 " "Destination node SCSI_SM:u_SCSI_SM\|CDSACK_~0" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 62 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|CDSACK_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1444 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672760799468 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1672760799468 ""}  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 80 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|nLS2CPU } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 615 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672760799468 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1672760799667 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1672760799668 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1672760799668 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1672760799670 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1672760799671 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1672760799672 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1672760799672 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1672760799673 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1672760799687 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1672760799688 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1672760799688 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1672760799692 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1672760799692 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1672760799692 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 16 3 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1672760799693 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 22 1 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1672760799693 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 19 4 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1672760799693 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 18 6 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1672760799693 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1672760799693 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1672760799693 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672760799712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1672760800152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672760800436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1672760800458 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1672760801337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672760801337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1672760801527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1672760802905 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1672760802905 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672760803476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1672760803478 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1672760803478 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.73 " "Total time spent on timing analysis during the Fitter is 0.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1672760803502 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1672760803510 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "60 " "Found 60 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_INT 0 " "Pin \"_INT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SIZ1 0 " "Pin \"SIZ1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_BR 0 " "Pin \"_BR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_W 0 " "Pin \"R_W\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_AS 0 " "Pin \"_AS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DS 0 " "Pin \"_DS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DSACK\[0\] 0 " "Pin \"_DSACK\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DSACK\[1\] 0 " "Pin \"_DSACK\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[0\] 0 " "Pin \"DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[1\] 0 " "Pin \"DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[2\] 0 " "Pin \"DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[3\] 0 " "Pin \"DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[4\] 0 " "Pin \"DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[5\] 0 " "Pin \"DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[6\] 0 " "Pin \"DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[7\] 0 " "Pin \"DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[8\] 0 " "Pin \"DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[9\] 0 " "Pin \"DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[10\] 0 " "Pin \"DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[11\] 0 " "Pin \"DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[12\] 0 " "Pin \"DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[13\] 0 " "Pin \"DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[14\] 0 " "Pin \"DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[15\] 0 " "Pin \"DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[16\] 0 " "Pin \"DATA\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[17\] 0 " "Pin \"DATA\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[18\] 0 " "Pin \"DATA\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[19\] 0 " "Pin \"DATA\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[20\] 0 " "Pin \"DATA\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[21\] 0 " "Pin \"DATA\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[22\] 0 " "Pin \"DATA\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[23\] 0 " "Pin \"DATA\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[24\] 0 " "Pin \"DATA\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[25\] 0 " "Pin \"DATA\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[26\] 0 " "Pin \"DATA\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[27\] 0 " "Pin \"DATA\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[28\] 0 " "Pin \"DATA\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[29\] 0 " "Pin \"DATA\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[30\] 0 " "Pin \"DATA\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[31\] 0 " "Pin \"DATA\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_BGACK 0 " "Pin \"_BGACK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[0\] 0 " "Pin \"PD_PORT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[1\] 0 " "Pin \"PD_PORT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[2\] 0 " "Pin \"PD_PORT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[3\] 0 " "Pin \"PD_PORT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[4\] 0 " "Pin \"PD_PORT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[5\] 0 " "Pin \"PD_PORT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[6\] 0 " "Pin \"PD_PORT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[7\] 0 " "Pin \"PD_PORT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DMAEN 0 " "Pin \"_DMAEN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DACK 0 " "Pin \"_DACK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_IOR 0 " "Pin \"_IOR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_IOW 0 " "Pin \"_IOW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_CSS 0 " "Pin \"_CSS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_LED_RD 0 " "Pin \"_LED_RD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_LED_WR 0 " "Pin \"_LED_WR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_LED_DMA 0 " "Pin \"_LED_DMA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OWN_ 0 " "Pin \"OWN_\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OE_ 0 " "Pin \"DATA_OE_\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDATA_OE_ 0 " "Pin \"PDATA_OE_\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672760803552 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1672760803552 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1672760803984 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1672760804057 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1672760804439 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672760804608 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1672760804659 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/output_files/RESDMAC.fit.smsg " "Generated suppressed messages file /home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/output_files/RESDMAC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1672760804823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "637 " "Peak virtual memory: 637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672760805090 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan  3 15:46:45 2023 " "Processing ended: Tue Jan  3 15:46:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672760805090 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672760805090 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672760805090 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1672760805090 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1672760806798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672760806798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan  3 15:46:46 2023 " "Processing started: Tue Jan  3 15:46:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672760806798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1672760806798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1672760806799 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1672760807342 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1672760807369 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "534 " "Peak virtual memory: 534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672760807585 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan  3 15:46:47 2023 " "Processing ended: Tue Jan  3 15:46:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672760807585 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672760807585 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672760807585 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1672760807585 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1672760807732 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1672760808710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672760808711 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan  3 15:46:48 2023 " "Processing started: Tue Jan  3 15:46:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672760808711 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1672760808711 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RESDMAC -c RESDMAC " "Command: quartus_sta RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1672760808711 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1672760808732 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1672760808857 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1672760808892 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1672760808892 ""}
{ "Info" "ISTA_SDC_FOUND" "RESDMAC.sdc " "Reading SDC File: 'RESDMAC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1672760809001 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] " "Node: registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1672760809012 "|RESDMAC|registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|STATE\[0\] " "Node: SCSI_SM:u_SCSI_SM\|STATE\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1672760809012 "|RESDMAC|SCSI_SM:u_SCSI_SM|STATE[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADDR\[2\] " "Node: ADDR\[2\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1672760809012 "|RESDMAC|ADDR[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|DECFIFO " "Node: CPU_SM:u_CPU_SM\|DECFIFO was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1672760809012 "|RESDMAC|CPU_SM:u_CPU_SM|DECFIFO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|RDFIFO_d " "Node: SCSI_SM:u_SCSI_SM\|RDFIFO_d was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1672760809012 "|RESDMAC|SCSI_SM:u_SCSI_SM|RDFIFO_d"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|INCBO_o " "Node: SCSI_SM:u_SCSI_SM\|INCBO_o was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1672760809012 "|RESDMAC|SCSI_SM:u_SCSI_SM|INCBO_o"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|PAS " "Node: CPU_SM:u_CPU_SM\|PAS was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1672760809012 "|RESDMAC|CPU_SM:u_CPU_SM|PAS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|INCNO " "Node: CPU_SM:u_CPU_SM\|INCNO was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1672760809012 "|RESDMAC|CPU_SM:u_CPU_SM|INCNO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LHW " "Node: LHW was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1672760809012 "|RESDMAC|LHW"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|INCNI " "Node: CPU_SM:u_CPU_SM\|INCNI was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1672760809012 "|RESDMAC|CPU_SM:u_CPU_SM|INCNI"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LLW " "Node: LLW was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1672760809012 "|RESDMAC|LLW"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|PDS " "Node: CPU_SM:u_CPU_SM\|PDS was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1672760809012 "|RESDMAC|CPU_SM:u_CPU_SM|PDS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|RIFIFO_d " "Node: SCSI_SM:u_SCSI_SM\|RIFIFO_d was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1672760809012 "|RESDMAC|SCSI_SM:u_SCSI_SM|RIFIFO_d"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|nLS2CPU " "Node: SCSI_SM:u_SCSI_SM\|nLS2CPU was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1672760809012 "|RESDMAC|SCSI_SM:u_SCSI_SM|nLS2CPU"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1672760809017 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1672760809026 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1672760809033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.279 " "Worst-case setup slack is -4.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672760809034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672760809034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.279        -4.279 n/a  " "   -4.279        -4.279 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672760809034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.405         0.000 sclk  " "   10.405         0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672760809034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672760809034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -31.229 " "Worst-case hold slack is -31.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672760809035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672760809035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.229       -31.229 n/a  " "  -31.229       -31.229 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672760809035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 sclk  " "    0.499         0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672760809035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672760809035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.599 " "Worst-case recovery slack is 16.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672760809035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672760809035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.599         0.000 sclk  " "   16.599         0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672760809035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672760809035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 21.332 " "Worst-case removal slack is 21.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672760809040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672760809040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.332         0.000 sclk  " "   21.332         0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672760809040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672760809040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 18.758 " "Worst-case minimum pulse width slack is 18.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672760809040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672760809040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.758         0.000 sclk  " "   18.758         0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672760809040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672760809040 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1672760809108 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1672760809109 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] " "Node: registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1672760809142 "|RESDMAC|registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|STATE\[0\] " "Node: SCSI_SM:u_SCSI_SM\|STATE\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1672760809147 "|RESDMAC|SCSI_SM:u_SCSI_SM|STATE[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADDR\[2\] " "Node: ADDR\[2\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1672760809147 "|RESDMAC|ADDR[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|DECFIFO " "Node: CPU_SM:u_CPU_SM\|DECFIFO was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1672760809147 "|RESDMAC|CPU_SM:u_CPU_SM|DECFIFO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|RDFIFO_d " "Node: SCSI_SM:u_SCSI_SM\|RDFIFO_d was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1672760809147 "|RESDMAC|SCSI_SM:u_SCSI_SM|RDFIFO_d"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|INCBO_o " "Node: SCSI_SM:u_SCSI_SM\|INCBO_o was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1672760809147 "|RESDMAC|SCSI_SM:u_SCSI_SM|INCBO_o"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|PAS " "Node: CPU_SM:u_CPU_SM\|PAS was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1672760809147 "|RESDMAC|CPU_SM:u_CPU_SM|PAS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|INCNO " "Node: CPU_SM:u_CPU_SM\|INCNO was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1672760809147 "|RESDMAC|CPU_SM:u_CPU_SM|INCNO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LHW " "Node: LHW was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1672760809147 "|RESDMAC|LHW"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|INCNI " "Node: CPU_SM:u_CPU_SM\|INCNI was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1672760809147 "|RESDMAC|CPU_SM:u_CPU_SM|INCNI"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LLW " "Node: LLW was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1672760809147 "|RESDMAC|LLW"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|PDS " "Node: CPU_SM:u_CPU_SM\|PDS was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1672760809147 "|RESDMAC|CPU_SM:u_CPU_SM|PDS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|RIFIFO_d " "Node: SCSI_SM:u_SCSI_SM\|RIFIFO_d was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1672760809147 "|RESDMAC|SCSI_SM:u_SCSI_SM|RIFIFO_d"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|nLS2CPU " "Node: SCSI_SM:u_SCSI_SM\|nLS2CPU was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1672760809147 "|RESDMAC|SCSI_SM:u_SCSI_SM|nLS2CPU"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.294 " "Worst-case setup slack is 1.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672760809160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672760809160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.294         0.000 n/a  " "    1.294         0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672760809160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.831         0.000 sclk  " "   16.831         0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672760809160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672760809160 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1672760809161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -36.402 " "Worst-case hold slack is -36.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672760809162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672760809162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -36.402       -36.402 n/a  " "  -36.402       -36.402 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672760809162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111         0.000 sclk  " "    0.111         0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672760809162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672760809162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.588 " "Worst-case recovery slack is 18.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672760809166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672760809166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.588         0.000 sclk  " "   18.588         0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672760809166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672760809166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 20.581 " "Worst-case removal slack is 20.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672760809168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672760809168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.581         0.000 sclk  " "   20.581         0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672760809168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672760809168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.000 " "Worst-case minimum pulse width slack is 19.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672760809176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672760809176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.000         0.000 sclk  " "   19.000         0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672760809176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672760809176 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1672760809251 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1672760809299 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1672760809300 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672760809367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan  3 15:46:49 2023 " "Processing ended: Tue Jan  3 15:46:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672760809367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672760809367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672760809367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1672760809367 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1672760810847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672760810848 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan  3 15:46:50 2023 " "Processing started: Tue Jan  3 15:46:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672760810848 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1672760810848 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1672760810848 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "RESDMAC.vo\", \"RESDMAC_fast.vo RESDMAC_v.sdo RESDMAC_v_fast.sdo /home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/simulation/modelsim/ simulation " "Generated files \"RESDMAC.vo\", \"RESDMAC_fast.vo\", \"RESDMAC_v.sdo\" and \"RESDMAC_v_fast.sdo\" in directory \"/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1672760811645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "795 " "Peak virtual memory: 795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672760811718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan  3 15:46:51 2023 " "Processing ended: Tue Jan  3 15:46:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672760811718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672760811718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672760811718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1672760811718 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 134 s " "Quartus II Full Compilation was successful. 0 errors, 134 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1672760811833 ""}
