### Hi there ðŸ‘‹





- ðŸ”­ Iâ€™m currently working on My master's degree in Analog and Mixed Signal IC Design
- ðŸŒ± Iâ€™m currently learning VHDL description language
- ðŸ‘¯ Iâ€™m looking to collaborate on ...
- ðŸ¤” Iâ€™m looking for help with VHDL code
- ðŸ’¬ Ask me about ...Almost nothing... I'm still in a road to be good in something...
- ðŸ“« How to reach me: ... please e-mail me vilmondes@ufu.br
-->

<div>
https://github-readme-stats.vercel.app/api?username=Vilmondes&hide=contribs,prs
</div>
