digraph "0_linux_05692d7005a364add85c6e25a6c4447ce08f913a@API" {
"1000987" [label="(Call,hdr.argsz < sizeof(hdr) + (fill.max * sizeof(*devices)))"];
"1000930" [label="(Call,hdr.argsz < minsz)"];
"1000919" [label="(Call,copy_from_user(&hdr, (void __user *)arg, minsz))"];
"1000922" [label="(Call,(void __user *)arg)"];
"1000119" [label="(MethodParameterIn,unsigned long arg)"];
"1000994" [label="(Call,fill.max * sizeof(*devices))"];
"1000967" [label="(Call,vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_count_devs,\n\t\t\t\t\t\t    &fill.max, slot))"];
"1000951" [label="(Call,slot = true)"];
"1000911" [label="(Call,slot = false)"];
"1000904" [label="(Call,fill = { 0 })"];
"1000982" [label="(Call,!fill.max)"];
"1000918" [label="(ControlStructure,if (copy_from_user(&hdr, (void __user *)arg, minsz)))"];
"1000716" [label="(Call,(void __user *)arg)"];
"1000928" [label="(Identifier,EFAULT)"];
"1001015" [label="(Identifier,devices)"];
"1000998" [label="(Call,sizeof(*devices))"];
"1001037" [label="(Call,vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_fill_devs,\n\t\t\t\t\t\t    &fill, slot))"];
"1000911" [label="(Call,slot = false)"];
"1000943" [label="(ControlStructure,if (!pci_probe_reset_slot(vdev->pdev->slot)))"];
"1000966" [label="(Identifier,ret)"];
"1001003" [label="(Identifier,ret)"];
"1000971" [label="(Identifier,vfio_pci_count_devs)"];
"1000931" [label="(Call,hdr.argsz)"];
"1000904" [label="(Call,fill = { 0 })"];
"1000609" [label="(Call,(void __user *)arg)"];
"1000929" [label="(ControlStructure,if (hdr.argsz < minsz))"];
"1000991" [label="(Call,sizeof(hdr) + (fill.max * sizeof(*devices)))"];
"1000982" [label="(Call,!fill.max)"];
"1000686" [label="(Call,(void __user *)arg)"];
"1001122" [label="(Call,(void __user *)arg)"];
"1000976" [label="(Identifier,slot)"];
"1000953" [label="(Identifier,true)"];
"1000136" [label="(Call,(void __user *)arg)"];
"1000912" [label="(Identifier,slot)"];
"1000972" [label="(Call,&fill.max)"];
"1000901" [label="(Block,)"];
"1000937" [label="(Identifier,EINVAL)"];
"1001057" [label="(Call,copy_to_user((void __user *)arg, &hdr, minsz))"];
"1000995" [label="(Call,fill.max)"];
"1000920" [label="(Call,&hdr)"];
"1000965" [label="(Call,ret = vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_count_devs,\n\t\t\t\t\t\t    &fill.max, slot))"];
"1000940" [label="(Identifier,hdr)"];
"1001380" [label="(MethodReturn,static long)"];
"1000832" [label="(Call,(void __user *)(arg + minsz))"];
"1000119" [label="(MethodParameterIn,unsigned long arg)"];
"1001058" [label="(Call,(void __user *)arg)"];
"1000934" [label="(Identifier,minsz)"];
"1000589" [label="(Call,(void __user *)arg)"];
"1001074" [label="(Call,(void __user *)(arg + minsz))"];
"1000968" [label="(Call,vdev->pdev)"];
"1000908" [label="(Identifier,devices)"];
"1000951" [label="(Call,slot = true)"];
"1001006" [label="(Call,hdr.count = fill.max)"];
"1001016" [label="(Call,kcalloc(fill.max, sizeof(*devices), GFP_KERNEL))"];
"1000834" [label="(Call,arg + minsz)"];
"1000988" [label="(Call,hdr.argsz)"];
"1000557" [label="(Call,(void __user *)arg)"];
"1000212" [label="(Call,(void __user *)arg)"];
"1001229" [label="(Call,(void __user *)(arg + minsz))"];
"1000925" [label="(Identifier,minsz)"];
"1001231" [label="(Call,arg + minsz)"];
"1000930" [label="(Call,hdr.argsz < minsz)"];
"1000994" [label="(Call,fill.max * sizeof(*devices))"];
"1000922" [label="(Call,(void __user *)arg)"];
"1000952" [label="(Identifier,slot)"];
"1000987" [label="(Call,hdr.argsz < sizeof(hdr) + (fill.max * sizeof(*devices)))"];
"1000916" [label="(Identifier,ret)"];
"1000913" [label="(Identifier,false)"];
"1000967" [label="(Call,vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_count_devs,\n\t\t\t\t\t\t    &fill.max, slot))"];
"1000905" [label="(Identifier,fill)"];
"1000986" [label="(ControlStructure,if (hdr.argsz < sizeof(hdr) + (fill.max * sizeof(*devices))))"];
"1000919" [label="(Call,copy_from_user(&hdr, (void __user *)arg, minsz))"];
"1000981" [label="(Call,WARN_ON(!fill.max))"];
"1000983" [label="(Call,fill.max)"];
"1001048" [label="(Call,hdr.count = fill.cur)"];
"1000924" [label="(Identifier,arg)"];
"1000183" [label="(Call,(void __user *)arg)"];
"1000932" [label="(Identifier,hdr)"];
"1001076" [label="(Call,arg + minsz)"];
"1000987" -> "1000986"  [label="AST: "];
"1000987" -> "1000991"  [label="CFG: "];
"1000988" -> "1000987"  [label="AST: "];
"1000991" -> "1000987"  [label="AST: "];
"1001003" -> "1000987"  [label="CFG: "];
"1001015" -> "1000987"  [label="CFG: "];
"1000987" -> "1001380"  [label="DDG: hdr.argsz"];
"1000987" -> "1001380"  [label="DDG: sizeof(hdr) + (fill.max * sizeof(*devices))"];
"1000987" -> "1001380"  [label="DDG: hdr.argsz < sizeof(hdr) + (fill.max * sizeof(*devices))"];
"1000930" -> "1000987"  [label="DDG: hdr.argsz"];
"1000994" -> "1000987"  [label="DDG: fill.max"];
"1000930" -> "1000929"  [label="AST: "];
"1000930" -> "1000934"  [label="CFG: "];
"1000931" -> "1000930"  [label="AST: "];
"1000934" -> "1000930"  [label="AST: "];
"1000937" -> "1000930"  [label="CFG: "];
"1000940" -> "1000930"  [label="CFG: "];
"1000930" -> "1001380"  [label="DDG: minsz"];
"1000930" -> "1001380"  [label="DDG: hdr.argsz < minsz"];
"1000930" -> "1001380"  [label="DDG: hdr.argsz"];
"1000919" -> "1000930"  [label="DDG: minsz"];
"1000930" -> "1001057"  [label="DDG: minsz"];
"1000919" -> "1000918"  [label="AST: "];
"1000919" -> "1000925"  [label="CFG: "];
"1000920" -> "1000919"  [label="AST: "];
"1000922" -> "1000919"  [label="AST: "];
"1000925" -> "1000919"  [label="AST: "];
"1000928" -> "1000919"  [label="CFG: "];
"1000932" -> "1000919"  [label="CFG: "];
"1000919" -> "1001380"  [label="DDG: &hdr"];
"1000919" -> "1001380"  [label="DDG: copy_from_user(&hdr, (void __user *)arg, minsz)"];
"1000919" -> "1001380"  [label="DDG: minsz"];
"1000919" -> "1001380"  [label="DDG: (void __user *)arg"];
"1000922" -> "1000919"  [label="DDG: arg"];
"1000919" -> "1001057"  [label="DDG: &hdr"];
"1000922" -> "1000924"  [label="CFG: "];
"1000923" -> "1000922"  [label="AST: "];
"1000924" -> "1000922"  [label="AST: "];
"1000925" -> "1000922"  [label="CFG: "];
"1000922" -> "1001380"  [label="DDG: arg"];
"1000119" -> "1000922"  [label="DDG: arg"];
"1000922" -> "1001058"  [label="DDG: arg"];
"1000119" -> "1000116"  [label="AST: "];
"1000119" -> "1001380"  [label="DDG: arg"];
"1000119" -> "1000136"  [label="DDG: arg"];
"1000119" -> "1000183"  [label="DDG: arg"];
"1000119" -> "1000212"  [label="DDG: arg"];
"1000119" -> "1000557"  [label="DDG: arg"];
"1000119" -> "1000589"  [label="DDG: arg"];
"1000119" -> "1000609"  [label="DDG: arg"];
"1000119" -> "1000686"  [label="DDG: arg"];
"1000119" -> "1000716"  [label="DDG: arg"];
"1000119" -> "1000832"  [label="DDG: arg"];
"1000119" -> "1000834"  [label="DDG: arg"];
"1000119" -> "1001058"  [label="DDG: arg"];
"1000119" -> "1001074"  [label="DDG: arg"];
"1000119" -> "1001076"  [label="DDG: arg"];
"1000119" -> "1001122"  [label="DDG: arg"];
"1000119" -> "1001229"  [label="DDG: arg"];
"1000119" -> "1001231"  [label="DDG: arg"];
"1000994" -> "1000991"  [label="AST: "];
"1000994" -> "1000998"  [label="CFG: "];
"1000995" -> "1000994"  [label="AST: "];
"1000998" -> "1000994"  [label="AST: "];
"1000991" -> "1000994"  [label="CFG: "];
"1000994" -> "1000991"  [label="DDG: fill.max"];
"1000967" -> "1000994"  [label="DDG: &fill.max"];
"1000904" -> "1000994"  [label="DDG: fill"];
"1000982" -> "1000994"  [label="DDG: fill.max"];
"1000994" -> "1001006"  [label="DDG: fill.max"];
"1000994" -> "1001016"  [label="DDG: fill.max"];
"1000967" -> "1000965"  [label="AST: "];
"1000967" -> "1000976"  [label="CFG: "];
"1000968" -> "1000967"  [label="AST: "];
"1000971" -> "1000967"  [label="AST: "];
"1000972" -> "1000967"  [label="AST: "];
"1000976" -> "1000967"  [label="AST: "];
"1000965" -> "1000967"  [label="CFG: "];
"1000967" -> "1001380"  [label="DDG: &fill.max"];
"1000967" -> "1001380"  [label="DDG: vfio_pci_count_devs"];
"1000967" -> "1001380"  [label="DDG: slot"];
"1000967" -> "1001380"  [label="DDG: vdev->pdev"];
"1000967" -> "1000965"  [label="DDG: vdev->pdev"];
"1000967" -> "1000965"  [label="DDG: vfio_pci_count_devs"];
"1000967" -> "1000965"  [label="DDG: &fill.max"];
"1000967" -> "1000965"  [label="DDG: slot"];
"1000951" -> "1000967"  [label="DDG: slot"];
"1000911" -> "1000967"  [label="DDG: slot"];
"1000967" -> "1000982"  [label="DDG: &fill.max"];
"1000967" -> "1001006"  [label="DDG: &fill.max"];
"1000967" -> "1001016"  [label="DDG: &fill.max"];
"1000967" -> "1001037"  [label="DDG: vdev->pdev"];
"1000967" -> "1001037"  [label="DDG: slot"];
"1000951" -> "1000943"  [label="AST: "];
"1000951" -> "1000953"  [label="CFG: "];
"1000952" -> "1000951"  [label="AST: "];
"1000953" -> "1000951"  [label="AST: "];
"1000966" -> "1000951"  [label="CFG: "];
"1000951" -> "1001380"  [label="DDG: true"];
"1000911" -> "1000901"  [label="AST: "];
"1000911" -> "1000913"  [label="CFG: "];
"1000912" -> "1000911"  [label="AST: "];
"1000913" -> "1000911"  [label="AST: "];
"1000916" -> "1000911"  [label="CFG: "];
"1000911" -> "1001380"  [label="DDG: slot"];
"1000911" -> "1001380"  [label="DDG: false"];
"1000904" -> "1000901"  [label="AST: "];
"1000904" -> "1000905"  [label="CFG: "];
"1000905" -> "1000904"  [label="AST: "];
"1000908" -> "1000904"  [label="CFG: "];
"1000904" -> "1001380"  [label="DDG: fill"];
"1000904" -> "1000982"  [label="DDG: fill"];
"1000904" -> "1001006"  [label="DDG: fill"];
"1000904" -> "1001016"  [label="DDG: fill"];
"1000904" -> "1001048"  [label="DDG: fill"];
"1000982" -> "1000981"  [label="AST: "];
"1000982" -> "1000983"  [label="CFG: "];
"1000983" -> "1000982"  [label="AST: "];
"1000981" -> "1000982"  [label="CFG: "];
"1000982" -> "1000981"  [label="DDG: fill.max"];
}
