{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1658428359635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1658428359636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 21 14:32:39 2022 " "Processing started: Thu Jul 21 14:32:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1658428359636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1658428359636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1658428359636 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1658428360185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3hazard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3hazard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hazard-structural " "Found design unit 1: Hazard-structural" {  } { { "lab3hazard.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/lab3hazard.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361021 ""} { "Info" "ISGN_ENTITY_NAME" "1 Hazard " "Found entity 1: Hazard" {  } { { "lab3hazard.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/lab3hazard.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3forwarding.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3forwarding.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Forwarding-structural " "Found design unit 1: Forwarding-structural" {  } { { "lab3forwarding.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/lab3forwarding.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361032 ""} { "Info" "ISGN_ENTITY_NAME" "1 Forwarding " "Found entity 1: Forwarding" {  } { { "lab3forwarding.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/lab3forwarding.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-rtl " "Found design unit 1: SignExtend-rtl" {  } { { "SignExtend.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/SignExtend.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361040 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/SignExtend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-rtl " "Found design unit 1: RegisterFile-rtl" {  } { { "RegisterFile.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/RegisterFile.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361049 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/RegisterFile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_32bit-rtl " "Found design unit 1: reg_32bit-rtl" {  } { { "reg_32bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/reg_32bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361057 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_32bit " "Found entity 1: reg_32bit" {  } { { "reg_32bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/reg_32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_8bit-rtl " "Found design unit 1: reg_8bit-rtl" {  } { { "reg_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/reg_8bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361065 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_8bit " "Found entity 1: reg_8bit" {  } { { "reg_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/reg_8bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux32_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX32_8bit-rtl " "Found design unit 1: MUX32_8bit-rtl" {  } { { "MUX32_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX32_8bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361072 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX32_8bit " "Found entity 1: MUX32_8bit" {  } { { "MUX32_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX32_8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX8_8bit-rtl " "Found design unit 1: MUX8_8bit-rtl" {  } { { "MUX8_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX8_8bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361081 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX8_8bit " "Found entity 1: MUX8_8bit" {  } { { "MUX8_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX8_8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX8_1bit-rtl " "Found design unit 1: MUX8_1bit-rtl" {  } { { "MUX8_1bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX8_1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361089 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX8_1bit " "Found entity 1: MUX8_1bit" {  } { { "MUX8_1bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX8_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4_8bit-rtl " "Found design unit 1: MUX4_8bit-rtl" {  } { { "MUX4_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX4_8bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361097 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4_8bit " "Found entity 1: MUX4_8bit" {  } { { "MUX4_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX4_8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4_1bit-rtl " "Found design unit 1: MUX4_1bit-rtl" {  } { { "MUX4_1bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX4_1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361105 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4_1bit " "Found entity 1: MUX4_1bit" {  } { { "MUX4_1bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX4_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_32bit-rtl " "Found design unit 1: MUX2_32bit-rtl" {  } { { "MUX2_32bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX2_32bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361115 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_32bit " "Found entity 1: MUX2_32bit" {  } { { "MUX2_32bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX2_32bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_8bit-rtl " "Found design unit 1: MUX2_8bit-rtl" {  } { { "MUX2_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX2_8bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361124 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_8bit " "Found entity 1: MUX2_8bit" {  } { { "MUX2_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX2_8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_5bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_5bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_5bit-rtl " "Found design unit 1: MUX2_5bit-rtl" {  } { { "MUX2_5bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX2_5bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361133 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_5bit " "Found entity 1: MUX2_5bit" {  } { { "MUX2_5bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX2_5bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_1bit-rtl " "Found design unit 1: MUX2_1bit-rtl" {  } { { "MUX2_1bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX2_1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361141 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1bit " "Found entity 1: MUX2_1bit" {  } { { "MUX2_1bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX2_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder_32bit-rtl " "Found design unit 1: fullAdder_32bit-rtl" {  } { { "fullAdder_32bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/fullAdder_32bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361149 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder_32bit " "Found entity 1: fullAdder_32bit" {  } { { "fullAdder_32bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/fullAdder_32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder_8bit-rtl " "Found design unit 1: fullAdder_8bit-rtl" {  } { { "fullAdder_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/fullAdder_8bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361157 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder_8bit " "Found entity 1: fullAdder_8bit" {  } { { "fullAdder_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/fullAdder_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-rtl " "Found design unit 1: fullAdder-rtl" {  } { { "fullAdder.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/fullAdder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361166 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/fullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361175 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode5x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode5x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decode5x32-rtl " "Found design unit 1: Decode5x32-rtl" {  } { { "Decode5x32.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/Decode5x32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361183 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decode5x32 " "Found entity 1: Decode5x32" {  } { { "Decode5x32.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/Decode5x32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decode3x8-rtl " "Found design unit 1: Decode3x8-rtl" {  } { { "Decode3x8.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/Decode3x8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361191 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decode3x8 " "Found entity 1: Decode3x8" {  } { { "Decode3x8.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/Decode3x8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode2x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode2x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decode2x4-rtl " "Found design unit 1: Decode2x4-rtl" {  } { { "Decode2x4.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/Decode2x4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361199 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decode2x4 " "Found entity 1: Decode2x4" {  } { { "Decode2x4.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/Decode2x4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-rtl " "Found design unit 1: ControlUnit-rtl" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/ControlUnit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361207 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/ControlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator8_bit-dataflow " "Found design unit 1: comparator8_bit-dataflow" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/comparator8_bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361215 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator8_bit " "Found entity 1: comparator8_bit" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/comparator8_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aluCU-rtl " "Found design unit 1: aluCU-rtl" {  } { { "aluCU.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/aluCU.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361224 ""} { "Info" "ISGN_ENTITY_NAME" "1 aluCU " "Found entity 1: aluCU" {  } { { "aluCU.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/aluCU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-rtl " "Found design unit 1: ALU-rtl" {  } { { "ALU.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361232 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addsub_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddSub_8bit-rtl " "Found design unit 1: AddSub_8bit-rtl" {  } { { "AddSub_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/AddSub_8bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361240 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddSub_8bit " "Found entity 1: AddSub_8bit" {  } { { "AddSub_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/AddSub_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 8bitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitRegister-rtl " "Found design unit 1: eightBitRegister-rtl" {  } { { "8bitregister.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/8bitregister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361248 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRegister " "Found entity 1: eightBitRegister" {  } { { "8bitregister.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/8bitregister.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idexreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file idexreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IDEXReg-rtl " "Found design unit 1: IDEXReg-rtl" {  } { { "IDEXReg.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/IDEXReg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361256 ""} { "Info" "ISGN_ENTITY_NAME" "1 IDEXReg " "Found entity 1: IDEXReg" {  } { { "IDEXReg.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/IDEXReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifidreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifidreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IFIDReg-rtl " "Found design unit 1: IFIDReg-rtl" {  } { { "IFIDReg.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/IFIDReg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361273 ""} { "Info" "ISGN_ENTITY_NAME" "1 IFIDReg " "Found entity 1: IFIDReg" {  } { { "IFIDReg.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/IFIDReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exmemreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exmemreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXMEMReg-rtl " "Found design unit 1: EXMEMReg-rtl" {  } { { "EXMEMReg.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/EXMEMReg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361282 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXMEMReg " "Found entity 1: EXMEMReg" {  } { { "EXMEMReg.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/EXMEMReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memwbreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memwbreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMWBReg-rtl " "Found design unit 1: MEMWBReg-rtl" {  } { { "MEMWBReg.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MEMWBReg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361290 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMWBReg " "Found entity 1: MEMWBReg" {  } { { "MEMWBReg.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MEMWBReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelineproc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipelineproc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipelineProc " "Found entity 1: pipelineProc" {  } { { "pipelineProc.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX8_32bit-rtl " "Found design unit 1: MUX8_32bit-rtl" {  } { { "MUX8_32bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX8_32bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361302 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX8_32bit " "Found entity 1: MUX8_32bit" {  } { { "MUX8_32bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX8_32bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUXControl-rtl " "Found design unit 1: MUXControl-rtl" {  } { { "MUXControl.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUXControl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361310 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUXControl " "Found entity 1: MUXControl" {  } { { "MUXControl.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUXControl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 topLevel " "Found entity 1: topLevel" {  } { { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-rtl " "Found design unit 1: clkdiv-rtl" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/clkdiv.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361321 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/clkdiv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428361321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428361321 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topLevel " "Elaborating entity \"topLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1658428361950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelineProc pipelineProc:inst " "Elaborating entity \"pipelineProc\" for hierarchy \"pipelineProc:inst\"" {  } { { "topLevel.bdf" "inst" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 216 328 592 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428361978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit pipelineProc:inst\|ControlUnit:inst17 " "Elaborating entity \"ControlUnit\" for hierarchy \"pipelineProc:inst\|ControlUnit:inst17\"" {  } { { "pipelineProc.bdf" "inst17" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 120 56 264 328 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428362026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFIDReg pipelineProc:inst\|IFIDReg:IFID " "Elaborating entity \"IFIDReg\" for hierarchy \"pipelineProc:inst\|IFIDReg:IFID\"" {  } { { "pipelineProc.bdf" "IFID" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 184 -376 -136 328 "IFID" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428362039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bit pipelineProc:inst\|IFIDReg:IFID\|reg_8bit:PCadd4Reg " "Elaborating entity \"reg_8bit\" for hierarchy \"pipelineProc:inst\|IFIDReg:IFID\|reg_8bit:PCadd4Reg\"" {  } { { "IFIDReg.vhd" "PCadd4Reg" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/IFIDReg.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428362051 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue reg_8bit.vhd(15) " "Verilog HDL or VHDL warning at reg_8bit.vhd(15): object \"int_notValue\" assigned a value but never read" {  } { { "reg_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/reg_8bit.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1658428362060 "|topLevel|pipelineProc:inst|IFIDReg:IFID|reg_8bit:PCadd4Reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 pipelineProc:inst\|IFIDReg:IFID\|reg_8bit:PCadd4Reg\|enARdFF_2:bit7 " "Elaborating entity \"enARdFF_2\" for hierarchy \"pipelineProc:inst\|IFIDReg:IFID\|reg_8bit:PCadd4Reg\|enARdFF_2:bit7\"" {  } { { "reg_8bit.vhd" "bit7" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/reg_8bit.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428362063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32bit pipelineProc:inst\|IFIDReg:IFID\|reg_32bit:instReg " "Elaborating entity \"reg_32bit\" for hierarchy \"pipelineProc:inst\|IFIDReg:IFID\|reg_32bit:instReg\"" {  } { { "IFIDReg.vhd" "instReg" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/IFIDReg.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428362092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitRegister pipelineProc:inst\|IFIDReg:IFID\|reg_32bit:instReg\|eightBitRegister:reg07 " "Elaborating entity \"eightBitRegister\" for hierarchy \"pipelineProc:inst\|IFIDReg:IFID\|reg_32bit:instReg\|eightBitRegister:reg07\"" {  } { { "reg_32bit.vhd" "reg07" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/reg_32bit.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428362107 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue 8bitregister.vhd(15) " "Verilog HDL or VHDL warning at 8bitregister.vhd(15): object \"int_notValue\" assigned a value but never read" {  } { { "8bitregister.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/8bitregister.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1658428362119 "|topLevel|pipelineProc:inst|IFIDReg:IFID|reg_32bit:instReg|eightBitRegister:reg07"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard pipelineProc:inst\|Hazard:inst10 " "Elaborating entity \"Hazard\" for hierarchy \"pipelineProc:inst\|Hazard:inst10\"" {  } { { "pipelineProc.bdf" "inst10" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { -8 360 536 104 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428362184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEXReg pipelineProc:inst\|IDEXReg:inst9 " "Elaborating entity \"IDEXReg\" for hierarchy \"pipelineProc:inst\|IDEXReg:inst9\"" {  } { { "pipelineProc.bdf" "inst9" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 88 616 864 360 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428362195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXControl pipelineProc:inst\|MUXControl:inst8 " "Elaborating entity \"MUXControl\" for hierarchy \"pipelineProc:inst\|MUXControl:inst8\"" {  } { { "pipelineProc.bdf" "inst8" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 136 336 552 344 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428362317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1bit pipelineProc:inst\|MUXControl:inst8\|MUX2_1bit:muxRegWrite " "Elaborating entity \"MUX2_1bit\" for hierarchy \"pipelineProc:inst\|MUXControl:inst8\|MUX2_1bit:muxRegWrite\"" {  } { { "MUXControl.vhd" "muxRegWrite" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUXControl.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428362329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile pipelineProc:inst\|RegisterFile:RegFile " "Elaborating entity \"RegisterFile\" for hierarchy \"pipelineProc:inst\|RegisterFile:RegFile\"" {  } { { "pipelineProc.bdf" "RegFile" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 360 24 256 536 "RegFile" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428362355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode5x32 pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop " "Elaborating entity \"Decode5x32\" for hierarchy \"pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\"" {  } { { "RegisterFile.vhd" "decodeTop" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/RegisterFile.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428362370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode2x4 pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode2x4:dec04 " "Elaborating entity \"Decode2x4\" for hierarchy \"pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode2x4:dec04\"" {  } { { "Decode5x32.vhd" "dec04" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/Decode5x32.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428362381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode3x8 pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec07 " "Elaborating entity \"Decode3x8\" for hierarchy \"pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec07\"" {  } { { "Decode5x32.vhd" "dec07" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/Decode5x32.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428362393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX32_8bit pipelineProc:inst\|RegisterFile:RegFile\|MUX32_8bit:Mux1 " "Elaborating entity \"MUX32_8bit\" for hierarchy \"pipelineProc:inst\|RegisterFile:RegFile\|MUX32_8bit:Mux1\"" {  } { { "RegisterFile.vhd" "Mux1" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/RegisterFile.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428362871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_8bit pipelineProc:inst\|RegisterFile:RegFile\|MUX32_8bit:Mux1\|MUX4_8bit:MUXTop " "Elaborating entity \"MUX4_8bit\" for hierarchy \"pipelineProc:inst\|RegisterFile:RegFile\|MUX32_8bit:Mux1\|MUX4_8bit:MUXTop\"" {  } { { "MUX32_8bit.vhd" "MUXTop" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX32_8bit.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428362884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_1bit pipelineProc:inst\|RegisterFile:RegFile\|MUX32_8bit:Mux1\|MUX4_8bit:MUXTop\|MUX4_1bit:m0 " "Elaborating entity \"MUX4_1bit\" for hierarchy \"pipelineProc:inst\|RegisterFile:RegFile\|MUX32_8bit:Mux1\|MUX4_8bit:MUXTop\|MUX4_1bit:m0\"" {  } { { "MUX4_8bit.vhd" "m0" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX4_8bit.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428362897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8_8bit pipelineProc:inst\|RegisterFile:RegFile\|MUX32_8bit:Mux1\|MUX8_8bit:MUX07 " "Elaborating entity \"MUX8_8bit\" for hierarchy \"pipelineProc:inst\|RegisterFile:RegFile\|MUX32_8bit:Mux1\|MUX8_8bit:MUX07\"" {  } { { "MUX32_8bit.vhd" "MUX07" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX32_8bit.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428362922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8_1bit pipelineProc:inst\|RegisterFile:RegFile\|MUX32_8bit:Mux1\|MUX8_8bit:MUX07\|MUX8_1bit:m0 " "Elaborating entity \"MUX8_1bit\" for hierarchy \"pipelineProc:inst\|RegisterFile:RegFile\|MUX32_8bit:Mux1\|MUX8_8bit:MUX07\|MUX8_1bit:m0\"" {  } { { "MUX8_8bit.vhd" "m0" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX8_8bit.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428362936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWBReg pipelineProc:inst\|MEMWBReg:MEMWB " "Elaborating entity \"MEMWBReg\" for hierarchy \"pipelineProc:inst\|MEMWBReg:MEMWB\"" {  } { { "pipelineProc.bdf" "MEMWB" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 104 1680 1928 312 "MEMWB" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428363450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEMReg pipelineProc:inst\|EXMEMReg:EXMEM " "Elaborating entity \"EXMEMReg\" for hierarchy \"pipelineProc:inst\|EXMEMReg:EXMEM\"" {  } { { "pipelineProc.bdf" "EXMEM" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 80 1120 1368 320 "EXMEM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428363588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU pipelineProc:inst\|ALU:inst21 " "Elaborating entity \"ALU\" for hierarchy \"pipelineProc:inst\|ALU:inst21\"" {  } { { "pipelineProc.bdf" "inst21" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 344 1152 1376 456 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428363722 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AddSubCout ALU.vhd(15) " "Verilog HDL or VHDL warning at ALU.vhd(15): object \"AddSubCout\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/ALU.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1658428363732 "|topLevel|pipelineProc:inst|ALU:inst21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator8_bit pipelineProc:inst\|ALU:inst21\|comparator8_bit:comparator " "Elaborating entity \"comparator8_bit\" for hierarchy \"pipelineProc:inst\|ALU:inst21\|comparator8_bit:comparator\"" {  } { { "ALU.vhd" "comparator" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/ALU.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428363734 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outs comparator8_bit.vhd(22) " "VHDL Process Statement warning at comparator8_bit.vhd(22): signal \"outs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/comparator8_bit.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1658428363745 "|topLevel|pipelineProc:inst|ALU:inst21|comparator8_bit:comparator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outs comparator8_bit.vhd(23) " "VHDL Process Statement warning at comparator8_bit.vhd(23): signal \"outs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/comparator8_bit.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1658428363745 "|topLevel|pipelineProc:inst|ALU:inst21|comparator8_bit:comparator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outs comparator8_bit.vhd(24) " "VHDL Process Statement warning at comparator8_bit.vhd(24): signal \"outs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/comparator8_bit.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1658428363745 "|topLevel|pipelineProc:inst|ALU:inst21|comparator8_bit:comparator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outs comparator8_bit.vhd(13) " "VHDL Process Statement warning at comparator8_bit.vhd(13): inferring latch(es) for signal or variable \"outs\", which holds its previous value in one or more paths through the process" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/comparator8_bit.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1658428363745 "|topLevel|pipelineProc:inst|ALU:inst21|comparator8_bit:comparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outs\[0\] comparator8_bit.vhd(13) " "Inferred latch for \"outs\[0\]\" at comparator8_bit.vhd(13)" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/comparator8_bit.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658428363745 "|topLevel|pipelineProc:inst|ALU:inst21|comparator8_bit:comparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outs\[1\] comparator8_bit.vhd(13) " "Inferred latch for \"outs\[1\]\" at comparator8_bit.vhd(13)" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/comparator8_bit.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658428363745 "|topLevel|pipelineProc:inst|ALU:inst21|comparator8_bit:comparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outs\[2\] comparator8_bit.vhd(13) " "Inferred latch for \"outs\[2\]\" at comparator8_bit.vhd(13)" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/comparator8_bit.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658428363745 "|topLevel|pipelineProc:inst|ALU:inst21|comparator8_bit:comparator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub_8bit pipelineProc:inst\|ALU:inst21\|AddSub_8bit:fa " "Elaborating entity \"AddSub_8bit\" for hierarchy \"pipelineProc:inst\|ALU:inst21\|AddSub_8bit:fa\"" {  } { { "ALU.vhd" "fa" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/ALU.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428363747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder pipelineProc:inst\|ALU:inst21\|AddSub_8bit:fa\|fullAdder:fa0 " "Elaborating entity \"fullAdder\" for hierarchy \"pipelineProc:inst\|ALU:inst21\|AddSub_8bit:fa\|fullAdder:fa0\"" {  } { { "AddSub_8bit.vhd" "fa0" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/AddSub_8bit.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428363763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_8bit pipelineProc:inst\|MUX4_8bit:inst25 " "Elaborating entity \"MUX4_8bit\" for hierarchy \"pipelineProc:inst\|MUX4_8bit:inst25\"" {  } { { "pipelineProc.bdf" "inst25" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 376 560 720 520 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428363840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_8bit pipelineProc:inst\|MUX2_8bit:inst27 " "Elaborating entity \"MUX2_8bit\" for hierarchy \"pipelineProc:inst\|MUX2_8bit:inst27\"" {  } { { "pipelineProc.bdf" "inst27" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 120 2008 2168 232 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428363861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forwarding pipelineProc:inst\|Forwarding:inst24 " "Elaborating entity \"Forwarding\" for hierarchy \"pipelineProc:inst\|Forwarding:inst24\"" {  } { { "pipelineProc.bdf" "inst24" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 328 1528 1752 472 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428363887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluCU pipelineProc:inst\|aluCU:inst22 " "Elaborating entity \"aluCU\" for hierarchy \"pipelineProc:inst\|aluCU:inst22\"" {  } { { "pipelineProc.bdf" "inst22" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 408 912 1120 488 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428363925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_5bit pipelineProc:inst\|MUX2_5bit:inst2 " "Elaborating entity \"MUX2_5bit\" for hierarchy \"pipelineProc:inst\|MUX2_5bit:inst2\"" {  } { { "pipelineProc.bdf" "inst2" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 576 216 376 688 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428363936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ pipelineProc:inst\|LPM_RAM_DQ:DataMemory " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"pipelineProc:inst\|LPM_RAM_DQ:DataMemory\"" {  } { { "pipelineProc.bdf" "DataMemory" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 88 1448 1568 200 "DataMemory" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428364099 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipelineProc:inst\|LPM_RAM_DQ:DataMemory " "Elaborated megafunction instantiation \"pipelineProc:inst\|LPM_RAM_DQ:DataMemory\"" {  } { { "pipelineProc.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 88 1448 1568 200 "DataMemory" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1658428364109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipelineProc:inst\|LPM_RAM_DQ:DataMemory " "Instantiated megafunction \"pipelineProc:inst\|LPM_RAM_DQ:DataMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428364110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE dataMem.mif " "Parameter \"LPM_FILE\" = \"dataMem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428364110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428364110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428364110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428364110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428364110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428364110 ""}  } { { "pipelineProc.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 88 1448 1568 200 "DataMemory" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1658428364110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram pipelineProc:inst\|LPM_RAM_DQ:DataMemory\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"pipelineProc:inst\|LPM_RAM_DQ:DataMemory\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428364137 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices " "Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "pipelineProc.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 88 1448 1568 200 "DataMemory" "" } } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 216 328 592 376 "inst" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1658428364156 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pipelineProc:inst\|LPM_RAM_DQ:DataMemory\|altram:sram pipelineProc:inst\|LPM_RAM_DQ:DataMemory " "Elaborated megafunction instantiation \"pipelineProc:inst\|LPM_RAM_DQ:DataMemory\|altram:sram\", which is child of megafunction instantiation \"pipelineProc:inst\|LPM_RAM_DQ:DataMemory\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "pipelineProc.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 88 1448 1568 200 "DataMemory" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428364157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipelineProc:inst\|LPM_RAM_DQ:DataMemory\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"pipelineProc:inst\|LPM_RAM_DQ:DataMemory\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428364199 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pipelineProc:inst\|LPM_RAM_DQ:DataMemory\|altram:sram\|altsyncram:ram_block pipelineProc:inst\|LPM_RAM_DQ:DataMemory " "Elaborated megafunction instantiation \"pipelineProc:inst\|LPM_RAM_DQ:DataMemory\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"pipelineProc:inst\|LPM_RAM_DQ:DataMemory\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "pipelineProc.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 88 1448 1568 200 "DataMemory" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428364227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1u91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1u91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1u91 " "Found entity 1: altsyncram_1u91" {  } { { "db/altsyncram_1u91.tdf" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/db/altsyncram_1u91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428364312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428364312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1u91 pipelineProc:inst\|LPM_RAM_DQ:DataMemory\|altram:sram\|altsyncram:ram_block\|altsyncram_1u91:auto_generated " "Elaborating entity \"altsyncram_1u91\" for hierarchy \"pipelineProc:inst\|LPM_RAM_DQ:DataMemory\|altram:sram\|altsyncram:ram_block\|altsyncram_1u91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428364314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator8_bit pipelineProc:inst\|comparator8_bit:BranchChkComp " "Elaborating entity \"comparator8_bit\" for hierarchy \"pipelineProc:inst\|comparator8_bit:BranchChkComp\"" {  } { { "pipelineProc.bdf" "BranchChkComp" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 400 296 448 512 "BranchChkComp" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428364330 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outs comparator8_bit.vhd(22) " "VHDL Process Statement warning at comparator8_bit.vhd(22): signal \"outs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/comparator8_bit.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1658428364339 "|topLevel|pipelineProc:inst|comparator8_bit:BranchChkComp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outs comparator8_bit.vhd(23) " "VHDL Process Statement warning at comparator8_bit.vhd(23): signal \"outs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/comparator8_bit.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1658428364339 "|topLevel|pipelineProc:inst|comparator8_bit:BranchChkComp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outs comparator8_bit.vhd(24) " "VHDL Process Statement warning at comparator8_bit.vhd(24): signal \"outs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/comparator8_bit.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1658428364339 "|topLevel|pipelineProc:inst|comparator8_bit:BranchChkComp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outs comparator8_bit.vhd(13) " "VHDL Process Statement warning at comparator8_bit.vhd(13): inferring latch(es) for signal or variable \"outs\", which holds its previous value in one or more paths through the process" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/comparator8_bit.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1658428364339 "|topLevel|pipelineProc:inst|comparator8_bit:BranchChkComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outs\[0\] comparator8_bit.vhd(13) " "Inferred latch for \"outs\[0\]\" at comparator8_bit.vhd(13)" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/comparator8_bit.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658428364339 "|topLevel|pipelineProc:inst|comparator8_bit:BranchChkComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outs\[1\] comparator8_bit.vhd(13) " "Inferred latch for \"outs\[1\]\" at comparator8_bit.vhd(13)" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/comparator8_bit.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658428364339 "|topLevel|pipelineProc:inst|comparator8_bit:BranchChkComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outs\[2\] comparator8_bit.vhd(13) " "Inferred latch for \"outs\[2\]\" at comparator8_bit.vhd(13)" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/comparator8_bit.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658428364340 "|topLevel|pipelineProc:inst|comparator8_bit:BranchChkComp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM pipelineProc:inst\|LPM_ROM:InstructionMemory " "Elaborating entity \"LPM_ROM\" for hierarchy \"pipelineProc:inst\|LPM_ROM:InstructionMemory\"" {  } { { "pipelineProc.bdf" "InstructionMemory" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 360 -624 -512 456 "InstructionMemory" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428364361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipelineProc:inst\|LPM_ROM:InstructionMemory " "Elaborated megafunction instantiation \"pipelineProc:inst\|LPM_ROM:InstructionMemory\"" {  } { { "pipelineProc.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 360 -624 -512 456 "InstructionMemory" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1658428364371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipelineProc:inst\|LPM_ROM:InstructionMemory " "Instantiated megafunction \"pipelineProc:inst\|LPM_ROM:InstructionMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428364371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE InstMem.mif " "Parameter \"LPM_FILE\" = \"InstMem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428364371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428364371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428364371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428364371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428364371 ""}  } { { "pipelineProc.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 360 -624 -512 456 "InstructionMemory" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1658428364371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom pipelineProc:inst\|LPM_ROM:InstructionMemory\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"pipelineProc:inst\|LPM_ROM:InstructionMemory\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428364433 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pipelineProc:inst\|LPM_ROM:InstructionMemory\|altrom:srom pipelineProc:inst\|LPM_ROM:InstructionMemory " "Elaborated megafunction instantiation \"pipelineProc:inst\|LPM_ROM:InstructionMemory\|altrom:srom\", which is child of megafunction instantiation \"pipelineProc:inst\|LPM_ROM:InstructionMemory\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "pipelineProc.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 360 -624 -512 456 "InstructionMemory" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428364445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipelineProc:inst\|LPM_ROM:InstructionMemory\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"pipelineProc:inst\|LPM_ROM:InstructionMemory\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428364454 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pipelineProc:inst\|LPM_ROM:InstructionMemory\|altrom:srom\|altsyncram:rom_block pipelineProc:inst\|LPM_ROM:InstructionMemory " "Elaborated megafunction instantiation \"pipelineProc:inst\|LPM_ROM:InstructionMemory\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"pipelineProc:inst\|LPM_ROM:InstructionMemory\"" {  } { { "altrom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "pipelineProc.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 360 -624 -512 456 "InstructionMemory" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428364482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qd01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qd01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qd01 " "Found entity 1: altsyncram_qd01" {  } { { "db/altsyncram_qd01.tdf" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/db/altsyncram_qd01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658428364551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658428364551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qd01 pipelineProc:inst\|LPM_ROM:InstructionMemory\|altrom:srom\|altsyncram:rom_block\|altsyncram_qd01:auto_generated " "Elaborating entity \"altsyncram_qd01\" for hierarchy \"pipelineProc:inst\|LPM_ROM:InstructionMemory\|altrom:srom\|altsyncram:rom_block\|altsyncram_qd01:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428364553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bit pipelineProc:inst\|reg_8bit:PC " "Elaborating entity \"reg_8bit\" for hierarchy \"pipelineProc:inst\|reg_8bit:PC\"" {  } { { "pipelineProc.bdf" "PC" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 240 -848 -640 352 "PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428364568 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue reg_8bit.vhd(15) " "Verilog HDL or VHDL warning at reg_8bit.vhd(15): object \"int_notValue\" assigned a value but never read" {  } { { "reg_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/reg_8bit.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1658428364577 "|topLevel|pipelineProc:inst|reg_8bit:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder_8bit pipelineProc:inst\|fullAdder_8bit:PCADD4 " "Elaborating entity \"fullAdder_8bit\" for hierarchy \"pipelineProc:inst\|fullAdder_8bit:PCADD4\"" {  } { { "pipelineProc.bdf" "PCADD4" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 240 -576 -408 352 "PCADD4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428364618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8_32bit pipelineProc:inst\|MUX8_32bit:InstOutMUX " "Elaborating entity \"MUX8_32bit\" for hierarchy \"pipelineProc:inst\|MUX8_32bit:InstOutMUX\"" {  } { { "pipelineProc.bdf" "InstOutMUX" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 496 848 1016 704 "InstOutMUX" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428364655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_32bit pipelineProc:inst\|MUX8_32bit:InstOutMUX\|MUX2_32bit:mux01 " "Elaborating entity \"MUX2_32bit\" for hierarchy \"pipelineProc:inst\|MUX8_32bit:InstOutMUX\|MUX2_32bit:mux01\"" {  } { { "MUX8_32bit.vhd" "mux01" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX8_32bit.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428364669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8_8bit pipelineProc:inst\|MUX8_8bit:OutMux " "Elaborating entity \"MUX8_8bit\" for hierarchy \"pipelineProc:inst\|MUX8_8bit:OutMux\"" {  } { { "pipelineProc.bdf" "OutMux" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 560 1192 1352 768 "OutMux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658428365053 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[31\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[31\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658428366103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[30\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[30\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658428366103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[29\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[29\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658428366103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[28\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[28\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658428366103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[27\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[27\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658428366103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[26\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[26\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658428366103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[25\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[25\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658428366103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[24\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[24\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658428366103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[23\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[23\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658428366103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[22\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[22\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658428366103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[21\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[21\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658428366103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[20\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[20\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658428366103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[19\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[19\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658428366103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[18\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[18\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658428366103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[17\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[17\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658428366103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[16\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[16\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658428366103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[15\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[15\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658428366103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[14\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[14\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658428366103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[13\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[13\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658428366103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[12\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[12\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658428366103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[11\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[11\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658428366103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[10\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[10\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658428366103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[9\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[9\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658428366103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[8\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[8\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658428366103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[7\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658428366103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[6\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658428366103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[5\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658428366103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[4\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658428366103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[3\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658428366103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[2\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658428366103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[1\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658428366103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[0\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658428366103 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1658428366103 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1658428367660 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1658428372748 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1658428374763 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1658428374763 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1373 " "Implemented 1373 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1658428375094 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1658428375094 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1281 " "Implemented 1281 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1658428375094 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1658428375094 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1658428375094 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1658428375153 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 21 14:32:55 2022 " "Processing ended: Thu Jul 21 14:32:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1658428375153 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1658428375153 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1658428375153 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1658428375153 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1658428376540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1658428376541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 21 14:32:55 2022 " "Processing started: Thu Jul 21 14:32:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1658428376541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1658428376541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c lab3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1658428376541 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1658428376700 ""}
{ "Info" "0" "" "Project  = lab3" {  } {  } 0 0 "Project  = lab3" 0 0 "Fitter" 0 0 1658428376700 ""}
{ "Info" "0" "" "Revision = lab3" {  } {  } 0 0 "Revision = lab3" 0 0 "Fitter" 0 0 1658428376700 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1658428376835 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab3 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"lab3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1658428376854 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1658428376898 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1658428376899 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1658428376899 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1658428377197 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1658428377210 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1658428377816 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1658428377816 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1658428377816 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1658428377816 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1658428377816 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1658428377816 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1658428377816 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1658428377816 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1658428377816 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1658428377816 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 3423 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1658428377831 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 3425 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1658428377831 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 3427 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1658428377831 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 3429 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1658428377831 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 3431 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1658428377831 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1658428377831 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1658428377834 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1658428377846 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "52 52 " "No exact pin location assignment(s) for 52 pins of 52 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ZeroOut " "Pin ZeroOut not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ZeroOut } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 240 592 768 256 "ZeroOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ZeroOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BranchOut " "Pin BranchOut not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BranchOut } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 256 592 768 272 "BranchOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BranchOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemWriteOut " "Pin MemWriteOut not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemWriteOut } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 272 592 768 288 "MemWriteOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemWriteOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut " "Pin RegWriteOut not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RegWriteOut } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 288 592 768 304 "RegWriteOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[31\] " "Pin InstructionOut\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[31] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 304 592 789 320 "InstructionOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[30\] " "Pin InstructionOut\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[30] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 304 592 789 320 "InstructionOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[29\] " "Pin InstructionOut\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[29] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 304 592 789 320 "InstructionOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[28\] " "Pin InstructionOut\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[28] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 304 592 789 320 "InstructionOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[27\] " "Pin InstructionOut\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[27] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 304 592 789 320 "InstructionOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[26\] " "Pin InstructionOut\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[26] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 304 592 789 320 "InstructionOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[25\] " "Pin InstructionOut\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[25] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 304 592 789 320 "InstructionOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[24\] " "Pin InstructionOut\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[24] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 304 592 789 320 "InstructionOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[23\] " "Pin InstructionOut\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[23] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 304 592 789 320 "InstructionOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[22\] " "Pin InstructionOut\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[22] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 304 592 789 320 "InstructionOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[21\] " "Pin InstructionOut\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[21] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 304 592 789 320 "InstructionOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[20\] " "Pin InstructionOut\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[20] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 304 592 789 320 "InstructionOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[19\] " "Pin InstructionOut\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[19] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 304 592 789 320 "InstructionOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[18\] " "Pin InstructionOut\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[18] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 304 592 789 320 "InstructionOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[17\] " "Pin InstructionOut\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[17] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 304 592 789 320 "InstructionOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[16\] " "Pin InstructionOut\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[16] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 304 592 789 320 "InstructionOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[15\] " "Pin InstructionOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[15] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 304 592 789 320 "InstructionOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[14\] " "Pin InstructionOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[14] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 304 592 789 320 "InstructionOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[13\] " "Pin InstructionOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[13] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 304 592 789 320 "InstructionOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[12\] " "Pin InstructionOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[12] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 304 592 789 320 "InstructionOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[11\] " "Pin InstructionOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[11] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 304 592 789 320 "InstructionOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[10\] " "Pin InstructionOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[10] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 304 592 789 320 "InstructionOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[9\] " "Pin InstructionOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[9] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 304 592 789 320 "InstructionOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[8\] " "Pin InstructionOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[8] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 304 592 789 320 "InstructionOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[7\] " "Pin InstructionOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[7] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 304 592 789 320 "InstructionOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[6\] " "Pin InstructionOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[6] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 304 592 789 320 "InstructionOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[5\] " "Pin InstructionOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[5] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 304 592 789 320 "InstructionOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[4\] " "Pin InstructionOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[4] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 304 592 789 320 "InstructionOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[3\] " "Pin InstructionOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[3] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 304 592 789 320 "InstructionOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[2\] " "Pin InstructionOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[2] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 304 592 789 320 "InstructionOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[1\] " "Pin InstructionOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[1] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 304 592 789 320 "InstructionOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[0\] " "Pin InstructionOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[0] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 304 592 789 320 "InstructionOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[7\] " "Pin MuxOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MuxOut[7] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 320 592 768 336 "MuxOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[6\] " "Pin MuxOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MuxOut[6] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 320 592 768 336 "MuxOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[5\] " "Pin MuxOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MuxOut[5] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 320 592 768 336 "MuxOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[4\] " "Pin MuxOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MuxOut[4] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 320 592 768 336 "MuxOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[3\] " "Pin MuxOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MuxOut[3] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 320 592 768 336 "MuxOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[2\] " "Pin MuxOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MuxOut[2] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 320 592 768 336 "MuxOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[1\] " "Pin MuxOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MuxOut[1] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 320 592 768 336 "MuxOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[0\] " "Pin MuxOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MuxOut[0] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 320 592 768 336 "MuxOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstrSelect\[2\] " "Pin InstrSelect\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstrSelect[2] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 288 152 328 304 "InstrSelect" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstrSelect[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstrSelect\[1\] " "Pin InstrSelect\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstrSelect[1] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 288 152 328 304 "InstrSelect" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstrSelect[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstrSelect\[0\] " "Pin InstrSelect\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstrSelect[0] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 288 152 328 304 "InstrSelect" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstrSelect[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ValueSelect\[1\] " "Pin ValueSelect\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ValueSelect[1] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 272 144 328 288 "ValueSelect" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ValueSelect[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ValueSelect\[2\] " "Pin ValueSelect\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ValueSelect[2] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 272 144 328 288 "ValueSelect" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ValueSelect[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ValueSelect\[0\] " "Pin ValueSelect\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ValueSelect[0] } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 272 144 328 288 "ValueSelect" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ValueSelect[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GClock " "Pin GClock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GClock } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 240 160 328 256 "GClock" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GReset " "Pin GReset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GReset } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 256 160 328 272 "GReset" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GReset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658428379135 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1658428379135 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1658428379695 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab3.sdc " "Synopsys Design Constraints File file not found: 'lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1658428379697 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1658428379698 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1658428379711 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1658428379711 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1658428379713 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GClock~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node GClock~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1658428379779 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipelineProc:inst\|MEMWBReg:MEMWB\|reg_8bit:RegRdReg\|enARdFF_2:bit4\|int_q " "Destination node pipelineProc:inst\|MEMWBReg:MEMWB\|reg_8bit:RegRdReg\|enARdFF_2:bit4\|int_q" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/enardFF_2.vhd" 48 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipelineProc:inst|MEMWBReg:MEMWB|reg_8bit:RegRdReg|enARdFF_2:bit4|int_q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1635 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1658428379779 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipelineProc:inst\|MEMWBReg:MEMWB\|reg_8bit:RegRdReg\|enARdFF_2:bit3\|int_q " "Destination node pipelineProc:inst\|MEMWBReg:MEMWB\|reg_8bit:RegRdReg\|enARdFF_2:bit3\|int_q" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/enardFF_2.vhd" 48 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipelineProc:inst|MEMWBReg:MEMWB|reg_8bit:RegRdReg|enARdFF_2:bit3|int_q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1634 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1658428379779 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipelineProc:inst\|MEMWBReg:MEMWB\|reg_8bit:RegRdReg\|enARdFF_2:bit2\|int_q " "Destination node pipelineProc:inst\|MEMWBReg:MEMWB\|reg_8bit:RegRdReg\|enARdFF_2:bit2\|int_q" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/enardFF_2.vhd" 48 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipelineProc:inst|MEMWBReg:MEMWB|reg_8bit:RegRdReg|enARdFF_2:bit2|int_q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1633 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1658428379779 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipelineProc:inst\|MEMWBReg:MEMWB\|reg_8bit:RegRdReg\|enARdFF_2:bit1\|int_q " "Destination node pipelineProc:inst\|MEMWBReg:MEMWB\|reg_8bit:RegRdReg\|enARdFF_2:bit1\|int_q" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/enardFF_2.vhd" 48 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipelineProc:inst|MEMWBReg:MEMWB|reg_8bit:RegRdReg|enARdFF_2:bit1|int_q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1632 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1658428379779 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipelineProc:inst\|MEMWBReg:MEMWB\|reg_8bit:RegRdReg\|enARdFF_2:bit0\|int_q " "Destination node pipelineProc:inst\|MEMWBReg:MEMWB\|reg_8bit:RegRdReg\|enARdFF_2:bit0\|int_q" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/enardFF_2.vhd" 48 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipelineProc:inst|MEMWBReg:MEMWB|reg_8bit:RegRdReg|enARdFF_2:bit0|int_q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1631 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1658428379779 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1658428379779 ""}  } { { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 240 160 328 256 "GClock" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GClock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 3417 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1658428379779 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec07\|d\[0\]  " "Automatically promoted node pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec07\|d\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1658428379780 ""}  } { { "Decode3x8.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/Decode3x8.vhd" 8 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipelineProc:inst|RegisterFile:RegFile|Decode5x32:decodeTop|Decode3x8:dec07|d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1415 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1658428379780 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec07\|d\[1\]  " "Automatically promoted node pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec07\|d\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1658428379781 ""}  } { { "Decode3x8.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/Decode3x8.vhd" 8 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipelineProc:inst|RegisterFile:RegFile|Decode5x32:decodeTop|Decode3x8:dec07|d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1416 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1658428379781 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec07\|d\[2\]  " "Automatically promoted node pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec07\|d\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1658428379781 ""}  } { { "Decode3x8.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/Decode3x8.vhd" 8 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipelineProc:inst|RegisterFile:RegFile|Decode5x32:decodeTop|Decode3x8:dec07|d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1417 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1658428379781 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec07\|d\[3\]  " "Automatically promoted node pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec07\|d\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1658428379781 ""}  } { { "Decode3x8.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/Decode3x8.vhd" 8 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipelineProc:inst|RegisterFile:RegFile|Decode5x32:decodeTop|Decode3x8:dec07|d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1418 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1658428379781 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec07\|d\[4\]  " "Automatically promoted node pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec07\|d\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1658428379781 ""}  } { { "Decode3x8.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/Decode3x8.vhd" 8 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipelineProc:inst|RegisterFile:RegFile|Decode5x32:decodeTop|Decode3x8:dec07|d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1419 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1658428379781 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec07\|d\[5\]  " "Automatically promoted node pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec07\|d\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1658428379781 ""}  } { { "Decode3x8.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/Decode3x8.vhd" 8 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipelineProc:inst|RegisterFile:RegFile|Decode5x32:decodeTop|Decode3x8:dec07|d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1420 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1658428379781 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec07\|d\[6\]  " "Automatically promoted node pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec07\|d\[6\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1658428379781 ""}  } { { "Decode3x8.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/Decode3x8.vhd" 8 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipelineProc:inst|RegisterFile:RegFile|Decode5x32:decodeTop|Decode3x8:dec07|d[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1421 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1658428379781 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec07\|d\[7\]  " "Automatically promoted node pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec07\|d\[7\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1658428379781 ""}  } { { "Decode3x8.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/Decode3x8.vhd" 8 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipelineProc:inst|RegisterFile:RegFile|Decode5x32:decodeTop|Decode3x8:dec07|d[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1422 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1658428379781 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec158\|d\[0\]  " "Automatically promoted node pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec158\|d\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1658428379782 ""}  } { { "Decode3x8.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/Decode3x8.vhd" 8 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipelineProc:inst|RegisterFile:RegFile|Decode5x32:decodeTop|Decode3x8:dec158|d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 2000 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1658428379782 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec158\|d\[1\]  " "Automatically promoted node pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec158\|d\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1658428379782 ""}  } { { "Decode3x8.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/Decode3x8.vhd" 8 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipelineProc:inst|RegisterFile:RegFile|Decode5x32:decodeTop|Decode3x8:dec158|d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 2001 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1658428379782 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec158\|d\[2\]  " "Automatically promoted node pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec158\|d\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1658428379782 ""}  } { { "Decode3x8.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/Decode3x8.vhd" 8 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipelineProc:inst|RegisterFile:RegFile|Decode5x32:decodeTop|Decode3x8:dec158|d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 2002 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1658428379782 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec158\|d\[3\]  " "Automatically promoted node pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec158\|d\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1658428379782 ""}  } { { "Decode3x8.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/Decode3x8.vhd" 8 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipelineProc:inst|RegisterFile:RegFile|Decode5x32:decodeTop|Decode3x8:dec158|d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 2003 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1658428379782 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec158\|d\[4\]  " "Automatically promoted node pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec158\|d\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1658428379782 ""}  } { { "Decode3x8.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/Decode3x8.vhd" 8 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipelineProc:inst|RegisterFile:RegFile|Decode5x32:decodeTop|Decode3x8:dec158|d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 2004 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1658428379782 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec158\|d\[5\]  " "Automatically promoted node pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec158\|d\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1658428379782 ""}  } { { "Decode3x8.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/Decode3x8.vhd" 8 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipelineProc:inst|RegisterFile:RegFile|Decode5x32:decodeTop|Decode3x8:dec158|d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 2005 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1658428379782 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec158\|d\[6\]  " "Automatically promoted node pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec158\|d\[6\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1658428379782 ""}  } { { "Decode3x8.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/Decode3x8.vhd" 8 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipelineProc:inst|RegisterFile:RegFile|Decode5x32:decodeTop|Decode3x8:dec158|d[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 2006 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1658428379782 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec158\|d\[7\]  " "Automatically promoted node pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec158\|d\[7\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1658428379782 ""}  } { { "Decode3x8.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/Decode3x8.vhd" 8 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipelineProc:inst|RegisterFile:RegFile|Decode5x32:decodeTop|Decode3x8:dec158|d[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 2007 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1658428379782 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec2316\|d\[0\]  " "Automatically promoted node pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec2316\|d\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1658428379783 ""}  } { { "Decode3x8.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/Decode3x8.vhd" 8 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipelineProc:inst|RegisterFile:RegFile|Decode5x32:decodeTop|Decode3x8:dec2316|d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1991 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1658428379783 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec2316\|d\[1\]  " "Automatically promoted node pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec2316\|d\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1658428379783 ""}  } { { "Decode3x8.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/Decode3x8.vhd" 8 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipelineProc:inst|RegisterFile:RegFile|Decode5x32:decodeTop|Decode3x8:dec2316|d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1992 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1658428379783 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec2316\|d\[2\]  " "Automatically promoted node pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec2316\|d\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1658428379783 ""}  } { { "Decode3x8.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/Decode3x8.vhd" 8 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipelineProc:inst|RegisterFile:RegFile|Decode5x32:decodeTop|Decode3x8:dec2316|d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 0 { 0 ""} 0 1993 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1658428379783 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1658428380324 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1658428380327 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1658428380327 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1658428380330 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1658428380333 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1658428380335 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1658428380335 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1658428380337 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1658428380389 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1658428380391 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1658428380391 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "51 unused 2.5V 7 44 0 " "Number of I/O pins in group: 51 (unused VREF, 2.5V VCCIO, 7 input, 44 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1658428380396 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1658428380396 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1658428380396 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1658428380398 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1658428380398 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1658428380398 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1658428380398 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1658428380398 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1658428380398 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1658428380398 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1658428380398 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1658428380398 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1658428380398 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1658428380469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1658428385866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1658428386343 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1658428386360 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1658428390139 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1658428390139 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1658428390654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1658428394374 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1658428394374 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1658428399524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1658428399526 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1658428399526 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.00 " "Total time spent on timing analysis during the Fitter is 1.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1658428399571 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1658428399628 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1658428400125 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1658428400178 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1658428400647 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1658428401141 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/output_files/lab3.fit.smsg " "Generated suppressed messages file C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/output_files/lab3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1658428402180 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5095 " "Peak virtual memory: 5095 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1658428402811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 21 14:33:22 2022 " "Processing ended: Thu Jul 21 14:33:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1658428402811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1658428402811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1658428402811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1658428402811 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1658428403903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1658428403903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 21 14:33:23 2022 " "Processing started: Thu Jul 21 14:33:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1658428403903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1658428403903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab3 -c lab3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1658428403904 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1658428407083 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1658428407182 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4578 " "Peak virtual memory: 4578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1658428408282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 21 14:33:28 2022 " "Processing ended: Thu Jul 21 14:33:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1658428408282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1658428408282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1658428408282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1658428408282 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1658428408953 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1658428409714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1658428409715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 21 14:33:29 2022 " "Processing started: Thu Jul 21 14:33:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1658428409715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1658428409715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab3 -c lab3 " "Command: quartus_sta lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1658428409716 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1658428409871 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1658428410135 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1658428410135 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1658428410185 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1658428410185 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1658428410484 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab3.sdc " "Synopsys Design Constraints File file not found: 'lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1658428410564 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1658428410565 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GClock GClock " "create_clock -period 1.000 -name GClock GClock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1658428410571 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pipelineProc:inst\|MEMWBReg:MEMWB\|enARdFF_2:RWff\|int_q pipelineProc:inst\|MEMWBReg:MEMWB\|enARdFF_2:RWff\|int_q " "create_clock -period 1.000 -name pipelineProc:inst\|MEMWBReg:MEMWB\|enARdFF_2:RWff\|int_q pipelineProc:inst\|MEMWBReg:MEMWB\|enARdFF_2:RWff\|int_q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1658428410571 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1658428410571 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1658428410954 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1658428410956 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1658428410957 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1658428410983 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1658428411026 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1658428411026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.321 " "Worst-case setup slack is -7.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428411029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428411029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.321      -452.572 GClock  " "   -7.321      -452.572 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428411029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.471        -4.946 pipelineProc:inst\|MEMWBReg:MEMWB\|enARdFF_2:RWff\|int_q  " "   -0.471        -4.946 pipelineProc:inst\|MEMWBReg:MEMWB\|enARdFF_2:RWff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428411029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1658428411029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.087 " "Worst-case hold slack is -1.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428411039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428411039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.087      -102.790 pipelineProc:inst\|MEMWBReg:MEMWB\|enARdFF_2:RWff\|int_q  " "   -1.087      -102.790 pipelineProc:inst\|MEMWBReg:MEMWB\|enARdFF_2:RWff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428411039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342         0.000 GClock  " "    0.342         0.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428411039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1658428411039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.024 " "Worst-case recovery slack is -2.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428411044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428411044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.024       -45.742 GClock  " "   -2.024       -45.742 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428411044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1658428411044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.837 " "Worst-case removal slack is 0.837" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428411050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428411050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.837         0.000 GClock  " "    0.837         0.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428411050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1658428411050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428411055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428411055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -277.197 GClock  " "   -3.000      -277.197 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428411055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285      -328.960 pipelineProc:inst\|MEMWBReg:MEMWB\|enARdFF_2:RWff\|int_q  " "   -1.285      -328.960 pipelineProc:inst\|MEMWBReg:MEMWB\|enARdFF_2:RWff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428411055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1658428411055 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1658428411212 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1658428411245 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1658428411873 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1658428411967 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1658428411981 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1658428411981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.678 " "Worst-case setup slack is -6.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428411987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428411987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.678      -399.503 GClock  " "   -6.678      -399.503 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428411987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.219        -0.473 pipelineProc:inst\|MEMWBReg:MEMWB\|enARdFF_2:RWff\|int_q  " "   -0.219        -0.473 pipelineProc:inst\|MEMWBReg:MEMWB\|enARdFF_2:RWff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428411987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1658428411987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.062 " "Worst-case hold slack is -1.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428411998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428411998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.062      -108.142 pipelineProc:inst\|MEMWBReg:MEMWB\|enARdFF_2:RWff\|int_q  " "   -1.062      -108.142 pipelineProc:inst\|MEMWBReg:MEMWB\|enARdFF_2:RWff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428411998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351         0.000 GClock  " "    0.351         0.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428411998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1658428411998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.720 " "Worst-case recovery slack is -1.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428412008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428412008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.720       -38.092 GClock  " "   -1.720       -38.092 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428412008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1658428412008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.744 " "Worst-case removal slack is 0.744" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428412017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428412017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.744         0.000 GClock  " "    0.744         0.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428412017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1658428412017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428412024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428412024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -277.021 GClock  " "   -3.000      -277.021 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428412024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285      -328.960 pipelineProc:inst\|MEMWBReg:MEMWB\|enARdFF_2:RWff\|int_q  " "   -1.285      -328.960 pipelineProc:inst\|MEMWBReg:MEMWB\|enARdFF_2:RWff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428412024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1658428412024 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1658428412172 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1658428412359 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1658428412365 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1658428412365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.097 " "Worst-case setup slack is -3.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428412373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428412373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.097      -147.057 GClock  " "   -3.097      -147.057 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428412373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.040         0.000 pipelineProc:inst\|MEMWBReg:MEMWB\|enARdFF_2:RWff\|int_q  " "    0.040         0.000 pipelineProc:inst\|MEMWBReg:MEMWB\|enARdFF_2:RWff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428412373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1658428412373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.543 " "Worst-case hold slack is -0.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428412385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428412385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.543       -48.949 pipelineProc:inst\|MEMWBReg:MEMWB\|enARdFF_2:RWff\|int_q  " "   -0.543       -48.949 pipelineProc:inst\|MEMWBReg:MEMWB\|enARdFF_2:RWff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428412385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140         0.000 GClock  " "    0.140         0.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428412385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1658428412385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.505 " "Worst-case recovery slack is -0.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428412396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428412396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.505        -6.568 GClock  " "   -0.505        -6.568 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428412396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1658428412396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.407 " "Worst-case removal slack is 0.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428412407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428412407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407         0.000 GClock  " "    0.407         0.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428412407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1658428412407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428412415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428412415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -226.198 GClock  " "   -3.000      -226.198 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428412415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -256.000 pipelineProc:inst\|MEMWBReg:MEMWB\|enARdFF_2:RWff\|int_q  " "   -1.000      -256.000 pipelineProc:inst\|MEMWBReg:MEMWB\|enARdFF_2:RWff\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658428412415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1658428412415 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1658428413034 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1658428413037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4667 " "Peak virtual memory: 4667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1658428413270 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 21 14:33:33 2022 " "Processing ended: Thu Jul 21 14:33:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1658428413270 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1658428413270 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1658428413270 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1658428413270 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1658428414429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1658428414430 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 21 14:33:34 2022 " "Processing started: Thu Jul 21 14:33:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1658428414430 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1658428414430 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab3 -c lab3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1658428414430 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3.vo C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/simulation/modelsim/ simulation " "Generated file lab3.vo in folder \"C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1658428415081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4537 " "Peak virtual memory: 4537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1658428415145 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 21 14:33:35 2022 " "Processing ended: Thu Jul 21 14:33:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1658428415145 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1658428415145 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1658428415145 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1658428415145 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 59 s " "Quartus II Full Compilation was successful. 0 errors, 59 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1658428415838 ""}
