{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713374717135 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713374717135 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713374717135 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713374717135 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713374717135 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713374717135 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713374717135 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713374717135 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713374717135 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713374717135 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713374717135 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713374717135 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713374717135 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713374717135 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713374717135 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713374717135 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 12:25:16 2024 " "Processing started: Wed Apr 17 12:25:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713374717135 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1713374717135 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1713374717135 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1713374717813 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1713374718248 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1713374718248 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1713374718271 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1713374718271 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "The Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1713374719213 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1713374719821 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "Node: mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ControlLogic:CL\|o_ALUsrc mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "Latch ControlLogic:CL\|o_ALUsrc is being clocked by mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1713374719990 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1713374719990 "|MIPS_Processor|mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg"}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1713374720101 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1713374720120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.632 " "Worst-case setup slack is 1.632" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713374720710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713374720710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.632               0.000 iCLK  " "    1.632               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713374720710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713374720710 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.263 " "Worst-case hold slack is 0.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713374720824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713374720824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 iCLK  " "    0.263               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713374720824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713374720824 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713374720830 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713374720836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.623 " "Worst-case minimum pulse width slack is 9.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713374720851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713374720851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.623               0.000 iCLK  " "    9.623               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713374720851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713374720851 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713374721311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713374721311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713374721311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713374721311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 23.687 ns " "Worst Case Available Settling Time: 23.687 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713374721311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713374721311 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713374721311 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.632 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.632" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721464 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713374721464 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.632  " "Path #1: Setup slack is 1.632 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX:IDEX\|RegFile:REG2\|dffg:\\G_NBit_REG:0:DFF\|s_Q " "From Node    : ID_EX:IDEX\|RegFile:REG2\|dffg:\\G_NBit_REG:0:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PC:PC4\|dffg:\\G_NBit_REG:16:DFF\|s_Q " "To Node      : PC:PC4\|dffg:\\G_NBit_REG:16:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.070      3.070  R        clock network delay " "     3.070      3.070  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.302      0.232     uTco  ID_EX:IDEX\|RegFile:REG2\|dffg:\\G_NBit_REG:0:DFF\|s_Q " "     3.302      0.232     uTco  ID_EX:IDEX\|RegFile:REG2\|dffg:\\G_NBit_REG:0:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.302      0.000 FF  CELL  IDEX\|REG2\|\\G_NBit_REG:0:DFF\|s_Q\|q " "     3.302      0.000 FF  CELL  IDEX\|REG2\|\\G_NBit_REG:0:DFF\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.126      0.824 FF    IC  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|dataa " "     4.126      0.824 FF    IC  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.480      0.354 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|combout " "     4.480      0.354 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.867      0.387 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     4.867      0.387 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.992      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     4.992      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.241      0.249 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     5.241      0.249 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.366      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     5.366      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.623      0.257 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "     5.623      0.257 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.904      0.281 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     5.904      0.281 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.206      0.302 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|dataa " "     6.206      0.302 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.630      0.424 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     6.630      0.424 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.879      0.249 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     6.879      0.249 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.004      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     7.004      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.296      0.292 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datab " "     7.296      0.292 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.721      0.425 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     7.721      0.425 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.970      0.249 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     7.970      0.249 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.095      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     8.095      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.345      0.250 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     8.345      0.250 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.470      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     8.470      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.720      0.250 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     8.720      0.250 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.845      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     8.845      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.096      0.251 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     9.096      0.251 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.221      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     9.221      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.472      0.251 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     9.472      0.251 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.597      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     9.597      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.849      0.252 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     9.849      0.252 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.974      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     9.974      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.223      0.249 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    10.223      0.249 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.348      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    10.348      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.648      0.300 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|dataa " "    10.648      0.300 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.072      0.424 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    11.072      0.424 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.323      0.251 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    11.323      0.251 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.448      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    11.448      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.859      0.411 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    11.859      0.411 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.984      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    11.984      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.233      0.249 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    12.233      0.249 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.358      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    12.358      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.608      0.250 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    12.608      0.250 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.733      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    12.733      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.973      0.240 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    12.973      0.240 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.098      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    13.098      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.337      0.239 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    13.337      0.239 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.462      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    13.462      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.700      0.238 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    13.700      0.238 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.825      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    13.825      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.063      0.238 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    14.063      0.238 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.188      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    14.188      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.438      0.250 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    14.438      0.250 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.563      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    14.563      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.809      0.246 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "    14.809      0.246 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.090      0.281 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    15.090      0.281 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.813      0.723 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    15.813      0.723 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.938      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    15.938      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.175      0.237 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    16.175      0.237 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.300      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    16.300      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.544      0.244 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "    16.544      0.244 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.825      0.281 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    16.825      0.281 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.064      0.239 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    17.064      0.239 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.189      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    17.189      0.125 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.435      0.246 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "    17.435      0.246 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.716      0.281 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    17.716      0.281 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.952      0.236 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_XOR_Cin_to_XOR\|o_C~0\|datad " "    17.952      0.236 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_XOR_Cin_to_XOR\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.102      0.150 FR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_XOR_Cin_to_XOR\|o_C~0\|combout " "    18.102      0.150 FR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_XOR_Cin_to_XOR\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.327      0.225 RR    IC  A\|branchchecker\|Equal0~9\|datac " "    18.327      0.225 RR    IC  A\|branchchecker\|Equal0~9\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.594      0.267 RF  CELL  A\|branchchecker\|Equal0~9\|combout " "    18.594      0.267 RF  CELL  A\|branchchecker\|Equal0~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.863      0.269 FF    IC  FETCH\|or2a\|o_C~0\|datab " "    18.863      0.269 FF    IC  FETCH\|or2a\|o_C~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.252      0.389 FR  CELL  FETCH\|or2a\|o_C~0\|combout " "    19.252      0.389 FR  CELL  FETCH\|or2a\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.692      0.440 RR    IC  MUX13\|\\G_NBit_MUX:22:MUXI\|o_O~1\|datad " "    19.692      0.440 RR    IC  MUX13\|\\G_NBit_MUX:22:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.847      0.155 RR  CELL  MUX13\|\\G_NBit_MUX:22:MUXI\|o_O~1\|combout " "    19.847      0.155 RR  CELL  MUX13\|\\G_NBit_MUX:22:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.629      0.782 RR    IC  MUX13\|\\G_NBit_MUX:16:MUXI\|o_O~6\|datac " "    20.629      0.782 RR    IC  MUX13\|\\G_NBit_MUX:16:MUXI\|o_O~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.916      0.287 RR  CELL  MUX13\|\\G_NBit_MUX:16:MUXI\|o_O~6\|combout " "    20.916      0.287 RR  CELL  MUX13\|\\G_NBit_MUX:16:MUXI\|o_O~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.122      0.206 RR    IC  MUX13\|\\G_NBit_MUX:16:MUXI\|o_O~8\|datad " "    21.122      0.206 RR    IC  MUX13\|\\G_NBit_MUX:16:MUXI\|o_O~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.277      0.155 RR  CELL  MUX13\|\\G_NBit_MUX:16:MUXI\|o_O~8\|combout " "    21.277      0.155 RR  CELL  MUX13\|\\G_NBit_MUX:16:MUXI\|o_O~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.277      0.000 RR    IC  PC4\|\\G_NBit_REG:16:DFF\|s_Q\|d " "    21.277      0.000 RR    IC  PC4\|\\G_NBit_REG:16:DFF\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.364      0.087 RR  CELL  PC:PC4\|dffg:\\G_NBit_REG:16:DFF\|s_Q " "    21.364      0.087 RR  CELL  PC:PC4\|dffg:\\G_NBit_REG:16:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.966      2.966  R        clock network delay " "    22.966      2.966  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.998      0.032           clock pessimism removed " "    22.998      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.978     -0.020           clock uncertainty " "    22.978     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.996      0.018     uTsu  PC:PC4\|dffg:\\G_NBit_REG:16:DFF\|s_Q " "    22.996      0.018     uTsu  PC:PC4\|dffg:\\G_NBit_REG:16:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    21.364 " "Data Arrival Time  :    21.364" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.996 " "Data Required Time :    22.996" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.632  " "Slack              :     1.632 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721465 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713374721465 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.263 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.263" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713374721603 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.263  " "Path #1: Hold slack is 0.263 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:PC4\|dffg:\\G_NBit_REG:7:DFF\|s_Q " "From Node    : PC:PC4\|dffg:\\G_NBit_REG:7:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_address_reg0 " "To Node      : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.973      2.973  R        clock network delay " "     2.973      2.973  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.205      0.232     uTco  PC:PC4\|dffg:\\G_NBit_REG:7:DFF\|s_Q " "     3.205      0.232     uTco  PC:PC4\|dffg:\\G_NBit_REG:7:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.205      0.000 RR  CELL  PC4\|\\G_NBit_REG:7:DFF\|s_Q\|q " "     3.205      0.000 RR  CELL  PC4\|\\G_NBit_REG:7:DFF\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.651      0.446 RR    IC  s_IMemAddr\[7\]~5\|datac " "     3.651      0.446 RR    IC  s_IMemAddr\[7\]~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.925      0.274 RR  CELL  s_IMemAddr\[7\]~5\|combout " "     3.925      0.274 RR  CELL  s_IMemAddr\[7\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.842      0.917 RR    IC  IMem\|ram_rtl_0\|auto_generated\|ram_block1a26\|portaaddr\[5\] " "     4.842      0.917 RR    IC  IMem\|ram_rtl_0\|auto_generated\|ram_block1a26\|portaaddr\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.909      0.067 RR  CELL  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_address_reg0 " "     4.909      0.067 RR  CELL  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.424      4.424  R        clock network delay " "     4.424      4.424  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.424      0.000           clock uncertainty " "     4.424      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.646      0.222      uTh  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_address_reg0 " "     4.646      0.222      uTh  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.909 " "Data Arrival Time  :     4.909" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.646 " "Data Required Time :     4.646" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.263  " "Slack              :     0.263 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374721603 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713374721603 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713374721605 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713374721651 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713374723514 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "Node: mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ControlLogic:CL\|o_ALUsrc mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "Latch ControlLogic:CL\|o_ALUsrc is being clocked by mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1713374724442 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1713374724442 "|MIPS_Processor|mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.186 " "Worst-case setup slack is 3.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713374724796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713374724796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.186               0.000 iCLK  " "    3.186               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713374724796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713374724796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.264 " "Worst-case hold slack is 0.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713374724908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713374724908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 iCLK  " "    0.264               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713374724908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713374724908 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713374724912 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713374724916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.606 " "Worst-case minimum pulse width slack is 9.606" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713374724933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713374724933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.606               0.000 iCLK  " "    9.606               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713374724933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713374724933 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713374725374 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713374725374 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713374725374 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713374725374 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 24.888 ns " "Worst Case Available Settling Time: 24.888 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713374725374 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713374725374 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713374725374 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.186 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.186" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713374725530 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.186  " "Path #1: Setup slack is 3.186 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX:IDEX\|RegFile:REG2\|dffg:\\G_NBit_REG:0:DFF\|s_Q " "From Node    : ID_EX:IDEX\|RegFile:REG2\|dffg:\\G_NBit_REG:0:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PC:PC4\|dffg:\\G_NBit_REG:16:DFF\|s_Q " "To Node      : PC:PC4\|dffg:\\G_NBit_REG:16:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.787      2.787  R        clock network delay " "     2.787      2.787  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.000      0.213     uTco  ID_EX:IDEX\|RegFile:REG2\|dffg:\\G_NBit_REG:0:DFF\|s_Q " "     3.000      0.213     uTco  ID_EX:IDEX\|RegFile:REG2\|dffg:\\G_NBit_REG:0:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.000      0.000 RR  CELL  IDEX\|REG2\|\\G_NBit_REG:0:DFF\|s_Q\|q " "     3.000      0.000 RR  CELL  IDEX\|REG2\|\\G_NBit_REG:0:DFF\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.719      0.719 RR    IC  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|dataa " "     3.719      0.719 RR    IC  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.047      0.328 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|combout " "     4.047      0.328 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.404      0.357 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     4.404      0.357 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.548      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     4.548      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.757      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     4.757      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.901      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     4.901      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.109      0.208 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "     5.109      0.208 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.374      0.265 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     5.374      0.265 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.616      0.242 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|dataa " "     5.616      0.242 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.983      0.367 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     5.983      0.367 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.192      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     6.192      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.336      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     6.336      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.575      0.239 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datab " "     6.575      0.239 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.944      0.369 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     6.944      0.369 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.153      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     7.153      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.297      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     7.297      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.506      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     7.506      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.650      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     7.650      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.860      0.210 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     7.860      0.210 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.004      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     8.004      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.214      0.210 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     8.214      0.210 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.358      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     8.358      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.569      0.211 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     8.569      0.211 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.713      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     8.713      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.924      0.211 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     8.924      0.211 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.068      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     9.068      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.276      0.208 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     9.276      0.208 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.420      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     9.420      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.661      0.241 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|dataa " "     9.661      0.241 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.028      0.367 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    10.028      0.367 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.238      0.210 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    10.238      0.210 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.382      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    10.382      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.765      0.383 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    10.765      0.383 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.909      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    10.909      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.118      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    11.118      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.262      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    11.262      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.471      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    11.471      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.615      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    11.615      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.810      0.195 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    11.810      0.195 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.954      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    11.954      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.149      0.195 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    12.149      0.195 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.293      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    12.293      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.488      0.195 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    12.488      0.195 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.632      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    12.632      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.826      0.194 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    12.826      0.194 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.970      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    12.970      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.179      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    13.179      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.323      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    13.323      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.516      0.193 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "    13.516      0.193 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.781      0.265 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    13.781      0.265 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.461      0.680 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    14.461      0.680 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.605      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    14.605      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.799      0.194 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    14.799      0.194 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.943      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    14.943      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.134      0.191 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "    15.134      0.191 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.399      0.265 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    15.399      0.265 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.594      0.195 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    15.594      0.195 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.738      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    15.738      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.931      0.193 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "    15.931      0.193 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.196      0.265 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    16.196      0.265 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.390      0.194 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    16.390      0.194 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.534      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    16.534      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.763      0.229 RR    IC  A\|branchchecker\|Equal0~10\|datad " "    16.763      0.229 RR    IC  A\|branchchecker\|Equal0~10\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.907      0.144 RR  CELL  A\|branchchecker\|Equal0~10\|combout " "    16.907      0.144 RR  CELL  A\|branchchecker\|Equal0~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.095      0.188 RR    IC  A\|branchchecker\|Equal0~11\|datad " "    17.095      0.188 RR    IC  A\|branchchecker\|Equal0~11\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.239      0.144 RR  CELL  A\|branchchecker\|Equal0~11\|combout " "    17.239      0.144 RR  CELL  A\|branchchecker\|Equal0~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.427      0.188 RR    IC  FETCH\|or2a\|o_C~0\|datad " "    17.427      0.188 RR    IC  FETCH\|or2a\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.571      0.144 RR  CELL  FETCH\|or2a\|o_C~0\|combout " "    17.571      0.144 RR  CELL  FETCH\|or2a\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.983      0.412 RR    IC  MUX13\|\\G_NBit_MUX:22:MUXI\|o_O~1\|datad " "    17.983      0.412 RR    IC  MUX13\|\\G_NBit_MUX:22:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.127      0.144 RR  CELL  MUX13\|\\G_NBit_MUX:22:MUXI\|o_O~1\|combout " "    18.127      0.144 RR  CELL  MUX13\|\\G_NBit_MUX:22:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.858      0.731 RR    IC  MUX13\|\\G_NBit_MUX:16:MUXI\|o_O~6\|datac " "    18.858      0.731 RR    IC  MUX13\|\\G_NBit_MUX:16:MUXI\|o_O~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.123      0.265 RR  CELL  MUX13\|\\G_NBit_MUX:16:MUXI\|o_O~6\|combout " "    19.123      0.265 RR  CELL  MUX13\|\\G_NBit_MUX:16:MUXI\|o_O~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.313      0.190 RR    IC  MUX13\|\\G_NBit_MUX:16:MUXI\|o_O~8\|datad " "    19.313      0.190 RR    IC  MUX13\|\\G_NBit_MUX:16:MUXI\|o_O~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.457      0.144 RR  CELL  MUX13\|\\G_NBit_MUX:16:MUXI\|o_O~8\|combout " "    19.457      0.144 RR  CELL  MUX13\|\\G_NBit_MUX:16:MUXI\|o_O~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.457      0.000 RR    IC  PC4\|\\G_NBit_REG:16:DFF\|s_Q\|d " "    19.457      0.000 RR    IC  PC4\|\\G_NBit_REG:16:DFF\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.537      0.080 RR  CELL  PC:PC4\|dffg:\\G_NBit_REG:16:DFF\|s_Q " "    19.537      0.080 RR  CELL  PC:PC4\|dffg:\\G_NBit_REG:16:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.696      2.696  R        clock network delay " "    22.696      2.696  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.724      0.028           clock pessimism removed " "    22.724      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.704     -0.020           clock uncertainty " "    22.704     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.723      0.019     uTsu  PC:PC4\|dffg:\\G_NBit_REG:16:DFF\|s_Q " "    22.723      0.019     uTsu  PC:PC4\|dffg:\\G_NBit_REG:16:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    19.537 " "Data Arrival Time  :    19.537" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.723 " "Data Required Time :    22.723" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.186  " "Slack              :     3.186 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725530 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713374725530 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.264 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.264" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713374725687 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.264  " "Path #1: Hold slack is 0.264 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:PC4\|dffg:\\G_NBit_REG:7:DFF\|s_Q " "From Node    : PC:PC4\|dffg:\\G_NBit_REG:7:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_address_reg0 " "To Node      : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.703      2.703  R        clock network delay " "     2.703      2.703  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.916      0.213     uTco  PC:PC4\|dffg:\\G_NBit_REG:7:DFF\|s_Q " "     2.916      0.213     uTco  PC:PC4\|dffg:\\G_NBit_REG:7:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.916      0.000 FF  CELL  PC4\|\\G_NBit_REG:7:DFF\|s_Q\|q " "     2.916      0.000 FF  CELL  PC4\|\\G_NBit_REG:7:DFF\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.376      0.460 FF    IC  s_IMemAddr\[7\]~5\|datac " "     3.376      0.460 FF    IC  s_IMemAddr\[7\]~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.617      0.241 FF  CELL  s_IMemAddr\[7\]~5\|combout " "     3.617      0.241 FF  CELL  s_IMemAddr\[7\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.423      0.806 FF    IC  IMem\|ram_rtl_0\|auto_generated\|ram_block1a26\|portaaddr\[5\] " "     4.423      0.806 FF    IC  IMem\|ram_rtl_0\|auto_generated\|ram_block1a26\|portaaddr\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.502      0.079 FF  CELL  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_address_reg0 " "     4.502      0.079 FF  CELL  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.037      4.037  R        clock network delay " "     4.037      4.037  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.037      0.000           clock uncertainty " "     4.037      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.238      0.201      uTh  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_address_reg0 " "     4.238      0.201      uTh  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.502 " "Data Arrival Time  :     4.502" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.238 " "Data Required Time :     4.238" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.264  " "Slack              :     0.264 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374725687 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713374725687 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713374725688 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "Node: mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ControlLogic:CL\|o_ALUsrc mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "Latch ControlLogic:CL\|o_ALUsrc is being clocked by mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1713374726267 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1713374726267 "|MIPS_Processor|mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.992 " "Worst-case setup slack is 10.992" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713374726423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713374726423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.992               0.000 iCLK  " "   10.992               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713374726423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713374726423 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713374726534 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713374726534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.027 " "Worst-case hold slack is -0.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713374726536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713374726536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.027              -0.027 iCLK  " "   -0.027              -0.027 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713374726536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713374726536 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713374726540 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713374726543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.371 " "Worst-case minimum pulse width slack is 9.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713374726559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713374726559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.371               0.000 iCLK  " "    9.371               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713374726559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713374726559 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713374727015 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713374727015 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713374727015 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713374727015 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 31.010 ns " "Worst Case Available Settling Time: 31.010 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713374727015 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713374727015 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713374727015 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.992 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.992" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713374727173 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.992  " "Path #1: Setup slack is 10.992 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX:IDEX\|RegFile:REG2\|dffg:\\G_NBit_REG:0:DFF\|s_Q " "From Node    : ID_EX:IDEX\|RegFile:REG2\|dffg:\\G_NBit_REG:0:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PC:PC4\|dffg:\\G_NBit_REG:16:DFF\|s_Q " "To Node      : PC:PC4\|dffg:\\G_NBit_REG:16:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.637      1.637  R        clock network delay " "     1.637      1.637  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.742      0.105     uTco  ID_EX:IDEX\|RegFile:REG2\|dffg:\\G_NBit_REG:0:DFF\|s_Q " "     1.742      0.105     uTco  ID_EX:IDEX\|RegFile:REG2\|dffg:\\G_NBit_REG:0:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.742      0.000 FF  CELL  IDEX\|REG2\|\\G_NBit_REG:0:DFF\|s_Q\|q " "     1.742      0.000 FF  CELL  IDEX\|REG2\|\\G_NBit_REG:0:DFF\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.172      0.430 FF    IC  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|dataa " "     2.172      0.430 FF    IC  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.345      0.173 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|combout " "     2.345      0.173 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.539      0.194 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     2.539      0.194 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.602      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     2.602      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.721      0.119 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     2.721      0.119 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.784      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     2.784      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.908      0.124 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "     2.908      0.124 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.041      0.133 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     3.041      0.133 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.190      0.149 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|dataa " "     3.190      0.149 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.394      0.204 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     3.394      0.204 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.515      0.121 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     3.515      0.121 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.578      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     3.578      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.722      0.144 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datab " "     3.722      0.144 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.929      0.207 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     3.929      0.207 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.049      0.120 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     4.049      0.120 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.112      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     4.112      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.231      0.119 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     4.231      0.119 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.294      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     4.294      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.414      0.120 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     4.414      0.120 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.477      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     4.477      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.598      0.121 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     4.598      0.121 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.661      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     4.661      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.782      0.121 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     4.782      0.121 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.845      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     4.845      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.967      0.122 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     4.967      0.122 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.030      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     5.030      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.149      0.119 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     5.149      0.119 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.212      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     5.212      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.361      0.149 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|dataa " "     5.361      0.149 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.565      0.204 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     5.565      0.204 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.686      0.121 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     5.686      0.121 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.749      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     5.749      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.955      0.206 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     5.955      0.206 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.018      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     6.018      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.137      0.119 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     6.137      0.119 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.200      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     6.200      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.319      0.119 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     6.319      0.119 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.382      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     6.382      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.497      0.115 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     6.497      0.115 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.560      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     6.560      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.674      0.114 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     6.674      0.114 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.737      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     6.737      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.850      0.113 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     6.850      0.113 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.913      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     6.913      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.025      0.112 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     7.025      0.112 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.088      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     7.088      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.207      0.119 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     7.207      0.119 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.270      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     7.270      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.388      0.118 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "     7.388      0.118 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.521      0.133 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     7.521      0.133 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.904      0.383 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     7.904      0.383 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.967      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     7.967      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.079      0.112 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     8.079      0.112 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.142      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     8.142      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.258      0.116 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "     8.258      0.116 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.391      0.133 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     8.391      0.133 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.506      0.115 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     8.506      0.115 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.569      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     8.569      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.687      0.118 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "     8.687      0.118 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.820      0.133 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     8.820      0.133 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.934      0.114 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     8.934      0.114 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.997      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     8.997      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.128      0.131 FF    IC  A\|branchchecker\|Equal0~10\|datad " "     9.128      0.131 FF    IC  A\|branchchecker\|Equal0~10\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.191      0.063 FF  CELL  A\|branchchecker\|Equal0~10\|combout " "     9.191      0.063 FF  CELL  A\|branchchecker\|Equal0~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.298      0.107 FF    IC  A\|branchchecker\|Equal0~11\|datad " "     9.298      0.107 FF    IC  A\|branchchecker\|Equal0~11\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.361      0.063 FF  CELL  A\|branchchecker\|Equal0~11\|combout " "     9.361      0.063 FF  CELL  A\|branchchecker\|Equal0~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.470      0.109 FF    IC  FETCH\|or2a\|o_C~0\|datad " "     9.470      0.109 FF    IC  FETCH\|or2a\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.533      0.063 FF  CELL  FETCH\|or2a\|o_C~0\|combout " "     9.533      0.063 FF  CELL  FETCH\|or2a\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.761      0.228 FF    IC  MUX13\|\\G_NBit_MUX:22:MUXI\|o_O~1\|datad " "     9.761      0.228 FF    IC  MUX13\|\\G_NBit_MUX:22:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.824      0.063 FF  CELL  MUX13\|\\G_NBit_MUX:22:MUXI\|o_O~1\|combout " "     9.824      0.063 FF  CELL  MUX13\|\\G_NBit_MUX:22:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.243      0.419 FF    IC  MUX13\|\\G_NBit_MUX:16:MUXI\|o_O~6\|datac " "    10.243      0.419 FF    IC  MUX13\|\\G_NBit_MUX:16:MUXI\|o_O~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.376      0.133 FF  CELL  MUX13\|\\G_NBit_MUX:16:MUXI\|o_O~6\|combout " "    10.376      0.133 FF  CELL  MUX13\|\\G_NBit_MUX:16:MUXI\|o_O~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.486      0.110 FF    IC  MUX13\|\\G_NBit_MUX:16:MUXI\|o_O~8\|datad " "    10.486      0.110 FF    IC  MUX13\|\\G_NBit_MUX:16:MUXI\|o_O~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.549      0.063 FF  CELL  MUX13\|\\G_NBit_MUX:16:MUXI\|o_O~8\|combout " "    10.549      0.063 FF  CELL  MUX13\|\\G_NBit_MUX:16:MUXI\|o_O~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.549      0.000 FF    IC  PC4\|\\G_NBit_REG:16:DFF\|s_Q\|d " "    10.549      0.000 FF    IC  PC4\|\\G_NBit_REG:16:DFF\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.599      0.050 FF  CELL  PC:PC4\|dffg:\\G_NBit_REG:16:DFF\|s_Q " "    10.599      0.050 FF  CELL  PC:PC4\|dffg:\\G_NBit_REG:16:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.584      1.584  R        clock network delay " "    21.584      1.584  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.604      0.020           clock pessimism removed " "    21.604      0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.584     -0.020           clock uncertainty " "    21.584     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.591      0.007     uTsu  PC:PC4\|dffg:\\G_NBit_REG:16:DFF\|s_Q " "    21.591      0.007     uTsu  PC:PC4\|dffg:\\G_NBit_REG:16:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.599 " "Data Arrival Time  :    10.599" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.591 " "Data Required Time :    21.591" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.992  " "Slack              :    10.992 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727173 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713374727173 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.027 " "Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.027" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713374727332 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is -0.027 (VIOLATED) " "Path #1: Hold slack is -0.027 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:PC4\|dffg:\\G_NBit_REG:7:DFF\|s_Q " "From Node    : PC:PC4\|dffg:\\G_NBit_REG:7:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_address_reg0 " "To Node      : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.591      1.591  R        clock network delay " "     1.591      1.591  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.696      0.105     uTco  PC:PC4\|dffg:\\G_NBit_REG:7:DFF\|s_Q " "     1.696      0.105     uTco  PC:PC4\|dffg:\\G_NBit_REG:7:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.696      0.000 RR  CELL  PC4\|\\G_NBit_REG:7:DFF\|s_Q\|q " "     1.696      0.000 RR  CELL  PC4\|\\G_NBit_REG:7:DFF\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.898      0.202 RR    IC  s_IMemAddr\[7\]~5\|datac " "     1.898      0.202 RR    IC  s_IMemAddr\[7\]~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.023      0.125 RR  CELL  s_IMemAddr\[7\]~5\|combout " "     2.023      0.125 RR  CELL  s_IMemAddr\[7\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.443      0.420 RR    IC  IMem\|ram_rtl_0\|auto_generated\|ram_block1a26\|portaaddr\[5\] " "     2.443      0.420 RR    IC  IMem\|ram_rtl_0\|auto_generated\|ram_block1a26\|portaaddr\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.480      0.037 RR  CELL  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_address_reg0 " "     2.480      0.037 RR  CELL  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.403      2.403  R        clock network delay " "     2.403      2.403  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.403      0.000           clock uncertainty " "     2.403      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.507      0.104      uTh  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_address_reg0 " "     2.507      0.104      uTh  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.480 " "Data Arrival Time  :     2.480" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.507 " "Data Required Time :     2.507" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.027 (VIOLATED) " "Slack              :    -0.027 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713374727332 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713374727332 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713374727639 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713374727645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1444 " "Peak virtual memory: 1444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713374727804 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 12:25:27 2024 " "Processing ended: Wed Apr 17 12:25:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713374727804 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713374727804 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713374727804 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713374727804 ""}
