{
  "creator": "Yosys 0.34+27 (git sha1 7d30f716e, clang 10.0.0-4ubuntu1 -fPIC -Os)",
  "modules": {
    "clarke": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "top": "00000000000000000000000000000001",
        "src": "clarke.sv:1.1-59.10"
      },
      "parameter_default_values": {
        "D_WIDTH": "00000000000000000000000000010011",
        "Q_BITS": "00000000000000000000000000001111"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rstb": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "a": {
          "direction": "input",
          "signed": 1,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22 ]
        },
        "b": {
          "direction": "input",
          "signed": 1,
          "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41 ]
        },
        "start": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "alpha": {
          "direction": "output",
          "signed": 1,
          "bits": [ 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "beta": {
          "direction": "output",
          "signed": 1,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80 ]
        },
        "done": {
          "direction": "output",
          "bits": [ 81 ]
        }
      },
      "cells": {
        "$add$clarke.sv:52$4": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000010011",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000010101",
            "Y_WIDTH": "00000000000000000000000000010101"
          },
          "attributes": {
            "src": "clarke.sv:52.17-52.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22 ],
            "B": [ "0", 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 41 ],
            "Y": [ 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102 ]
          }
        },
        "$logic_not$clarke.sv:32$2": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "clarke.sv:32.7-32.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 103 ]
          }
        },
        "$mul$clarke.sv:53$5": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000010101",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100010",
            "Y_WIDTH": "00000000000000000000000000100010"
          },
          "attributes": {
            "src": "clarke.sv:53.15-53.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102 ],
            "B": [ "1", "1", "1", "0", "0", "1", "1", "1", "1", "0", "0", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137 ]
          }
        },
        "$procdff$19": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "0",
            "ARST_VALUE": "0000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "src": "clarke.sv:31.1-41.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156 ],
            "Q": [ 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
          }
        },
        "$procdff$20": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "0",
            "ARST_VALUE": "0000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "src": "clarke.sv:31.1-41.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175 ],
            "Q": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80 ]
          }
        },
        "$procdff$21": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "0",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "src": "clarke.sv:31.1-41.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 176 ],
            "Q": [ 81 ]
          }
        },
        "$procmux$11": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "clarke.sv:49.7-49.12|clarke.sv:49.3-56.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80 ],
            "B": [ 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137 ],
            "S": [ 42 ],
            "Y": [ 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175 ]
          }
        },
        "$procmux$14": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "clarke.sv:49.7-49.12|clarke.sv:49.3-56.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102 ],
            "S": [ 42 ],
            "Y": [ 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197 ]
          }
        },
        "$procmux$17": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "clarke.sv:49.7-49.12|clarke.sv:49.3-56.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "B": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22 ],
            "S": [ 42 ],
            "Y": [ 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156 ]
          }
        },
        "$procmux$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "clarke.sv:49.7-49.12|clarke.sv:49.3-56.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 81 ],
            "B": [ "1" ],
            "S": [ 42 ],
            "Y": [ 176 ]
          }
        }
      },
      "netnames": {
        "$0\\a_plus_2b[20:0]": {
          "hide_name": 1,
          "bits": [ 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197 ],
          "attributes": {
            "src": "clarke.sv:0.0-0.0"
          }
        },
        "$0\\alpha[18:0]": {
          "hide_name": 1,
          "bits": [ 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156 ],
          "attributes": {
            "src": "clarke.sv:31.1-41.4"
          }
        },
        "$0\\alpha_c[18:0]": {
          "hide_name": 1,
          "bits": [ 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156 ],
          "attributes": {
            "src": "clarke.sv:0.0-0.0"
          }
        },
        "$0\\beta[18:0]": {
          "hide_name": 1,
          "bits": [ 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175 ],
          "attributes": {
            "src": "clarke.sv:31.1-41.4"
          }
        },
        "$0\\beta_c[18:0]": {
          "hide_name": 1,
          "bits": [ 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175 ],
          "attributes": {
            "src": "clarke.sv:0.0-0.0"
          }
        },
        "$0\\done[0:0]": {
          "hide_name": 1,
          "bits": [ 176 ],
          "attributes": {
            "src": "clarke.sv:31.1-41.4"
          }
        },
        "$0\\done_c[0:0]": {
          "hide_name": 1,
          "bits": [ 176 ],
          "attributes": {
            "src": "clarke.sv:0.0-0.0"
          }
        },
        "$1\\a_plus_2b[20:0]": {
          "hide_name": 1,
          "bits": [ 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197 ],
          "attributes": {
            "src": "clarke.sv:0.0-0.0"
          }
        },
        "$1\\alpha_c[18:0]": {
          "hide_name": 1,
          "bits": [ 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156 ],
          "attributes": {
            "src": "clarke.sv:0.0-0.0"
          }
        },
        "$1\\beta_c[18:0]": {
          "hide_name": 1,
          "bits": [ 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175 ],
          "attributes": {
            "src": "clarke.sv:0.0-0.0"
          }
        },
        "$1\\done_c[0:0]": {
          "hide_name": 1,
          "bits": [ 176 ],
          "attributes": {
            "src": "clarke.sv:0.0-0.0"
          }
        },
        "$add$clarke.sv:52$4_Y": {
          "hide_name": 1,
          "bits": [ 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102 ],
          "signed": 1,
          "attributes": {
            "src": "clarke.sv:52.17-52.39"
          }
        },
        "$logic_not$clarke.sv:32$2_Y": {
          "hide_name": 1,
          "bits": [ 103 ],
          "attributes": {
            "src": "clarke.sv:32.7-32.12"
          }
        },
        "$mul$clarke.sv:53$5_Y": {
          "hide_name": 1,
          "bits": [ 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137 ],
          "signed": 1,
          "attributes": {
            "src": "clarke.sv:53.15-53.41"
          }
        },
        "$procmux$11_Y": {
          "hide_name": 1,
          "bits": [ 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175 ],
          "attributes": {
          }
        },
        "$procmux$12_CMP": {
          "hide_name": 1,
          "bits": [ 42 ],
          "attributes": {
          }
        },
        "$procmux$14_Y": {
          "hide_name": 1,
          "bits": [ 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197 ],
          "attributes": {
          }
        },
        "$procmux$15_CMP": {
          "hide_name": 1,
          "bits": [ 42 ],
          "attributes": {
          }
        },
        "$procmux$17_Y": {
          "hide_name": 1,
          "bits": [ 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156 ],
          "attributes": {
          }
        },
        "$procmux$18_CMP": {
          "hide_name": 1,
          "bits": [ 42 ],
          "attributes": {
          }
        },
        "$procmux$8_Y": {
          "hide_name": 1,
          "bits": [ 176 ],
          "attributes": {
          }
        },
        "$procmux$9_CMP": {
          "hide_name": 1,
          "bits": [ 42 ],
          "attributes": {
          }
        },
        "$sshr$clarke.sv:53$6_Y": {
          "hide_name": 1,
          "bits": [ 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 137, 137, 137, 137, 137, 137, 137, 137, 137, 137, 137, 137, 137, 137, 137 ],
          "signed": 1,
          "attributes": {
            "src": "clarke.sv:53.14-53.53"
          }
        },
        "a": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22 ],
          "signed": 1,
          "attributes": {
            "src": "clarke.sv:11.38-11.39"
          }
        },
        "a_plus_2b": {
          "hide_name": 0,
          "bits": [ 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197 ],
          "signed": 1,
          "attributes": {
            "src": "clarke.sv:20.28-20.37"
          }
        },
        "alpha": {
          "hide_name": 0,
          "bits": [ 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "signed": 1,
          "attributes": {
            "src": "clarke.sv:15.39-15.44"
          }
        },
        "alpha_c": {
          "hide_name": 0,
          "bits": [ 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156 ],
          "signed": 1,
          "attributes": {
            "src": "clarke.sv:27.28-27.35"
          }
        },
        "b": {
          "hide_name": 0,
          "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41 ],
          "signed": 1,
          "attributes": {
            "src": "clarke.sv:12.38-12.39"
          }
        },
        "beta": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80 ],
          "signed": 1,
          "attributes": {
            "src": "clarke.sv:16.39-16.43"
          }
        },
        "beta_c": {
          "hide_name": 0,
          "bits": [ 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175 ],
          "signed": 1,
          "attributes": {
            "src": "clarke.sv:27.37-27.43"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "clarke.sv:8.17-8.20"
          }
        },
        "done": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "clarke.sv:17.18-17.22"
          }
        },
        "done_c": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "clarke.sv:29.7-29.13"
          }
        },
        "rstb": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "clarke.sv:9.17-9.21"
          }
        },
        "start": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "clarke.sv:13.17-13.22"
          }
        }
      }
    }
  }
}
