

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Mon Oct  4 15:15:51 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.210 us|  0.210 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.34>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%shift_reg_132_load = load i31 %shift_reg_132" [fir.cpp:29]   --->   Operation 23 'load' 'shift_reg_132_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shift_reg_133_load = load i31 %shift_reg_133" [fir.cpp:29]   --->   Operation 24 'load' 'shift_reg_133_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln29 = store i31 %shift_reg_133_load, i31 %shift_reg_132" [fir.cpp:29]   --->   Operation 25 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shift_reg_134_load = load i31 %shift_reg_134" [fir.cpp:29]   --->   Operation 26 'load' 'shift_reg_134_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln29 = store i31 %shift_reg_134_load, i31 %shift_reg_133" [fir.cpp:29]   --->   Operation 27 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%shift_reg_136_load = load i31 %shift_reg_136" [fir.cpp:29]   --->   Operation 28 'load' 'shift_reg_136_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shift_reg_137_load = load i31 %shift_reg_137" [fir.cpp:29]   --->   Operation 29 'load' 'shift_reg_137_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln29 = store i31 %shift_reg_137_load, i31 %shift_reg_136" [fir.cpp:29]   --->   Operation 30 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%shift_reg_138_load = load i31 %shift_reg_138" [fir.cpp:29]   --->   Operation 31 'load' 'shift_reg_138_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln29 = store i31 %shift_reg_138_load, i31 %shift_reg_137" [fir.cpp:29]   --->   Operation 32 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%shift_reg_139_load = load i31 %shift_reg_139" [fir.cpp:29]   --->   Operation 33 'load' 'shift_reg_139_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln29 = store i31 %shift_reg_139_load, i31 %shift_reg_138" [fir.cpp:29]   --->   Operation 34 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%shift_reg_145_load = load i31 %shift_reg_145" [fir.cpp:29]   --->   Operation 35 'load' 'shift_reg_145_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%shift_reg_146_load = load i31 %shift_reg_146" [fir.cpp:29]   --->   Operation 36 'load' 'shift_reg_146_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln29 = store i31 %shift_reg_146_load, i31 %shift_reg_145" [fir.cpp:29]   --->   Operation 37 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_6 = add i31 %shift_reg_139_load, i31 %shift_reg_138_load" [fir.cpp:35]   --->   Operation 38 'add' 'add_ln35_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 39 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%add_ln35_7 = add i31 %add_ln35_6, i31 %shift_reg_137_load" [fir.cpp:35]   --->   Operation 39 'add' 'add_ln35_7' <Predicate = true> <Delay = 4.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_17 = add i31 %shift_reg_133_load, i31 %shift_reg_146_load" [fir.cpp:35]   --->   Operation 40 'add' 'add_ln35_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 41 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%add_ln35_18 = add i31 %add_ln35_17, i31 %shift_reg_134_load" [fir.cpp:35]   --->   Operation 41 'add' 'add_ln35_18' <Predicate = true> <Delay = 4.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 6.86>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%shift_reg_load = load i31 %shift_reg" [fir.cpp:29]   --->   Operation 42 'load' 'shift_reg_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%shift_reg_125_load = load i31 %shift_reg_125" [fir.cpp:29]   --->   Operation 43 'load' 'shift_reg_125_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln29 = store i31 %shift_reg_125_load, i31 %shift_reg" [fir.cpp:29]   --->   Operation 44 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%shift_reg_126_load = load i31 %shift_reg_126" [fir.cpp:29]   --->   Operation 45 'load' 'shift_reg_126_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln29 = store i31 %shift_reg_126_load, i31 %shift_reg_125" [fir.cpp:29]   --->   Operation 46 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%shift_reg_127_load = load i31 %shift_reg_127" [fir.cpp:29]   --->   Operation 47 'load' 'shift_reg_127_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln29 = store i31 %shift_reg_127_load, i31 %shift_reg_126" [fir.cpp:29]   --->   Operation 48 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%shift_reg_128_load = load i31 %shift_reg_128" [fir.cpp:29]   --->   Operation 49 'load' 'shift_reg_128_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln29 = store i31 %shift_reg_128_load, i31 %shift_reg_127" [fir.cpp:29]   --->   Operation 50 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%shift_reg_129_load = load i31 %shift_reg_129" [fir.cpp:29]   --->   Operation 51 'load' 'shift_reg_129_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln29 = store i31 %shift_reg_129_load, i31 %shift_reg_128" [fir.cpp:29]   --->   Operation 52 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%shift_reg_130_load = load i31 %shift_reg_130" [fir.cpp:29]   --->   Operation 53 'load' 'shift_reg_130_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln29 = store i31 %shift_reg_130_load, i31 %shift_reg_129" [fir.cpp:29]   --->   Operation 54 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%shift_reg_131_load = load i31 %shift_reg_131" [fir.cpp:29]   --->   Operation 55 'load' 'shift_reg_131_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln29 = store i31 %shift_reg_131_load, i31 %shift_reg_130" [fir.cpp:29]   --->   Operation 56 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln29 = store i31 %shift_reg_132_load, i31 %shift_reg_131" [fir.cpp:29]   --->   Operation 57 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%shift_reg_135_load = load i31 %shift_reg_135" [fir.cpp:29]   --->   Operation 58 'load' 'shift_reg_135_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln29 = store i31 %shift_reg_135_load, i31 %shift_reg_134" [fir.cpp:29]   --->   Operation 59 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln29 = store i31 %shift_reg_136_load, i31 %shift_reg_135" [fir.cpp:29]   --->   Operation 60 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%shift_reg_140_load = load i31 %shift_reg_140" [fir.cpp:29]   --->   Operation 61 'load' 'shift_reg_140_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln29 = store i31 %shift_reg_140_load, i31 %shift_reg_139" [fir.cpp:29]   --->   Operation 62 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%shift_reg_141_load = load i31 %shift_reg_141" [fir.cpp:29]   --->   Operation 63 'load' 'shift_reg_141_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln29 = store i31 %shift_reg_141_load, i31 %shift_reg_140" [fir.cpp:29]   --->   Operation 64 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%shift_reg_142_load = load i31 %shift_reg_142" [fir.cpp:29]   --->   Operation 65 'load' 'shift_reg_142_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln29 = store i31 %shift_reg_142_load, i31 %shift_reg_141" [fir.cpp:29]   --->   Operation 66 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%shift_reg_143_load = load i31 %shift_reg_143" [fir.cpp:29]   --->   Operation 67 'load' 'shift_reg_143_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln29 = store i31 %shift_reg_143_load, i31 %shift_reg_142" [fir.cpp:29]   --->   Operation 68 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_1 = add i31 %shift_reg_140_load, i31 %shift_reg_142_load" [fir.cpp:35]   --->   Operation 69 'add' 'add_ln35_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 70 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%add_ln35_2 = add i31 %add_ln35_1, i31 %shift_reg_143_load" [fir.cpp:35]   --->   Operation 70 'add' 'add_ln35_2' <Predicate = true> <Delay = 4.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [1/1] (2.52ns)   --->   "%add_ln35_4 = add i31 %shift_reg_136_load, i31 %shift_reg_135_load" [fir.cpp:35]   --->   Operation 71 'add' 'add_ln35_4' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_5 = add i31 %add_ln35_4, i31 %shift_reg_141_load" [fir.cpp:35]   --->   Operation 72 'add' 'add_ln35_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 73 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%add_ln35_8 = add i31 %add_ln35_7, i31 %add_ln35_5" [fir.cpp:35]   --->   Operation 73 'add' 'add_ln35_8' <Predicate = true> <Delay = 4.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_10 = add i31 %shift_reg_125_load, i31 %shift_reg_126_load" [fir.cpp:35]   --->   Operation 74 'add' 'add_ln35_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 75 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%add_ln35_11 = add i31 %add_ln35_10, i31 %shift_reg_load" [fir.cpp:35]   --->   Operation 75 'add' 'add_ln35_11' <Predicate = true> <Delay = 4.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_12 = add i31 %shift_reg_127_load, i31 %shift_reg_129_load" [fir.cpp:35]   --->   Operation 76 'add' 'add_ln35_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%add_ln35_13 = add i31 %add_ln35_12, i31 %shift_reg_128_load" [fir.cpp:35]   --->   Operation 77 'add' 'add_ln35_13' <Predicate = true> <Delay = 4.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 78 [1/1] (2.52ns)   --->   "%add_ln35_15 = add i31 %shift_reg_130_load, i31 %shift_reg_132_load" [fir.cpp:35]   --->   Operation 78 'add' 'add_ln35_15' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_16 = add i31 %add_ln35_15, i31 %shift_reg_131_load" [fir.cpp:35]   --->   Operation 79 'add' 'add_ln35_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%add_ln35_19 = add i31 %add_ln35_18, i31 %add_ln35_16" [fir.cpp:35]   --->   Operation 80 'add' 'add_ln35_19' <Predicate = true> <Delay = 4.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%shift_reg_144_load = load i31 %shift_reg_144" [fir.cpp:29]   --->   Operation 81 'load' 'shift_reg_144_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln29 = store i31 %shift_reg_144_load, i31 %shift_reg_143" [fir.cpp:29]   --->   Operation 82 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln29 = store i31 %shift_reg_145_load, i31 %shift_reg_144" [fir.cpp:29]   --->   Operation 83 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%shift_reg_147_load = load i32 %shift_reg_147" [fir.cpp:29]   --->   Operation 84 'load' 'shift_reg_147_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %shift_reg_147_load" [fir.cpp:29]   --->   Operation 85 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln29 = store i31 %trunc_ln29, i31 %shift_reg_146" [fir.cpp:29]   --->   Operation 86 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%shift_reg_148_load = load i32 %shift_reg_148" [fir.cpp:29]   --->   Operation 87 'load' 'shift_reg_148_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_148_load, i32 %shift_reg_147" [fir.cpp:29]   --->   Operation 88 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%shift_reg_88_load = load i32 %shift_reg_88" [fir.cpp:29]   --->   Operation 89 'load' 'shift_reg_88_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%shift_reg_87_load = load i32 %shift_reg_87" [fir.cpp:29]   --->   Operation 90 'load' 'shift_reg_87_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_87_load, i32 %shift_reg_88" [fir.cpp:29]   --->   Operation 91 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%shift_reg_86_load = load i32 %shift_reg_86" [fir.cpp:29]   --->   Operation 92 'load' 'shift_reg_86_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_86_load, i32 %shift_reg_87" [fir.cpp:29]   --->   Operation 93 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35 = add i31 %shift_reg_144_load, i31 %shift_reg_145_load" [fir.cpp:35]   --->   Operation 94 'add' 'add_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 95 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%add_ln35_3 = add i31 %add_ln35_2, i31 %add_ln35" [fir.cpp:35]   --->   Operation 95 'add' 'add_ln35_3' <Predicate = true> <Delay = 4.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_14 = add i31 %add_ln35_13, i31 %add_ln35_11" [fir.cpp:35]   --->   Operation 96 'add' 'add_ln35_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 97 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%add_ln35_20 = add i31 %add_ln35_19, i31 %add_ln35_14" [fir.cpp:35]   --->   Operation 97 'add' 'add_ln35_20' <Predicate = true> <Delay = 4.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 98 [2/2] (6.91ns)   --->   "%mul_ln35 = mul i32 %shift_reg_147_load, i32 11" [fir.cpp:35]   --->   Operation 98 'mul' 'mul_ln35' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [2/2] (6.91ns)   --->   "%mul_ln35_1 = mul i32 %shift_reg_148_load, i32 11" [fir.cpp:35]   --->   Operation 99 'mul' 'mul_ln35_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (2.55ns)   --->   "%add_ln35_36 = add i32 %shift_reg_87_load, i32 %shift_reg_86_load" [fir.cpp:35]   --->   Operation 100 'add' 'add_ln35_36' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.92>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%shift_reg_149_load = load i32 %shift_reg_149" [fir.cpp:29]   --->   Operation 101 'load' 'shift_reg_149_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_149_load, i32 %shift_reg_148" [fir.cpp:29]   --->   Operation 102 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%shift_reg_150_load = load i32 %shift_reg_150" [fir.cpp:29]   --->   Operation 103 'load' 'shift_reg_150_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_150_load, i32 %shift_reg_149" [fir.cpp:29]   --->   Operation 104 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%shift_reg_99_load = load i32 %shift_reg_99" [fir.cpp:29]   --->   Operation 105 'load' 'shift_reg_99_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_99_load, i32 %shift_reg_150" [fir.cpp:29]   --->   Operation 106 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_9 = add i31 %add_ln35_8, i31 %add_ln35_3" [fir.cpp:35]   --->   Operation 107 'add' 'add_ln35_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 108 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%add_ln35_21 = add i31 %add_ln35_20, i31 %add_ln35_9" [fir.cpp:35]   --->   Operation 108 'add' 'add_ln35_21' <Predicate = true> <Delay = 4.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i31 %add_ln35_21" [fir.cpp:35]   --->   Operation 109 'trunc' 'trunc_ln35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/2] (6.91ns)   --->   "%mul_ln35 = mul i32 %shift_reg_147_load, i32 11" [fir.cpp:35]   --->   Operation 110 'mul' 'mul_ln35' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/2] (6.91ns)   --->   "%mul_ln35_1 = mul i32 %shift_reg_148_load, i32 11" [fir.cpp:35]   --->   Operation 111 'mul' 'mul_ln35_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35)   --->   "%shl_ln35_2 = shl i32 %shift_reg_150_load, i32 2" [fir.cpp:35]   --->   Operation 112 'shl' 'shl_ln35_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln35 = sub i32 %shl_ln35_2, i32 %shift_reg_150_load" [fir.cpp:35]   --->   Operation 113 'sub' 'sub_ln35' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_98)   --->   "%shl_ln35_3 = shl i32 %shift_reg_99_load, i32 2" [fir.cpp:35]   --->   Operation 114 'shl' 'shl_ln35_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln35_98 = sub i32 0, i32 %shl_ln35_3" [fir.cpp:35]   --->   Operation 115 'sub' 'sub_ln35_98' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_132 = add i32 %sub_ln35_98, i32 %shift_reg_99_load" [fir.cpp:35]   --->   Operation 116 'add' 'add_ln35_132' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 117 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_25 = add i32 %sub_ln35, i32 %add_ln35_132" [fir.cpp:35]   --->   Operation 117 'add' 'add_ln35_25' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 118 [2/2] (6.91ns)   --->   "%mul_ln35_4 = mul i32 %add_ln35_36, i32 4294967285" [fir.cpp:35]   --->   Operation 118 'mul' 'mul_ln35_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%shift_reg_98_load = load i32 %shift_reg_98" [fir.cpp:29]   --->   Operation 119 'load' 'shift_reg_98_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_98_load, i32 %shift_reg_99" [fir.cpp:29]   --->   Operation 120 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%shift_reg_97_load = load i32 %shift_reg_97" [fir.cpp:29]   --->   Operation 121 'load' 'shift_reg_97_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_97_load, i32 %shift_reg_98" [fir.cpp:29]   --->   Operation 122 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%shift_reg_96_load = load i32 %shift_reg_96" [fir.cpp:29]   --->   Operation 123 'load' 'shift_reg_96_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_96_load, i32 %shift_reg_97" [fir.cpp:29]   --->   Operation 124 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%shift_reg_92_load = load i32 %shift_reg_92" [fir.cpp:29]   --->   Operation 125 'load' 'shift_reg_92_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%shift_reg_91_load = load i32 %shift_reg_91" [fir.cpp:29]   --->   Operation 126 'load' 'shift_reg_91_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_91_load, i32 %shift_reg_92" [fir.cpp:29]   --->   Operation 127 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%shift_reg_90_load = load i32 %shift_reg_90" [fir.cpp:29]   --->   Operation 128 'load' 'shift_reg_90_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_90_load, i32 %shift_reg_91" [fir.cpp:29]   --->   Operation 129 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%shift_reg_89_load = load i32 %shift_reg_89" [fir.cpp:29]   --->   Operation 130 'load' 'shift_reg_89_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_89_load, i32 %shift_reg_90" [fir.cpp:29]   --->   Operation 131 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_88_load, i32 %shift_reg_89" [fir.cpp:29]   --->   Operation 132 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %trunc_ln35, i3 0" [fir.cpp:35]   --->   Operation 133 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln35_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %add_ln35_21, i1 0" [fir.cpp:35]   --->   Operation 134 'bitconcatenate' 'shl_ln35_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln35 = shl i32 %shift_reg_149_load, i32 3" [fir.cpp:35]   --->   Operation 135 'shl' 'shl_ln35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_22 = add i32 %shl_ln35_1, i32 %mul_ln35" [fir.cpp:35]   --->   Operation 136 'add' 'add_ln35_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 137 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_23 = add i32 %add_ln35_22, i32 %shl_ln" [fir.cpp:35]   --->   Operation 137 'add' 'add_ln35_23' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_24 = add i32 %mul_ln35_1, i32 %shl_ln35" [fir.cpp:35]   --->   Operation 138 'add' 'add_ln35_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 139 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_26 = add i32 %add_ln35_25, i32 %add_ln35_24" [fir.cpp:35]   --->   Operation 139 'add' 'add_ln35_26' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 140 [2/2] (6.91ns)   --->   "%mul_ln35_2 = mul i32 %shift_reg_97_load, i32 4294967285" [fir.cpp:35]   --->   Operation 140 'mul' 'mul_ln35_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [2/2] (6.91ns)   --->   "%mul_ln35_3 = mul i32 %shift_reg_96_load, i32 4294967285" [fir.cpp:35]   --->   Operation 141 'mul' 'mul_ln35_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln35_13 = shl i32 %shift_reg_91_load, i32 3" [fir.cpp:35]   --->   Operation 142 'shl' 'shl_ln35_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_10 = sub i32 0, i32 %shl_ln35_13" [fir.cpp:35]   --->   Operation 143 'sub' 'sub_ln35_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%shl_ln35_14 = shl i32 %shift_reg_91_load, i32 1" [fir.cpp:35]   --->   Operation 144 'shl' 'shl_ln35_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_11 = sub i32 %sub_ln35_10, i32 %shl_ln35_14" [fir.cpp:35]   --->   Operation 145 'sub' 'sub_ln35_11' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%shl_ln35_17 = shl i32 %shift_reg_89_load, i32 3" [fir.cpp:35]   --->   Operation 146 'shl' 'shl_ln35_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_14 = sub i32 0, i32 %shl_ln35_17" [fir.cpp:35]   --->   Operation 147 'sub' 'sub_ln35_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln35_18 = shl i32 %shift_reg_89_load, i32 1" [fir.cpp:35]   --->   Operation 148 'shl' 'shl_ln35_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_15 = sub i32 %sub_ln35_14, i32 %shl_ln35_18" [fir.cpp:35]   --->   Operation 149 'sub' 'sub_ln35_15' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%shl_ln35_19 = shl i32 %shift_reg_88_load, i32 3" [fir.cpp:35]   --->   Operation 150 'shl' 'shl_ln35_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_16 = sub i32 0, i32 %shl_ln35_19" [fir.cpp:35]   --->   Operation 151 'sub' 'sub_ln35_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%shl_ln35_20 = shl i32 %shift_reg_88_load, i32 1" [fir.cpp:35]   --->   Operation 152 'shl' 'shl_ln35_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_17 = sub i32 %sub_ln35_16, i32 %shl_ln35_20" [fir.cpp:35]   --->   Operation 153 'sub' 'sub_ln35_17' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 154 [1/2] (6.91ns)   --->   "%mul_ln35_4 = mul i32 %add_ln35_36, i32 4294967285" [fir.cpp:35]   --->   Operation 154 'mul' 'mul_ln35_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.92>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%shift_reg_95_load = load i32 %shift_reg_95" [fir.cpp:29]   --->   Operation 155 'load' 'shift_reg_95_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_95_load, i32 %shift_reg_96" [fir.cpp:29]   --->   Operation 156 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%shift_reg_94_load = load i32 %shift_reg_94" [fir.cpp:29]   --->   Operation 157 'load' 'shift_reg_94_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_94_load, i32 %shift_reg_95" [fir.cpp:29]   --->   Operation 158 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%shift_reg_93_load = load i32 %shift_reg_93" [fir.cpp:29]   --->   Operation 159 'load' 'shift_reg_93_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_93_load, i32 %shift_reg_94" [fir.cpp:29]   --->   Operation 160 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_92_load, i32 %shift_reg_93" [fir.cpp:29]   --->   Operation 161 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%shift_reg_71_load = load i32 %shift_reg_71" [fir.cpp:29]   --->   Operation 162 'load' 'shift_reg_71_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%shift_reg_70_load = load i32 %shift_reg_70" [fir.cpp:29]   --->   Operation 163 'load' 'shift_reg_70_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_70_load, i32 %shift_reg_71" [fir.cpp:29]   --->   Operation 164 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_27 = add i32 %add_ln35_26, i32 %add_ln35_23" [fir.cpp:35]   --->   Operation 165 'add' 'add_ln35_27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%shl_ln35_4 = shl i32 %shift_reg_98_load, i32 3" [fir.cpp:35]   --->   Operation 166 'shl' 'shl_ln35_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_1 = sub i32 %add_ln35_27, i32 %shl_ln35_4" [fir.cpp:35]   --->   Operation 167 'sub' 'sub_ln35_1' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 168 [1/2] (6.91ns)   --->   "%mul_ln35_2 = mul i32 %shift_reg_97_load, i32 4294967285" [fir.cpp:35]   --->   Operation 168 'mul' 'mul_ln35_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [1/2] (6.91ns)   --->   "%mul_ln35_3 = mul i32 %shift_reg_96_load, i32 4294967285" [fir.cpp:35]   --->   Operation 169 'mul' 'mul_ln35_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%shl_ln35_5 = shl i32 %shift_reg_95_load, i32 3" [fir.cpp:35]   --->   Operation 170 'shl' 'shl_ln35_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_2 = sub i32 0, i32 %shl_ln35_5" [fir.cpp:35]   --->   Operation 171 'sub' 'sub_ln35_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%shl_ln35_6 = shl i32 %shift_reg_95_load, i32 1" [fir.cpp:35]   --->   Operation 172 'shl' 'shl_ln35_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_3 = sub i32 %sub_ln35_2, i32 %shl_ln35_6" [fir.cpp:35]   --->   Operation 173 'sub' 'sub_ln35_3' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%shl_ln35_7 = shl i32 %shift_reg_94_load, i32 3" [fir.cpp:35]   --->   Operation 174 'shl' 'shl_ln35_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_4 = sub i32 0, i32 %shl_ln35_7" [fir.cpp:35]   --->   Operation 175 'sub' 'sub_ln35_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%shl_ln35_8 = shl i32 %shift_reg_94_load, i32 1" [fir.cpp:35]   --->   Operation 176 'shl' 'shl_ln35_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_5 = sub i32 %sub_ln35_4, i32 %shl_ln35_8" [fir.cpp:35]   --->   Operation 177 'sub' 'sub_ln35_5' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%shl_ln35_9 = shl i32 %shift_reg_93_load, i32 3" [fir.cpp:35]   --->   Operation 178 'shl' 'shl_ln35_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_6 = sub i32 0, i32 %shl_ln35_9" [fir.cpp:35]   --->   Operation 179 'sub' 'sub_ln35_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%shl_ln35_10 = shl i32 %shift_reg_93_load, i32 1" [fir.cpp:35]   --->   Operation 180 'shl' 'shl_ln35_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_7 = sub i32 %sub_ln35_6, i32 %shl_ln35_10" [fir.cpp:35]   --->   Operation 181 'sub' 'sub_ln35_7' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%shl_ln35_11 = shl i32 %shift_reg_92_load, i32 3" [fir.cpp:35]   --->   Operation 182 'shl' 'shl_ln35_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_8 = sub i32 0, i32 %shl_ln35_11" [fir.cpp:35]   --->   Operation 183 'sub' 'sub_ln35_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%shl_ln35_12 = shl i32 %shift_reg_92_load, i32 1" [fir.cpp:35]   --->   Operation 184 'shl' 'shl_ln35_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_9 = sub i32 %sub_ln35_8, i32 %shl_ln35_12" [fir.cpp:35]   --->   Operation 185 'sub' 'sub_ln35_9' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_12)   --->   "%shl_ln35_15 = shl i32 %shift_reg_90_load, i32 3" [fir.cpp:35]   --->   Operation 186 'shl' 'shl_ln35_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln35_12 = sub i32 0, i32 %shl_ln35_15" [fir.cpp:35]   --->   Operation 187 'sub' 'sub_ln35_12' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%shl_ln35_16 = shl i32 %shift_reg_90_load, i32 1" [fir.cpp:35]   --->   Operation 188 'shl' 'shl_ln35_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_13 = sub i32 %sub_ln35_12, i32 %shl_ln35_16" [fir.cpp:35]   --->   Operation 189 'sub' 'sub_ln35_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 190 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_33 = add i32 %sub_ln35_11, i32 %sub_ln35_13" [fir.cpp:35]   --->   Operation 190 'add' 'add_ln35_33' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 191 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_35 = add i32 %sub_ln35_15, i32 %sub_ln35_17" [fir.cpp:35]   --->   Operation 191 'add' 'add_ln35_35' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 192 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_37 = add i32 %mul_ln35_4, i32 %add_ln35_35" [fir.cpp:35]   --->   Operation 192 'add' 'add_ln35_37' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 193 [2/2] (6.91ns)   --->   "%mul_ln35_8 = mul i32 %shift_reg_70_load, i32 11" [fir.cpp:35]   --->   Operation 193 'mul' 'mul_ln35_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.92>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%shift_reg_69_load = load i32 %shift_reg_69" [fir.cpp:29]   --->   Operation 194 'load' 'shift_reg_69_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_69_load, i32 %shift_reg_70" [fir.cpp:29]   --->   Operation 195 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%shift_reg_68_load = load i32 %shift_reg_68" [fir.cpp:29]   --->   Operation 196 'load' 'shift_reg_68_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_68_load, i32 %shift_reg_69" [fir.cpp:29]   --->   Operation 197 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%shift_reg_67_load = load i32 %shift_reg_67" [fir.cpp:29]   --->   Operation 198 'load' 'shift_reg_67_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_67_load, i32 %shift_reg_68" [fir.cpp:29]   --->   Operation 199 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_28 = add i32 %sub_ln35_1, i32 %mul_ln35_3" [fir.cpp:35]   --->   Operation 200 'add' 'add_ln35_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 201 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_29 = add i32 %add_ln35_28, i32 %mul_ln35_2" [fir.cpp:35]   --->   Operation 201 'add' 'add_ln35_29' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_30 = add i32 %sub_ln35_5, i32 %sub_ln35_7" [fir.cpp:35]   --->   Operation 202 'add' 'add_ln35_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 203 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_31 = add i32 %add_ln35_30, i32 %sub_ln35_3" [fir.cpp:35]   --->   Operation 203 'add' 'add_ln35_31' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_34 = add i32 %add_ln35_33, i32 %sub_ln35_9" [fir.cpp:35]   --->   Operation 204 'add' 'add_ln35_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 205 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_38 = add i32 %add_ln35_37, i32 %add_ln35_34" [fir.cpp:35]   --->   Operation 205 'add' 'add_ln35_38' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 206 [2/2] (6.91ns)   --->   "%mul_ln35_7 = mul i32 %shift_reg_71_load, i32 11" [fir.cpp:35]   --->   Operation 206 'mul' 'mul_ln35_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 207 [1/2] (6.91ns)   --->   "%mul_ln35_8 = mul i32 %shift_reg_70_load, i32 11" [fir.cpp:35]   --->   Operation 207 'mul' 'mul_ln35_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_20)   --->   "%shl_ln35_42 = shl i32 %shift_reg_68_load, i32 2" [fir.cpp:35]   --->   Operation 208 'shl' 'shl_ln35_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln35_20 = sub i32 %shl_ln35_42, i32 %shift_reg_68_load" [fir.cpp:35]   --->   Operation 209 'sub' 'sub_ln35_20' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_100)   --->   "%shl_ln35_43 = shl i32 %shift_reg_67_load, i32 2" [fir.cpp:35]   --->   Operation 210 'shl' 'shl_ln35_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln35_100 = sub i32 0, i32 %shl_ln35_43" [fir.cpp:35]   --->   Operation 211 'sub' 'sub_ln35_100' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_134 = add i32 %sub_ln35_100, i32 %shift_reg_67_load" [fir.cpp:35]   --->   Operation 212 'add' 'add_ln35_134' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 213 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_61 = add i32 %sub_ln35_20, i32 %add_ln35_134" [fir.cpp:35]   --->   Operation 213 'add' 'add_ln35_61' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%shift_reg_84_load = load i32 %shift_reg_84" [fir.cpp:29]   --->   Operation 214 'load' 'shift_reg_84_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%shift_reg_83_load = load i32 %shift_reg_83" [fir.cpp:29]   --->   Operation 215 'load' 'shift_reg_83_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_83_load, i32 %shift_reg_84" [fir.cpp:29]   --->   Operation 216 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%shift_reg_82_load = load i32 %shift_reg_82" [fir.cpp:29]   --->   Operation 217 'load' 'shift_reg_82_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_82_load, i32 %shift_reg_83" [fir.cpp:29]   --->   Operation 218 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%shift_reg_81_load = load i32 %shift_reg_81" [fir.cpp:29]   --->   Operation 219 'load' 'shift_reg_81_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_81_load, i32 %shift_reg_82" [fir.cpp:29]   --->   Operation 220 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%shift_reg_80_load = load i32 %shift_reg_80" [fir.cpp:29]   --->   Operation 221 'load' 'shift_reg_80_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 222 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_80_load, i32 %shift_reg_81" [fir.cpp:29]   --->   Operation 222 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 223 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_32 = add i32 %add_ln35_31, i32 %add_ln35_29" [fir.cpp:35]   --->   Operation 223 'add' 'add_ln35_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 224 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_39 = add i32 %add_ln35_38, i32 %add_ln35_32" [fir.cpp:35]   --->   Operation 224 'add' 'add_ln35_39' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%shl_ln35_23 = shl i32 %shift_reg_83_load, i32 2" [fir.cpp:35]   --->   Operation 225 'shl' 'shl_ln35_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_19 = sub i32 %shl_ln35_23, i32 %shift_reg_83_load" [fir.cpp:35]   --->   Operation 226 'sub' 'sub_ln35_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%shl_ln35_24 = shl i32 %shift_reg_82_load, i32 3" [fir.cpp:35]   --->   Operation 227 'shl' 'shl_ln35_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 228 [2/2] (6.91ns)   --->   "%mul_ln35_5 = mul i32 %shift_reg_81_load, i32 11" [fir.cpp:35]   --->   Operation 228 'mul' 'mul_ln35_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 229 [2/2] (6.91ns)   --->   "%mul_ln35_6 = mul i32 %shift_reg_80_load, i32 11" [fir.cpp:35]   --->   Operation 229 'mul' 'mul_ln35_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 230 [1/2] (6.91ns)   --->   "%mul_ln35_7 = mul i32 %shift_reg_71_load, i32 11" [fir.cpp:35]   --->   Operation 230 'mul' 'mul_ln35_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln35_41 = shl i32 %shift_reg_69_load, i32 3" [fir.cpp:35]   --->   Operation 231 'shl' 'shl_ln35_41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_42 = add i32 %sub_ln35_19, i32 %shl_ln35_24" [fir.cpp:35]   --->   Operation 232 'add' 'add_ln35_42' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_60 = add i32 %mul_ln35_8, i32 %shl_ln35_41" [fir.cpp:35]   --->   Operation 233 'add' 'add_ln35_60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 234 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_62 = add i32 %add_ln35_61, i32 %add_ln35_60" [fir.cpp:35]   --->   Operation 234 'add' 'add_ln35_62' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 6.92>
ST_9 : Operation 235 [1/1] (0.00ns)   --->   "%shift_reg_85_load = load i32 %shift_reg_85" [fir.cpp:29]   --->   Operation 235 'load' 'shift_reg_85_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_85_load, i32 %shift_reg_86" [fir.cpp:29]   --->   Operation 236 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 237 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_84_load, i32 %shift_reg_85" [fir.cpp:29]   --->   Operation 237 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "%shift_reg_79_load = load i32 %shift_reg_79" [fir.cpp:29]   --->   Operation 238 'load' 'shift_reg_79_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_79_load, i32 %shift_reg_80" [fir.cpp:29]   --->   Operation 239 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "%shift_reg_78_load = load i32 %shift_reg_78" [fir.cpp:29]   --->   Operation 240 'load' 'shift_reg_78_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_78_load, i32 %shift_reg_79" [fir.cpp:29]   --->   Operation 241 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "%shift_reg_77_load = load i32 %shift_reg_77" [fir.cpp:29]   --->   Operation 242 'load' 'shift_reg_77_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_77_load, i32 %shift_reg_78" [fir.cpp:29]   --->   Operation 243 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%shift_reg_76_load = load i32 %shift_reg_76" [fir.cpp:29]   --->   Operation 244 'load' 'shift_reg_76_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 245 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_76_load, i32 %shift_reg_77" [fir.cpp:29]   --->   Operation 245 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 246 [1/1] (0.00ns)   --->   "%shift_reg_75_load = load i32 %shift_reg_75" [fir.cpp:29]   --->   Operation 246 'load' 'shift_reg_75_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_75_load, i32 %shift_reg_76" [fir.cpp:29]   --->   Operation 247 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "%shift_reg_74_load = load i32 %shift_reg_74" [fir.cpp:29]   --->   Operation 248 'load' 'shift_reg_74_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 249 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_74_load, i32 %shift_reg_75" [fir.cpp:29]   --->   Operation 249 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "%shift_reg_73_load = load i32 %shift_reg_73" [fir.cpp:29]   --->   Operation 250 'load' 'shift_reg_73_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 251 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_73_load, i32 %shift_reg_74" [fir.cpp:29]   --->   Operation 251 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "%shift_reg_72_load = load i32 %shift_reg_72" [fir.cpp:29]   --->   Operation 252 'load' 'shift_reg_72_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 253 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_72_load, i32 %shift_reg_73" [fir.cpp:29]   --->   Operation 253 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 254 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_71_load, i32 %shift_reg_72" [fir.cpp:29]   --->   Operation 254 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 255 [1/1] (0.00ns)   --->   "%shift_reg_56_load = load i32 %shift_reg_56" [fir.cpp:29]   --->   Operation 255 'load' 'shift_reg_56_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 256 [1/1] (0.00ns)   --->   "%shift_reg_55_load = load i32 %shift_reg_55" [fir.cpp:29]   --->   Operation 256 'load' 'shift_reg_55_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 257 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_55_load, i32 %shift_reg_56" [fir.cpp:29]   --->   Operation 257 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 258 [1/1] (0.00ns)   --->   "%shift_reg_54_load = load i32 %shift_reg_54" [fir.cpp:29]   --->   Operation 258 'load' 'shift_reg_54_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 259 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_54_load, i32 %shift_reg_55" [fir.cpp:29]   --->   Operation 259 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 260 [1/1] (0.00ns)   --->   "%shl_ln35_21 = shl i32 %shift_reg_85_load, i32 3" [fir.cpp:35]   --->   Operation 260 'shl' 'shl_ln35_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 261 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_18 = sub i32 %add_ln35_39, i32 %shl_ln35_21" [fir.cpp:35]   --->   Operation 261 'sub' 'sub_ln35_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_99)   --->   "%shl_ln35_22 = shl i32 %shift_reg_84_load, i32 2" [fir.cpp:35]   --->   Operation 262 'shl' 'shl_ln35_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 263 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln35_99 = sub i32 0, i32 %shl_ln35_22" [fir.cpp:35]   --->   Operation 263 'sub' 'sub_ln35_99' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_133 = add i32 %sub_ln35_99, i32 %shift_reg_84_load" [fir.cpp:35]   --->   Operation 264 'add' 'add_ln35_133' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 265 [1/2] (6.91ns)   --->   "%mul_ln35_5 = mul i32 %shift_reg_81_load, i32 11" [fir.cpp:35]   --->   Operation 265 'mul' 'mul_ln35_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 266 [1/2] (6.91ns)   --->   "%mul_ln35_6 = mul i32 %shift_reg_80_load, i32 11" [fir.cpp:35]   --->   Operation 266 'mul' 'mul_ln35_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 267 [1/1] (0.00ns)   --->   "%shl_ln35_25 = shl i32 %shift_reg_79_load, i32 3" [fir.cpp:35]   --->   Operation 267 'shl' 'shl_ln35_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_48)   --->   "%shl_ln35_27 = shl i32 %shift_reg_78_load, i32 3" [fir.cpp:35]   --->   Operation 268 'shl' 'shl_ln35_27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 269 [1/1] (0.00ns)   --->   "%shl_ln35_28 = shl i32 %shift_reg_78_load, i32 1" [fir.cpp:35]   --->   Operation 269 'shl' 'shl_ln35_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 270 [1/1] (0.00ns)   --->   "%shl_ln35_29 = shl i32 %shift_reg_77_load, i32 3" [fir.cpp:35]   --->   Operation 270 'shl' 'shl_ln35_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_48)   --->   "%shl_ln35_30 = shl i32 %shift_reg_77_load, i32 1" [fir.cpp:35]   --->   Operation 271 'shl' 'shl_ln35_30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 272 [1/1] (0.00ns)   --->   "%shl_ln35_31 = shl i32 %shift_reg_76_load, i32 3" [fir.cpp:35]   --->   Operation 272 'shl' 'shl_ln35_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 273 [1/1] (0.00ns)   --->   "%shl_ln35_32 = shl i32 %shift_reg_76_load, i32 1" [fir.cpp:35]   --->   Operation 273 'shl' 'shl_ln35_32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 274 [1/1] (0.00ns)   --->   "%shl_ln35_33 = shl i32 %shift_reg_75_load, i32 3" [fir.cpp:35]   --->   Operation 274 'shl' 'shl_ln35_33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 275 [1/1] (0.00ns)   --->   "%shl_ln35_34 = shl i32 %shift_reg_75_load, i32 1" [fir.cpp:35]   --->   Operation 275 'shl' 'shl_ln35_34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_55)   --->   "%shl_ln35_35 = shl i32 %shift_reg_74_load, i32 3" [fir.cpp:35]   --->   Operation 276 'shl' 'shl_ln35_35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_55)   --->   "%shl_ln35_36 = shl i32 %shift_reg_74_load, i32 1" [fir.cpp:35]   --->   Operation 277 'shl' 'shl_ln35_36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_58)   --->   "%shl_ln35_37 = shl i32 %shift_reg_73_load, i32 3" [fir.cpp:35]   --->   Operation 278 'shl' 'shl_ln35_37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 279 [1/1] (0.00ns)   --->   "%shl_ln35_38 = shl i32 %shift_reg_73_load, i32 1" [fir.cpp:35]   --->   Operation 279 'shl' 'shl_ln35_38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 280 [1/1] (0.00ns)   --->   "%shl_ln35_40 = shl i32 %shift_reg_72_load, i32 1" [fir.cpp:35]   --->   Operation 280 'shl' 'shl_ln35_40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 281 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_40 = add i32 %shl_ln35_40, i32 %sub_ln35_18" [fir.cpp:35]   --->   Operation 281 'add' 'add_ln35_40' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 282 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_43 = add i32 %add_ln35_42, i32 %add_ln35_133" [fir.cpp:35]   --->   Operation 282 'add' 'add_ln35_43' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_47 = add i32 %shl_ln35_25, i32 %shl_ln35_28" [fir.cpp:35]   --->   Operation 283 'add' 'add_ln35_47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 284 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln35_48 = add i32 %shl_ln35_27, i32 %shl_ln35_30" [fir.cpp:35]   --->   Operation 284 'add' 'add_ln35_48' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 285 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_49 = add i32 %add_ln35_48, i32 %add_ln35_47" [fir.cpp:35]   --->   Operation 285 'add' 'add_ln35_49' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 286 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_52 = add i32 %shl_ln35_32, i32 %shl_ln35_31" [fir.cpp:35]   --->   Operation 286 'add' 'add_ln35_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 287 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_53 = add i32 %add_ln35_52, i32 %shl_ln35_29" [fir.cpp:35]   --->   Operation 287 'add' 'add_ln35_53' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 288 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_54 = add i32 %shl_ln35_34, i32 %shl_ln35_33" [fir.cpp:35]   --->   Operation 288 'add' 'add_ln35_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 289 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln35_55 = add i32 %shl_ln35_36, i32 %shl_ln35_35" [fir.cpp:35]   --->   Operation 289 'add' 'add_ln35_55' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 290 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_56 = add i32 %add_ln35_55, i32 %add_ln35_54" [fir.cpp:35]   --->   Operation 290 'add' 'add_ln35_56' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 291 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln35_58 = add i32 %shl_ln35_37, i32 %mul_ln35_7" [fir.cpp:35]   --->   Operation 291 'add' 'add_ln35_58' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 292 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_59 = add i32 %add_ln35_58, i32 %shl_ln35_38" [fir.cpp:35]   --->   Operation 292 'add' 'add_ln35_59' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 293 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_63 = add i32 %add_ln35_62, i32 %add_ln35_59" [fir.cpp:35]   --->   Operation 293 'add' 'add_ln35_63' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 294 [1/1] (2.55ns)   --->   "%add_ln35_74 = add i32 %shift_reg_55_load, i32 %shift_reg_54_load" [fir.cpp:35]   --->   Operation 294 'add' 'add_ln35_74' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.92>
ST_10 : Operation 295 [1/1] (0.00ns)   --->   "%shift_reg_65_load = load i32 %shift_reg_65" [fir.cpp:29]   --->   Operation 295 'load' 'shift_reg_65_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 296 [1/1] (0.00ns)   --->   "%shift_reg_64_load = load i32 %shift_reg_64" [fir.cpp:29]   --->   Operation 296 'load' 'shift_reg_64_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 297 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_64_load, i32 %shift_reg_65" [fir.cpp:29]   --->   Operation 297 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_45)   --->   "%shl_ln35_26 = shl i32 %shift_reg_79_load, i32 1" [fir.cpp:35]   --->   Operation 298 'shl' 'shl_ln35_26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 299 [1/1] (0.00ns)   --->   "%shl_ln35_39 = shl i32 %shift_reg_72_load, i32 3" [fir.cpp:35]   --->   Operation 299 'shl' 'shl_ln35_39' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_41 = add i32 %add_ln35_40, i32 %shl_ln35_39" [fir.cpp:35]   --->   Operation 300 'add' 'add_ln35_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 301 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_44 = add i32 %add_ln35_43, i32 %add_ln35_41" [fir.cpp:35]   --->   Operation 301 'add' 'add_ln35_44' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 302 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln35_45 = add i32 %mul_ln35_6, i32 %shl_ln35_26" [fir.cpp:35]   --->   Operation 302 'add' 'add_ln35_45' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 303 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_46 = add i32 %add_ln35_45, i32 %mul_ln35_5" [fir.cpp:35]   --->   Operation 303 'add' 'add_ln35_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 304 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_50 = add i32 %add_ln35_49, i32 %add_ln35_46" [fir.cpp:35]   --->   Operation 304 'add' 'add_ln35_50' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 305 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_57 = add i32 %add_ln35_56, i32 %add_ln35_53" [fir.cpp:35]   --->   Operation 305 'add' 'add_ln35_57' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 306 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_64 = add i32 %add_ln35_63, i32 %add_ln35_57" [fir.cpp:35]   --->   Operation 306 'add' 'add_ln35_64' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 307 [2/2] (6.91ns)   --->   "%mul_ln35_10 = mul i32 %shift_reg_64_load, i32 4294967285" [fir.cpp:35]   --->   Operation 307 'mul' 'mul_ln35_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 308 [2/2] (6.91ns)   --->   "%mul_ln35_11 = mul i32 %add_ln35_74, i32 4294967285" [fir.cpp:35]   --->   Operation 308 'mul' 'mul_ln35_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 309 [1/1] (0.00ns)   --->   "%shift_reg_66_load = load i32 %shift_reg_66" [fir.cpp:29]   --->   Operation 309 'load' 'shift_reg_66_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 310 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_66_load, i32 %shift_reg_67" [fir.cpp:29]   --->   Operation 310 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 311 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_65_load, i32 %shift_reg_66" [fir.cpp:29]   --->   Operation 311 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 312 [1/1] (0.00ns)   --->   "%shift_reg_63_load = load i32 %shift_reg_63" [fir.cpp:29]   --->   Operation 312 'load' 'shift_reg_63_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 313 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_63_load, i32 %shift_reg_64" [fir.cpp:29]   --->   Operation 313 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 314 [1/1] (0.00ns)   --->   "%shift_reg_62_load = load i32 %shift_reg_62" [fir.cpp:29]   --->   Operation 314 'load' 'shift_reg_62_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 315 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_62_load, i32 %shift_reg_63" [fir.cpp:29]   --->   Operation 315 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 316 [1/1] (0.00ns)   --->   "%shift_reg_61_load = load i32 %shift_reg_61" [fir.cpp:29]   --->   Operation 316 'load' 'shift_reg_61_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 317 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_61_load, i32 %shift_reg_62" [fir.cpp:29]   --->   Operation 317 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 318 [1/1] (0.00ns)   --->   "%shift_reg_60_load = load i32 %shift_reg_60" [fir.cpp:29]   --->   Operation 318 'load' 'shift_reg_60_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 319 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_60_load, i32 %shift_reg_61" [fir.cpp:29]   --->   Operation 319 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 320 [1/1] (0.00ns)   --->   "%shift_reg_59_load = load i32 %shift_reg_59" [fir.cpp:29]   --->   Operation 320 'load' 'shift_reg_59_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 321 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_59_load, i32 %shift_reg_60" [fir.cpp:29]   --->   Operation 321 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 322 [1/1] (0.00ns)   --->   "%shift_reg_58_load = load i32 %shift_reg_58" [fir.cpp:29]   --->   Operation 322 'load' 'shift_reg_58_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 323 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_58_load, i32 %shift_reg_59" [fir.cpp:29]   --->   Operation 323 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 324 [1/1] (0.00ns)   --->   "%shift_reg_57_load = load i32 %shift_reg_57" [fir.cpp:29]   --->   Operation 324 'load' 'shift_reg_57_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 325 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_57_load, i32 %shift_reg_58" [fir.cpp:29]   --->   Operation 325 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 326 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_56_load, i32 %shift_reg_57" [fir.cpp:29]   --->   Operation 326 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 327 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_51 = add i32 %add_ln35_50, i32 %add_ln35_44" [fir.cpp:35]   --->   Operation 327 'add' 'add_ln35_51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 328 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_65 = add i32 %add_ln35_64, i32 %add_ln35_51" [fir.cpp:35]   --->   Operation 328 'add' 'add_ln35_65' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 329 [2/2] (6.91ns)   --->   "%mul_ln35_9 = mul i32 %shift_reg_65_load, i32 4294967285" [fir.cpp:35]   --->   Operation 329 'mul' 'mul_ln35_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 330 [1/2] (6.91ns)   --->   "%mul_ln35_10 = mul i32 %shift_reg_64_load, i32 4294967285" [fir.cpp:35]   --->   Operation 330 'mul' 'mul_ln35_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 331 [1/1] (0.00ns)   --->   "%shl_ln35_45 = shl i32 %shift_reg_63_load, i32 3" [fir.cpp:35]   --->   Operation 331 'shl' 'shl_ln35_45' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_22 = sub i32 0, i32 %shl_ln35_45" [fir.cpp:35]   --->   Operation 332 'sub' 'sub_ln35_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 333 [1/1] (0.00ns)   --->   "%shl_ln35_46 = shl i32 %shift_reg_63_load, i32 1" [fir.cpp:35]   --->   Operation 333 'shl' 'shl_ln35_46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 334 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_23 = sub i32 %sub_ln35_22, i32 %shl_ln35_46" [fir.cpp:35]   --->   Operation 334 'sub' 'sub_ln35_23' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 335 [1/1] (0.00ns)   --->   "%shl_ln35_47 = shl i32 %shift_reg_62_load, i32 3" [fir.cpp:35]   --->   Operation 335 'shl' 'shl_ln35_47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 336 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_24 = sub i32 0, i32 %shl_ln35_47" [fir.cpp:35]   --->   Operation 336 'sub' 'sub_ln35_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 337 [1/1] (0.00ns)   --->   "%shl_ln35_48 = shl i32 %shift_reg_62_load, i32 1" [fir.cpp:35]   --->   Operation 337 'shl' 'shl_ln35_48' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 338 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_25 = sub i32 %sub_ln35_24, i32 %shl_ln35_48" [fir.cpp:35]   --->   Operation 338 'sub' 'sub_ln35_25' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 339 [1/1] (0.00ns)   --->   "%shl_ln35_49 = shl i32 %shift_reg_61_load, i32 3" [fir.cpp:35]   --->   Operation 339 'shl' 'shl_ln35_49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 340 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_26 = sub i32 0, i32 %shl_ln35_49" [fir.cpp:35]   --->   Operation 340 'sub' 'sub_ln35_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 341 [1/1] (0.00ns)   --->   "%shl_ln35_50 = shl i32 %shift_reg_61_load, i32 1" [fir.cpp:35]   --->   Operation 341 'shl' 'shl_ln35_50' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 342 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_27 = sub i32 %sub_ln35_26, i32 %shl_ln35_50" [fir.cpp:35]   --->   Operation 342 'sub' 'sub_ln35_27' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 343 [1/1] (0.00ns)   --->   "%shl_ln35_51 = shl i32 %shift_reg_60_load, i32 3" [fir.cpp:35]   --->   Operation 343 'shl' 'shl_ln35_51' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 344 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_28 = sub i32 0, i32 %shl_ln35_51" [fir.cpp:35]   --->   Operation 344 'sub' 'sub_ln35_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 345 [1/1] (0.00ns)   --->   "%shl_ln35_52 = shl i32 %shift_reg_60_load, i32 1" [fir.cpp:35]   --->   Operation 345 'shl' 'shl_ln35_52' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 346 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_29 = sub i32 %sub_ln35_28, i32 %shl_ln35_52" [fir.cpp:35]   --->   Operation 346 'sub' 'sub_ln35_29' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 347 [1/1] (0.00ns)   --->   "%shl_ln35_53 = shl i32 %shift_reg_59_load, i32 3" [fir.cpp:35]   --->   Operation 347 'shl' 'shl_ln35_53' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 348 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_30 = sub i32 0, i32 %shl_ln35_53" [fir.cpp:35]   --->   Operation 348 'sub' 'sub_ln35_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 349 [1/1] (0.00ns)   --->   "%shl_ln35_54 = shl i32 %shift_reg_59_load, i32 1" [fir.cpp:35]   --->   Operation 349 'shl' 'shl_ln35_54' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 350 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_31 = sub i32 %sub_ln35_30, i32 %shl_ln35_54" [fir.cpp:35]   --->   Operation 350 'sub' 'sub_ln35_31' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 351 [1/1] (0.00ns)   --->   "%shl_ln35_57 = shl i32 %shift_reg_57_load, i32 3" [fir.cpp:35]   --->   Operation 351 'shl' 'shl_ln35_57' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 352 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_34 = sub i32 0, i32 %shl_ln35_57" [fir.cpp:35]   --->   Operation 352 'sub' 'sub_ln35_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 353 [1/1] (0.00ns)   --->   "%shl_ln35_58 = shl i32 %shift_reg_57_load, i32 1" [fir.cpp:35]   --->   Operation 353 'shl' 'shl_ln35_58' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 354 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_35 = sub i32 %sub_ln35_34, i32 %shl_ln35_58" [fir.cpp:35]   --->   Operation 354 'sub' 'sub_ln35_35' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 355 [1/1] (0.00ns)   --->   "%shl_ln35_59 = shl i32 %shift_reg_56_load, i32 3" [fir.cpp:35]   --->   Operation 355 'shl' 'shl_ln35_59' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 356 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_36 = sub i32 0, i32 %shl_ln35_59" [fir.cpp:35]   --->   Operation 356 'sub' 'sub_ln35_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 357 [1/1] (0.00ns)   --->   "%shl_ln35_60 = shl i32 %shift_reg_56_load, i32 1" [fir.cpp:35]   --->   Operation 357 'shl' 'shl_ln35_60' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 358 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_37 = sub i32 %sub_ln35_36, i32 %shl_ln35_60" [fir.cpp:35]   --->   Operation 358 'sub' 'sub_ln35_37' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 359 [1/2] (6.91ns)   --->   "%mul_ln35_11 = mul i32 %add_ln35_74, i32 4294967285" [fir.cpp:35]   --->   Operation 359 'mul' 'mul_ln35_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.92>
ST_12 : Operation 360 [1/1] (0.00ns)   --->   "%shift_reg_39_load = load i32 %shift_reg_39" [fir.cpp:29]   --->   Operation 360 'load' 'shift_reg_39_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 361 [1/1] (0.00ns)   --->   "%shift_reg_38_load = load i32 %shift_reg_38" [fir.cpp:29]   --->   Operation 361 'load' 'shift_reg_38_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 362 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_38_load, i32 %shift_reg_39" [fir.cpp:29]   --->   Operation 362 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 363 [1/1] (0.00ns)   --->   "%shl_ln35_44 = shl i32 %shift_reg_66_load, i32 3" [fir.cpp:35]   --->   Operation 363 'shl' 'shl_ln35_44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 364 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_21 = sub i32 %add_ln35_65, i32 %shl_ln35_44" [fir.cpp:35]   --->   Operation 364 'sub' 'sub_ln35_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 365 [1/2] (6.91ns)   --->   "%mul_ln35_9 = mul i32 %shift_reg_65_load, i32 4294967285" [fir.cpp:35]   --->   Operation 365 'mul' 'mul_ln35_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_32)   --->   "%shl_ln35_55 = shl i32 %shift_reg_58_load, i32 3" [fir.cpp:35]   --->   Operation 366 'shl' 'shl_ln35_55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 367 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln35_32 = sub i32 0, i32 %shl_ln35_55" [fir.cpp:35]   --->   Operation 367 'sub' 'sub_ln35_32' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 368 [1/1] (0.00ns)   --->   "%shl_ln35_56 = shl i32 %shift_reg_58_load, i32 1" [fir.cpp:35]   --->   Operation 368 'shl' 'shl_ln35_56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 369 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_33 = sub i32 %sub_ln35_32, i32 %shl_ln35_56" [fir.cpp:35]   --->   Operation 369 'sub' 'sub_ln35_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 370 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_66 = add i32 %sub_ln35_21, i32 %mul_ln35_10" [fir.cpp:35]   --->   Operation 370 'add' 'add_ln35_66' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 371 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_68 = add i32 %sub_ln35_25, i32 %sub_ln35_27" [fir.cpp:35]   --->   Operation 371 'add' 'add_ln35_68' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 372 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_69 = add i32 %add_ln35_68, i32 %sub_ln35_23" [fir.cpp:35]   --->   Operation 372 'add' 'add_ln35_69' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 373 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_71 = add i32 %sub_ln35_31, i32 %sub_ln35_33" [fir.cpp:35]   --->   Operation 373 'add' 'add_ln35_71' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 374 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_73 = add i32 %sub_ln35_35, i32 %sub_ln35_37" [fir.cpp:35]   --->   Operation 374 'add' 'add_ln35_73' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 375 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_75 = add i32 %mul_ln35_11, i32 %add_ln35_73" [fir.cpp:35]   --->   Operation 375 'add' 'add_ln35_75' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 376 [2/2] (6.91ns)   --->   "%mul_ln35_15 = mul i32 %shift_reg_38_load, i32 11" [fir.cpp:35]   --->   Operation 376 'mul' 'mul_ln35_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.92>
ST_13 : Operation 377 [1/1] (0.00ns)   --->   "%shift_reg_52_load = load i32 %shift_reg_52" [fir.cpp:29]   --->   Operation 377 'load' 'shift_reg_52_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 378 [1/1] (0.00ns)   --->   "%shift_reg_51_load = load i32 %shift_reg_51" [fir.cpp:29]   --->   Operation 378 'load' 'shift_reg_51_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 379 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_51_load, i32 %shift_reg_52" [fir.cpp:29]   --->   Operation 379 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 380 [1/1] (0.00ns)   --->   "%shift_reg_50_load = load i32 %shift_reg_50" [fir.cpp:29]   --->   Operation 380 'load' 'shift_reg_50_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 381 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_50_load, i32 %shift_reg_51" [fir.cpp:29]   --->   Operation 381 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 382 [1/1] (0.00ns)   --->   "%shift_reg_49_load = load i32 %shift_reg_49" [fir.cpp:29]   --->   Operation 382 'load' 'shift_reg_49_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 383 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_49_load, i32 %shift_reg_50" [fir.cpp:29]   --->   Operation 383 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 384 [1/1] (0.00ns)   --->   "%shift_reg_48_load = load i32 %shift_reg_48" [fir.cpp:29]   --->   Operation 384 'load' 'shift_reg_48_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 385 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_48_load, i32 %shift_reg_49" [fir.cpp:29]   --->   Operation 385 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 386 [1/1] (0.00ns)   --->   "%shift_reg_37_load = load i32 %shift_reg_37" [fir.cpp:29]   --->   Operation 386 'load' 'shift_reg_37_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 387 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_37_load, i32 %shift_reg_38" [fir.cpp:29]   --->   Operation 387 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 388 [1/1] (0.00ns)   --->   "%shift_reg_36_load = load i32 %shift_reg_36" [fir.cpp:29]   --->   Operation 388 'load' 'shift_reg_36_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 389 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_36_load, i32 %shift_reg_37" [fir.cpp:29]   --->   Operation 389 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 390 [1/1] (0.00ns)   --->   "%shift_reg_35_load = load i32 %shift_reg_35" [fir.cpp:29]   --->   Operation 390 'load' 'shift_reg_35_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 391 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_35_load, i32 %shift_reg_36" [fir.cpp:29]   --->   Operation 391 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 392 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_67 = add i32 %add_ln35_66, i32 %mul_ln35_9" [fir.cpp:35]   --->   Operation 392 'add' 'add_ln35_67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 393 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_70 = add i32 %add_ln35_69, i32 %add_ln35_67" [fir.cpp:35]   --->   Operation 393 'add' 'add_ln35_70' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 394 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_72 = add i32 %add_ln35_71, i32 %sub_ln35_29" [fir.cpp:35]   --->   Operation 394 'add' 'add_ln35_72' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 395 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_76 = add i32 %add_ln35_75, i32 %add_ln35_72" [fir.cpp:35]   --->   Operation 395 'add' 'add_ln35_76' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 396 [1/1] (0.00ns)   --->   "%shl_ln35_63 = shl i32 %shift_reg_51_load, i32 2" [fir.cpp:35]   --->   Operation 396 'shl' 'shl_ln35_63' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 397 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_39 = sub i32 %shl_ln35_63, i32 %shift_reg_51_load" [fir.cpp:35]   --->   Operation 397 'sub' 'sub_ln35_39' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 398 [1/1] (0.00ns)   --->   "%shl_ln35_64 = shl i32 %shift_reg_50_load, i32 3" [fir.cpp:35]   --->   Operation 398 'shl' 'shl_ln35_64' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 399 [2/2] (6.91ns)   --->   "%mul_ln35_12 = mul i32 %shift_reg_49_load, i32 11" [fir.cpp:35]   --->   Operation 399 'mul' 'mul_ln35_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 400 [2/2] (6.91ns)   --->   "%mul_ln35_13 = mul i32 %shift_reg_48_load, i32 11" [fir.cpp:35]   --->   Operation 400 'mul' 'mul_ln35_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 401 [2/2] (6.91ns)   --->   "%mul_ln35_14 = mul i32 %shift_reg_39_load, i32 11" [fir.cpp:35]   --->   Operation 401 'mul' 'mul_ln35_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 402 [1/2] (6.91ns)   --->   "%mul_ln35_15 = mul i32 %shift_reg_38_load, i32 11" [fir.cpp:35]   --->   Operation 402 'mul' 'mul_ln35_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_40)   --->   "%shl_ln35_82 = shl i32 %shift_reg_36_load, i32 2" [fir.cpp:35]   --->   Operation 403 'shl' 'shl_ln35_82' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 404 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln35_40 = sub i32 %shl_ln35_82, i32 %shift_reg_36_load" [fir.cpp:35]   --->   Operation 404 'sub' 'sub_ln35_40' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_102)   --->   "%shl_ln35_83 = shl i32 %shift_reg_35_load, i32 2" [fir.cpp:35]   --->   Operation 405 'shl' 'shl_ln35_83' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 406 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln35_102 = sub i32 0, i32 %shl_ln35_83" [fir.cpp:35]   --->   Operation 406 'sub' 'sub_ln35_102' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 407 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_136 = add i32 %sub_ln35_102, i32 %shift_reg_35_load" [fir.cpp:35]   --->   Operation 407 'add' 'add_ln35_136' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 408 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_80 = add i32 %sub_ln35_39, i32 %shl_ln35_64" [fir.cpp:35]   --->   Operation 408 'add' 'add_ln35_80' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 409 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_99 = add i32 %sub_ln35_40, i32 %add_ln35_136" [fir.cpp:35]   --->   Operation 409 'add' 'add_ln35_99' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 6.92>
ST_14 : Operation 410 [1/1] (0.00ns)   --->   "%shift_reg_53_load = load i32 %shift_reg_53" [fir.cpp:29]   --->   Operation 410 'load' 'shift_reg_53_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 411 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_53_load, i32 %shift_reg_54" [fir.cpp:29]   --->   Operation 411 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 412 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_52_load, i32 %shift_reg_53" [fir.cpp:29]   --->   Operation 412 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 413 [1/1] (0.00ns)   --->   "%shift_reg_47_load = load i32 %shift_reg_47" [fir.cpp:29]   --->   Operation 413 'load' 'shift_reg_47_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 414 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_47_load, i32 %shift_reg_48" [fir.cpp:29]   --->   Operation 414 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 415 [1/1] (0.00ns)   --->   "%shift_reg_46_load = load i32 %shift_reg_46" [fir.cpp:29]   --->   Operation 415 'load' 'shift_reg_46_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 416 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_46_load, i32 %shift_reg_47" [fir.cpp:29]   --->   Operation 416 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 417 [1/1] (0.00ns)   --->   "%shift_reg_45_load = load i32 %shift_reg_45" [fir.cpp:29]   --->   Operation 417 'load' 'shift_reg_45_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 418 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_45_load, i32 %shift_reg_46" [fir.cpp:29]   --->   Operation 418 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 419 [1/1] (0.00ns)   --->   "%shift_reg_8_load = load i32 %shift_reg_8" [fir.cpp:29]   --->   Operation 419 'load' 'shift_reg_8_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 420 [1/1] (0.00ns)   --->   "%shift_reg_7_load = load i32 %shift_reg_7" [fir.cpp:29]   --->   Operation 420 'load' 'shift_reg_7_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 421 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_7_load, i32 %shift_reg_8" [fir.cpp:29]   --->   Operation 421 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 422 [1/1] (0.00ns)   --->   "%shift_reg_6_load = load i32 %shift_reg_6" [fir.cpp:29]   --->   Operation 422 'load' 'shift_reg_6_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 423 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_6_load, i32 %shift_reg_7" [fir.cpp:29]   --->   Operation 423 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 424 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_77 = add i32 %add_ln35_76, i32 %add_ln35_70" [fir.cpp:35]   --->   Operation 424 'add' 'add_ln35_77' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 425 [1/1] (0.00ns)   --->   "%shl_ln35_61 = shl i32 %shift_reg_53_load, i32 3" [fir.cpp:35]   --->   Operation 425 'shl' 'shl_ln35_61' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 426 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_38 = sub i32 %add_ln35_77, i32 %shl_ln35_61" [fir.cpp:35]   --->   Operation 426 'sub' 'sub_ln35_38' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_101)   --->   "%shl_ln35_62 = shl i32 %shift_reg_52_load, i32 2" [fir.cpp:35]   --->   Operation 427 'shl' 'shl_ln35_62' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 428 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln35_101 = sub i32 0, i32 %shl_ln35_62" [fir.cpp:35]   --->   Operation 428 'sub' 'sub_ln35_101' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 429 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_135 = add i32 %sub_ln35_101, i32 %shift_reg_52_load" [fir.cpp:35]   --->   Operation 429 'add' 'add_ln35_135' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 430 [1/2] (6.91ns)   --->   "%mul_ln35_12 = mul i32 %shift_reg_49_load, i32 11" [fir.cpp:35]   --->   Operation 430 'mul' 'mul_ln35_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 431 [1/2] (6.91ns)   --->   "%mul_ln35_13 = mul i32 %shift_reg_48_load, i32 11" [fir.cpp:35]   --->   Operation 431 'mul' 'mul_ln35_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 432 [1/1] (0.00ns)   --->   "%shl_ln35_65 = shl i32 %shift_reg_47_load, i32 3" [fir.cpp:35]   --->   Operation 432 'shl' 'shl_ln35_65' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_86)   --->   "%shl_ln35_67 = shl i32 %shift_reg_46_load, i32 3" [fir.cpp:35]   --->   Operation 433 'shl' 'shl_ln35_67' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 434 [1/1] (0.00ns)   --->   "%shl_ln35_68 = shl i32 %shift_reg_46_load, i32 1" [fir.cpp:35]   --->   Operation 434 'shl' 'shl_ln35_68' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_86)   --->   "%shl_ln35_70 = shl i32 %shift_reg_45_load, i32 1" [fir.cpp:35]   --->   Operation 435 'shl' 'shl_ln35_70' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 436 [1/2] (6.91ns)   --->   "%mul_ln35_14 = mul i32 %shift_reg_39_load, i32 11" [fir.cpp:35]   --->   Operation 436 'mul' 'mul_ln35_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 437 [1/1] (0.00ns)   --->   "%shl_ln35_81 = shl i32 %shift_reg_37_load, i32 3" [fir.cpp:35]   --->   Operation 437 'shl' 'shl_ln35_81' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 438 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_81 = add i32 %add_ln35_80, i32 %add_ln35_135" [fir.cpp:35]   --->   Operation 438 'add' 'add_ln35_81' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 439 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_85 = add i32 %shl_ln35_65, i32 %shl_ln35_68" [fir.cpp:35]   --->   Operation 439 'add' 'add_ln35_85' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 440 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln35_86 = add i32 %shl_ln35_67, i32 %shl_ln35_70" [fir.cpp:35]   --->   Operation 440 'add' 'add_ln35_86' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 441 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_87 = add i32 %add_ln35_86, i32 %add_ln35_85" [fir.cpp:35]   --->   Operation 441 'add' 'add_ln35_87' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 442 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_98 = add i32 %mul_ln35_15, i32 %shl_ln35_81" [fir.cpp:35]   --->   Operation 442 'add' 'add_ln35_98' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 443 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_100 = add i32 %add_ln35_99, i32 %add_ln35_98" [fir.cpp:35]   --->   Operation 443 'add' 'add_ln35_100' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 444 [1/1] (2.55ns)   --->   "%add_ln35_127 = add i32 %shift_reg_7_load, i32 %shift_reg_6_load" [fir.cpp:35]   --->   Operation 444 'add' 'add_ln35_127' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.92>
ST_15 : Operation 445 [1/1] (0.00ns)   --->   "%shift_reg_44_load = load i32 %shift_reg_44" [fir.cpp:29]   --->   Operation 445 'load' 'shift_reg_44_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 446 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_44_load, i32 %shift_reg_45" [fir.cpp:29]   --->   Operation 446 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 447 [1/1] (0.00ns)   --->   "%shift_reg_43_load = load i32 %shift_reg_43" [fir.cpp:29]   --->   Operation 447 'load' 'shift_reg_43_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 448 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_43_load, i32 %shift_reg_44" [fir.cpp:29]   --->   Operation 448 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 449 [1/1] (0.00ns)   --->   "%shift_reg_42_load = load i32 %shift_reg_42" [fir.cpp:29]   --->   Operation 449 'load' 'shift_reg_42_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 450 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_42_load, i32 %shift_reg_43" [fir.cpp:29]   --->   Operation 450 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 451 [1/1] (0.00ns)   --->   "%shift_reg_41_load = load i32 %shift_reg_41" [fir.cpp:29]   --->   Operation 451 'load' 'shift_reg_41_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 452 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_41_load, i32 %shift_reg_42" [fir.cpp:29]   --->   Operation 452 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 453 [1/1] (0.00ns)   --->   "%shift_reg_40_load = load i32 %shift_reg_40" [fir.cpp:29]   --->   Operation 453 'load' 'shift_reg_40_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 454 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_40_load, i32 %shift_reg_41" [fir.cpp:29]   --->   Operation 454 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 455 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_39_load, i32 %shift_reg_40" [fir.cpp:29]   --->   Operation 455 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 456 [1/1] (0.00ns)   --->   "%shift_reg_23_load = load i32 %shift_reg_23" [fir.cpp:29]   --->   Operation 456 'load' 'shift_reg_23_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 457 [1/1] (0.00ns)   --->   "%shift_reg_22_load = load i32 %shift_reg_22" [fir.cpp:29]   --->   Operation 457 'load' 'shift_reg_22_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 458 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_22_load, i32 %shift_reg_23" [fir.cpp:29]   --->   Operation 458 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_83)   --->   "%shl_ln35_66 = shl i32 %shift_reg_47_load, i32 1" [fir.cpp:35]   --->   Operation 459 'shl' 'shl_ln35_66' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 460 [1/1] (0.00ns)   --->   "%shl_ln35_69 = shl i32 %shift_reg_45_load, i32 3" [fir.cpp:35]   --->   Operation 460 'shl' 'shl_ln35_69' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 461 [1/1] (0.00ns)   --->   "%shl_ln35_71 = shl i32 %shift_reg_44_load, i32 3" [fir.cpp:35]   --->   Operation 461 'shl' 'shl_ln35_71' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 462 [1/1] (0.00ns)   --->   "%shl_ln35_72 = shl i32 %shift_reg_44_load, i32 1" [fir.cpp:35]   --->   Operation 462 'shl' 'shl_ln35_72' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 463 [1/1] (0.00ns)   --->   "%shl_ln35_73 = shl i32 %shift_reg_43_load, i32 3" [fir.cpp:35]   --->   Operation 463 'shl' 'shl_ln35_73' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 464 [1/1] (0.00ns)   --->   "%shl_ln35_74 = shl i32 %shift_reg_43_load, i32 1" [fir.cpp:35]   --->   Operation 464 'shl' 'shl_ln35_74' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_93)   --->   "%shl_ln35_75 = shl i32 %shift_reg_42_load, i32 3" [fir.cpp:35]   --->   Operation 465 'shl' 'shl_ln35_75' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_93)   --->   "%shl_ln35_76 = shl i32 %shift_reg_42_load, i32 1" [fir.cpp:35]   --->   Operation 466 'shl' 'shl_ln35_76' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_96)   --->   "%shl_ln35_77 = shl i32 %shift_reg_41_load, i32 3" [fir.cpp:35]   --->   Operation 467 'shl' 'shl_ln35_77' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 468 [1/1] (0.00ns)   --->   "%shl_ln35_78 = shl i32 %shift_reg_41_load, i32 1" [fir.cpp:35]   --->   Operation 468 'shl' 'shl_ln35_78' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 469 [1/1] (0.00ns)   --->   "%shl_ln35_79 = shl i32 %shift_reg_40_load, i32 3" [fir.cpp:35]   --->   Operation 469 'shl' 'shl_ln35_79' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 470 [1/1] (0.00ns)   --->   "%shl_ln35_80 = shl i32 %shift_reg_40_load, i32 1" [fir.cpp:35]   --->   Operation 470 'shl' 'shl_ln35_80' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 471 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_78 = add i32 %shl_ln35_80, i32 %sub_ln35_38" [fir.cpp:35]   --->   Operation 471 'add' 'add_ln35_78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 472 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_79 = add i32 %add_ln35_78, i32 %shl_ln35_79" [fir.cpp:35]   --->   Operation 472 'add' 'add_ln35_79' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 473 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln35_83 = add i32 %mul_ln35_13, i32 %shl_ln35_66" [fir.cpp:35]   --->   Operation 473 'add' 'add_ln35_83' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 474 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_84 = add i32 %add_ln35_83, i32 %mul_ln35_12" [fir.cpp:35]   --->   Operation 474 'add' 'add_ln35_84' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 475 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_88 = add i32 %add_ln35_87, i32 %add_ln35_84" [fir.cpp:35]   --->   Operation 475 'add' 'add_ln35_88' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 476 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_90 = add i32 %shl_ln35_72, i32 %shl_ln35_71" [fir.cpp:35]   --->   Operation 476 'add' 'add_ln35_90' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 477 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_91 = add i32 %add_ln35_90, i32 %shl_ln35_69" [fir.cpp:35]   --->   Operation 477 'add' 'add_ln35_91' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 478 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_92 = add i32 %shl_ln35_74, i32 %shl_ln35_73" [fir.cpp:35]   --->   Operation 478 'add' 'add_ln35_92' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 479 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln35_93 = add i32 %shl_ln35_76, i32 %shl_ln35_75" [fir.cpp:35]   --->   Operation 479 'add' 'add_ln35_93' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 480 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_94 = add i32 %add_ln35_93, i32 %add_ln35_92" [fir.cpp:35]   --->   Operation 480 'add' 'add_ln35_94' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 481 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln35_96 = add i32 %shl_ln35_77, i32 %mul_ln35_14" [fir.cpp:35]   --->   Operation 481 'add' 'add_ln35_96' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 482 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_97 = add i32 %add_ln35_96, i32 %shl_ln35_78" [fir.cpp:35]   --->   Operation 482 'add' 'add_ln35_97' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 483 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_101 = add i32 %add_ln35_100, i32 %add_ln35_97" [fir.cpp:35]   --->   Operation 483 'add' 'add_ln35_101' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 484 [1/1] (0.00ns)   --->   "%shl_ln35_103 = shl i32 %shift_reg_22_load, i32 3" [fir.cpp:35]   --->   Operation 484 'shl' 'shl_ln35_103' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 485 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_60 = sub i32 0, i32 %shl_ln35_103" [fir.cpp:35]   --->   Operation 485 'sub' 'sub_ln35_60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 486 [1/1] (0.00ns)   --->   "%shl_ln35_104 = shl i32 %shift_reg_22_load, i32 1" [fir.cpp:35]   --->   Operation 486 'shl' 'shl_ln35_104' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 487 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_61 = sub i32 %sub_ln35_60, i32 %shl_ln35_104" [fir.cpp:35]   --->   Operation 487 'sub' 'sub_ln35_61' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 488 [2/2] (6.91ns)   --->   "%mul_ln35_18 = mul i32 %add_ln35_127, i32 4294967285" [fir.cpp:35]   --->   Operation 488 'mul' 'mul_ln35_18' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.92>
ST_16 : Operation 489 [1/1] (0.00ns)   --->   "%shift_reg_34_load = load i32 %shift_reg_34" [fir.cpp:29]   --->   Operation 489 'load' 'shift_reg_34_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 490 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_34_load, i32 %shift_reg_35" [fir.cpp:29]   --->   Operation 490 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 491 [1/1] (0.00ns)   --->   "%shift_reg_33_load = load i32 %shift_reg_33" [fir.cpp:29]   --->   Operation 491 'load' 'shift_reg_33_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 492 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_33_load, i32 %shift_reg_34" [fir.cpp:29]   --->   Operation 492 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 493 [1/1] (0.00ns)   --->   "%shift_reg_32_load = load i32 %shift_reg_32" [fir.cpp:29]   --->   Operation 493 'load' 'shift_reg_32_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 494 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_32_load, i32 %shift_reg_33" [fir.cpp:29]   --->   Operation 494 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 495 [1/1] (0.00ns)   --->   "%shift_reg_30_load = load i32 %shift_reg_30" [fir.cpp:29]   --->   Operation 495 'load' 'shift_reg_30_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 496 [1/1] (0.00ns)   --->   "%shift_reg_29_load = load i32 %shift_reg_29" [fir.cpp:29]   --->   Operation 496 'load' 'shift_reg_29_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 497 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_29_load, i32 %shift_reg_30" [fir.cpp:29]   --->   Operation 497 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 498 [1/1] (0.00ns)   --->   "%shift_reg_27_load = load i32 %shift_reg_27" [fir.cpp:29]   --->   Operation 498 'load' 'shift_reg_27_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 499 [1/1] (0.00ns)   --->   "%shift_reg_26_load = load i32 %shift_reg_26" [fir.cpp:29]   --->   Operation 499 'load' 'shift_reg_26_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 500 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_26_load, i32 %shift_reg_27" [fir.cpp:29]   --->   Operation 500 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 501 [1/1] (0.00ns)   --->   "%shift_reg_25_load = load i32 %shift_reg_25" [fir.cpp:29]   --->   Operation 501 'load' 'shift_reg_25_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 502 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_25_load, i32 %shift_reg_26" [fir.cpp:29]   --->   Operation 502 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 503 [1/1] (0.00ns)   --->   "%shift_reg_24_load = load i32 %shift_reg_24" [fir.cpp:29]   --->   Operation 503 'load' 'shift_reg_24_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 504 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_24_load, i32 %shift_reg_25" [fir.cpp:29]   --->   Operation 504 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 505 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_23_load, i32 %shift_reg_24" [fir.cpp:29]   --->   Operation 505 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 506 [1/1] (0.00ns)   --->   "%shift_reg_21_load = load i32 %shift_reg_21" [fir.cpp:29]   --->   Operation 506 'load' 'shift_reg_21_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 507 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_21_load, i32 %shift_reg_22" [fir.cpp:29]   --->   Operation 507 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 508 [1/1] (0.00ns)   --->   "%shift_reg_16_load = load i32 %shift_reg_16" [fir.cpp:29]   --->   Operation 508 'load' 'shift_reg_16_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 509 [1/1] (0.00ns)   --->   "%shift_reg_15_load = load i32 %shift_reg_15" [fir.cpp:29]   --->   Operation 509 'load' 'shift_reg_15_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 510 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_15_load, i32 %shift_reg_16" [fir.cpp:29]   --->   Operation 510 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 511 [1/1] (0.00ns)   --->   "%shift_reg_14_load = load i32 %shift_reg_14" [fir.cpp:29]   --->   Operation 511 'load' 'shift_reg_14_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 512 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_14_load, i32 %shift_reg_15" [fir.cpp:29]   --->   Operation 512 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 513 [1/1] (0.00ns)   --->   "%shift_reg_13_load = load i32 %shift_reg_13" [fir.cpp:29]   --->   Operation 513 'load' 'shift_reg_13_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 514 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_13_load, i32 %shift_reg_14" [fir.cpp:29]   --->   Operation 514 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 515 [1/1] (0.00ns)   --->   "%shift_reg_12_load = load i32 %shift_reg_12" [fir.cpp:29]   --->   Operation 515 'load' 'shift_reg_12_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 516 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_12_load, i32 %shift_reg_13" [fir.cpp:29]   --->   Operation 516 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 517 [1/1] (0.00ns)   --->   "%shift_reg_11_load = load i32 %shift_reg_11" [fir.cpp:29]   --->   Operation 517 'load' 'shift_reg_11_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 518 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_11_load, i32 %shift_reg_12" [fir.cpp:29]   --->   Operation 518 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 519 [1/1] (0.00ns)   --->   "%shift_reg_10_load = load i32 %shift_reg_10" [fir.cpp:29]   --->   Operation 519 'load' 'shift_reg_10_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 520 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_10_load, i32 %shift_reg_11" [fir.cpp:29]   --->   Operation 520 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 521 [1/1] (0.00ns)   --->   "%shift_reg_9_load = load i32 %shift_reg_9" [fir.cpp:29]   --->   Operation 521 'load' 'shift_reg_9_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 522 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_9_load, i32 %shift_reg_10" [fir.cpp:29]   --->   Operation 522 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 523 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_8_load, i32 %shift_reg_9" [fir.cpp:29]   --->   Operation 523 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 524 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_82 = add i32 %add_ln35_81, i32 %add_ln35_79" [fir.cpp:35]   --->   Operation 524 'add' 'add_ln35_82' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 525 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_89 = add i32 %add_ln35_88, i32 %add_ln35_82" [fir.cpp:35]   --->   Operation 525 'add' 'add_ln35_89' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 526 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_95 = add i32 %add_ln35_94, i32 %add_ln35_91" [fir.cpp:35]   --->   Operation 526 'add' 'add_ln35_95' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 527 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_102 = add i32 %add_ln35_101, i32 %add_ln35_95" [fir.cpp:35]   --->   Operation 527 'add' 'add_ln35_102' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 528 [2/2] (6.91ns)   --->   "%mul_ln35_16 = mul i32 %shift_reg_33_load, i32 4294967285" [fir.cpp:35]   --->   Operation 528 'mul' 'mul_ln35_16' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 529 [2/2] (6.91ns)   --->   "%mul_ln35_17 = mul i32 %shift_reg_32_load, i32 4294967285" [fir.cpp:35]   --->   Operation 529 'mul' 'mul_ln35_17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 530 [1/1] (0.00ns)   --->   "%shl_ln35_89 = shl i32 %shift_reg_29_load, i32 3" [fir.cpp:35]   --->   Operation 530 'shl' 'shl_ln35_89' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 531 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_46 = sub i32 0, i32 %shl_ln35_89" [fir.cpp:35]   --->   Operation 531 'sub' 'sub_ln35_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 532 [1/1] (0.00ns)   --->   "%shl_ln35_90 = shl i32 %shift_reg_29_load, i32 1" [fir.cpp:35]   --->   Operation 532 'shl' 'shl_ln35_90' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 533 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_47 = sub i32 %sub_ln35_46, i32 %shl_ln35_90" [fir.cpp:35]   --->   Operation 533 'sub' 'sub_ln35_47' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 534 [1/1] (0.00ns)   --->   "%shl_ln35_95 = shl i32 %shift_reg_26_load, i32 3" [fir.cpp:35]   --->   Operation 534 'shl' 'shl_ln35_95' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 535 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_52 = sub i32 0, i32 %shl_ln35_95" [fir.cpp:35]   --->   Operation 535 'sub' 'sub_ln35_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 536 [1/1] (0.00ns)   --->   "%shl_ln35_96 = shl i32 %shift_reg_26_load, i32 1" [fir.cpp:35]   --->   Operation 536 'shl' 'shl_ln35_96' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 537 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_53 = sub i32 %sub_ln35_52, i32 %shl_ln35_96" [fir.cpp:35]   --->   Operation 537 'sub' 'sub_ln35_53' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 538 [1/1] (0.00ns)   --->   "%shl_ln35_99 = shl i32 %shift_reg_24_load, i32 3" [fir.cpp:35]   --->   Operation 538 'shl' 'shl_ln35_99' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 539 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_56 = sub i32 0, i32 %shl_ln35_99" [fir.cpp:35]   --->   Operation 539 'sub' 'sub_ln35_56' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 540 [1/1] (0.00ns)   --->   "%shl_ln35_100 = shl i32 %shift_reg_24_load, i32 1" [fir.cpp:35]   --->   Operation 540 'shl' 'shl_ln35_100' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 541 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_57 = sub i32 %sub_ln35_56, i32 %shl_ln35_100" [fir.cpp:35]   --->   Operation 541 'sub' 'sub_ln35_57' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 542 [1/1] (0.00ns)   --->   "%shl_ln35_101 = shl i32 %shift_reg_23_load, i32 3" [fir.cpp:35]   --->   Operation 542 'shl' 'shl_ln35_101' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 543 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_58 = sub i32 0, i32 %shl_ln35_101" [fir.cpp:35]   --->   Operation 543 'sub' 'sub_ln35_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 544 [1/1] (0.00ns)   --->   "%shl_ln35_102 = shl i32 %shift_reg_23_load, i32 1" [fir.cpp:35]   --->   Operation 544 'shl' 'shl_ln35_102' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 545 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_59 = sub i32 %sub_ln35_58, i32 %shl_ln35_102" [fir.cpp:35]   --->   Operation 545 'sub' 'sub_ln35_59' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_62)   --->   "%shl_ln35_105 = shl i32 %shift_reg_21_load, i32 3" [fir.cpp:35]   --->   Operation 546 'shl' 'shl_ln35_105' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 547 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln35_62 = sub i32 0, i32 %shl_ln35_105" [fir.cpp:35]   --->   Operation 547 'sub' 'sub_ln35_62' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 548 [1/1] (0.00ns)   --->   "%shl_ln35_106 = shl i32 %shift_reg_21_load, i32 1" [fir.cpp:35]   --->   Operation 548 'shl' 'shl_ln35_106' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 549 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_63 = sub i32 %sub_ln35_62, i32 %shl_ln35_106" [fir.cpp:35]   --->   Operation 549 'sub' 'sub_ln35_63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 550 [1/1] (0.00ns)   --->   "%shl_ln35_117 = shl i32 %shift_reg_15_load, i32 3" [fir.cpp:35]   --->   Operation 550 'shl' 'shl_ln35_117' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 551 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_74 = sub i32 0, i32 %shl_ln35_117" [fir.cpp:35]   --->   Operation 551 'sub' 'sub_ln35_74' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 552 [1/1] (0.00ns)   --->   "%shl_ln35_118 = shl i32 %shift_reg_15_load, i32 1" [fir.cpp:35]   --->   Operation 552 'shl' 'shl_ln35_118' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 553 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_75 = sub i32 %sub_ln35_74, i32 %shl_ln35_118" [fir.cpp:35]   --->   Operation 553 'sub' 'sub_ln35_75' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 554 [1/1] (0.00ns)   --->   "%shl_ln35_121 = shl i32 %shift_reg_13_load, i32 3" [fir.cpp:35]   --->   Operation 554 'shl' 'shl_ln35_121' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 555 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_78 = sub i32 0, i32 %shl_ln35_121" [fir.cpp:35]   --->   Operation 555 'sub' 'sub_ln35_78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 556 [1/1] (0.00ns)   --->   "%shl_ln35_122 = shl i32 %shift_reg_13_load, i32 1" [fir.cpp:35]   --->   Operation 556 'shl' 'shl_ln35_122' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 557 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_79 = sub i32 %sub_ln35_78, i32 %shl_ln35_122" [fir.cpp:35]   --->   Operation 557 'sub' 'sub_ln35_79' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 558 [1/1] (0.00ns)   --->   "%shl_ln35_125 = shl i32 %shift_reg_11_load, i32 3" [fir.cpp:35]   --->   Operation 558 'shl' 'shl_ln35_125' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 559 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_82 = sub i32 0, i32 %shl_ln35_125" [fir.cpp:35]   --->   Operation 559 'sub' 'sub_ln35_82' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 560 [1/1] (0.00ns)   --->   "%shl_ln35_126 = shl i32 %shift_reg_11_load, i32 1" [fir.cpp:35]   --->   Operation 560 'shl' 'shl_ln35_126' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 561 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_83 = sub i32 %sub_ln35_82, i32 %shl_ln35_126" [fir.cpp:35]   --->   Operation 561 'sub' 'sub_ln35_83' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 562 [1/1] (0.00ns)   --->   "%shl_ln35_129 = shl i32 %shift_reg_9_load, i32 3" [fir.cpp:35]   --->   Operation 562 'shl' 'shl_ln35_129' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 563 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_86 = sub i32 0, i32 %shl_ln35_129" [fir.cpp:35]   --->   Operation 563 'sub' 'sub_ln35_86' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 564 [1/1] (0.00ns)   --->   "%shl_ln35_130 = shl i32 %shift_reg_9_load, i32 1" [fir.cpp:35]   --->   Operation 564 'shl' 'shl_ln35_130' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 565 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_87 = sub i32 %sub_ln35_86, i32 %shl_ln35_130" [fir.cpp:35]   --->   Operation 565 'sub' 'sub_ln35_87' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 566 [1/1] (0.00ns)   --->   "%shl_ln35_131 = shl i32 %shift_reg_8_load, i32 3" [fir.cpp:35]   --->   Operation 566 'shl' 'shl_ln35_131' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 567 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_88 = sub i32 0, i32 %shl_ln35_131" [fir.cpp:35]   --->   Operation 567 'sub' 'sub_ln35_88' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 568 [1/1] (0.00ns)   --->   "%shl_ln35_132 = shl i32 %shift_reg_8_load, i32 1" [fir.cpp:35]   --->   Operation 568 'shl' 'shl_ln35_132' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 569 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_89 = sub i32 %sub_ln35_88, i32 %shl_ln35_132" [fir.cpp:35]   --->   Operation 569 'sub' 'sub_ln35_89' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 570 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_113 = add i32 %sub_ln35_61, i32 %sub_ln35_63" [fir.cpp:35]   --->   Operation 570 'add' 'add_ln35_113' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 571 [1/2] (6.91ns)   --->   "%mul_ln35_18 = mul i32 %add_ln35_127, i32 4294967285" [fir.cpp:35]   --->   Operation 571 'mul' 'mul_ln35_18' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.92>
ST_17 : Operation 572 [1/1] (0.00ns)   --->   "%shift_reg_31_load = load i32 %shift_reg_31" [fir.cpp:29]   --->   Operation 572 'load' 'shift_reg_31_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 573 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_31_load, i32 %shift_reg_32" [fir.cpp:29]   --->   Operation 573 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 574 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_30_load, i32 %shift_reg_31" [fir.cpp:29]   --->   Operation 574 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 575 [1/1] (0.00ns)   --->   "%shift_reg_28_load = load i32 %shift_reg_28" [fir.cpp:29]   --->   Operation 575 'load' 'shift_reg_28_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 576 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_28_load, i32 %shift_reg_29" [fir.cpp:29]   --->   Operation 576 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 577 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_27_load, i32 %shift_reg_28" [fir.cpp:29]   --->   Operation 577 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 578 [1/1] (0.00ns)   --->   "%shift_reg_20_load = load i32 %shift_reg_20" [fir.cpp:29]   --->   Operation 578 'load' 'shift_reg_20_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 579 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_20_load, i32 %shift_reg_21" [fir.cpp:29]   --->   Operation 579 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 580 [1/1] (0.00ns)   --->   "%shift_reg_19_load = load i32 %shift_reg_19" [fir.cpp:29]   --->   Operation 580 'load' 'shift_reg_19_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 581 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_19_load, i32 %shift_reg_20" [fir.cpp:29]   --->   Operation 581 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 582 [1/1] (0.00ns)   --->   "%shift_reg_18_load = load i32 %shift_reg_18" [fir.cpp:29]   --->   Operation 582 'load' 'shift_reg_18_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 583 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_18_load, i32 %shift_reg_19" [fir.cpp:29]   --->   Operation 583 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 584 [1/1] (0.00ns)   --->   "%shift_reg_17_load = load i32 %shift_reg_17" [fir.cpp:29]   --->   Operation 584 'load' 'shift_reg_17_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 585 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_17_load, i32 %shift_reg_18" [fir.cpp:29]   --->   Operation 585 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 586 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_16_load, i32 %shift_reg_17" [fir.cpp:29]   --->   Operation 586 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 587 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_103 = add i32 %add_ln35_102, i32 %add_ln35_89" [fir.cpp:35]   --->   Operation 587 'add' 'add_ln35_103' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 588 [1/1] (0.00ns)   --->   "%shl_ln35_84 = shl i32 %shift_reg_34_load, i32 3" [fir.cpp:35]   --->   Operation 588 'shl' 'shl_ln35_84' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 589 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_41 = sub i32 %add_ln35_103, i32 %shl_ln35_84" [fir.cpp:35]   --->   Operation 589 'sub' 'sub_ln35_41' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 590 [1/2] (6.91ns)   --->   "%mul_ln35_16 = mul i32 %shift_reg_33_load, i32 4294967285" [fir.cpp:35]   --->   Operation 590 'mul' 'mul_ln35_16' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 591 [1/2] (6.91ns)   --->   "%mul_ln35_17 = mul i32 %shift_reg_32_load, i32 4294967285" [fir.cpp:35]   --->   Operation 591 'mul' 'mul_ln35_17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 592 [1/1] (0.00ns)   --->   "%shl_ln35_85 = shl i32 %shift_reg_31_load, i32 3" [fir.cpp:35]   --->   Operation 592 'shl' 'shl_ln35_85' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 593 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_42 = sub i32 0, i32 %shl_ln35_85" [fir.cpp:35]   --->   Operation 593 'sub' 'sub_ln35_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 594 [1/1] (0.00ns)   --->   "%shl_ln35_86 = shl i32 %shift_reg_31_load, i32 1" [fir.cpp:35]   --->   Operation 594 'shl' 'shl_ln35_86' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 595 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_43 = sub i32 %sub_ln35_42, i32 %shl_ln35_86" [fir.cpp:35]   --->   Operation 595 'sub' 'sub_ln35_43' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 596 [1/1] (0.00ns)   --->   "%shl_ln35_87 = shl i32 %shift_reg_30_load, i32 3" [fir.cpp:35]   --->   Operation 596 'shl' 'shl_ln35_87' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 597 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_44 = sub i32 0, i32 %shl_ln35_87" [fir.cpp:35]   --->   Operation 597 'sub' 'sub_ln35_44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 598 [1/1] (0.00ns)   --->   "%shl_ln35_88 = shl i32 %shift_reg_30_load, i32 1" [fir.cpp:35]   --->   Operation 598 'shl' 'shl_ln35_88' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 599 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_45 = sub i32 %sub_ln35_44, i32 %shl_ln35_88" [fir.cpp:35]   --->   Operation 599 'sub' 'sub_ln35_45' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_48)   --->   "%shl_ln35_91 = shl i32 %shift_reg_28_load, i32 3" [fir.cpp:35]   --->   Operation 600 'shl' 'shl_ln35_91' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 601 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln35_48 = sub i32 0, i32 %shl_ln35_91" [fir.cpp:35]   --->   Operation 601 'sub' 'sub_ln35_48' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 602 [1/1] (0.00ns)   --->   "%shl_ln35_92 = shl i32 %shift_reg_28_load, i32 1" [fir.cpp:35]   --->   Operation 602 'shl' 'shl_ln35_92' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 603 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_49 = sub i32 %sub_ln35_48, i32 %shl_ln35_92" [fir.cpp:35]   --->   Operation 603 'sub' 'sub_ln35_49' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 604 [1/1] (0.00ns)   --->   "%shl_ln35_93 = shl i32 %shift_reg_27_load, i32 3" [fir.cpp:35]   --->   Operation 604 'shl' 'shl_ln35_93' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 605 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_50 = sub i32 0, i32 %shl_ln35_93" [fir.cpp:35]   --->   Operation 605 'sub' 'sub_ln35_50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 606 [1/1] (0.00ns)   --->   "%shl_ln35_94 = shl i32 %shift_reg_27_load, i32 1" [fir.cpp:35]   --->   Operation 606 'shl' 'shl_ln35_94' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 607 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_51 = sub i32 %sub_ln35_50, i32 %shl_ln35_94" [fir.cpp:35]   --->   Operation 607 'sub' 'sub_ln35_51' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_54)   --->   "%shl_ln35_97 = shl i32 %shift_reg_25_load, i32 3" [fir.cpp:35]   --->   Operation 608 'shl' 'shl_ln35_97' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 609 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln35_54 = sub i32 0, i32 %shl_ln35_97" [fir.cpp:35]   --->   Operation 609 'sub' 'sub_ln35_54' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 610 [1/1] (0.00ns)   --->   "%shl_ln35_98 = shl i32 %shift_reg_25_load, i32 1" [fir.cpp:35]   --->   Operation 610 'shl' 'shl_ln35_98' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 611 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_55 = sub i32 %sub_ln35_54, i32 %shl_ln35_98" [fir.cpp:35]   --->   Operation 611 'sub' 'sub_ln35_55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 612 [1/1] (0.00ns)   --->   "%shl_ln35_107 = shl i32 %shift_reg_20_load, i32 3" [fir.cpp:35]   --->   Operation 612 'shl' 'shl_ln35_107' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 613 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_64 = sub i32 0, i32 %shl_ln35_107" [fir.cpp:35]   --->   Operation 613 'sub' 'sub_ln35_64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 614 [1/1] (0.00ns)   --->   "%shl_ln35_108 = shl i32 %shift_reg_20_load, i32 1" [fir.cpp:35]   --->   Operation 614 'shl' 'shl_ln35_108' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 615 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_65 = sub i32 %sub_ln35_64, i32 %shl_ln35_108" [fir.cpp:35]   --->   Operation 615 'sub' 'sub_ln35_65' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 616 [1/1] (0.00ns)   --->   "%shl_ln35_109 = shl i32 %shift_reg_19_load, i32 3" [fir.cpp:35]   --->   Operation 616 'shl' 'shl_ln35_109' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 617 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_66 = sub i32 0, i32 %shl_ln35_109" [fir.cpp:35]   --->   Operation 617 'sub' 'sub_ln35_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 618 [1/1] (0.00ns)   --->   "%shl_ln35_110 = shl i32 %shift_reg_19_load, i32 1" [fir.cpp:35]   --->   Operation 618 'shl' 'shl_ln35_110' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 619 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_67 = sub i32 %sub_ln35_66, i32 %shl_ln35_110" [fir.cpp:35]   --->   Operation 619 'sub' 'sub_ln35_67' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 620 [1/1] (0.00ns)   --->   "%shl_ln35_111 = shl i32 %shift_reg_18_load, i32 3" [fir.cpp:35]   --->   Operation 620 'shl' 'shl_ln35_111' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 621 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_68 = sub i32 0, i32 %shl_ln35_111" [fir.cpp:35]   --->   Operation 621 'sub' 'sub_ln35_68' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 622 [1/1] (0.00ns)   --->   "%shl_ln35_112 = shl i32 %shift_reg_18_load, i32 1" [fir.cpp:35]   --->   Operation 622 'shl' 'shl_ln35_112' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 623 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_69 = sub i32 %sub_ln35_68, i32 %shl_ln35_112" [fir.cpp:35]   --->   Operation 623 'sub' 'sub_ln35_69' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 624 [1/1] (0.00ns)   --->   "%shl_ln35_113 = shl i32 %shift_reg_17_load, i32 3" [fir.cpp:35]   --->   Operation 624 'shl' 'shl_ln35_113' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 625 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_70 = sub i32 0, i32 %shl_ln35_113" [fir.cpp:35]   --->   Operation 625 'sub' 'sub_ln35_70' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 626 [1/1] (0.00ns)   --->   "%shl_ln35_114 = shl i32 %shift_reg_17_load, i32 1" [fir.cpp:35]   --->   Operation 626 'shl' 'shl_ln35_114' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 627 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_71 = sub i32 %sub_ln35_70, i32 %shl_ln35_114" [fir.cpp:35]   --->   Operation 627 'sub' 'sub_ln35_71' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 628 [1/1] (0.00ns)   --->   "%shl_ln35_115 = shl i32 %shift_reg_16_load, i32 3" [fir.cpp:35]   --->   Operation 628 'shl' 'shl_ln35_115' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 629 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_72 = sub i32 0, i32 %shl_ln35_115" [fir.cpp:35]   --->   Operation 629 'sub' 'sub_ln35_72' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 630 [1/1] (0.00ns)   --->   "%shl_ln35_116 = shl i32 %shift_reg_16_load, i32 1" [fir.cpp:35]   --->   Operation 630 'shl' 'shl_ln35_116' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 631 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_73 = sub i32 %sub_ln35_72, i32 %shl_ln35_116" [fir.cpp:35]   --->   Operation 631 'sub' 'sub_ln35_73' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_76)   --->   "%shl_ln35_119 = shl i32 %shift_reg_14_load, i32 3" [fir.cpp:35]   --->   Operation 632 'shl' 'shl_ln35_119' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 633 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln35_76 = sub i32 0, i32 %shl_ln35_119" [fir.cpp:35]   --->   Operation 633 'sub' 'sub_ln35_76' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 634 [1/1] (0.00ns)   --->   "%shl_ln35_120 = shl i32 %shift_reg_14_load, i32 1" [fir.cpp:35]   --->   Operation 634 'shl' 'shl_ln35_120' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 635 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_77 = sub i32 %sub_ln35_76, i32 %shl_ln35_120" [fir.cpp:35]   --->   Operation 635 'sub' 'sub_ln35_77' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_80)   --->   "%shl_ln35_123 = shl i32 %shift_reg_12_load, i32 3" [fir.cpp:35]   --->   Operation 636 'shl' 'shl_ln35_123' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 637 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln35_80 = sub i32 0, i32 %shl_ln35_123" [fir.cpp:35]   --->   Operation 637 'sub' 'sub_ln35_80' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 638 [1/1] (0.00ns)   --->   "%shl_ln35_124 = shl i32 %shift_reg_12_load, i32 1" [fir.cpp:35]   --->   Operation 638 'shl' 'shl_ln35_124' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 639 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_81 = sub i32 %sub_ln35_80, i32 %shl_ln35_124" [fir.cpp:35]   --->   Operation 639 'sub' 'sub_ln35_81' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_84)   --->   "%shl_ln35_127 = shl i32 %shift_reg_10_load, i32 3" [fir.cpp:35]   --->   Operation 640 'shl' 'shl_ln35_127' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 641 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln35_84 = sub i32 0, i32 %shl_ln35_127" [fir.cpp:35]   --->   Operation 641 'sub' 'sub_ln35_84' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 642 [1/1] (0.00ns)   --->   "%shl_ln35_128 = shl i32 %shift_reg_10_load, i32 1" [fir.cpp:35]   --->   Operation 642 'shl' 'shl_ln35_128' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 643 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_85 = sub i32 %sub_ln35_84, i32 %shl_ln35_128" [fir.cpp:35]   --->   Operation 643 'sub' 'sub_ln35_85' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 644 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_107 = add i32 %sub_ln35_47, i32 %sub_ln35_49" [fir.cpp:35]   --->   Operation 644 'add' 'add_ln35_107' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 645 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_110 = add i32 %sub_ln35_53, i32 %sub_ln35_55" [fir.cpp:35]   --->   Operation 645 'add' 'add_ln35_110' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 646 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_112 = add i32 %sub_ln35_57, i32 %sub_ln35_59" [fir.cpp:35]   --->   Operation 646 'add' 'add_ln35_112' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 647 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_114 = add i32 %add_ln35_113, i32 %add_ln35_112" [fir.cpp:35]   --->   Operation 647 'add' 'add_ln35_114' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 648 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_120 = add i32 %sub_ln35_75, i32 %sub_ln35_77" [fir.cpp:35]   --->   Operation 648 'add' 'add_ln35_120' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 649 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_123 = add i32 %sub_ln35_79, i32 %sub_ln35_81" [fir.cpp:35]   --->   Operation 649 'add' 'add_ln35_123' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 650 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_124 = add i32 %sub_ln35_83, i32 %sub_ln35_85" [fir.cpp:35]   --->   Operation 650 'add' 'add_ln35_124' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 651 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_126 = add i32 %sub_ln35_87, i32 %sub_ln35_89" [fir.cpp:35]   --->   Operation 651 'add' 'add_ln35_126' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 652 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_128 = add i32 %mul_ln35_18, i32 %add_ln35_126" [fir.cpp:35]   --->   Operation 652 'add' 'add_ln35_128' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 4.37>
ST_18 : Operation 653 [1/1] (0.00ns)   --->   "%shift_reg_2_load = load i32 %shift_reg_2" [fir.cpp:29]   --->   Operation 653 'load' 'shift_reg_2_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 654 [1/1] (0.00ns)   --->   "%shift_reg_1_load = load i32 %shift_reg_1" [fir.cpp:29]   --->   Operation 654 'load' 'shift_reg_1_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 655 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_1_load, i32 %shift_reg_2" [fir.cpp:29]   --->   Operation 655 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 656 [1/1] (0.00ns)   --->   "%shift_reg_0_load = load i32 %shift_reg_0" [fir.cpp:29]   --->   Operation 656 'load' 'shift_reg_0_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 657 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_0_load, i32 %shift_reg_1" [fir.cpp:29]   --->   Operation 657 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 658 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_104 = add i32 %sub_ln35_41, i32 %mul_ln35_17" [fir.cpp:35]   --->   Operation 658 'add' 'add_ln35_104' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 659 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_105 = add i32 %add_ln35_104, i32 %mul_ln35_16" [fir.cpp:35]   --->   Operation 659 'add' 'add_ln35_105' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 660 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_106 = add i32 %sub_ln35_43, i32 %sub_ln35_45" [fir.cpp:35]   --->   Operation 660 'add' 'add_ln35_106' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 661 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_108 = add i32 %add_ln35_107, i32 %add_ln35_106" [fir.cpp:35]   --->   Operation 661 'add' 'add_ln35_108' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 662 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_111 = add i32 %add_ln35_110, i32 %sub_ln35_51" [fir.cpp:35]   --->   Operation 662 'add' 'add_ln35_111' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 663 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_115 = add i32 %add_ln35_114, i32 %add_ln35_111" [fir.cpp:35]   --->   Operation 663 'add' 'add_ln35_115' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 664 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_117 = add i32 %sub_ln35_67, i32 %sub_ln35_69" [fir.cpp:35]   --->   Operation 664 'add' 'add_ln35_117' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 665 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_118 = add i32 %add_ln35_117, i32 %sub_ln35_65" [fir.cpp:35]   --->   Operation 665 'add' 'add_ln35_118' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 666 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_119 = add i32 %sub_ln35_71, i32 %sub_ln35_73" [fir.cpp:35]   --->   Operation 666 'add' 'add_ln35_119' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 667 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_121 = add i32 %add_ln35_120, i32 %add_ln35_119" [fir.cpp:35]   --->   Operation 667 'add' 'add_ln35_121' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 668 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_125 = add i32 %add_ln35_124, i32 %add_ln35_123" [fir.cpp:35]   --->   Operation 668 'add' 'add_ln35_125' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 669 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_129 = add i32 %add_ln35_128, i32 %add_ln35_125" [fir.cpp:35]   --->   Operation 669 'add' 'add_ln35_129' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 670 [1/1] (2.55ns)   --->   "%add_ln37_3 = add i32 %shift_reg_1_load, i32 %shift_reg_0_load" [fir.cpp:37]   --->   Operation 670 'add' 'add_ln37_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.91>
ST_19 : Operation 671 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_109 = add i32 %add_ln35_108, i32 %add_ln35_105" [fir.cpp:35]   --->   Operation 671 'add' 'add_ln35_109' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 672 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_116 = add i32 %add_ln35_115, i32 %add_ln35_109" [fir.cpp:35]   --->   Operation 672 'add' 'add_ln35_116' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 673 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_122 = add i32 %add_ln35_121, i32 %add_ln35_118" [fir.cpp:35]   --->   Operation 673 'add' 'add_ln35_122' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 674 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_130 = add i32 %add_ln35_129, i32 %add_ln35_122" [fir.cpp:35]   --->   Operation 674 'add' 'add_ln35_130' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 675 [2/2] (6.91ns)   --->   "%mul_ln37 = mul i32 %add_ln37_3, i32 11" [fir.cpp:37]   --->   Operation 675 'mul' 'mul_ln37' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.91>
ST_20 : Operation 676 [1/1] (0.00ns)   --->   "%shift_reg_5_load = load i32 %shift_reg_5" [fir.cpp:29]   --->   Operation 676 'load' 'shift_reg_5_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 677 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_5_load, i32 %shift_reg_6" [fir.cpp:29]   --->   Operation 677 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 678 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_131 = add i32 %add_ln35_130, i32 %add_ln35_116" [fir.cpp:35]   --->   Operation 678 'add' 'add_ln35_131' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 679 [1/1] (0.00ns)   --->   "%shl_ln35_133 = shl i32 %shift_reg_5_load, i32 3" [fir.cpp:35]   --->   Operation 679 'shl' 'shl_ln35_133' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 680 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln35_90 = sub i32 %add_ln35_131, i32 %shl_ln35_133" [fir.cpp:35]   --->   Operation 680 'sub' 'sub_ln35_90' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 681 [1/2] (6.91ns)   --->   "%mul_ln37 = mul i32 %add_ln37_3, i32 11" [fir.cpp:37]   --->   Operation 681 'mul' 'mul_ln37' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.92>
ST_21 : Operation 682 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x" [fir.cpp:17]   --->   Operation 682 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 683 [1/1] (0.00ns)   --->   "%shift_reg_4_load = load i32 %shift_reg_4" [fir.cpp:29]   --->   Operation 683 'load' 'shift_reg_4_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 684 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_4_load, i32 %shift_reg_5" [fir.cpp:29]   --->   Operation 684 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 685 [1/1] (0.00ns)   --->   "%shift_reg_3_load = load i32 %shift_reg_3" [fir.cpp:29]   --->   Operation 685 'load' 'shift_reg_3_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 686 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_3_load, i32 %shift_reg_4" [fir.cpp:29]   --->   Operation 686 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 687 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %shift_reg_2_load, i32 %shift_reg_3" [fir.cpp:29]   --->   Operation 687 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 688 [1/1] (0.00ns)   --->   "%store_ln31 = store i32 %x_read, i32 %shift_reg_0" [fir.cpp:31]   --->   Operation 688 'store' 'store_ln31' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_103)   --->   "%shl_ln35_134 = shl i32 %shift_reg_4_load, i32 2" [fir.cpp:35]   --->   Operation 689 'shl' 'shl_ln35_134' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 690 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln35_103 = sub i32 0, i32 %shl_ln35_134" [fir.cpp:35]   --->   Operation 690 'sub' 'sub_ln35_103' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 691 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_137 = add i32 %sub_ln35_103, i32 %shift_reg_4_load" [fir.cpp:35]   --->   Operation 691 'add' 'add_ln35_137' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 692 [1/1] (0.00ns)   --->   "%shl_ln35_135 = shl i32 %shift_reg_3_load, i32 2" [fir.cpp:35]   --->   Operation 692 'shl' 'shl_ln35_135' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 693 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35_91 = sub i32 %shl_ln35_135, i32 %shift_reg_3_load" [fir.cpp:35]   --->   Operation 693 'sub' 'sub_ln35_91' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 694 [1/1] (0.00ns)   --->   "%shl_ln35_136 = shl i32 %shift_reg_2_load, i32 3" [fir.cpp:35]   --->   Operation 694 'shl' 'shl_ln35_136' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 695 [1/1] (0.00ns)   --->   "%shl_ln37 = shl i32 %x_read, i32 3" [fir.cpp:37]   --->   Operation 695 'shl' 'shl_ln37' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 696 [1/1] (0.00ns)   --->   "%shl_ln37_1 = shl i32 %x_read, i32 1" [fir.cpp:37]   --->   Operation 696 'shl' 'shl_ln37_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 697 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln37 = add i32 %add_ln35_137, i32 %sub_ln35_90" [fir.cpp:37]   --->   Operation 697 'add' 'add_ln37' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 698 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln37_1 = add i32 %sub_ln35_91, i32 %shl_ln35_136" [fir.cpp:37]   --->   Operation 698 'add' 'add_ln37_1' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 699 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_4 = add i32 %shl_ln37_1, i32 %shl_ln37" [fir.cpp:37]   --->   Operation 699 'add' 'add_ln37_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 700 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln37_5 = add i32 %add_ln37_4, i32 %mul_ln37" [fir.cpp:37]   --->   Operation 700 'add' 'add_ln37_5' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 4.37>
ST_22 : Operation 701 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0"   --->   Operation 701 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 702 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 702 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 703 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 703 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 704 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 704 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 705 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 705 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 706 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_2 = add i32 %add_ln37_1, i32 %add_ln37" [fir.cpp:37]   --->   Operation 706 'add' 'add_ln37_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 707 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%acc = add i32 %add_ln37_5, i32 %add_ln37_2" [fir.cpp:37]   --->   Operation 707 'add' 'acc' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 708 [1/1] (0.00ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y, i32 %acc" [fir.cpp:39]   --->   Operation 708 'write' 'write_ln39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 709 [1/1] (0.00ns)   --->   "%ret_ln40 = ret" [fir.cpp:40]   --->   Operation 709 'ret' 'ret_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.34ns
The critical path consists of the following:
	'load' operation ('shift_reg_137_load', fir.cpp:29) on static variable 'shift_reg_137' [161]  (0 ns)
	'add' operation ('add_ln35_7', fir.cpp:35) [398]  (4.34 ns)

 <State 2>: 6.86ns
The critical path consists of the following:
	'load' operation ('shift_reg_135_load', fir.cpp:29) on static variable 'shift_reg_135' [157]  (0 ns)
	'add' operation ('add_ln35_4', fir.cpp:35) [395]  (2.52 ns)
	'add' operation ('add_ln35_5', fir.cpp:35) [396]  (0 ns)
	'add' operation ('add_ln35_8', fir.cpp:35) [399]  (4.34 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'load' operation ('shift_reg_147_load', fir.cpp:29) on static variable 'shift_reg_147' [181]  (0 ns)
	'mul' operation ('mul_ln35', fir.cpp:35) [416]  (6.91 ns)

 <State 4>: 6.92ns
The critical path consists of the following:
	'load' operation ('shift_reg_150_load', fir.cpp:29) on static variable 'shift_reg_150' [188]  (0 ns)
	'sub' operation ('sub_ln35', fir.cpp:35) [420]  (2.55 ns)
	'add' operation ('add_ln35_25', fir.cpp:35) [427]  (4.37 ns)

 <State 5>: 6.91ns
The critical path consists of the following:
	'load' operation ('shift_reg_97_load', fir.cpp:29) on static variable 'shift_reg_97' [194]  (0 ns)
	'mul' operation ('mul_ln35_2', fir.cpp:35) [432]  (6.91 ns)

 <State 6>: 6.92ns
The critical path consists of the following:
	'shl' operation ('shl_ln35_15', fir.cpp:35) [454]  (0 ns)
	'sub' operation ('sub_ln35_12', fir.cpp:35) [455]  (2.55 ns)
	'sub' operation ('sub_ln35_13', fir.cpp:35) [457]  (0 ns)
	'add' operation ('add_ln35_33', fir.cpp:35) [471]  (4.37 ns)

 <State 7>: 6.92ns
The critical path consists of the following:
	'load' operation ('shift_reg_68_load', fir.cpp:29) on static variable 'shift_reg_68' [252]  (0 ns)
	'sub' operation ('sub_ln35_20', fir.cpp:35) [509]  (2.55 ns)
	'add' operation ('add_ln35_61', fir.cpp:35) [534]  (4.37 ns)

 <State 8>: 6.91ns
The critical path consists of the following:
	'load' operation ('shift_reg_81_load', fir.cpp:29) on static variable 'shift_reg_81' [226]  (0 ns)
	'mul' operation ('mul_ln35_5', fir.cpp:35) [487]  (6.91 ns)

 <State 9>: 6.92ns
The critical path consists of the following:
	'shl' operation ('shl_ln35_22', fir.cpp:35) [481]  (0 ns)
	'sub' operation ('sub_ln35_99', fir.cpp:35) [482]  (2.55 ns)
	'add' operation ('add_ln35_133', fir.cpp:35) [483]  (0 ns)
	'add' operation ('add_ln35_43', fir.cpp:35) [516]  (4.37 ns)

 <State 10>: 6.92ns
The critical path consists of the following:
	'shl' operation ('shl_ln35_26', fir.cpp:35) [490]  (0 ns)
	'add' operation ('add_ln35_45', fir.cpp:35) [518]  (2.55 ns)
	'add' operation ('add_ln35_46', fir.cpp:35) [519]  (0 ns)
	'add' operation ('add_ln35_50', fir.cpp:35) [523]  (4.37 ns)

 <State 11>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln35_9', fir.cpp:35) [541]  (6.91 ns)

 <State 12>: 6.92ns
The critical path consists of the following:
	'shl' operation ('shl_ln35_55', fir.cpp:35) [563]  (0 ns)
	'sub' operation ('sub_ln35_32', fir.cpp:35) [564]  (2.55 ns)
	'sub' operation ('sub_ln35_33', fir.cpp:35) [566]  (0 ns)
	'add' operation ('add_ln35_71', fir.cpp:35) [580]  (4.37 ns)

 <State 13>: 6.92ns
The critical path consists of the following:
	'load' operation ('shift_reg_36_load', fir.cpp:29) on static variable 'shift_reg_36' [316]  (0 ns)
	'sub' operation ('sub_ln35_40', fir.cpp:35) [618]  (2.55 ns)
	'add' operation ('add_ln35_99', fir.cpp:35) [643]  (4.37 ns)

 <State 14>: 6.92ns
The critical path consists of the following:
	'shl' operation ('shl_ln35_62', fir.cpp:35) [590]  (0 ns)
	'sub' operation ('sub_ln35_101', fir.cpp:35) [591]  (2.55 ns)
	'add' operation ('add_ln35_135', fir.cpp:35) [592]  (0 ns)
	'add' operation ('add_ln35_81', fir.cpp:35) [625]  (4.37 ns)

 <State 15>: 6.92ns
The critical path consists of the following:
	'shl' operation ('shl_ln35_66', fir.cpp:35) [599]  (0 ns)
	'add' operation ('add_ln35_83', fir.cpp:35) [627]  (2.55 ns)
	'add' operation ('add_ln35_84', fir.cpp:35) [628]  (0 ns)
	'add' operation ('add_ln35_88', fir.cpp:35) [632]  (4.37 ns)

 <State 16>: 6.92ns
The critical path consists of the following:
	'load' operation ('shift_reg_21_load', fir.cpp:29) on static variable 'shift_reg_21' [346]  (0 ns)
	'shl' operation ('shl_ln35_105', fir.cpp:35) [692]  (0 ns)
	'sub' operation ('sub_ln35_62', fir.cpp:35) [693]  (2.55 ns)
	'sub' operation ('sub_ln35_63', fir.cpp:35) [695]  (0 ns)
	'add' operation ('add_ln35_113', fir.cpp:35) [757]  (4.37 ns)

 <State 17>: 6.92ns
The critical path consists of the following:
	'load' operation ('shift_reg_28_load', fir.cpp:29) on static variable 'shift_reg_28' [332]  (0 ns)
	'shl' operation ('shl_ln35_91', fir.cpp:35) [664]  (0 ns)
	'sub' operation ('sub_ln35_48', fir.cpp:35) [665]  (2.55 ns)
	'sub' operation ('sub_ln35_49', fir.cpp:35) [667]  (0 ns)
	'add' operation ('add_ln35_107', fir.cpp:35) [751]  (4.37 ns)

 <State 18>: 4.37ns
The critical path consists of the following:
	'add' operation ('add_ln35_104', fir.cpp:35) [748]  (0 ns)
	'add' operation ('add_ln35_105', fir.cpp:35) [749]  (4.37 ns)

 <State 19>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln37', fir.cpp:37) [791]  (6.91 ns)

 <State 20>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln37', fir.cpp:37) [791]  (6.91 ns)

 <State 21>: 6.92ns
The critical path consists of the following:
	'load' operation ('shift_reg_4_load', fir.cpp:29) on static variable 'shift_reg_4' [380]  (0 ns)
	'shl' operation ('shl_ln35_134', fir.cpp:35) [779]  (0 ns)
	'sub' operation ('sub_ln35_103', fir.cpp:35) [780]  (2.55 ns)
	'add' operation ('add_ln35_137', fir.cpp:35) [781]  (0 ns)
	'add' operation ('add_ln37', fir.cpp:37) [787]  (4.37 ns)

 <State 22>: 4.37ns
The critical path consists of the following:
	'add' operation ('add_ln37_2', fir.cpp:37) [789]  (0 ns)
	'add' operation ('acc', fir.cpp:37) [794]  (4.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
