#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Aug 22 10:04:08 2022
# Process ID: 22108
# Current directory: C:/projects/BIT-MIPS/bitmips_experiments/MyCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18568 C:\projects\BIT-MIPS\bitmips_experiments\MyCPU\MyCPU.xpr
# Log file: C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/vivado.log
# Journal file: C:/projects/BIT-MIPS/bitmips_experiments/MyCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 899.980 ; gain = 223.934
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2458] undeclared symbol rd_addr, assumed default net type wire [C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/cpu_top.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
"xelab -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_top_behav xil_defaultlib.cpu_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bcc853950c1c4c8b97099274f7c7a5bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_top_behav xil_defaultlib.cpu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_top_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim/xsim.dir/cpu_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim/xsim.dir/cpu_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 22 12:25:46 2022. For additional details about this file, please refer to the WebTalk help file at C:/vivado/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 22 12:25:46 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 949.355 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_top_behav -key {Behavioral:sim_1:Functional:cpu_top} -tclbatch {cpu_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:/mipstest/dmem_init.txt referenced on C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/dmem.v at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:/mipstest/imem_init.txt referenced on C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/imem.v at line 36 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 971.852 ; gain = 22.496
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 994.223 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 22 12:31:45 2022...
