// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __predict_ensemble_eOU_H__
#define __predict_ensemble_eOU_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct predict_ensemble_eOU_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 195;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(predict_ensemble_eOU_ram) {
        ram[0] = "0b00111111010000110001111011100010";
        ram[1] = "0b00111111001100000011000100010110";
        ram[2] = "0b00111110110000010100100001110111";
        ram[3] = "0b00111111001010001001111011001011";
        ram[4] = "0b10111000110110100001101010010011";
        ram[5] = "0b00111110101001101011000111100110";
        ram[6] = "0b00111001000010010101110100001011";
        ram[7] = "0b00111101010100110010010100001011";
        ram[8] = "0b00111000011000100111111000001111";
        ram[9] = "0b00111101110110001001100010110011";
        ram[10] = "0b10110111100111110110001000110000";
        ram[11] = "0b10111000011110111010100010000010";
        ram[12] = "0b00111111011110000111011001111101";
        ram[13] = "0b00111110011010101000100000100111";
        ram[14] = "0b00111110000001001010010101011001";
        ram[15] = "0b00111101011001000111110111000011";
        ram[16] = "0b00111000000001100011011110111101";
        ram[17] = "0b10000000000000000000000000000000";
        ram[18] = "0b00110111001110001000110010100100";
        ram[19] = "0b10110110101001111100010110101100";
        ram[20] = "0b00110110000001100011011110111101";
        ram[21] = "0b00111000000001100011011110111101";
        ram[22] = "0b00111111011011100101000000001101";
        ram[23] = "0b00111101000001100011111000001000";
        ram[24] = "0b10110111111000100111111000001111";
        ram[25] = "0b00110111010110100001101010010011";
        ram[26] = "0b00111111011101110111111110111111";
        ram[27] = "0b00111101100001000111111101010110";
        ram[28] = "0b10110111011010101110000110001011";
        ram[29] = "0b00110111011010101110000110001011";
        ram[30] = "0b00111110001001011010010010101101";
        ram[31] = "0b00111110101000000011100101101001";
        ram[32] = "0b00111111010101110111111011100101";
        ram[33] = "0b10110111011010101110000110001011";
        ram[34] = "0b00111110111110011110010101111110";
        ram[35] = "0b00111111011000000000000000000000";
        ram[36] = "0b00111111000001101001000000010101";
        ram[37] = "0b00111110010100101111001010110110";
        ram[38] = "0b10110110110010010101001110011100";
        ram[39] = "0b00111111001000000111110001110100";
        ram[40] = "0b10110110110010010101001110011100";
        ram[41] = "0b00111110111110110100101100001110";
        ram[42] = "0b10110111100001100011011110111101";
        ram[43] = "0b00110110110010010101001110011100";
        ram[44] = "0b10110110000001100011011110111101";
        ram[45] = "0b00111111011100111101101100011010";
        ram[46] = "0b00111111011101000001100100111011";
        ram[47] = "0b10110110010010010101001110011100";
        ram[48] = "0b00110110100001100011011110111101";
        ram[49] = "0b00111111011100011010101101111110";
        ram[50] = "0b00111111000101110100110100100111";
        ram[51] = "0b00111110011111111000100111000110";
        ram[52] = "0b00110111010110100001101010010011";
        ram[53] = "0b00111110001100010001011001100110";
        ram[54] = "0b00110110110010010101001110011100";
        ram[55] = "0b10110111011010101110000110001011";
        ram[56] = "0b00110101100001100011011110111101";
        ram[57] = "0b00110110101001111100010110101100";
        ram[58] = "0b00111111001100000001110001110001";
        ram[59] = "0b00110110101001111100010110101100";
        ram[60] = "0b00111101100010111111001100111000";
        ram[61] = "0b00111111000110100001011101001100";
        ram[62] = "0b00111111010010010110100010000011";
        ram[63] = "0b10110110111010101110000110001011";
        ram[64] = "0b00111101111000000000100101110000";
        ram[65] = "0b00111111000100100100000100011100";
        ram[66] = "0b10110110000001100011011110111101";
        ram[67] = "0b00110110100001100011011110111101";
        ram[68] = "0b00111110111111111001010110110011";
        ram[69] = "0b10110110000001100011011110111101";
        ram[70] = "0b00111101010100010111001111111011";
        ram[71] = "0b00111110110110110101111010110111";
        ram[72] = "0b00111111000101111110111011100101";
        ram[73] = "0b10000000000000000000000000000000";
        ram[74] = "0b00000000000000000000000000000000";
        ram[75] = "0b00110110010010010101001110011100";
        ram[76] = "0b00111111011000001100011000111111";
        ram[77] = "0b10000000000000000000000000000000";
        ram[78] = "0b10110101100001100011011110111101";
        ram[79] = "0b00110101100001100011011110111101";
        ram[80] = "0b00000000000000000000000000000000";
        ram[81] = "0b00111101011001100000100000000111";
        ram[82] = "0b00110110010010010101001110011100";
        ram[83] = "0b00110110000001100011011110111101";
        ram[84] = "0b00111111011010110110001000110000";
        ram[85] = "0b00111101111101110010111001101010";
        ram[86] = "0b00111110110101010100000010101011";
        ram[87] = "0b00110110000001100011011110111101";
        ram[88] = "0b00111111011010110101100010011111";
        ram[89] = "0b00110110100001100011011110111101";
        ram[90] = "0b00111110111111101111101000011110";
        ram[91] = "0b00111110000101010010100110111011";
        ram[92] = "0b10110110000001100011011110111101";
        ram[93] = "0b00110101100001100011011110111101";
        ram[94] = "0b10000000000000000000000000000000";
        ram[95] = "0b00111110111001011000111001000011";
        ram[96] = "0b00111110010111001000100111110100";
        ram[97] = "0b10110110000001100011011110111101";
        ram[98] = "0b00111110110001110010110100111100";
        ram[99] = "0b10110101100001100011011110111101";
        ram[100] = "0b00111110101010010110001100110101";
        ram[101] = "0b00111111001100000000000000000000";
        ram[102] = "0b10110101100001100011011110111101";
        ram[103] = "0b00111110011011000001111010111101";
        ram[104] = "0b00111101110111110000011011110111";
        ram[105] = "0b10000000000000000000000000000000";
        ram[106] = "0b00000000000000000000000000000000";
        ram[107] = "0b00110110010010010101001110011100";
        ram[108] = "0b00000000000000000000000000000000";
        ram[109] = "0b00110101100001100011011110111101";
        ram[110] = "0b00111110010001010100101011000011";
        ram[111] = "0b10110110000001100011011110111101";
        ram[112] = "0b00111110011010111100110011110011";
        ram[113] = "0b00111110111101101100111011011101";
        ram[114] = "0b00111111000111010000111011101101";
        ram[115] = "0b10000000000000000000000000000000";
        ram[116] = "0b10110101100001100011011110111101";
        ram[117] = "0b00111111011011110111101111100001";
        ram[118] = "0b10110101100001100011011110111101";
        ram[119] = "0b00111110001111101110010001011100";
        ram[120] = "0b10110101100001100011011110111101";
        ram[121] = "0b00111110110000100000100011000000";
        ram[122] = "0b00111110110111000011111100111110";
        ram[123] = "0b00110101100001100011011110111101";
        ram[124] = "0b00111111001001000011110101010111";
        ram[125] = "0b00111110100011110101110101111001";
        ram[126] = "0b00111110101100000010011100001111";
        ram[127] = "0b00000000000000000000000000000000";
        ram[128] = "0b00110101100001100011011110111101";
        ram[129] = "0b00111110011100010111111011111110";
        ram[130] = "0b00111110111100100111111001110100";
        ram[131] = "0b00111110100000110010001100110110";
        ram[132] = "0b00111111010110010001001110000011";
        ram[133] = "0b00000000000000000000000000000000";
        ram[134] = "0b10110101100001100011011110111101";
        ram[135] = "0b00000000000000000000000000000000";
        ram[136] = "0b00111110111000101101101010011000";
        ram[137] = "0b00111110010001110111101011110110";
        ram[138] = "0b00111110100101001010001111000110";
        ram[139] = "0b00111111011001010000101000110101";
        ram[140] = "0b00000000000000000000000000000000";
        ram[141] = "0b10000000000000000000000000000000";
        ram[142] = "0b10000000000000000000000000000000";
        ram[143] = "0b00110101100001100011011110111101";
        ram[144] = "0b10000000000000000000000000000000";
        ram[145] = "0b00110101100001100011011110111101";
        ram[146] = "0b00110101100001100011011110111101";
        ram[147] = "0b00111111001111111010011100110011";
        ram[148] = "0b00000000000000000000000000000000";
        ram[149] = "0b00111111001011101011110011111001";
        ram[150] = "0b10000000000000000000000000000000";
        ram[151] = "0b00111110101111000010000101011100";
        ram[152] = "0b00111111010010011100101001011100";
        ram[153] = "0b00000000000000000000000000000000";
        ram[154] = "0b00111110111011010010001011001001";
        ram[155] = "0b00111111010001111000110101100001";
        ram[156] = "0b10000000000000000000000000000000";
        ram[157] = "0b10000000000000000000000000000000";
        ram[158] = "0b00111110110001001000011011001111";
        ram[159] = "0b00111110100011001101001001110000";
        ram[160] = "0b00000000000000000000000000000000";
        ram[161] = "0b00000000000000000000000000000000";
        ram[162] = "0b00111111000011101101011000010011";
        ram[163] = "0b00000000000000000000000000000000";
        ram[164] = "0b00000000000000000000000000000000";
        ram[165] = "0b10000000000000000000000000000000";
        for (unsigned i = 166; i < 195 ; i = i + 1) {
            ram[i] = "0b00000000000000000000000000000000";
        }


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(predict_ensemble_eOU) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 195;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


predict_ensemble_eOU_ram* meminst;


SC_CTOR(predict_ensemble_eOU) {
meminst = new predict_ensemble_eOU_ram("predict_ensemble_eOU_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~predict_ensemble_eOU() {
    delete meminst;
}


};//endmodule
#endif
