# Clock Divider
This VHDL code contains a clock divider that generates clock signals slower than the input clock signal. The output signals are obtained by dividing down the clock input signal. 