/**
 * Copyright (c) 2021 Wavious LLC.
 *
 * SPDX-License-Identifier: Apache-2.0
 */
/****************************************************************************
** Tool used: cfg_table_creator.py
** Generated by: developer
** Date: 05/14/21 14:53:23
** Code version: 1.0
** Input file used: DDR_TABLES.xlsx
*****************************************************************************
****************************************************************************/

#ifndef _WDDR_TABLE_VALS_H_
#define _WDDR_TABLE_VALS_H_

#define ZQCAL_POINTER(voh) cal.common.common.zqcal.code[voh]
#define ZQCAL_VOH_0P5_POINTER ZQCAL_POINTER(ZQCAL_VOH_0P5)
#define ZQCAL_VOH_0P6_POINTER ZQCAL_POINTER(ZQCAL_VOH_0P6)


#define WDDR_TABLE_CFG__WDDR__COMMON(name) {                                                                           \
    .common.pmon.init_wait = 16,                                                                                       \
    .common.pmon.refclk_count = 256,                                                                                   \
    .common.pmon.target = 18,                                                                                          \
}

#define WDDR_TABLE_CAL__WDDR__COMMON(name) {                                                                           \
    .channel[0].dq[0].rx.sa.dq[0][0].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[0].rx.sa.dq[0][1].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[0].rx.sa.dq[0][2].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[0].rx.sa.dq[0][3].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[0].rx.sa.dq[0][4].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[0].rx.sa.dq[0][5].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[0].rx.sa.dq[0][6].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[0].rx.sa.dq[0][7].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[0].rx.sa.dq[0][8].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[0].rx.sa.dq[1][0].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[0].rx.sa.dq[1][1].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[0].rx.sa.dq[1][2].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[0].rx.sa.dq[1][3].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[0].rx.sa.dq[1][4].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[0].rx.sa.dq[1][5].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[0].rx.sa.dq[1][6].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[0].rx.sa.dq[1][7].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[0].rx.sa.dq[1][8].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[1].rx.sa.dq[0][0].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[1].rx.sa.dq[0][1].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[1].rx.sa.dq[0][2].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[1].rx.sa.dq[0][3].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[1].rx.sa.dq[0][4].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[1].rx.sa.dq[0][5].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[1].rx.sa.dq[0][6].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[1].rx.sa.dq[0][7].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[1].rx.sa.dq[0][8].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[1].rx.sa.dq[1][0].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[1].rx.sa.dq[1][1].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[1].rx.sa.dq[1][2].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[1].rx.sa.dq[1][3].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[1].rx.sa.dq[1][4].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[1].rx.sa.dq[1][5].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[1].rx.sa.dq[1][6].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[1].rx.sa.dq[1][7].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[1].rx.sa.dq[1][8].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[0].rx.sa.dq[0][0].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[0].rx.sa.dq[0][1].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[0].rx.sa.dq[0][2].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[0].rx.sa.dq[0][3].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[0].rx.sa.dq[0][4].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[0].rx.sa.dq[0][5].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[0].rx.sa.dq[0][6].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[0].rx.sa.dq[0][7].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[0].rx.sa.dq[0][8].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[0].rx.sa.dq[1][0].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[0].rx.sa.dq[1][1].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[0].rx.sa.dq[1][2].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[0].rx.sa.dq[1][3].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[0].rx.sa.dq[1][4].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[0].rx.sa.dq[1][5].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[0].rx.sa.dq[1][6].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[0].rx.sa.dq[1][7].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[0].rx.sa.dq[1][8].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[1].rx.sa.dq[0][0].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[1].rx.sa.dq[0][1].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[1].rx.sa.dq[0][2].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[1].rx.sa.dq[0][3].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[1].rx.sa.dq[0][4].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[1].rx.sa.dq[0][5].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[1].rx.sa.dq[0][6].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[1].rx.sa.dq[0][7].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[1].rx.sa.dq[0][8].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[1].rx.sa.dq[1][0].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[1].rx.sa.dq[1][1].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[1].rx.sa.dq[1][2].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[1].rx.sa.dq[1][3].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[1].rx.sa.dq[1][4].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[1].rx.sa.dq[1][5].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[1].rx.sa.dq[1][6].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[1].rx.sa.dq[1][7].code[SA_0_INDEX] = 0,                                                             \
    .channel[1].dq[1].rx.sa.dq[1][8].code[SA_0_INDEX] = 0,                                                             \
    .channel[0].dq[0].rx.sa.dq[0][0].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[0].rx.sa.dq[0][1].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[0].rx.sa.dq[0][2].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[0].rx.sa.dq[0][3].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[0].rx.sa.dq[0][4].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[0].rx.sa.dq[0][5].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[0].rx.sa.dq[0][6].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[0].rx.sa.dq[0][7].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[0].rx.sa.dq[0][8].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[0].rx.sa.dq[1][0].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[0].rx.sa.dq[1][1].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[0].rx.sa.dq[1][2].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[0].rx.sa.dq[1][3].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[0].rx.sa.dq[1][4].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[0].rx.sa.dq[1][5].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[0].rx.sa.dq[1][6].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[0].rx.sa.dq[1][7].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[0].rx.sa.dq[1][8].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[1].rx.sa.dq[0][0].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[1].rx.sa.dq[0][1].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[1].rx.sa.dq[0][2].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[1].rx.sa.dq[0][3].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[1].rx.sa.dq[0][4].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[1].rx.sa.dq[0][5].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[1].rx.sa.dq[0][6].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[1].rx.sa.dq[0][7].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[1].rx.sa.dq[0][8].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[1].rx.sa.dq[1][0].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[1].rx.sa.dq[1][1].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[1].rx.sa.dq[1][2].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[1].rx.sa.dq[1][3].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[1].rx.sa.dq[1][4].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[1].rx.sa.dq[1][5].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[1].rx.sa.dq[1][6].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[1].rx.sa.dq[1][7].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[1].rx.sa.dq[1][8].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[0].rx.sa.dq[0][0].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[0].rx.sa.dq[0][1].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[0].rx.sa.dq[0][2].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[0].rx.sa.dq[0][3].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[0].rx.sa.dq[0][4].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[0].rx.sa.dq[0][5].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[0].rx.sa.dq[0][6].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[0].rx.sa.dq[0][7].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[0].rx.sa.dq[0][8].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[0].rx.sa.dq[1][0].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[0].rx.sa.dq[1][1].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[0].rx.sa.dq[1][2].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[0].rx.sa.dq[1][3].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[0].rx.sa.dq[1][4].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[0].rx.sa.dq[1][5].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[0].rx.sa.dq[1][6].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[0].rx.sa.dq[1][7].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[0].rx.sa.dq[1][8].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[1].rx.sa.dq[0][0].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[1].rx.sa.dq[0][1].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[1].rx.sa.dq[0][2].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[1].rx.sa.dq[0][3].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[1].rx.sa.dq[0][4].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[1].rx.sa.dq[0][5].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[1].rx.sa.dq[0][6].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[1].rx.sa.dq[0][7].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[1].rx.sa.dq[0][8].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[1].rx.sa.dq[1][0].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[1].rx.sa.dq[1][1].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[1].rx.sa.dq[1][2].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[1].rx.sa.dq[1][3].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[1].rx.sa.dq[1][4].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[1].rx.sa.dq[1][5].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[1].rx.sa.dq[1][6].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[1].rx.sa.dq[1][7].code[SA_180_INDEX] = 0,                                                           \
    .channel[1].dq[1].rx.sa.dq[1][8].code[SA_180_INDEX] = 0,                                                           \
    .channel[0].dq[0].rx.rank[0].dqs.receiver.cal_code[REC_P_SIDE][REC_T_SIDE] = 0x7,                                  \
    .channel[0].dq[0].rx.rank[1].dqs.receiver.cal_code[REC_P_SIDE][REC_T_SIDE] = 0x7,                                  \
    .channel[0].dq[1].rx.rank[0].dqs.receiver.cal_code[REC_P_SIDE][REC_T_SIDE] = 0x7,                                  \
    .channel[0].dq[1].rx.rank[1].dqs.receiver.cal_code[REC_P_SIDE][REC_T_SIDE] = 0x7,                                  \
    .channel[1].dq[0].rx.rank[0].dqs.receiver.cal_code[REC_P_SIDE][REC_T_SIDE] = 0x7,                                  \
    .channel[1].dq[0].rx.rank[1].dqs.receiver.cal_code[REC_P_SIDE][REC_T_SIDE] = 0x7,                                  \
    .channel[1].dq[1].rx.rank[0].dqs.receiver.cal_code[REC_P_SIDE][REC_T_SIDE] = 0x7,                                  \
    .channel[1].dq[1].rx.rank[1].dqs.receiver.cal_code[REC_P_SIDE][REC_T_SIDE] = 0x7,                                  \
    .channel[0].dq[0].rx.rank[0].dqs.receiver.cal_code[REC_P_SIDE][REC_C_SIDE] = 0x7,                                  \
    .channel[0].dq[0].rx.rank[1].dqs.receiver.cal_code[REC_P_SIDE][REC_C_SIDE] = 0x7,                                  \
    .channel[0].dq[1].rx.rank[0].dqs.receiver.cal_code[REC_P_SIDE][REC_C_SIDE] = 0x7,                                  \
    .channel[0].dq[1].rx.rank[1].dqs.receiver.cal_code[REC_P_SIDE][REC_C_SIDE] = 0x7,                                  \
    .channel[1].dq[0].rx.rank[0].dqs.receiver.cal_code[REC_P_SIDE][REC_C_SIDE] = 0x7,                                  \
    .channel[1].dq[0].rx.rank[1].dqs.receiver.cal_code[REC_P_SIDE][REC_C_SIDE] = 0x7,                                  \
    .channel[1].dq[1].rx.rank[0].dqs.receiver.cal_code[REC_P_SIDE][REC_C_SIDE] = 0x7,                                  \
    .channel[1].dq[1].rx.rank[1].dqs.receiver.cal_code[REC_P_SIDE][REC_C_SIDE] = 0x7,                                  \
    .channel[0].dq[0].rx.rank[0].dqs.receiver.cal_code[REC_N_SIDE][REC_T_SIDE] = 0x7,                                  \
    .channel[0].dq[0].rx.rank[1].dqs.receiver.cal_code[REC_N_SIDE][REC_T_SIDE] = 0x7,                                  \
    .channel[0].dq[1].rx.rank[0].dqs.receiver.cal_code[REC_N_SIDE][REC_T_SIDE] = 0x7,                                  \
    .channel[0].dq[1].rx.rank[1].dqs.receiver.cal_code[REC_N_SIDE][REC_T_SIDE] = 0x7,                                  \
    .channel[1].dq[0].rx.rank[0].dqs.receiver.cal_code[REC_N_SIDE][REC_T_SIDE] = 0x7,                                  \
    .channel[1].dq[0].rx.rank[1].dqs.receiver.cal_code[REC_N_SIDE][REC_T_SIDE] = 0x7,                                  \
    .channel[1].dq[1].rx.rank[0].dqs.receiver.cal_code[REC_N_SIDE][REC_T_SIDE] = 0x7,                                  \
    .channel[1].dq[1].rx.rank[1].dqs.receiver.cal_code[REC_N_SIDE][REC_T_SIDE] = 0x7,                                  \
    .channel[0].dq[0].rx.rank[0].dqs.receiver.cal_code[REC_N_SIDE][REC_C_SIDE] = 0x7,                                  \
    .channel[0].dq[0].rx.rank[1].dqs.receiver.cal_code[REC_N_SIDE][REC_C_SIDE] = 0x7,                                  \
    .channel[0].dq[1].rx.rank[0].dqs.receiver.cal_code[REC_N_SIDE][REC_C_SIDE] = 0x7,                                  \
    .channel[0].dq[1].rx.rank[1].dqs.receiver.cal_code[REC_N_SIDE][REC_C_SIDE] = 0x7,                                  \
    .channel[1].dq[0].rx.rank[0].dqs.receiver.cal_code[REC_N_SIDE][REC_C_SIDE] = 0x7,                                  \
    .channel[1].dq[0].rx.rank[1].dqs.receiver.cal_code[REC_N_SIDE][REC_C_SIDE] = 0x7,                                  \
    .channel[1].dq[1].rx.rank[0].dqs.receiver.cal_code[REC_N_SIDE][REC_C_SIDE] = 0x7,                                  \
    .channel[1].dq[1].rx.rank[1].dqs.receiver.cal_code[REC_N_SIDE][REC_C_SIDE] = 0x7,                                  \
    .common.zqcal.code[ZQCAL_VOH_0P5][ZQCAL_P_CAL] = 0,                                                                \
    .common.zqcal.code[ZQCAL_VOH_0P5][ZQCAL_N_CAL] = 1,                                                                \
    .common.zqcal.code[ZQCAL_VOH_0P6][ZQCAL_P_CAL] = 0,                                                                \
    .common.zqcal.code[ZQCAL_VOH_0P6][ZQCAL_N_CAL] = 1,                                                                \
}

#define WDDR_TABLE_CFG__WDDR__FREQID_0(name) {                                                                         \
    .pll.vco_cfg[0].fll_range = 2,                                                                                     \
    .pll.vco_cfg[1].fll_range = 2,                                                                                     \
    .pll.vco_cfg[0].fll_refclk_count = 63,                                                                             \
    .pll.vco_cfg[1].fll_refclk_count = 63,                                                                             \
    .pll.vco_cfg[0].fll_vco_count_target = 704,                                                                        \
    .pll.vco_cfg[1].fll_vco_count_target = 704,                                                                        \
    .pll.vco_cfg[0].int_comp = 22,                                                                                     \
    .pll.vco_cfg[1].int_comp = 22,                                                                                     \
    .pll.vco_cfg[0].prop_gain = 1,                                                                                     \
    .pll.vco_cfg[1].prop_gain = 1,                                                                                     \
    .pll.vco_cfg[0].lock_count_threshold = 2,                                                                          \
    .pll.vco_cfg[1].lock_count_threshold = 2,                                                                          \
    .pll.vco_cfg[0].post_div = 1,                                                                                      \
    .pll.vco_cfg[1].post_div = 1,                                                                                      \
    .channel[0].ca.rx.rank[0].ck.sdr_lpde.gear = 0,                                                                    \
    .channel[0].ca.rx.rank[1].ck.sdr_lpde.gear = 0,                                                                    \
    .channel[1].ca.rx.rank[0].ck.sdr_lpde.gear = 0,                                                                    \
    .channel[1].ca.rx.rank[1].ck.sdr_lpde.gear = 0,                                                                    \
    .channel[0].ca.rx.rank_cmn.cmn.gearbox.data_mode = DGB_2TO1_HF,                                                    \
    .channel[1].ca.rx.rank_cmn.cmn.gearbox.data_mode = DGB_2TO1_HF,                                                    \
    .channel[0].ca.rx.rank_cmn.cmn.gearbox.fifo_mode = FGB_2TO2,                                                       \
    .channel[1].ca.rx.rank_cmn.cmn.gearbox.fifo_mode = FGB_2TO2,                                                       \
    .channel[0].ca.rx.rank_cmn.cmn.gearbox.wck_mode = 0x1,                                                             \
    .channel[1].ca.rx.rank_cmn.cmn.gearbox.wck_mode = 0x1,                                                             \
    .channel[0].ca.tx.rank[0].ck.pi.ddr.gear = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.ddr.gear = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.ddr.gear = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.ddr.gear = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.qdr.gear = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.qdr.gear = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.qdr.gear = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.qdr.gear = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.odr.gear = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.odr.gear = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.odr.gear = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.odr.gear = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.rt.gear = 0x0,                                                                     \
    .channel[0].ca.tx.rank[1].ck.pi.rt.gear = 0x0,                                                                     \
    .channel[1].ca.tx.rank[0].ck.pi.rt.gear = 0x0,                                                                     \
    .channel[1].ca.tx.rank[1].ck.pi.rt.gear = 0x0,                                                                     \
    .channel[0].ca.tx.rank[0].ck.pi.sdr.gear = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.sdr.gear = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.sdr.gear = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.sdr.gear = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.dfi.gear = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.dfi.gear = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.dfi.gear = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.dfi.gear = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.ddr.gear = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.ddr.gear = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.ddr.gear = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.ddr.gear = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.qdr.gear = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.qdr.gear = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.qdr.gear = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.qdr.gear = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.odr.gear = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.odr.gear = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.odr.gear = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.odr.gear = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.rt.gear = 0x0,                                                                     \
    .channel[0].ca.tx.rank[1].ca.pi.rt.gear = 0x0,                                                                     \
    .channel[1].ca.tx.rank[0].ca.pi.rt.gear = 0x0,                                                                     \
    .channel[1].ca.tx.rank[1].ca.pi.rt.gear = 0x0,                                                                     \
    .channel[0].ca.tx.rank[0].ck.pi.ddr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.ddr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.ddr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.ddr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.qdr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.qdr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.qdr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.qdr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.odr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.odr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.odr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.odr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.rt.xcpl = 0x0,                                                                     \
    .channel[0].ca.tx.rank[1].ck.pi.rt.xcpl = 0x0,                                                                     \
    .channel[1].ca.tx.rank[0].ck.pi.rt.xcpl = 0x0,                                                                     \
    .channel[1].ca.tx.rank[1].ck.pi.rt.xcpl = 0x0,                                                                     \
    .channel[0].ca.tx.rank[0].ck.pi.sdr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.sdr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.sdr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.sdr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.dfi.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.dfi.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.dfi.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.dfi.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.ddr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.ddr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.ddr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.ddr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.qdr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.qdr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.qdr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.qdr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.odr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.odr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.odr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.odr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.rt.xcpl = 0x0,                                                                     \
    .channel[0].ca.tx.rank[1].ca.pi.rt.xcpl = 0x0,                                                                     \
    .channel[1].ca.tx.rank[0].ca.pi.rt.xcpl = 0x0,                                                                     \
    .channel[1].ca.tx.rank[1].ca.pi.rt.xcpl = 0x0,                                                                     \
    .channel[0].ca.tx.rank[0].cmn.lpde.gear = 0x0,                                                                     \
    .channel[0].ca.tx.rank[1].cmn.lpde.gear = 0x0,                                                                     \
    .channel[1].ca.tx.rank[0].cmn.lpde.gear = 0x0,                                                                     \
    .channel[1].ca.tx.rank[1].cmn.lpde.gear = 0x0,                                                                     \
    .channel[0].ca.tx.rank_cmn.ca.driver.tx_impd = DRIVER_IMPEDANCE_240,                                               \
    .channel[1].ca.tx.rank_cmn.ca.driver.tx_impd = DRIVER_IMPEDANCE_240,                                               \
    .channel[0].ca.tx.rank_cmn.ca.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                               \
    .channel[1].ca.tx.rank_cmn.ca.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                               \
    .channel[0].ca.tx.rank_cmn.ca.driver.override.sel = 0x0,                                                           \
    .channel[1].ca.tx.rank_cmn.ca.driver.override.sel = 0x0,                                                           \
    .channel[0].ca.tx.rank_cmn.ca.driver.override.val_t = 0x0,                                                         \
    .channel[1].ca.tx.rank_cmn.ca.driver.override.val_t = 0x0,                                                         \
    .channel[0].ca.tx.rank_cmn.ca.driver.override.val_c = 0x0,                                                         \
    .channel[1].ca.tx.rank_cmn.ca.driver.override.val_c = 0x0,                                                         \
    .channel[0].ca.tx.rank_cmn.ck.driver.tx_impd = DRIVER_IMPEDANCE_240,                                               \
    .channel[1].ca.tx.rank_cmn.ck.driver.tx_impd = DRIVER_IMPEDANCE_240,                                               \
    .channel[0].ca.tx.rank_cmn.ck.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                               \
    .channel[1].ca.tx.rank_cmn.ck.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                               \
    .channel[0].ca.tx.rank_cmn.ck.driver.override.sel = 0x0,                                                           \
    .channel[1].ca.tx.rank_cmn.ck.driver.override.sel = 0x0,                                                           \
    .channel[0].ca.tx.rank_cmn.ck.driver.override.val_t = 0x0,                                                         \
    .channel[1].ca.tx.rank_cmn.ck.driver.override.val_t = 0x0,                                                         \
    .channel[0].ca.tx.rank_cmn.ck.driver.override.val_c = 0x0,                                                         \
    .channel[1].ca.tx.rank_cmn.ck.driver.override.val_c = 0x0,                                                         \
    .channel[0].ca.tx.rank_cmn.ck.gearbox.write_mode = WGB_1TO1,                                                       \
    .channel[1].ca.tx.rank_cmn.ck.gearbox.write_mode = WGB_1TO1,                                                       \
    .channel[0].ca.tx.rank_cmn.ck.gearbox.data_mode = DGB_4TO1_HF,                                                     \
    .channel[1].ca.tx.rank_cmn.ck.gearbox.data_mode = DGB_4TO1_HF,                                                     \
    .channel[0].ca.tx.rank_cmn.cmn.pipeline.egress_ana_mode = DDR_ANA_EGRESS_QDR_2TO1,                                 \
    .channel[1].ca.tx.rank_cmn.cmn.pipeline.egress_ana_mode = DDR_ANA_EGRESS_QDR_2TO1,                                 \
    .channel[0].ca.tx.rank_cmn.cmn.pipeline.egress_dig_mode = DDR_DIG_EGRESS_DDR_2TO1,                                 \
    .channel[1].ca.tx.rank_cmn.cmn.pipeline.egress_dig_mode = DDR_DIG_EGRESS_DDR_2TO1,                                 \
    .channel[0].ca.tx.rank[0].ck.driver.mode = DRIVER_MODE_DIFF,                                                       \
    .channel[0].ca.tx.rank[1].ck.driver.mode = DRIVER_MODE_DIFF,                                                       \
    .channel[1].ca.tx.rank[0].ck.driver.mode = DRIVER_MODE_DIFF,                                                       \
    .channel[1].ca.tx.rank[1].ck.driver.mode = DRIVER_MODE_DIFF,                                                       \
    .channel[0].dq[0].rx.rank[0].dqs.receiver.mode = REC_MODE_DIFF,                                                    \
    .channel[0].dq[0].rx.rank[1].dqs.receiver.mode = REC_MODE_DIFF,                                                    \
    .channel[0].dq[1].rx.rank[0].dqs.receiver.mode = REC_MODE_DIFF,                                                    \
    .channel[0].dq[1].rx.rank[1].dqs.receiver.mode = REC_MODE_DIFF,                                                    \
    .channel[1].dq[0].rx.rank[0].dqs.receiver.mode = REC_MODE_DIFF,                                                    \
    .channel[1].dq[0].rx.rank[1].dqs.receiver.mode = REC_MODE_DIFF,                                                    \
    .channel[1].dq[1].rx.rank[0].dqs.receiver.mode = REC_MODE_DIFF,                                                    \
    .channel[1].dq[1].rx.rank[1].dqs.receiver.mode = REC_MODE_DIFF,                                                    \
    .channel[0].dq[0].rx.rank[0].dqs.receiver.path_state = 0x0,                                                        \
    .channel[0].dq[0].rx.rank[1].dqs.receiver.path_state = 0x0,                                                        \
    .channel[0].dq[1].rx.rank[0].dqs.receiver.path_state = 0x0,                                                        \
    .channel[0].dq[1].rx.rank[1].dqs.receiver.path_state = 0x0,                                                        \
    .channel[1].dq[0].rx.rank[0].dqs.receiver.path_state = 0x0,                                                        \
    .channel[1].dq[0].rx.rank[1].dqs.receiver.path_state = 0x0,                                                        \
    .channel[1].dq[1].rx.rank[0].dqs.receiver.path_state = 0x0,                                                        \
    .channel[1].dq[1].rx.rank[1].dqs.receiver.path_state = 0x0,                                                        \
    .channel[0].dq[0].rx.rank[0].dqs.receiver.feedback_resistor = 0x2,                                                 \
    .channel[0].dq[0].rx.rank[1].dqs.receiver.feedback_resistor = 0x2,                                                 \
    .channel[0].dq[1].rx.rank[0].dqs.receiver.feedback_resistor = 0x2,                                                 \
    .channel[0].dq[1].rx.rank[1].dqs.receiver.feedback_resistor = 0x2,                                                 \
    .channel[1].dq[0].rx.rank[0].dqs.receiver.feedback_resistor = 0x2,                                                 \
    .channel[1].dq[0].rx.rank[1].dqs.receiver.feedback_resistor = 0x2,                                                 \
    .channel[1].dq[1].rx.rank[0].dqs.receiver.feedback_resistor = 0x2,                                                 \
    .channel[1].dq[1].rx.rank[1].dqs.receiver.feedback_resistor = 0x2,                                                 \
    .channel[0].dq[0].rx.rank[0].dqs.pi.gear = 0x0,                                                                    \
    .channel[0].dq[0].rx.rank[1].dqs.pi.gear = 0x0,                                                                    \
    .channel[0].dq[1].rx.rank[0].dqs.pi.gear = 0x0,                                                                    \
    .channel[0].dq[1].rx.rank[1].dqs.pi.gear = 0x0,                                                                    \
    .channel[1].dq[0].rx.rank[0].dqs.pi.gear = 0x0,                                                                    \
    .channel[1].dq[0].rx.rank[1].dqs.pi.gear = 0x0,                                                                    \
    .channel[1].dq[1].rx.rank[0].dqs.pi.gear = 0x0,                                                                    \
    .channel[1].dq[1].rx.rank[1].dqs.pi.gear = 0x0,                                                                    \
    .channel[0].dq[0].rx.rank[0].dqs.pi.xcpl = 0x0,                                                                    \
    .channel[0].dq[0].rx.rank[1].dqs.pi.xcpl = 0x0,                                                                    \
    .channel[0].dq[1].rx.rank[0].dqs.pi.xcpl = 0x0,                                                                    \
    .channel[0].dq[1].rx.rank[1].dqs.pi.xcpl = 0x0,                                                                    \
    .channel[1].dq[0].rx.rank[0].dqs.pi.xcpl = 0x0,                                                                    \
    .channel[1].dq[0].rx.rank[1].dqs.pi.xcpl = 0x0,                                                                    \
    .channel[1].dq[1].rx.rank[0].dqs.pi.xcpl = 0x0,                                                                    \
    .channel[1].dq[1].rx.rank[1].dqs.pi.xcpl = 0x0,                                                                    \
    .channel[0].dq[0].rx.rank[0].dqs.sdr_lpde.gear = 0,                                                                \
    .channel[0].dq[0].rx.rank[1].dqs.sdr_lpde.gear = 0,                                                                \
    .channel[0].dq[1].rx.rank[0].dqs.sdr_lpde.gear = 0,                                                                \
    .channel[0].dq[1].rx.rank[1].dqs.sdr_lpde.gear = 0,                                                                \
    .channel[1].dq[0].rx.rank[0].dqs.sdr_lpde.gear = 0,                                                                \
    .channel[1].dq[0].rx.rank[1].dqs.sdr_lpde.gear = 0,                                                                \
    .channel[1].dq[1].rx.rank[0].dqs.sdr_lpde.gear = 0,                                                                \
    .channel[1].dq[1].rx.rank[1].dqs.sdr_lpde.gear = 0,                                                                \
    .channel[0].dq[0].rx.rank_cmn.cmn.gearbox.data_mode = DGB_4TO1_HF,                                                 \
    .channel[0].dq[1].rx.rank_cmn.cmn.gearbox.data_mode = DGB_4TO1_HF,                                                 \
    .channel[1].dq[0].rx.rank_cmn.cmn.gearbox.data_mode = DGB_4TO1_HF,                                                 \
    .channel[1].dq[1].rx.rank_cmn.cmn.gearbox.data_mode = DGB_4TO1_HF,                                                 \
    .channel[0].dq[0].rx.rank_cmn.cmn.gearbox.fifo_mode = FGB_4TO4,                                                    \
    .channel[0].dq[1].rx.rank_cmn.cmn.gearbox.fifo_mode = FGB_4TO4,                                                    \
    .channel[1].dq[0].rx.rank_cmn.cmn.gearbox.fifo_mode = FGB_4TO4,                                                    \
    .channel[1].dq[1].rx.rank_cmn.cmn.gearbox.fifo_mode = FGB_4TO4,                                                    \
    .channel[0].dq[0].rx.rank_cmn.cmn.gearbox.wck_mode = 0x0,                                                          \
    .channel[0].dq[1].rx.rank_cmn.cmn.gearbox.wck_mode = 0x0,                                                          \
    .channel[1].dq[0].rx.rank_cmn.cmn.gearbox.wck_mode = 0x0,                                                          \
    .channel[1].dq[1].rx.rank_cmn.cmn.gearbox.wck_mode = 0x0,                                                          \
    .channel[0].dq[0].rx.rank_cmn.cmn.gearbox.pre_filter_sel = 0,                                                      \
    .channel[0].dq[1].rx.rank_cmn.cmn.gearbox.pre_filter_sel = 0,                                                      \
    .channel[1].dq[0].rx.rank_cmn.cmn.gearbox.pre_filter_sel = 0,                                                      \
    .channel[1].dq[1].rx.rank_cmn.cmn.gearbox.pre_filter_sel = 0,                                                      \
    .channel[0].dq[0].tx.rank[0].cmn.lpde.gear = 0x0,                                                                  \
    .channel[0].dq[0].tx.rank[1].cmn.lpde.gear = 0x0,                                                                  \
    .channel[0].dq[1].tx.rank[0].cmn.lpde.gear = 0x0,                                                                  \
    .channel[0].dq[1].tx.rank[1].cmn.lpde.gear = 0x0,                                                                  \
    .channel[1].dq[0].tx.rank[0].cmn.lpde.gear = 0x0,                                                                  \
    .channel[1].dq[0].tx.rank[1].cmn.lpde.gear = 0x0,                                                                  \
    .channel[1].dq[1].tx.rank[0].cmn.lpde.gear = 0x0,                                                                  \
    .channel[1].dq[1].tx.rank[1].cmn.lpde.gear = 0x0,                                                                  \
    .channel[0].dq[0].tx.rank[0].dqs.pi.ddr.gear = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.ddr.gear = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.ddr.gear = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.ddr.gear = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.ddr.gear = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.ddr.gear = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.ddr.gear = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.ddr.gear = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.qdr.gear = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.qdr.gear = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.qdr.gear = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.qdr.gear = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.qdr.gear = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.qdr.gear = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.qdr.gear = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.qdr.gear = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.odr.gear = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.odr.gear = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.odr.gear = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.odr.gear = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.odr.gear = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.odr.gear = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.odr.gear = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.odr.gear = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.rt.gear = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dqs.pi.rt.gear = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dqs.pi.rt.gear = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dqs.pi.rt.gear = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dqs.pi.rt.gear = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dqs.pi.rt.gear = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dqs.pi.rt.gear = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dqs.pi.rt.gear = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dqs.pi.sdr.gear = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.sdr.gear = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.sdr.gear = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.sdr.gear = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.sdr.gear = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.sdr.gear = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.sdr.gear = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.sdr.gear = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.dfi.gear = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.dfi.gear = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.dfi.gear = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.dfi.gear = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.dfi.gear = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.dfi.gear = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.dfi.gear = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.dfi.gear = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dq.pi.ddr.gear = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.ddr.gear = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.ddr.gear = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.ddr.gear = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.ddr.gear = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.ddr.gear = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.ddr.gear = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.ddr.gear = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.qdr.gear = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.qdr.gear = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.qdr.gear = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.qdr.gear = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.qdr.gear = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.qdr.gear = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.qdr.gear = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.qdr.gear = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.odr.gear = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.odr.gear = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.odr.gear = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.odr.gear = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.odr.gear = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.odr.gear = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.odr.gear = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.odr.gear = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.rt.gear = 0x0,                                                                  \
    .channel[0].dq[0].tx.rank[1].dq.pi.rt.gear = 0x0,                                                                  \
    .channel[0].dq[1].tx.rank[0].dq.pi.rt.gear = 0x0,                                                                  \
    .channel[0].dq[1].tx.rank[1].dq.pi.rt.gear = 0x0,                                                                  \
    .channel[1].dq[0].tx.rank[0].dq.pi.rt.gear = 0x0,                                                                  \
    .channel[1].dq[0].tx.rank[1].dq.pi.rt.gear = 0x0,                                                                  \
    .channel[1].dq[1].tx.rank[0].dq.pi.rt.gear = 0x0,                                                                  \
    .channel[1].dq[1].tx.rank[1].dq.pi.rt.gear = 0x0,                                                                  \
    .channel[0].dq[0].tx.rank[0].dqs.pi.ddr.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.ddr.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.ddr.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.ddr.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.ddr.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.ddr.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.ddr.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.ddr.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.qdr.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.qdr.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.qdr.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.qdr.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.qdr.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.qdr.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.qdr.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.qdr.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.odr.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.odr.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.odr.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.odr.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.odr.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.odr.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.odr.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.odr.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.rt.xcpl = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dqs.pi.rt.xcpl = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dqs.pi.rt.xcpl = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dqs.pi.rt.xcpl = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dqs.pi.rt.xcpl = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dqs.pi.rt.xcpl = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dqs.pi.rt.xcpl = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dqs.pi.rt.xcpl = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dqs.pi.sdr.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.sdr.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.sdr.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.sdr.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.sdr.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.sdr.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.sdr.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.sdr.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.dfi.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.dfi.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.dfi.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.dfi.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.dfi.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.dfi.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.dfi.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.dfi.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dq.pi.ddr.xcpl = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.ddr.xcpl = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.ddr.xcpl = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.ddr.xcpl = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.ddr.xcpl = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.ddr.xcpl = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.ddr.xcpl = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.ddr.xcpl = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.qdr.xcpl = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.qdr.xcpl = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.qdr.xcpl = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.qdr.xcpl = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.qdr.xcpl = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.qdr.xcpl = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.qdr.xcpl = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.qdr.xcpl = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.odr.xcpl = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.odr.xcpl = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.odr.xcpl = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.odr.xcpl = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.odr.xcpl = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.odr.xcpl = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.odr.xcpl = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.odr.xcpl = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.rt.xcpl = 0x0,                                                                  \
    .channel[0].dq[0].tx.rank[1].dq.pi.rt.xcpl = 0x0,                                                                  \
    .channel[0].dq[1].tx.rank[0].dq.pi.rt.xcpl = 0x0,                                                                  \
    .channel[0].dq[1].tx.rank[1].dq.pi.rt.xcpl = 0x0,                                                                  \
    .channel[1].dq[0].tx.rank[0].dq.pi.rt.xcpl = 0x0,                                                                  \
    .channel[1].dq[0].tx.rank[1].dq.pi.rt.xcpl = 0x0,                                                                  \
    .channel[1].dq[1].tx.rank[0].dq.pi.rt.xcpl = 0x0,                                                                  \
    .channel[1].dq[1].tx.rank[1].dq.pi.rt.xcpl = 0x0,                                                                  \
    .channel[0].dq[0].tx.rank_cmn.dq.driver.tx_impd = DRIVER_IMPEDANCE_240,                                            \
    .channel[0].dq[1].tx.rank_cmn.dq.driver.tx_impd = DRIVER_IMPEDANCE_240,                                            \
    .channel[1].dq[0].tx.rank_cmn.dq.driver.tx_impd = DRIVER_IMPEDANCE_240,                                            \
    .channel[1].dq[1].tx.rank_cmn.dq.driver.tx_impd = DRIVER_IMPEDANCE_240,                                            \
    .channel[0].dq[0].tx.rank_cmn.dq.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                            \
    .channel[0].dq[1].tx.rank_cmn.dq.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                            \
    .channel[1].dq[0].tx.rank_cmn.dq.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                            \
    .channel[1].dq[1].tx.rank_cmn.dq.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                            \
    .channel[0].dq[0].tx.rank_cmn.dq.driver.override.sel = DRIVER_IMPEDANCE_HIZ,                                       \
    .channel[0].dq[1].tx.rank_cmn.dq.driver.override.sel = DRIVER_IMPEDANCE_HIZ,                                       \
    .channel[1].dq[0].tx.rank_cmn.dq.driver.override.sel = DRIVER_IMPEDANCE_HIZ,                                       \
    .channel[1].dq[1].tx.rank_cmn.dq.driver.override.sel = DRIVER_IMPEDANCE_HIZ,                                       \
    .channel[0].dq[0].tx.rank_cmn.dq.driver.override.val_t = 0x0,                                                      \
    .channel[0].dq[1].tx.rank_cmn.dq.driver.override.val_t = 0x0,                                                      \
    .channel[1].dq[0].tx.rank_cmn.dq.driver.override.val_t = 0x0,                                                      \
    .channel[1].dq[1].tx.rank_cmn.dq.driver.override.val_t = 0x0,                                                      \
    .channel[0].dq[0].tx.rank_cmn.dqs.driver.tx_impd = DRIVER_IMPEDANCE_240,                                           \
    .channel[0].dq[1].tx.rank_cmn.dqs.driver.tx_impd = DRIVER_IMPEDANCE_240,                                           \
    .channel[1].dq[0].tx.rank_cmn.dqs.driver.tx_impd = DRIVER_IMPEDANCE_240,                                           \
    .channel[1].dq[1].tx.rank_cmn.dqs.driver.tx_impd = DRIVER_IMPEDANCE_240,                                           \
    .channel[0].dq[0].tx.rank_cmn.dqs.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                           \
    .channel[0].dq[1].tx.rank_cmn.dqs.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                           \
    .channel[1].dq[0].tx.rank_cmn.dqs.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                           \
    .channel[1].dq[1].tx.rank_cmn.dqs.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                           \
    .channel[0].dq[0].tx.rank_cmn.dqs.driver.override.sel = DRIVER_IMPEDANCE_240,                                      \
    .channel[0].dq[1].tx.rank_cmn.dqs.driver.override.sel = DRIVER_IMPEDANCE_240,                                      \
    .channel[1].dq[0].tx.rank_cmn.dqs.driver.override.sel = DRIVER_IMPEDANCE_240,                                      \
    .channel[1].dq[1].tx.rank_cmn.dqs.driver.override.sel = DRIVER_IMPEDANCE_240,                                      \
    .channel[0].dq[0].tx.rank_cmn.dqs.driver.override.val_t = 0x0,                                                     \
    .channel[0].dq[1].tx.rank_cmn.dqs.driver.override.val_t = 0x0,                                                     \
    .channel[1].dq[0].tx.rank_cmn.dqs.driver.override.val_t = 0x0,                                                     \
    .channel[1].dq[1].tx.rank_cmn.dqs.driver.override.val_t = 0x0,                                                     \
    .channel[0].dq[0].tx.rank_cmn.dqs.driver.override.val_c = 0x1,                                                     \
    .channel[0].dq[1].tx.rank_cmn.dqs.driver.override.val_c = 0x1,                                                     \
    .channel[1].dq[0].tx.rank_cmn.dqs.driver.override.val_c = 0x1,                                                     \
    .channel[1].dq[1].tx.rank_cmn.dqs.driver.override.val_c = 0x1,                                                     \
    .channel[0].dq[0].tx.rank_cmn.dqs.gearbox.write_mode = WGB_1TO1,                                                   \
    .channel[0].dq[1].tx.rank_cmn.dqs.gearbox.write_mode = WGB_1TO1,                                                   \
    .channel[1].dq[0].tx.rank_cmn.dqs.gearbox.write_mode = WGB_1TO1,                                                   \
    .channel[1].dq[1].tx.rank_cmn.dqs.gearbox.write_mode = WGB_1TO1,                                                   \
    .channel[0].dq[0].tx.rank_cmn.dqs.gearbox.data_mode = DGB_4TO1_HF,                                                 \
    .channel[0].dq[1].tx.rank_cmn.dqs.gearbox.data_mode = DGB_4TO1_HF,                                                 \
    .channel[1].dq[0].tx.rank_cmn.dqs.gearbox.data_mode = DGB_4TO1_HF,                                                 \
    .channel[1].dq[1].tx.rank_cmn.dqs.gearbox.data_mode = DGB_4TO1_HF,                                                 \
    .channel[0].dq[0].tx.rank_cmn.dqs.gearbox.ck2wck_ratio = 0x0,                                                      \
    .channel[0].dq[1].tx.rank_cmn.dqs.gearbox.ck2wck_ratio = 0x0,                                                      \
    .channel[1].dq[0].tx.rank_cmn.dqs.gearbox.ck2wck_ratio = 0x0,                                                      \
    .channel[1].dq[1].tx.rank_cmn.dqs.gearbox.ck2wck_ratio = 0x0,                                                      \
    .channel[0].dq[0].tx.rank_cmn.cmn.pipeline.egress_ana_mode = DDR_ANA_EGRESS_QDR_2TO1,                              \
    .channel[0].dq[1].tx.rank_cmn.cmn.pipeline.egress_ana_mode = DDR_ANA_EGRESS_QDR_2TO1,                              \
    .channel[1].dq[0].tx.rank_cmn.cmn.pipeline.egress_ana_mode = DDR_ANA_EGRESS_QDR_2TO1,                              \
    .channel[1].dq[1].tx.rank_cmn.cmn.pipeline.egress_ana_mode = DDR_ANA_EGRESS_QDR_2TO1,                              \
    .channel[0].dq[0].tx.rank_cmn.cmn.pipeline.egress_dig_mode = DDR_DIG_EGRESS_DDR_2TO1,                              \
    .channel[0].dq[1].tx.rank_cmn.cmn.pipeline.egress_dig_mode = DDR_DIG_EGRESS_DDR_2TO1,                              \
    .channel[1].dq[0].tx.rank_cmn.cmn.pipeline.egress_dig_mode = DDR_DIG_EGRESS_DDR_2TO1,                              \
    .channel[1].dq[1].tx.rank_cmn.cmn.pipeline.egress_dig_mode = DDR_DIG_EGRESS_DDR_2TO1,                              \
    .channel[0].dq[0].tx.rank[0].dqs.driver.mode = DRIVER_MODE_DIFF,                                                   \
    .channel[0].dq[0].tx.rank[1].dqs.driver.mode = DRIVER_MODE_DIFF,                                                   \
    .channel[0].dq[1].tx.rank[0].dqs.driver.mode = DRIVER_MODE_DIFF,                                                   \
    .channel[0].dq[1].tx.rank[1].dqs.driver.mode = DRIVER_MODE_DIFF,                                                   \
    .channel[1].dq[0].tx.rank[0].dqs.driver.mode = DRIVER_MODE_DIFF,                                                   \
    .channel[1].dq[0].tx.rank[1].dqs.driver.mode = DRIVER_MODE_DIFF,                                                   \
    .channel[1].dq[1].tx.rank[0].dqs.driver.mode = DRIVER_MODE_DIFF,                                                   \
    .channel[1].dq[1].tx.rank[1].dqs.driver.mode = DRIVER_MODE_DIFF,                                                   \
    .common.vref.power_mode = 0,                                                                                       \
    .dfi.ckctrl.pipe_en = DFI_PIPE_DISABLE,                                                                            \
    .dfi.ckctrl.post_gb_fc_dly = 0x2,                                                                                  \
    .dfi.ckctrl.gb_mode = DFIWGB_4TO4,                                                                                 \
    .dfi.wckctrl.pipe_en = DFI_PIPE_DISABLE,                                                                           \
    .dfi.wckctrl.post_gb_fc_dly = 0x2,                                                                                 \
    .dfi.wckctrl.gb_mode = DFIWGB_4TO4,                                                                                \
    .dfi.wctrl.pipe_en = DFI_PIPE_DISABLE,                                                                             \
    .dfi.wctrl.post_gb_fc_dly = 0x2,                                                                                   \
    .dfi.wctrl.gb_mode = DFIWGB_4TO4,                                                                                  \
    .dfi.wenctrl.pipe_en = DFI_PIPE_DISABLE,                                                                           \
    .dfi.wenctrl.post_gb_fc_dly = 0x2,                                                                                 \
    .dfi.wenctrl.gb_mode = DFIWGB_4TO4,                                                                                \
    .dfi.wrcctrl.pipe_en = DFI_PIPE_DISABLE,                                                                           \
    .dfi.wrcctrl.post_gb_fc_dly = 0x0,                                                                                 \
    .dfi.wrcctrl.gb_mode = DFIWGB_4TO4,                                                                                \
    .dfi.wrc.pipe_en = DFI_PIPE_DISABLE,                                                                               \
    .dfi.wrc.post_gb_fc_dly = 0x0,                                                                                     \
    .dfi.wrc.gb_mode = DFIWGB_4TO4,                                                                                    \
    .dfi.wrd.pipe_en = DFI_PIPE_DISABLE,                                                                               \
    .dfi.wrd.post_gb_fc_dly = 0x0,                                                                                     \
    .dfi.wrd.gb_mode = DFIWGB_4TO4,                                                                                    \
    .dfi.rctrl.pipe_en = DFI_PIPE_DISABLE,                                                                             \
    .dfi.rctrl.post_gb_fc_dly = 0x2,                                                                                   \
    .dfi.rctrl.gb_mode = DFIWGB_4TO4,                                                                                  \
    .dfi.rdd.gb_mode = DFIRGB_4TO4,                                                                                    \
    .dfi.clken_pext.dq_wrclk = 0xF,                                                                                    \
    .dfi.clken_pext.dqs_wrclk = 0xF,                                                                                   \
    .dfi.clken_pext.ca_clk = 0x6,                                                                                      \
    .dfi.clken_pext.ck_clk = 0x6,                                                                                      \
    .dfi.clken_pext.rd_clk = 0xF,                                                                                      \
    .dfi.paden_pext.wrd.fields.cs = 0x0,                                                                               \
    .dfi.paden_pext.wrd.fields.en = 0x4,                                                                               \
    .dfi.paden_pext.wrd.fields.oe = 0x5,                                                                               \
    .dfi.paden_pext.wck.fields.cs = 0x0,                                                                               \
    .dfi.paden_pext.wck.fields.oe = 0x5,                                                                               \
    .dfi.paden_pext.rd.fields.rcs = 0x0,                                                                               \
    .dfi.paden_pext.rd.fields.ie = 0x1,                                                                                \
    .dfi.paden_pext.rd.fields.re = 0x2,                                                                                \
    .dfi.paden_pext.rd.fields.ren = 0x0,                                                                               \
    .dfi.ovr_traffic.sel_dq_wr = 0x0,                                                                                  \
    .dfi.ovr_traffic.sel_dqs = 0x0,                                                                                    \
    .dfi.ovr_traffic.sel_ca = 0x1,                                                                                     \
    .dfi.ovr_traffic.sel_ck = 0x0,                                                                                     \
    .dfi.ovr_traffic.val_dq_wr = 0x0,                                                                                  \
    .dfi.ovr_traffic.val_dqs = 0x0,                                                                                    \
    .dfi.ovr_traffic.val_ca = 0x1,                                                                                     \
    .dfi.ovr_traffic.val_ck = 0x0,                                                                                     \
    .dfi.ovr_traffic.sel_dq_rd = 0x0,                                                                                  \
    .dfi.ovr_traffic.val_dq_rd = 0x0,                                                                                  \
    .dram.mr1 = 0x4,                                                                                                   \
    .dram.mr2 = 0x9,                                                                                                   \
    .dram.mr11 = 0x0,                                                                                                  \
    .dram.txsr = 83,                                                                                                   \
    .dram.phy_wr_lat = 1,                                                                                              \
    .dram.phy_wr_en = 5,                                                                                               \
    .dram.phy_rd_en = 7,                                                                                               \
    .dram.ratio = WDDR_FREQ_RATIO_1TO2,                                                                                \
    .dram.t_vref_ca_long = 106,                                                                                        \
    .dram.t_sh_train = 1,                                                                                              \
}

#define WDDR_TABLE_CFG__WDDR__FREQID_1(name) {                                                                         \
    .pll.vco_cfg[0].fll_range = 2,                                                                                     \
    .pll.vco_cfg[1].fll_range = 2,                                                                                     \
    .pll.vco_cfg[0].fll_refclk_count = 63,                                                                             \
    .pll.vco_cfg[1].fll_refclk_count = 63,                                                                             \
    .pll.vco_cfg[0].fll_vco_count_target = 672,                                                                        \
    .pll.vco_cfg[1].fll_vco_count_target = 672,                                                                        \
    .pll.vco_cfg[0].int_comp = 21,                                                                                     \
    .pll.vco_cfg[1].int_comp = 21,                                                                                     \
    .pll.vco_cfg[0].prop_gain = 1,                                                                                     \
    .pll.vco_cfg[1].prop_gain = 1,                                                                                     \
    .pll.vco_cfg[0].lock_count_threshold = 2,                                                                          \
    .pll.vco_cfg[1].lock_count_threshold = 2,                                                                          \
    .pll.vco_cfg[0].post_div = 0,                                                                                      \
    .pll.vco_cfg[1].post_div = 0,                                                                                      \
    .channel[0].ca.rx.rank[0].ck.sdr_lpde.gear = 0x1,                                                                  \
    .channel[0].ca.rx.rank[1].ck.sdr_lpde.gear = 0x1,                                                                  \
    .channel[1].ca.rx.rank[0].ck.sdr_lpde.gear = 0x1,                                                                  \
    .channel[1].ca.rx.rank[1].ck.sdr_lpde.gear = 0x1,                                                                  \
    .channel[0].ca.rx.rank_cmn.cmn.gearbox.data_mode = DGB_2TO1_HF,                                                    \
    .channel[1].ca.rx.rank_cmn.cmn.gearbox.data_mode = DGB_2TO1_HF,                                                    \
    .channel[0].ca.rx.rank_cmn.cmn.gearbox.fifo_mode = FGB_2TO2,                                                       \
    .channel[1].ca.rx.rank_cmn.cmn.gearbox.fifo_mode = FGB_2TO2,                                                       \
    .channel[0].ca.rx.rank_cmn.cmn.gearbox.wck_mode = 0x1,                                                             \
    .channel[1].ca.rx.rank_cmn.cmn.gearbox.wck_mode = 0x1,                                                             \
    .channel[0].ca.tx.rank[0].ck.pi.ddr.gear = 0x1,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.ddr.gear = 0x1,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.ddr.gear = 0x1,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.ddr.gear = 0x1,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.qdr.gear = 0x1,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.qdr.gear = 0x1,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.qdr.gear = 0x1,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.qdr.gear = 0x1,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.odr.gear = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.odr.gear = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.odr.gear = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.odr.gear = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.rt.gear = 0x1,                                                                     \
    .channel[0].ca.tx.rank[1].ck.pi.rt.gear = 0x1,                                                                     \
    .channel[1].ca.tx.rank[0].ck.pi.rt.gear = 0x1,                                                                     \
    .channel[1].ca.tx.rank[1].ck.pi.rt.gear = 0x1,                                                                     \
    .channel[0].ca.tx.rank[0].ck.pi.sdr.gear = 0x1,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.sdr.gear = 0x1,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.sdr.gear = 0x1,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.sdr.gear = 0x1,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.dfi.gear = 0x1,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.dfi.gear = 0x1,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.dfi.gear = 0x1,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.dfi.gear = 0x1,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.ddr.gear = 0x1,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.ddr.gear = 0x1,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.ddr.gear = 0x1,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.ddr.gear = 0x1,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.qdr.gear = 0x1,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.qdr.gear = 0x1,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.qdr.gear = 0x1,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.qdr.gear = 0x1,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.odr.gear = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.odr.gear = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.odr.gear = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.odr.gear = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.rt.gear = 0x1,                                                                     \
    .channel[0].ca.tx.rank[1].ca.pi.rt.gear = 0x1,                                                                     \
    .channel[1].ca.tx.rank[0].ca.pi.rt.gear = 0x1,                                                                     \
    .channel[1].ca.tx.rank[1].ca.pi.rt.gear = 0x1,                                                                     \
    .channel[0].ca.tx.rank[0].ck.pi.ddr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.ddr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.ddr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.ddr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.qdr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.qdr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.qdr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.qdr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.odr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.odr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.odr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.odr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.rt.xcpl = 0x0,                                                                     \
    .channel[0].ca.tx.rank[1].ck.pi.rt.xcpl = 0x0,                                                                     \
    .channel[1].ca.tx.rank[0].ck.pi.rt.xcpl = 0x0,                                                                     \
    .channel[1].ca.tx.rank[1].ck.pi.rt.xcpl = 0x0,                                                                     \
    .channel[0].ca.tx.rank[0].ck.pi.sdr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.sdr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.sdr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.sdr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.dfi.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.dfi.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.dfi.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.dfi.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.ddr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.ddr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.ddr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.ddr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.qdr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.qdr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.qdr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.qdr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.odr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.odr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.odr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.odr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.rt.xcpl = 0x0,                                                                     \
    .channel[0].ca.tx.rank[1].ca.pi.rt.xcpl = 0x0,                                                                     \
    .channel[1].ca.tx.rank[0].ca.pi.rt.xcpl = 0x0,                                                                     \
    .channel[1].ca.tx.rank[1].ca.pi.rt.xcpl = 0x0,                                                                     \
    .channel[0].ca.tx.rank[0].cmn.lpde.gear = 0x1,                                                                     \
    .channel[0].ca.tx.rank[1].cmn.lpde.gear = 0x1,                                                                     \
    .channel[1].ca.tx.rank[0].cmn.lpde.gear = 0x1,                                                                     \
    .channel[1].ca.tx.rank[1].cmn.lpde.gear = 0x1,                                                                     \
    .channel[0].ca.tx.rank_cmn.ca.driver.tx_impd = DRIVER_IMPEDANCE_240,                                               \
    .channel[1].ca.tx.rank_cmn.ca.driver.tx_impd = DRIVER_IMPEDANCE_240,                                               \
    .channel[0].ca.tx.rank_cmn.ca.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                               \
    .channel[1].ca.tx.rank_cmn.ca.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                               \
    .channel[0].ca.tx.rank_cmn.ca.driver.override.sel = 0x0,                                                           \
    .channel[1].ca.tx.rank_cmn.ca.driver.override.sel = 0x0,                                                           \
    .channel[0].ca.tx.rank_cmn.ca.driver.override.val_t = 0x0,                                                         \
    .channel[1].ca.tx.rank_cmn.ca.driver.override.val_t = 0x0,                                                         \
    .channel[0].ca.tx.rank_cmn.ca.driver.override.val_c = 0x0,                                                         \
    .channel[1].ca.tx.rank_cmn.ca.driver.override.val_c = 0x0,                                                         \
    .channel[0].ca.tx.rank_cmn.ck.driver.tx_impd = DRIVER_IMPEDANCE_240,                                               \
    .channel[1].ca.tx.rank_cmn.ck.driver.tx_impd = DRIVER_IMPEDANCE_240,                                               \
    .channel[0].ca.tx.rank_cmn.ck.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                               \
    .channel[1].ca.tx.rank_cmn.ck.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                               \
    .channel[0].ca.tx.rank_cmn.ck.driver.override.sel = 0x0,                                                           \
    .channel[1].ca.tx.rank_cmn.ck.driver.override.sel = 0x0,                                                           \
    .channel[0].ca.tx.rank_cmn.ck.driver.override.val_t = 0x0,                                                         \
    .channel[1].ca.tx.rank_cmn.ck.driver.override.val_t = 0x0,                                                         \
    .channel[0].ca.tx.rank_cmn.ck.driver.override.val_c = 0x0,                                                         \
    .channel[1].ca.tx.rank_cmn.ck.driver.override.val_c = 0x0,                                                         \
    .channel[0].ca.tx.rank_cmn.ck.gearbox.write_mode = WGB_1TO1,                                                       \
    .channel[1].ca.tx.rank_cmn.ck.gearbox.write_mode = WGB_1TO1,                                                       \
    .channel[0].ca.tx.rank_cmn.ck.gearbox.data_mode = DGB_4TO1_HF,                                                     \
    .channel[1].ca.tx.rank_cmn.ck.gearbox.data_mode = DGB_4TO1_HF,                                                     \
    .channel[0].ca.tx.rank_cmn.cmn.pipeline.egress_ana_mode = DDR_ANA_EGRESS_QDR_2TO1,                                 \
    .channel[1].ca.tx.rank_cmn.cmn.pipeline.egress_ana_mode = DDR_ANA_EGRESS_QDR_2TO1,                                 \
    .channel[0].ca.tx.rank_cmn.cmn.pipeline.egress_dig_mode = DDR_DIG_EGRESS_DDR_2TO1,                                 \
    .channel[1].ca.tx.rank_cmn.cmn.pipeline.egress_dig_mode = DDR_DIG_EGRESS_DDR_2TO1,                                 \
    .channel[0].ca.tx.rank[0].ck.driver.mode = DRIVER_MODE_DIFF,                                                       \
    .channel[0].ca.tx.rank[1].ck.driver.mode = DRIVER_MODE_DIFF,                                                       \
    .channel[1].ca.tx.rank[0].ck.driver.mode = DRIVER_MODE_DIFF,                                                       \
    .channel[1].ca.tx.rank[1].ck.driver.mode = DRIVER_MODE_DIFF,                                                       \
    .channel[0].dq[0].rx.rank[0].dqs.receiver.mode = REC_MODE_DIFF,                                                    \
    .channel[0].dq[0].rx.rank[1].dqs.receiver.mode = REC_MODE_DIFF,                                                    \
    .channel[0].dq[1].rx.rank[0].dqs.receiver.mode = REC_MODE_DIFF,                                                    \
    .channel[0].dq[1].rx.rank[1].dqs.receiver.mode = REC_MODE_DIFF,                                                    \
    .channel[1].dq[0].rx.rank[0].dqs.receiver.mode = REC_MODE_DIFF,                                                    \
    .channel[1].dq[0].rx.rank[1].dqs.receiver.mode = REC_MODE_DIFF,                                                    \
    .channel[1].dq[1].rx.rank[0].dqs.receiver.mode = REC_MODE_DIFF,                                                    \
    .channel[1].dq[1].rx.rank[1].dqs.receiver.mode = REC_MODE_DIFF,                                                    \
    .channel[0].dq[0].rx.rank[0].dqs.receiver.path_state = 0x1,                                                        \
    .channel[0].dq[0].rx.rank[1].dqs.receiver.path_state = 0x1,                                                        \
    .channel[0].dq[1].rx.rank[0].dqs.receiver.path_state = 0x1,                                                        \
    .channel[0].dq[1].rx.rank[1].dqs.receiver.path_state = 0x1,                                                        \
    .channel[1].dq[0].rx.rank[0].dqs.receiver.path_state = 0x1,                                                        \
    .channel[1].dq[0].rx.rank[1].dqs.receiver.path_state = 0x1,                                                        \
    .channel[1].dq[1].rx.rank[0].dqs.receiver.path_state = 0x1,                                                        \
    .channel[1].dq[1].rx.rank[1].dqs.receiver.path_state = 0x1,                                                        \
    .channel[0].dq[0].rx.rank[0].dqs.receiver.feedback_resistor = 0x2,                                                 \
    .channel[0].dq[0].rx.rank[1].dqs.receiver.feedback_resistor = 0x2,                                                 \
    .channel[0].dq[1].rx.rank[0].dqs.receiver.feedback_resistor = 0x2,                                                 \
    .channel[0].dq[1].rx.rank[1].dqs.receiver.feedback_resistor = 0x2,                                                 \
    .channel[1].dq[0].rx.rank[0].dqs.receiver.feedback_resistor = 0x2,                                                 \
    .channel[1].dq[0].rx.rank[1].dqs.receiver.feedback_resistor = 0x2,                                                 \
    .channel[1].dq[1].rx.rank[0].dqs.receiver.feedback_resistor = 0x2,                                                 \
    .channel[1].dq[1].rx.rank[1].dqs.receiver.feedback_resistor = 0x2,                                                 \
    .channel[0].dq[0].rx.rank[0].dqs.pi.gear = 0x1,                                                                    \
    .channel[0].dq[0].rx.rank[1].dqs.pi.gear = 0x1,                                                                    \
    .channel[0].dq[1].rx.rank[0].dqs.pi.gear = 0x1,                                                                    \
    .channel[0].dq[1].rx.rank[1].dqs.pi.gear = 0x1,                                                                    \
    .channel[1].dq[0].rx.rank[0].dqs.pi.gear = 0x1,                                                                    \
    .channel[1].dq[0].rx.rank[1].dqs.pi.gear = 0x1,                                                                    \
    .channel[1].dq[1].rx.rank[0].dqs.pi.gear = 0x1,                                                                    \
    .channel[1].dq[1].rx.rank[1].dqs.pi.gear = 0x1,                                                                    \
    .channel[0].dq[0].rx.rank[0].dqs.pi.xcpl = 0x0,                                                                    \
    .channel[0].dq[0].rx.rank[1].dqs.pi.xcpl = 0x0,                                                                    \
    .channel[0].dq[1].rx.rank[0].dqs.pi.xcpl = 0x0,                                                                    \
    .channel[0].dq[1].rx.rank[1].dqs.pi.xcpl = 0x0,                                                                    \
    .channel[1].dq[0].rx.rank[0].dqs.pi.xcpl = 0x0,                                                                    \
    .channel[1].dq[0].rx.rank[1].dqs.pi.xcpl = 0x0,                                                                    \
    .channel[1].dq[1].rx.rank[0].dqs.pi.xcpl = 0x0,                                                                    \
    .channel[1].dq[1].rx.rank[1].dqs.pi.xcpl = 0x0,                                                                    \
    .channel[0].dq[0].rx.rank[0].dqs.sdr_lpde.gear = 0x1,                                                              \
    .channel[0].dq[0].rx.rank[1].dqs.sdr_lpde.gear = 0x1,                                                              \
    .channel[0].dq[1].rx.rank[0].dqs.sdr_lpde.gear = 0x1,                                                              \
    .channel[0].dq[1].rx.rank[1].dqs.sdr_lpde.gear = 0x1,                                                              \
    .channel[1].dq[0].rx.rank[0].dqs.sdr_lpde.gear = 0x1,                                                              \
    .channel[1].dq[0].rx.rank[1].dqs.sdr_lpde.gear = 0x1,                                                              \
    .channel[1].dq[1].rx.rank[0].dqs.sdr_lpde.gear = 0x1,                                                              \
    .channel[1].dq[1].rx.rank[1].dqs.sdr_lpde.gear = 0x1,                                                              \
    .channel[0].dq[0].rx.rank_cmn.cmn.gearbox.data_mode = DGB_4TO1_HF,                                                 \
    .channel[0].dq[1].rx.rank_cmn.cmn.gearbox.data_mode = DGB_4TO1_HF,                                                 \
    .channel[1].dq[0].rx.rank_cmn.cmn.gearbox.data_mode = DGB_4TO1_HF,                                                 \
    .channel[1].dq[1].rx.rank_cmn.cmn.gearbox.data_mode = DGB_4TO1_HF,                                                 \
    .channel[0].dq[0].rx.rank_cmn.cmn.gearbox.fifo_mode = FGB_4TO4,                                                    \
    .channel[0].dq[1].rx.rank_cmn.cmn.gearbox.fifo_mode = FGB_4TO4,                                                    \
    .channel[1].dq[0].rx.rank_cmn.cmn.gearbox.fifo_mode = FGB_4TO4,                                                    \
    .channel[1].dq[1].rx.rank_cmn.cmn.gearbox.fifo_mode = FGB_4TO4,                                                    \
    .channel[0].dq[0].rx.rank_cmn.cmn.gearbox.wck_mode = 0x0,                                                          \
    .channel[0].dq[1].rx.rank_cmn.cmn.gearbox.wck_mode = 0x0,                                                          \
    .channel[1].dq[0].rx.rank_cmn.cmn.gearbox.wck_mode = 0x0,                                                          \
    .channel[1].dq[1].rx.rank_cmn.cmn.gearbox.wck_mode = 0x0,                                                          \
    .channel[0].dq[0].rx.rank_cmn.cmn.gearbox.pre_filter_sel = 0,                                                      \
    .channel[0].dq[1].rx.rank_cmn.cmn.gearbox.pre_filter_sel = 0,                                                      \
    .channel[1].dq[0].rx.rank_cmn.cmn.gearbox.pre_filter_sel = 0,                                                      \
    .channel[1].dq[1].rx.rank_cmn.cmn.gearbox.pre_filter_sel = 0,                                                      \
    .channel[0].dq[0].tx.rank[0].cmn.lpde.gear = 0x1,                                                                  \
    .channel[0].dq[0].tx.rank[1].cmn.lpde.gear = 0x1,                                                                  \
    .channel[0].dq[1].tx.rank[0].cmn.lpde.gear = 0x1,                                                                  \
    .channel[0].dq[1].tx.rank[1].cmn.lpde.gear = 0x1,                                                                  \
    .channel[1].dq[0].tx.rank[0].cmn.lpde.gear = 0x1,                                                                  \
    .channel[1].dq[0].tx.rank[1].cmn.lpde.gear = 0x1,                                                                  \
    .channel[1].dq[1].tx.rank[0].cmn.lpde.gear = 0x1,                                                                  \
    .channel[1].dq[1].tx.rank[1].cmn.lpde.gear = 0x1,                                                                  \
    .channel[0].dq[0].tx.rank[0].dqs.pi.ddr.gear = 0x1,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.ddr.gear = 0x1,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.ddr.gear = 0x1,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.ddr.gear = 0x1,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.ddr.gear = 0x1,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.ddr.gear = 0x1,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.ddr.gear = 0x1,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.ddr.gear = 0x1,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.qdr.gear = 0x1,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.qdr.gear = 0x1,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.qdr.gear = 0x1,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.qdr.gear = 0x1,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.qdr.gear = 0x1,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.qdr.gear = 0x1,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.qdr.gear = 0x1,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.qdr.gear = 0x1,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.odr.gear = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.odr.gear = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.odr.gear = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.odr.gear = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.odr.gear = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.odr.gear = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.odr.gear = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.odr.gear = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.rt.gear = 0x1,                                                                 \
    .channel[0].dq[0].tx.rank[1].dqs.pi.rt.gear = 0x1,                                                                 \
    .channel[0].dq[1].tx.rank[0].dqs.pi.rt.gear = 0x1,                                                                 \
    .channel[0].dq[1].tx.rank[1].dqs.pi.rt.gear = 0x1,                                                                 \
    .channel[1].dq[0].tx.rank[0].dqs.pi.rt.gear = 0x1,                                                                 \
    .channel[1].dq[0].tx.rank[1].dqs.pi.rt.gear = 0x1,                                                                 \
    .channel[1].dq[1].tx.rank[0].dqs.pi.rt.gear = 0x1,                                                                 \
    .channel[1].dq[1].tx.rank[1].dqs.pi.rt.gear = 0x1,                                                                 \
    .channel[0].dq[0].tx.rank[0].dqs.pi.sdr.gear = 0x1,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.sdr.gear = 0x1,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.sdr.gear = 0x1,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.sdr.gear = 0x1,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.sdr.gear = 0x1,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.sdr.gear = 0x1,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.sdr.gear = 0x1,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.sdr.gear = 0x1,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.dfi.gear = 0x1,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.dfi.gear = 0x1,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.dfi.gear = 0x1,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.dfi.gear = 0x1,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.dfi.gear = 0x1,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.dfi.gear = 0x1,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.dfi.gear = 0x1,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.dfi.gear = 0x1,                                                                \
    .channel[0].dq[0].tx.rank[0].dq.pi.ddr.gear = 0x1,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.ddr.gear = 0x1,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.ddr.gear = 0x1,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.ddr.gear = 0x1,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.ddr.gear = 0x1,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.ddr.gear = 0x1,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.ddr.gear = 0x1,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.ddr.gear = 0x1,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.qdr.gear = 0x1,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.qdr.gear = 0x1,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.qdr.gear = 0x1,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.qdr.gear = 0x1,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.qdr.gear = 0x1,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.qdr.gear = 0x1,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.qdr.gear = 0x1,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.qdr.gear = 0x1,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.odr.gear = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.odr.gear = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.odr.gear = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.odr.gear = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.odr.gear = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.odr.gear = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.odr.gear = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.odr.gear = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.rt.gear = 0x1,                                                                  \
    .channel[0].dq[0].tx.rank[1].dq.pi.rt.gear = 0x1,                                                                  \
    .channel[0].dq[1].tx.rank[0].dq.pi.rt.gear = 0x1,                                                                  \
    .channel[0].dq[1].tx.rank[1].dq.pi.rt.gear = 0x1,                                                                  \
    .channel[1].dq[0].tx.rank[0].dq.pi.rt.gear = 0x1,                                                                  \
    .channel[1].dq[0].tx.rank[1].dq.pi.rt.gear = 0x1,                                                                  \
    .channel[1].dq[1].tx.rank[0].dq.pi.rt.gear = 0x1,                                                                  \
    .channel[1].dq[1].tx.rank[1].dq.pi.rt.gear = 0x1,                                                                  \
    .channel[0].dq[0].tx.rank[0].dqs.pi.ddr.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.ddr.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.ddr.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.ddr.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.ddr.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.ddr.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.ddr.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.ddr.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.qdr.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.qdr.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.qdr.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.qdr.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.qdr.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.qdr.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.qdr.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.qdr.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.odr.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.odr.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.odr.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.odr.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.odr.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.odr.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.odr.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.odr.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.rt.xcpl = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dqs.pi.rt.xcpl = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dqs.pi.rt.xcpl = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dqs.pi.rt.xcpl = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dqs.pi.rt.xcpl = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dqs.pi.rt.xcpl = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dqs.pi.rt.xcpl = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dqs.pi.rt.xcpl = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dqs.pi.sdr.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.sdr.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.sdr.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.sdr.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.sdr.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.sdr.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.sdr.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.sdr.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.dfi.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.dfi.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.dfi.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.dfi.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.dfi.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.dfi.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.dfi.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.dfi.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dq.pi.ddr.xcpl = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.ddr.xcpl = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.ddr.xcpl = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.ddr.xcpl = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.ddr.xcpl = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.ddr.xcpl = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.ddr.xcpl = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.ddr.xcpl = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.qdr.xcpl = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.qdr.xcpl = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.qdr.xcpl = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.qdr.xcpl = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.qdr.xcpl = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.qdr.xcpl = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.qdr.xcpl = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.qdr.xcpl = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.odr.xcpl = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.odr.xcpl = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.odr.xcpl = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.odr.xcpl = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.odr.xcpl = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.odr.xcpl = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.odr.xcpl = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.odr.xcpl = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.rt.xcpl = 0x0,                                                                  \
    .channel[0].dq[0].tx.rank[1].dq.pi.rt.xcpl = 0x0,                                                                  \
    .channel[0].dq[1].tx.rank[0].dq.pi.rt.xcpl = 0x0,                                                                  \
    .channel[0].dq[1].tx.rank[1].dq.pi.rt.xcpl = 0x0,                                                                  \
    .channel[1].dq[0].tx.rank[0].dq.pi.rt.xcpl = 0x0,                                                                  \
    .channel[1].dq[0].tx.rank[1].dq.pi.rt.xcpl = 0x0,                                                                  \
    .channel[1].dq[1].tx.rank[0].dq.pi.rt.xcpl = 0x0,                                                                  \
    .channel[1].dq[1].tx.rank[1].dq.pi.rt.xcpl = 0x0,                                                                  \
    .channel[0].dq[0].tx.rank_cmn.dq.driver.tx_impd = DRIVER_IMPEDANCE_240,                                            \
    .channel[0].dq[1].tx.rank_cmn.dq.driver.tx_impd = DRIVER_IMPEDANCE_240,                                            \
    .channel[1].dq[0].tx.rank_cmn.dq.driver.tx_impd = DRIVER_IMPEDANCE_240,                                            \
    .channel[1].dq[1].tx.rank_cmn.dq.driver.tx_impd = DRIVER_IMPEDANCE_240,                                            \
    .channel[0].dq[0].tx.rank_cmn.dq.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                            \
    .channel[0].dq[1].tx.rank_cmn.dq.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                            \
    .channel[1].dq[0].tx.rank_cmn.dq.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                            \
    .channel[1].dq[1].tx.rank_cmn.dq.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                            \
    .channel[0].dq[0].tx.rank_cmn.dq.driver.override.sel = DRIVER_IMPEDANCE_HIZ,                                       \
    .channel[0].dq[1].tx.rank_cmn.dq.driver.override.sel = DRIVER_IMPEDANCE_HIZ,                                       \
    .channel[1].dq[0].tx.rank_cmn.dq.driver.override.sel = DRIVER_IMPEDANCE_HIZ,                                       \
    .channel[1].dq[1].tx.rank_cmn.dq.driver.override.sel = DRIVER_IMPEDANCE_HIZ,                                       \
    .channel[0].dq[0].tx.rank_cmn.dq.driver.override.val_t = 0x0,                                                      \
    .channel[0].dq[1].tx.rank_cmn.dq.driver.override.val_t = 0x0,                                                      \
    .channel[1].dq[0].tx.rank_cmn.dq.driver.override.val_t = 0x0,                                                      \
    .channel[1].dq[1].tx.rank_cmn.dq.driver.override.val_t = 0x0,                                                      \
    .channel[0].dq[0].tx.rank_cmn.dqs.driver.tx_impd = DRIVER_IMPEDANCE_240,                                           \
    .channel[0].dq[1].tx.rank_cmn.dqs.driver.tx_impd = DRIVER_IMPEDANCE_240,                                           \
    .channel[1].dq[0].tx.rank_cmn.dqs.driver.tx_impd = DRIVER_IMPEDANCE_240,                                           \
    .channel[1].dq[1].tx.rank_cmn.dqs.driver.tx_impd = DRIVER_IMPEDANCE_240,                                           \
    .channel[0].dq[0].tx.rank_cmn.dqs.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                           \
    .channel[0].dq[1].tx.rank_cmn.dqs.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                           \
    .channel[1].dq[0].tx.rank_cmn.dqs.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                           \
    .channel[1].dq[1].tx.rank_cmn.dqs.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                           \
    .channel[0].dq[0].tx.rank_cmn.dqs.driver.override.sel = DRIVER_IMPEDANCE_240,                                      \
    .channel[0].dq[1].tx.rank_cmn.dqs.driver.override.sel = DRIVER_IMPEDANCE_240,                                      \
    .channel[1].dq[0].tx.rank_cmn.dqs.driver.override.sel = DRIVER_IMPEDANCE_240,                                      \
    .channel[1].dq[1].tx.rank_cmn.dqs.driver.override.sel = DRIVER_IMPEDANCE_240,                                      \
    .channel[0].dq[0].tx.rank_cmn.dqs.driver.override.val_t = 0x0,                                                     \
    .channel[0].dq[1].tx.rank_cmn.dqs.driver.override.val_t = 0x0,                                                     \
    .channel[1].dq[0].tx.rank_cmn.dqs.driver.override.val_t = 0x0,                                                     \
    .channel[1].dq[1].tx.rank_cmn.dqs.driver.override.val_t = 0x0,                                                     \
    .channel[0].dq[0].tx.rank_cmn.dqs.driver.override.val_c = 0x1,                                                     \
    .channel[0].dq[1].tx.rank_cmn.dqs.driver.override.val_c = 0x1,                                                     \
    .channel[1].dq[0].tx.rank_cmn.dqs.driver.override.val_c = 0x1,                                                     \
    .channel[1].dq[1].tx.rank_cmn.dqs.driver.override.val_c = 0x1,                                                     \
    .channel[0].dq[0].tx.rank_cmn.dqs.gearbox.write_mode = WGB_1TO1,                                                   \
    .channel[0].dq[1].tx.rank_cmn.dqs.gearbox.write_mode = WGB_1TO1,                                                   \
    .channel[1].dq[0].tx.rank_cmn.dqs.gearbox.write_mode = WGB_1TO1,                                                   \
    .channel[1].dq[1].tx.rank_cmn.dqs.gearbox.write_mode = WGB_1TO1,                                                   \
    .channel[0].dq[0].tx.rank_cmn.dqs.gearbox.data_mode = DGB_4TO1_HF,                                                 \
    .channel[0].dq[1].tx.rank_cmn.dqs.gearbox.data_mode = DGB_4TO1_HF,                                                 \
    .channel[1].dq[0].tx.rank_cmn.dqs.gearbox.data_mode = DGB_4TO1_HF,                                                 \
    .channel[1].dq[1].tx.rank_cmn.dqs.gearbox.data_mode = DGB_4TO1_HF,                                                 \
    .channel[0].dq[0].tx.rank_cmn.dqs.gearbox.ck2wck_ratio = 0x0,                                                      \
    .channel[0].dq[1].tx.rank_cmn.dqs.gearbox.ck2wck_ratio = 0x0,                                                      \
    .channel[1].dq[0].tx.rank_cmn.dqs.gearbox.ck2wck_ratio = 0x0,                                                      \
    .channel[1].dq[1].tx.rank_cmn.dqs.gearbox.ck2wck_ratio = 0x0,                                                      \
    .channel[0].dq[0].tx.rank_cmn.cmn.pipeline.egress_ana_mode = DDR_ANA_EGRESS_QDR_2TO1,                              \
    .channel[0].dq[1].tx.rank_cmn.cmn.pipeline.egress_ana_mode = DDR_ANA_EGRESS_QDR_2TO1,                              \
    .channel[1].dq[0].tx.rank_cmn.cmn.pipeline.egress_ana_mode = DDR_ANA_EGRESS_QDR_2TO1,                              \
    .channel[1].dq[1].tx.rank_cmn.cmn.pipeline.egress_ana_mode = DDR_ANA_EGRESS_QDR_2TO1,                              \
    .channel[0].dq[0].tx.rank_cmn.cmn.pipeline.egress_dig_mode = DDR_DIG_EGRESS_DDR_2TO1,                              \
    .channel[0].dq[1].tx.rank_cmn.cmn.pipeline.egress_dig_mode = DDR_DIG_EGRESS_DDR_2TO1,                              \
    .channel[1].dq[0].tx.rank_cmn.cmn.pipeline.egress_dig_mode = DDR_DIG_EGRESS_DDR_2TO1,                              \
    .channel[1].dq[1].tx.rank_cmn.cmn.pipeline.egress_dig_mode = DDR_DIG_EGRESS_DDR_2TO1,                              \
    .channel[0].dq[0].tx.rank[0].dqs.driver.mode = DRIVER_MODE_DIFF,                                                   \
    .channel[0].dq[0].tx.rank[1].dqs.driver.mode = DRIVER_MODE_DIFF,                                                   \
    .channel[0].dq[1].tx.rank[0].dqs.driver.mode = DRIVER_MODE_DIFF,                                                   \
    .channel[0].dq[1].tx.rank[1].dqs.driver.mode = DRIVER_MODE_DIFF,                                                   \
    .channel[1].dq[0].tx.rank[0].dqs.driver.mode = DRIVER_MODE_DIFF,                                                   \
    .channel[1].dq[0].tx.rank[1].dqs.driver.mode = DRIVER_MODE_DIFF,                                                   \
    .channel[1].dq[1].tx.rank[0].dqs.driver.mode = DRIVER_MODE_DIFF,                                                   \
    .channel[1].dq[1].tx.rank[1].dqs.driver.mode = DRIVER_MODE_DIFF,                                                   \
    .common.vref.power_mode = 0,                                                                                       \
    .dfi.ckctrl.pipe_en = DFI_PIPE_DISABLE,                                                                            \
    .dfi.ckctrl.post_gb_fc_dly = 0x2,                                                                                  \
    .dfi.ckctrl.gb_mode = DFIWGB_4TO4,                                                                                 \
    .dfi.wckctrl.pipe_en = DFI_PIPE_DISABLE,                                                                           \
    .dfi.wckctrl.post_gb_fc_dly = 0x2,                                                                                 \
    .dfi.wckctrl.gb_mode = DFIWGB_4TO4,                                                                                \
    .dfi.wctrl.pipe_en = DFI_PIPE_DISABLE,                                                                             \
    .dfi.wctrl.post_gb_fc_dly = 0x2,                                                                                   \
    .dfi.wctrl.gb_mode = DFIWGB_4TO4,                                                                                  \
    .dfi.wenctrl.pipe_en = DFI_PIPE_DISABLE,                                                                           \
    .dfi.wenctrl.post_gb_fc_dly = 0x2,                                                                                 \
    .dfi.wenctrl.gb_mode = DFIWGB_4TO4,                                                                                \
    .dfi.wrcctrl.pipe_en = DFI_PIPE_DISABLE,                                                                           \
    .dfi.wrcctrl.post_gb_fc_dly = 0x0,                                                                                 \
    .dfi.wrcctrl.gb_mode = DFIWGB_4TO4,                                                                                \
    .dfi.wrc.pipe_en = DFI_PIPE_DISABLE,                                                                               \
    .dfi.wrc.post_gb_fc_dly = 0x0,                                                                                     \
    .dfi.wrc.gb_mode = DFIWGB_4TO4,                                                                                    \
    .dfi.wrd.pipe_en = DFI_PIPE_DISABLE,                                                                               \
    .dfi.wrd.post_gb_fc_dly = 0x0,                                                                                     \
    .dfi.wrd.gb_mode = DFIWGB_4TO4,                                                                                    \
    .dfi.rctrl.pipe_en = DFI_PIPE_DISABLE,                                                                             \
    .dfi.rctrl.post_gb_fc_dly = 0x2,                                                                                   \
    .dfi.rctrl.gb_mode = DFIWGB_4TO4,                                                                                  \
    .dfi.rdd.gb_mode = DFIRGB_4TO4,                                                                                    \
    .dfi.clken_pext.dq_wrclk = 0xF,                                                                                    \
    .dfi.clken_pext.dqs_wrclk = 0xF,                                                                                   \
    .dfi.clken_pext.ca_clk = 0x6,                                                                                      \
    .dfi.clken_pext.ck_clk = 0x6,                                                                                      \
    .dfi.clken_pext.rd_clk = 0xF,                                                                                      \
    .dfi.paden_pext.wrd.fields.cs = 0x0,                                                                               \
    .dfi.paden_pext.wrd.fields.en = 0x4,                                                                               \
    .dfi.paden_pext.wrd.fields.oe = 0x5,                                                                               \
    .dfi.paden_pext.wck.fields.cs = 0x0,                                                                               \
    .dfi.paden_pext.wck.fields.oe = 0x5,                                                                               \
    .dfi.paden_pext.rd.fields.rcs = 0x0,                                                                               \
    .dfi.paden_pext.rd.fields.ie = 0x0,                                                                                \
    .dfi.paden_pext.rd.fields.re = 0x1,                                                                                \
    .dfi.paden_pext.rd.fields.ren = 0x0,                                                                               \
    .dfi.ovr_traffic.sel_dq_wr = 0x0,                                                                                  \
    .dfi.ovr_traffic.sel_dqs = 0x0,                                                                                    \
    .dfi.ovr_traffic.sel_ca = 0x1,                                                                                     \
    .dfi.ovr_traffic.sel_ck = 0x0,                                                                                     \
    .dfi.ovr_traffic.val_dq_wr = 0x0,                                                                                  \
    .dfi.ovr_traffic.val_dqs = 0x0,                                                                                    \
    .dfi.ovr_traffic.val_ca = 0x1,                                                                                     \
    .dfi.ovr_traffic.val_ck = 0x0,                                                                                     \
    .dfi.ovr_traffic.sel_dq_rd = 0x0,                                                                                  \
    .dfi.ovr_traffic.val_dq_rd = 0x0,                                                                                  \
    .dram.mr1 = 0x24,                                                                                                  \
    .dram.mr2 = 0x1B,                                                                                                  \
    .dram.mr11 = 0x0,                                                                                                  \
    .dram.txsr = 158,                                                                                                  \
    .dram.phy_wr_lat = 5,                                                                                              \
    .dram.phy_wr_en = 5,                                                                                               \
    .dram.phy_rd_en = 17,                                                                                              \
    .dram.ratio = WDDR_FREQ_RATIO_1TO2,                                                                                \
    .dram.t_vref_ca_long = 202,                                                                                        \
    .dram.t_sh_train = 2,                                                                                              \
}

#define WDDR_TABLE_CFG__WDDR__FREQID_2(name) {                                                                         \
    .pll.vco_cfg[0].fll_range = 2,                                                                                     \
    .pll.vco_cfg[1].fll_range = 2,                                                                                     \
    .pll.vco_cfg[0].fll_refclk_count = 127,                                                                            \
    .pll.vco_cfg[1].fll_refclk_count = 127,                                                                            \
    .pll.vco_cfg[0].fll_vco_count_target = 2688,                                                                       \
    .pll.vco_cfg[1].fll_vco_count_target = 2688,                                                                       \
    .pll.vco_cfg[0].int_comp = 42,                                                                                     \
    .pll.vco_cfg[1].int_comp = 42,                                                                                     \
    .pll.vco_cfg[0].prop_gain = 3,                                                                                     \
    .pll.vco_cfg[1].prop_gain = 3,                                                                                     \
    .pll.vco_cfg[0].lock_count_threshold = 2,                                                                          \
    .pll.vco_cfg[1].lock_count_threshold = 2,                                                                          \
    .pll.vco_cfg[0].post_div = 0,                                                                                      \
    .pll.vco_cfg[1].post_div = 0,                                                                                      \
    .channel[0].ca.rx.rank[0].ck.sdr_lpde.gear = 0x1,                                                                  \
    .channel[0].ca.rx.rank[1].ck.sdr_lpde.gear = 0x1,                                                                  \
    .channel[1].ca.rx.rank[0].ck.sdr_lpde.gear = 0x1,                                                                  \
    .channel[1].ca.rx.rank[1].ck.sdr_lpde.gear = 0x1,                                                                  \
    .channel[0].ca.rx.rank_cmn.cmn.gearbox.data_mode = DGB_2TO1_HF,                                                    \
    .channel[1].ca.rx.rank_cmn.cmn.gearbox.data_mode = DGB_2TO1_HF,                                                    \
    .channel[0].ca.rx.rank_cmn.cmn.gearbox.fifo_mode = FGB_2TO2,                                                       \
    .channel[1].ca.rx.rank_cmn.cmn.gearbox.fifo_mode = FGB_2TO2,                                                       \
    .channel[0].ca.rx.rank_cmn.cmn.gearbox.wck_mode = 0,                                                               \
    .channel[1].ca.rx.rank_cmn.cmn.gearbox.wck_mode = 0,                                                               \
    .channel[0].ca.tx.rank[0].ck.pi.ddr.gear = 0x6,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.ddr.gear = 0x6,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.ddr.gear = 0x6,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.ddr.gear = 0x6,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.qdr.gear = 0x6,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.qdr.gear = 0x6,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.qdr.gear = 0x6,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.qdr.gear = 0x6,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.odr.gear = 0x1,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.odr.gear = 0x1,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.odr.gear = 0x1,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.odr.gear = 0x1,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.rt.gear = 0x6,                                                                     \
    .channel[0].ca.tx.rank[1].ck.pi.rt.gear = 0x6,                                                                     \
    .channel[1].ca.tx.rank[0].ck.pi.rt.gear = 0x6,                                                                     \
    .channel[1].ca.tx.rank[1].ck.pi.rt.gear = 0x6,                                                                     \
    .channel[0].ca.tx.rank[0].ck.pi.sdr.gear = 0x6,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.sdr.gear = 0x6,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.sdr.gear = 0x6,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.sdr.gear = 0x6,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.dfi.gear = 0x6,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.dfi.gear = 0x6,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.dfi.gear = 0x6,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.dfi.gear = 0x6,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.ddr.gear = 0x6,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.ddr.gear = 0x6,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.ddr.gear = 0x6,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.ddr.gear = 0x6,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.qdr.gear = 0x6,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.qdr.gear = 0x6,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.qdr.gear = 0x6,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.qdr.gear = 0x6,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.odr.gear = 0x1,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.odr.gear = 0x1,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.odr.gear = 0x1,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.odr.gear = 0x1,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.rt.gear = 0x6,                                                                     \
    .channel[0].ca.tx.rank[1].ca.pi.rt.gear = 0x6,                                                                     \
    .channel[1].ca.tx.rank[0].ca.pi.rt.gear = 0x6,                                                                     \
    .channel[1].ca.tx.rank[1].ca.pi.rt.gear = 0x6,                                                                     \
    .channel[0].ca.tx.rank[0].ck.pi.ddr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.ddr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.ddr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.ddr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.qdr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.qdr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.qdr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.qdr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.odr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.odr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.odr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.odr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.rt.xcpl = 0x0,                                                                     \
    .channel[0].ca.tx.rank[1].ck.pi.rt.xcpl = 0x0,                                                                     \
    .channel[1].ca.tx.rank[0].ck.pi.rt.xcpl = 0x0,                                                                     \
    .channel[1].ca.tx.rank[1].ck.pi.rt.xcpl = 0x0,                                                                     \
    .channel[0].ca.tx.rank[0].ck.pi.sdr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.sdr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.sdr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.sdr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.dfi.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.dfi.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.dfi.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.dfi.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.ddr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.ddr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.ddr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.ddr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.qdr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.qdr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.qdr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.qdr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.odr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.odr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.odr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.odr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.rt.xcpl = 0x0,                                                                     \
    .channel[0].ca.tx.rank[1].ca.pi.rt.xcpl = 0x0,                                                                     \
    .channel[1].ca.tx.rank[0].ca.pi.rt.xcpl = 0x0,                                                                     \
    .channel[1].ca.tx.rank[1].ca.pi.rt.xcpl = 0x0,                                                                     \
    .channel[0].ca.tx.rank[0].cmn.lpde.gear = 0x1,                                                                     \
    .channel[0].ca.tx.rank[1].cmn.lpde.gear = 0x1,                                                                     \
    .channel[1].ca.tx.rank[0].cmn.lpde.gear = 0x1,                                                                     \
    .channel[1].ca.tx.rank[1].cmn.lpde.gear = 0x1,                                                                     \
    .channel[0].ca.tx.rank_cmn.ca.driver.tx_impd = DRIVER_IMPEDANCE_240,                                               \
    .channel[1].ca.tx.rank_cmn.ca.driver.tx_impd = DRIVER_IMPEDANCE_240,                                               \
    .channel[0].ca.tx.rank_cmn.ca.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                               \
    .channel[1].ca.tx.rank_cmn.ca.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                               \
    .channel[0].ca.tx.rank_cmn.ca.driver.override.sel = 0x0,                                                           \
    .channel[1].ca.tx.rank_cmn.ca.driver.override.sel = 0x0,                                                           \
    .channel[0].ca.tx.rank_cmn.ca.driver.override.val_t = 0x0,                                                         \
    .channel[1].ca.tx.rank_cmn.ca.driver.override.val_t = 0x0,                                                         \
    .channel[0].ca.tx.rank_cmn.ca.driver.override.val_c = 0x0,                                                         \
    .channel[1].ca.tx.rank_cmn.ca.driver.override.val_c = 0x0,                                                         \
    .channel[0].ca.tx.rank_cmn.ck.driver.tx_impd = DRIVER_IMPEDANCE_240,                                               \
    .channel[1].ca.tx.rank_cmn.ck.driver.tx_impd = DRIVER_IMPEDANCE_240,                                               \
    .channel[0].ca.tx.rank_cmn.ck.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                               \
    .channel[1].ca.tx.rank_cmn.ck.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                               \
    .channel[0].ca.tx.rank_cmn.ck.driver.override.sel = 0x0,                                                           \
    .channel[1].ca.tx.rank_cmn.ck.driver.override.sel = 0x0,                                                           \
    .channel[0].ca.tx.rank_cmn.ck.driver.override.val_t = 0x0,                                                         \
    .channel[1].ca.tx.rank_cmn.ck.driver.override.val_t = 0x0,                                                         \
    .channel[0].ca.tx.rank_cmn.ck.driver.override.val_c = 0x0,                                                         \
    .channel[1].ca.tx.rank_cmn.ck.driver.override.val_c = 0x0,                                                         \
    .channel[0].ca.tx.rank_cmn.ck.gearbox.write_mode = WGB_1TO1,                                                       \
    .channel[1].ca.tx.rank_cmn.ck.gearbox.write_mode = WGB_1TO1,                                                       \
    .channel[0].ca.tx.rank_cmn.ck.gearbox.data_mode = DGB_4TO1_HF,                                                     \
    .channel[1].ca.tx.rank_cmn.ck.gearbox.data_mode = DGB_4TO1_HF,                                                     \
    .channel[0].ca.tx.rank_cmn.cmn.pipeline.egress_ana_mode = DDR_ANA_EGRESS_QDR_2TO1,                                 \
    .channel[1].ca.tx.rank_cmn.cmn.pipeline.egress_ana_mode = DDR_ANA_EGRESS_QDR_2TO1,                                 \
    .channel[0].ca.tx.rank_cmn.cmn.pipeline.egress_dig_mode = DDR_DIG_EGRESS_DDR_2TO1,                                 \
    .channel[1].ca.tx.rank_cmn.cmn.pipeline.egress_dig_mode = DDR_DIG_EGRESS_DDR_2TO1,                                 \
    .channel[0].ca.tx.rank[0].ck.driver.mode = DRIVER_MODE_DIFF,                                                       \
    .channel[0].ca.tx.rank[1].ck.driver.mode = DRIVER_MODE_DIFF,                                                       \
    .channel[1].ca.tx.rank[0].ck.driver.mode = DRIVER_MODE_DIFF,                                                       \
    .channel[1].ca.tx.rank[1].ck.driver.mode = DRIVER_MODE_DIFF,                                                       \
    .channel[0].dq[0].rx.rank[0].dqs.receiver.mode = REC_MODE_DIFF,                                                    \
    .channel[0].dq[0].rx.rank[1].dqs.receiver.mode = REC_MODE_DIFF,                                                    \
    .channel[0].dq[1].rx.rank[0].dqs.receiver.mode = REC_MODE_DIFF,                                                    \
    .channel[0].dq[1].rx.rank[1].dqs.receiver.mode = REC_MODE_DIFF,                                                    \
    .channel[1].dq[0].rx.rank[0].dqs.receiver.mode = REC_MODE_DIFF,                                                    \
    .channel[1].dq[0].rx.rank[1].dqs.receiver.mode = REC_MODE_DIFF,                                                    \
    .channel[1].dq[1].rx.rank[0].dqs.receiver.mode = REC_MODE_DIFF,                                                    \
    .channel[1].dq[1].rx.rank[1].dqs.receiver.mode = REC_MODE_DIFF,                                                    \
    .channel[0].dq[0].rx.rank[0].dqs.receiver.path_state = 0x0,                                                        \
    .channel[0].dq[0].rx.rank[1].dqs.receiver.path_state = 0x0,                                                        \
    .channel[0].dq[1].rx.rank[0].dqs.receiver.path_state = 0x0,                                                        \
    .channel[0].dq[1].rx.rank[1].dqs.receiver.path_state = 0x0,                                                        \
    .channel[1].dq[0].rx.rank[0].dqs.receiver.path_state = 0x0,                                                        \
    .channel[1].dq[0].rx.rank[1].dqs.receiver.path_state = 0x0,                                                        \
    .channel[1].dq[1].rx.rank[0].dqs.receiver.path_state = 0x0,                                                        \
    .channel[1].dq[1].rx.rank[1].dqs.receiver.path_state = 0x0,                                                        \
    .channel[0].dq[0].rx.rank[0].dqs.receiver.feedback_resistor = 0x6,                                                 \
    .channel[0].dq[0].rx.rank[1].dqs.receiver.feedback_resistor = 0x6,                                                 \
    .channel[0].dq[1].rx.rank[0].dqs.receiver.feedback_resistor = 0x6,                                                 \
    .channel[0].dq[1].rx.rank[1].dqs.receiver.feedback_resistor = 0x6,                                                 \
    .channel[1].dq[0].rx.rank[0].dqs.receiver.feedback_resistor = 0x6,                                                 \
    .channel[1].dq[0].rx.rank[1].dqs.receiver.feedback_resistor = 0x6,                                                 \
    .channel[1].dq[1].rx.rank[0].dqs.receiver.feedback_resistor = 0x6,                                                 \
    .channel[1].dq[1].rx.rank[1].dqs.receiver.feedback_resistor = 0x6,                                                 \
    .channel[0].dq[0].rx.rank[0].dqs.pi.gear = 0x6,                                                                    \
    .channel[0].dq[0].rx.rank[1].dqs.pi.gear = 0x6,                                                                    \
    .channel[0].dq[1].rx.rank[0].dqs.pi.gear = 0x6,                                                                    \
    .channel[0].dq[1].rx.rank[1].dqs.pi.gear = 0x6,                                                                    \
    .channel[1].dq[0].rx.rank[0].dqs.pi.gear = 0x6,                                                                    \
    .channel[1].dq[0].rx.rank[1].dqs.pi.gear = 0x6,                                                                    \
    .channel[1].dq[1].rx.rank[0].dqs.pi.gear = 0x6,                                                                    \
    .channel[1].dq[1].rx.rank[1].dqs.pi.gear = 0x6,                                                                    \
    .channel[0].dq[0].rx.rank[0].dqs.pi.xcpl = 0x0,                                                                    \
    .channel[0].dq[0].rx.rank[1].dqs.pi.xcpl = 0x0,                                                                    \
    .channel[0].dq[1].rx.rank[0].dqs.pi.xcpl = 0x0,                                                                    \
    .channel[0].dq[1].rx.rank[1].dqs.pi.xcpl = 0x0,                                                                    \
    .channel[1].dq[0].rx.rank[0].dqs.pi.xcpl = 0x0,                                                                    \
    .channel[1].dq[0].rx.rank[1].dqs.pi.xcpl = 0x0,                                                                    \
    .channel[1].dq[1].rx.rank[0].dqs.pi.xcpl = 0x0,                                                                    \
    .channel[1].dq[1].rx.rank[1].dqs.pi.xcpl = 0x0,                                                                    \
    .channel[0].dq[0].rx.rank[0].dqs.sdr_lpde.gear = 0x1,                                                              \
    .channel[0].dq[0].rx.rank[1].dqs.sdr_lpde.gear = 0x1,                                                              \
    .channel[0].dq[1].rx.rank[0].dqs.sdr_lpde.gear = 0x1,                                                              \
    .channel[0].dq[1].rx.rank[1].dqs.sdr_lpde.gear = 0x1,                                                              \
    .channel[1].dq[0].rx.rank[0].dqs.sdr_lpde.gear = 0x1,                                                              \
    .channel[1].dq[0].rx.rank[1].dqs.sdr_lpde.gear = 0x1,                                                              \
    .channel[1].dq[1].rx.rank[0].dqs.sdr_lpde.gear = 0x1,                                                              \
    .channel[1].dq[1].rx.rank[1].dqs.sdr_lpde.gear = 0x1,                                                              \
    .channel[0].dq[0].rx.rank_cmn.cmn.gearbox.data_mode = DGB_4TO1_HF,                                                 \
    .channel[0].dq[1].rx.rank_cmn.cmn.gearbox.data_mode = DGB_4TO1_HF,                                                 \
    .channel[1].dq[0].rx.rank_cmn.cmn.gearbox.data_mode = DGB_4TO1_HF,                                                 \
    .channel[1].dq[1].rx.rank_cmn.cmn.gearbox.data_mode = DGB_4TO1_HF,                                                 \
    .channel[0].dq[0].rx.rank_cmn.cmn.gearbox.fifo_mode = FGB_4TO4,                                                    \
    .channel[0].dq[1].rx.rank_cmn.cmn.gearbox.fifo_mode = FGB_4TO4,                                                    \
    .channel[1].dq[0].rx.rank_cmn.cmn.gearbox.fifo_mode = FGB_4TO4,                                                    \
    .channel[1].dq[1].rx.rank_cmn.cmn.gearbox.fifo_mode = FGB_4TO4,                                                    \
    .channel[0].dq[0].rx.rank_cmn.cmn.gearbox.wck_mode = 0x0,                                                          \
    .channel[0].dq[1].rx.rank_cmn.cmn.gearbox.wck_mode = 0x0,                                                          \
    .channel[1].dq[0].rx.rank_cmn.cmn.gearbox.wck_mode = 0x0,                                                          \
    .channel[1].dq[1].rx.rank_cmn.cmn.gearbox.wck_mode = 0x0,                                                          \
    .channel[0].dq[0].rx.rank_cmn.cmn.gearbox.pre_filter_sel = 1,                                                      \
    .channel[0].dq[1].rx.rank_cmn.cmn.gearbox.pre_filter_sel = 1,                                                      \
    .channel[1].dq[0].rx.rank_cmn.cmn.gearbox.pre_filter_sel = 1,                                                      \
    .channel[1].dq[1].rx.rank_cmn.cmn.gearbox.pre_filter_sel = 1,                                                      \
    .channel[0].dq[0].tx.rank[0].cmn.lpde.gear = 0x5,                                                                  \
    .channel[0].dq[0].tx.rank[1].cmn.lpde.gear = 0x5,                                                                  \
    .channel[0].dq[1].tx.rank[0].cmn.lpde.gear = 0x5,                                                                  \
    .channel[0].dq[1].tx.rank[1].cmn.lpde.gear = 0x5,                                                                  \
    .channel[1].dq[0].tx.rank[0].cmn.lpde.gear = 0x5,                                                                  \
    .channel[1].dq[0].tx.rank[1].cmn.lpde.gear = 0x5,                                                                  \
    .channel[1].dq[1].tx.rank[0].cmn.lpde.gear = 0x5,                                                                  \
    .channel[1].dq[1].tx.rank[1].cmn.lpde.gear = 0x5,                                                                  \
    .channel[0].dq[0].tx.rank[0].dqs.pi.ddr.gear = 0x6,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.ddr.gear = 0x6,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.ddr.gear = 0x6,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.ddr.gear = 0x6,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.ddr.gear = 0x6,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.ddr.gear = 0x6,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.ddr.gear = 0x6,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.ddr.gear = 0x6,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.qdr.gear = 0x6,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.qdr.gear = 0x6,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.qdr.gear = 0x6,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.qdr.gear = 0x6,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.qdr.gear = 0x6,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.qdr.gear = 0x6,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.qdr.gear = 0x6,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.qdr.gear = 0x6,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.odr.gear = 0x1,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.odr.gear = 0x1,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.odr.gear = 0x1,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.odr.gear = 0x1,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.odr.gear = 0x1,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.odr.gear = 0x1,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.odr.gear = 0x1,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.odr.gear = 0x1,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.rt.gear = 0x6,                                                                 \
    .channel[0].dq[0].tx.rank[1].dqs.pi.rt.gear = 0x6,                                                                 \
    .channel[0].dq[1].tx.rank[0].dqs.pi.rt.gear = 0x6,                                                                 \
    .channel[0].dq[1].tx.rank[1].dqs.pi.rt.gear = 0x6,                                                                 \
    .channel[1].dq[0].tx.rank[0].dqs.pi.rt.gear = 0x6,                                                                 \
    .channel[1].dq[0].tx.rank[1].dqs.pi.rt.gear = 0x6,                                                                 \
    .channel[1].dq[1].tx.rank[0].dqs.pi.rt.gear = 0x6,                                                                 \
    .channel[1].dq[1].tx.rank[1].dqs.pi.rt.gear = 0x6,                                                                 \
    .channel[0].dq[0].tx.rank[0].dqs.pi.sdr.gear = 0x6,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.sdr.gear = 0x6,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.sdr.gear = 0x6,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.sdr.gear = 0x6,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.sdr.gear = 0x6,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.sdr.gear = 0x6,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.sdr.gear = 0x6,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.sdr.gear = 0x6,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.dfi.gear = 0x6,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.dfi.gear = 0x6,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.dfi.gear = 0x6,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.dfi.gear = 0x6,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.dfi.gear = 0x6,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.dfi.gear = 0x6,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.dfi.gear = 0x6,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.dfi.gear = 0x6,                                                                \
    .channel[0].dq[0].tx.rank[0].dq.pi.ddr.gear = 0x6,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.ddr.gear = 0x6,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.ddr.gear = 0x6,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.ddr.gear = 0x6,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.ddr.gear = 0x6,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.ddr.gear = 0x6,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.ddr.gear = 0x6,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.ddr.gear = 0x6,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.qdr.gear = 0x6,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.qdr.gear = 0x6,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.qdr.gear = 0x6,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.qdr.gear = 0x6,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.qdr.gear = 0x6,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.qdr.gear = 0x6,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.qdr.gear = 0x6,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.qdr.gear = 0x6,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.odr.gear = 0x1,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.odr.gear = 0x1,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.odr.gear = 0x1,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.odr.gear = 0x1,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.odr.gear = 0x1,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.odr.gear = 0x1,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.odr.gear = 0x1,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.odr.gear = 0x1,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.rt.gear = 0x6,                                                                  \
    .channel[0].dq[0].tx.rank[1].dq.pi.rt.gear = 0x6,                                                                  \
    .channel[0].dq[1].tx.rank[0].dq.pi.rt.gear = 0x6,                                                                  \
    .channel[0].dq[1].tx.rank[1].dq.pi.rt.gear = 0x6,                                                                  \
    .channel[1].dq[0].tx.rank[0].dq.pi.rt.gear = 0x6,                                                                  \
    .channel[1].dq[0].tx.rank[1].dq.pi.rt.gear = 0x6,                                                                  \
    .channel[1].dq[1].tx.rank[0].dq.pi.rt.gear = 0x6,                                                                  \
    .channel[1].dq[1].tx.rank[1].dq.pi.rt.gear = 0x6,                                                                  \
    .channel[0].dq[0].tx.rank[0].dqs.pi.ddr.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.ddr.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.ddr.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.ddr.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.ddr.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.ddr.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.ddr.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.ddr.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.qdr.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.qdr.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.qdr.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.qdr.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.qdr.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.qdr.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.qdr.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.qdr.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.odr.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.odr.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.odr.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.odr.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.odr.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.odr.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.odr.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.odr.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.rt.xcpl = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dqs.pi.rt.xcpl = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dqs.pi.rt.xcpl = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dqs.pi.rt.xcpl = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dqs.pi.rt.xcpl = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dqs.pi.rt.xcpl = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dqs.pi.rt.xcpl = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dqs.pi.rt.xcpl = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dqs.pi.sdr.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.sdr.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.sdr.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.sdr.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.sdr.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.sdr.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.sdr.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.sdr.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.dfi.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.dfi.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.dfi.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.dfi.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.dfi.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.dfi.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.dfi.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.dfi.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dq.pi.ddr.xcpl = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.ddr.xcpl = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.ddr.xcpl = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.ddr.xcpl = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.ddr.xcpl = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.ddr.xcpl = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.ddr.xcpl = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.ddr.xcpl = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.qdr.xcpl = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.qdr.xcpl = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.qdr.xcpl = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.qdr.xcpl = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.qdr.xcpl = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.qdr.xcpl = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.qdr.xcpl = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.qdr.xcpl = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.odr.xcpl = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.odr.xcpl = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.odr.xcpl = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.odr.xcpl = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.odr.xcpl = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.odr.xcpl = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.odr.xcpl = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.odr.xcpl = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.rt.xcpl = 0x0,                                                                  \
    .channel[0].dq[0].tx.rank[1].dq.pi.rt.xcpl = 0x0,                                                                  \
    .channel[0].dq[1].tx.rank[0].dq.pi.rt.xcpl = 0x0,                                                                  \
    .channel[0].dq[1].tx.rank[1].dq.pi.rt.xcpl = 0x0,                                                                  \
    .channel[1].dq[0].tx.rank[0].dq.pi.rt.xcpl = 0x0,                                                                  \
    .channel[1].dq[0].tx.rank[1].dq.pi.rt.xcpl = 0x0,                                                                  \
    .channel[1].dq[1].tx.rank[0].dq.pi.rt.xcpl = 0x0,                                                                  \
    .channel[1].dq[1].tx.rank[1].dq.pi.rt.xcpl = 0x0,                                                                  \
    .channel[0].dq[0].tx.rank_cmn.dq.driver.tx_impd = DRIVER_IMPEDANCE_240,                                            \
    .channel[0].dq[1].tx.rank_cmn.dq.driver.tx_impd = DRIVER_IMPEDANCE_240,                                            \
    .channel[1].dq[0].tx.rank_cmn.dq.driver.tx_impd = DRIVER_IMPEDANCE_240,                                            \
    .channel[1].dq[1].tx.rank_cmn.dq.driver.tx_impd = DRIVER_IMPEDANCE_240,                                            \
    .channel[0].dq[0].tx.rank_cmn.dq.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                            \
    .channel[0].dq[1].tx.rank_cmn.dq.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                            \
    .channel[1].dq[0].tx.rank_cmn.dq.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                            \
    .channel[1].dq[1].tx.rank_cmn.dq.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                            \
    .channel[0].dq[0].tx.rank_cmn.dq.driver.override.sel = DRIVER_IMPEDANCE_HIZ,                                       \
    .channel[0].dq[1].tx.rank_cmn.dq.driver.override.sel = DRIVER_IMPEDANCE_HIZ,                                       \
    .channel[1].dq[0].tx.rank_cmn.dq.driver.override.sel = DRIVER_IMPEDANCE_HIZ,                                       \
    .channel[1].dq[1].tx.rank_cmn.dq.driver.override.sel = DRIVER_IMPEDANCE_HIZ,                                       \
    .channel[0].dq[0].tx.rank_cmn.dq.driver.override.val_t = 0x0,                                                      \
    .channel[0].dq[1].tx.rank_cmn.dq.driver.override.val_t = 0x0,                                                      \
    .channel[1].dq[0].tx.rank_cmn.dq.driver.override.val_t = 0x0,                                                      \
    .channel[1].dq[1].tx.rank_cmn.dq.driver.override.val_t = 0x0,                                                      \
    .channel[0].dq[0].tx.rank_cmn.dqs.driver.tx_impd = DRIVER_IMPEDANCE_80,                                            \
    .channel[0].dq[1].tx.rank_cmn.dqs.driver.tx_impd = DRIVER_IMPEDANCE_80,                                            \
    .channel[1].dq[0].tx.rank_cmn.dqs.driver.tx_impd = DRIVER_IMPEDANCE_80,                                            \
    .channel[1].dq[1].tx.rank_cmn.dqs.driver.tx_impd = DRIVER_IMPEDANCE_80,                                            \
    .channel[0].dq[0].tx.rank_cmn.dqs.driver.rx_impd = DRIVER_IMPEDANCE_80,                                            \
    .channel[0].dq[1].tx.rank_cmn.dqs.driver.rx_impd = DRIVER_IMPEDANCE_80,                                            \
    .channel[1].dq[0].tx.rank_cmn.dqs.driver.rx_impd = DRIVER_IMPEDANCE_80,                                            \
    .channel[1].dq[1].tx.rank_cmn.dqs.driver.rx_impd = DRIVER_IMPEDANCE_80,                                            \
    .channel[0].dq[0].tx.rank_cmn.dqs.driver.override.sel = DRIVER_IMPEDANCE_80,                                       \
    .channel[0].dq[1].tx.rank_cmn.dqs.driver.override.sel = DRIVER_IMPEDANCE_80,                                       \
    .channel[1].dq[0].tx.rank_cmn.dqs.driver.override.sel = DRIVER_IMPEDANCE_80,                                       \
    .channel[1].dq[1].tx.rank_cmn.dqs.driver.override.sel = DRIVER_IMPEDANCE_80,                                       \
    .channel[0].dq[0].tx.rank_cmn.dqs.driver.override.val_t = 0x0,                                                     \
    .channel[0].dq[1].tx.rank_cmn.dqs.driver.override.val_t = 0x0,                                                     \
    .channel[1].dq[0].tx.rank_cmn.dqs.driver.override.val_t = 0x0,                                                     \
    .channel[1].dq[1].tx.rank_cmn.dqs.driver.override.val_t = 0x0,                                                     \
    .channel[0].dq[0].tx.rank_cmn.dqs.driver.override.val_c = 0x0,                                                     \
    .channel[0].dq[1].tx.rank_cmn.dqs.driver.override.val_c = 0x0,                                                     \
    .channel[1].dq[0].tx.rank_cmn.dqs.driver.override.val_c = 0x0,                                                     \
    .channel[1].dq[1].tx.rank_cmn.dqs.driver.override.val_c = 0x0,                                                     \
    .channel[0].dq[0].tx.rank_cmn.dqs.gearbox.write_mode = WGB_1TO1,                                                   \
    .channel[0].dq[1].tx.rank_cmn.dqs.gearbox.write_mode = WGB_1TO1,                                                   \
    .channel[1].dq[0].tx.rank_cmn.dqs.gearbox.write_mode = WGB_1TO1,                                                   \
    .channel[1].dq[1].tx.rank_cmn.dqs.gearbox.write_mode = WGB_1TO1,                                                   \
    .channel[0].dq[0].tx.rank_cmn.dqs.gearbox.data_mode = DGB_4TO1_HF,                                                 \
    .channel[0].dq[1].tx.rank_cmn.dqs.gearbox.data_mode = DGB_4TO1_HF,                                                 \
    .channel[1].dq[0].tx.rank_cmn.dqs.gearbox.data_mode = DGB_4TO1_HF,                                                 \
    .channel[1].dq[1].tx.rank_cmn.dqs.gearbox.data_mode = DGB_4TO1_HF,                                                 \
    .channel[0].dq[0].tx.rank_cmn.dqs.gearbox.ck2wck_ratio = 0x0,                                                      \
    .channel[0].dq[1].tx.rank_cmn.dqs.gearbox.ck2wck_ratio = 0x0,                                                      \
    .channel[1].dq[0].tx.rank_cmn.dqs.gearbox.ck2wck_ratio = 0x0,                                                      \
    .channel[1].dq[1].tx.rank_cmn.dqs.gearbox.ck2wck_ratio = 0x0,                                                      \
    .channel[0].dq[0].tx.rank_cmn.cmn.pipeline.egress_ana_mode = DDR_ANA_EGRESS_QDR_2TO1,                              \
    .channel[0].dq[1].tx.rank_cmn.cmn.pipeline.egress_ana_mode = DDR_ANA_EGRESS_QDR_2TO1,                              \
    .channel[1].dq[0].tx.rank_cmn.cmn.pipeline.egress_ana_mode = DDR_ANA_EGRESS_QDR_2TO1,                              \
    .channel[1].dq[1].tx.rank_cmn.cmn.pipeline.egress_ana_mode = DDR_ANA_EGRESS_QDR_2TO1,                              \
    .channel[0].dq[0].tx.rank_cmn.cmn.pipeline.egress_dig_mode = DDR_DIG_EGRESS_DDR_2TO1,                              \
    .channel[0].dq[1].tx.rank_cmn.cmn.pipeline.egress_dig_mode = DDR_DIG_EGRESS_DDR_2TO1,                              \
    .channel[1].dq[0].tx.rank_cmn.cmn.pipeline.egress_dig_mode = DDR_DIG_EGRESS_DDR_2TO1,                              \
    .channel[1].dq[1].tx.rank_cmn.cmn.pipeline.egress_dig_mode = DDR_DIG_EGRESS_DDR_2TO1,                              \
    .channel[0].dq[0].tx.rank[0].dqs.driver.mode = DRIVER_MODE_DIFF,                                                   \
    .channel[0].dq[0].tx.rank[1].dqs.driver.mode = DRIVER_MODE_DIFF,                                                   \
    .channel[0].dq[1].tx.rank[0].dqs.driver.mode = DRIVER_MODE_DIFF,                                                   \
    .channel[0].dq[1].tx.rank[1].dqs.driver.mode = DRIVER_MODE_DIFF,                                                   \
    .channel[1].dq[0].tx.rank[0].dqs.driver.mode = DRIVER_MODE_DIFF,                                                   \
    .channel[1].dq[0].tx.rank[1].dqs.driver.mode = DRIVER_MODE_DIFF,                                                   \
    .channel[1].dq[1].tx.rank[0].dqs.driver.mode = DRIVER_MODE_DIFF,                                                   \
    .channel[1].dq[1].tx.rank[1].dqs.driver.mode = DRIVER_MODE_DIFF,                                                   \
    .common.vref.power_mode = 0,                                                                                       \
    .dfi.ckctrl.pipe_en = DFI_PIPE_DISABLE,                                                                            \
    .dfi.ckctrl.post_gb_fc_dly = 0x2,                                                                                  \
    .dfi.ckctrl.gb_mode = DFIWGB_4TO4,                                                                                 \
    .dfi.wckctrl.pipe_en = DFI_PIPE_DISABLE,                                                                           \
    .dfi.wckctrl.post_gb_fc_dly = 0x2,                                                                                 \
    .dfi.wckctrl.gb_mode = DFIWGB_4TO4,                                                                                \
    .dfi.wctrl.pipe_en = DFI_PIPE_DISABLE,                                                                             \
    .dfi.wctrl.post_gb_fc_dly = 0x2,                                                                                   \
    .dfi.wctrl.gb_mode = DFIWGB_4TO4,                                                                                  \
    .dfi.wenctrl.pipe_en = DFI_PIPE_DISABLE,                                                                           \
    .dfi.wenctrl.post_gb_fc_dly = 0x6,                                                                                 \
    .dfi.wenctrl.gb_mode = DFIWGB_4TO4,                                                                                \
    .dfi.wrcctrl.pipe_en = DFI_PIPE_DISABLE,                                                                           \
    .dfi.wrcctrl.post_gb_fc_dly = 0x0,                                                                                 \
    .dfi.wrcctrl.gb_mode = DFIWGB_4TO4,                                                                                \
    .dfi.wrc.pipe_en = DFI_PIPE_DISABLE,                                                                               \
    .dfi.wrc.post_gb_fc_dly = 0x0,                                                                                     \
    .dfi.wrc.gb_mode = DFIWGB_4TO4,                                                                                    \
    .dfi.wrd.pipe_en = DFI_PIPE_ENABLE,                                                                                \
    .dfi.wrd.post_gb_fc_dly = 0x3,                                                                                     \
    .dfi.wrd.gb_mode = DFIWGB_4TO4,                                                                                    \
    .dfi.rctrl.pipe_en = DFI_PIPE_DISABLE,                                                                             \
    .dfi.rctrl.post_gb_fc_dly = 0x2,                                                                                   \
    .dfi.rctrl.gb_mode = DFIWGB_4TO4,                                                                                  \
    .dfi.rdd.gb_mode = DFIRGB_4TO4,                                                                                    \
    .dfi.clken_pext.dq_wrclk = 0xF,                                                                                    \
    .dfi.clken_pext.dqs_wrclk = 0xF,                                                                                   \
    .dfi.clken_pext.ca_clk = 0x6,                                                                                      \
    .dfi.clken_pext.ck_clk = 0x6,                                                                                      \
    .dfi.clken_pext.rd_clk = 0xF,                                                                                      \
    .dfi.paden_pext.wrd.fields.cs = 0x0,                                                                               \
    .dfi.paden_pext.wrd.fields.en = 0x4,                                                                               \
    .dfi.paden_pext.wrd.fields.oe = 0x26,                                                                              \
    .dfi.paden_pext.wck.fields.cs = 0x0,                                                                               \
    .dfi.paden_pext.wck.fields.oe = 0x0,                                                                               \
    .dfi.paden_pext.rd.fields.rcs = 0x10,                                                                              \
    .dfi.paden_pext.rd.fields.ie = 0x2,                                                                                \
    .dfi.paden_pext.rd.fields.re = 0x3,                                                                                \
    .dfi.paden_pext.rd.fields.ren = 0x2,                                                                               \
    .dfi.ovr_traffic.sel_dq_wr = 0x0,                                                                                  \
    .dfi.ovr_traffic.sel_dqs = 0x0,                                                                                    \
    .dfi.ovr_traffic.sel_ca = 0x1,                                                                                     \
    .dfi.ovr_traffic.sel_ck = 0x0,                                                                                     \
    .dfi.ovr_traffic.val_dq_wr = 0x0,                                                                                  \
    .dfi.ovr_traffic.val_dqs = 0x0,                                                                                    \
    .dfi.ovr_traffic.val_ca = 0x1,                                                                                     \
    .dfi.ovr_traffic.val_ck = 0x0,                                                                                     \
    .dfi.ovr_traffic.sel_dq_rd = 0x0,                                                                                  \
    .dfi.ovr_traffic.val_dq_rd = 0x0,                                                                                  \
    .dram.mr1 = 0x6C,                                                                                                  \
    .dram.mr2 = 0x36,                                                                                                  \
    .dram.mr11 = 0x01,                                                                                                 \
    .dram.txsr = 315,                                                                                                  \
    .dram.phy_wr_lat = 2,                                                                                              \
    .dram.phy_wr_en = 6,                                                                                               \
    .dram.phy_rd_en = 28,                                                                                              \
    .dram.ratio = WDDR_FREQ_RATIO_1TO2,                                                                                \
    .dram.t_vref_ca_long = 404,                                                                                        \
    .dram.t_sh_train = 4,                                                                                              \
}

#define WDDR_TABLE_CFG__WDDR__FREQID_3(name) {                                                                         \
    .pll.vco_cfg[0].fll_range = 2,                                                                                     \
    .pll.vco_cfg[1].fll_range = 2,                                                                                     \
    .pll.vco_cfg[0].fll_refclk_count = 127,                                                                            \
    .pll.vco_cfg[1].fll_refclk_count = 127,                                                                            \
    .pll.vco_cfg[0].fll_vco_count_target = 3520,                                                                       \
    .pll.vco_cfg[1].fll_vco_count_target = 3520,                                                                       \
    .pll.vco_cfg[0].int_comp = 55,                                                                                     \
    .pll.vco_cfg[1].int_comp = 55,                                                                                     \
    .pll.vco_cfg[0].prop_gain = 5,                                                                                     \
    .pll.vco_cfg[1].prop_gain = 5,                                                                                     \
    .pll.vco_cfg[0].lock_count_threshold = 2,                                                                          \
    .pll.vco_cfg[1].lock_count_threshold = 2,                                                                          \
    .pll.vco_cfg[0].post_div = 0,                                                                                      \
    .pll.vco_cfg[1].post_div = 0,                                                                                      \
    .channel[0].ca.rx.rank[0].ck.sdr_lpde.gear = 0x6,                                                                  \
    .channel[0].ca.rx.rank[1].ck.sdr_lpde.gear = 0x6,                                                                  \
    .channel[1].ca.rx.rank[0].ck.sdr_lpde.gear = 0x6,                                                                  \
    .channel[1].ca.rx.rank[1].ck.sdr_lpde.gear = 0x6,                                                                  \
    .channel[0].ca.rx.rank_cmn.cmn.gearbox.data_mode = DGB_2TO1_HF,                                                    \
    .channel[1].ca.rx.rank_cmn.cmn.gearbox.data_mode = DGB_2TO1_HF,                                                    \
    .channel[0].ca.rx.rank_cmn.cmn.gearbox.fifo_mode = FGB_2TO2,                                                       \
    .channel[1].ca.rx.rank_cmn.cmn.gearbox.fifo_mode = FGB_2TO2,                                                       \
    .channel[0].ca.rx.rank_cmn.cmn.gearbox.wck_mode = 0x1,                                                             \
    .channel[1].ca.rx.rank_cmn.cmn.gearbox.wck_mode = 0x1,                                                             \
    .channel[0].ca.tx.rank[0].ck.pi.ddr.gear = 0xE,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.ddr.gear = 0xE,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.ddr.gear = 0xE,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.ddr.gear = 0xE,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.qdr.gear = 0xE,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.qdr.gear = 0xE,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.qdr.gear = 0xE,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.qdr.gear = 0xE,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.odr.gear = 0x1,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.odr.gear = 0x1,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.odr.gear = 0x1,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.odr.gear = 0x1,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.rt.gear = 0xE,                                                                     \
    .channel[0].ca.tx.rank[1].ck.pi.rt.gear = 0xE,                                                                     \
    .channel[1].ca.tx.rank[0].ck.pi.rt.gear = 0xE,                                                                     \
    .channel[1].ca.tx.rank[1].ck.pi.rt.gear = 0xE,                                                                     \
    .channel[0].ca.tx.rank[0].ck.pi.sdr.gear = 0xE,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.sdr.gear = 0xE,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.sdr.gear = 0xE,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.sdr.gear = 0xE,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.dfi.gear = 0xE,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.dfi.gear = 0xE,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.dfi.gear = 0xE,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.dfi.gear = 0xE,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.ddr.gear = 0xE,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.ddr.gear = 0xE,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.ddr.gear = 0xE,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.ddr.gear = 0xE,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.qdr.gear = 0xE,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.qdr.gear = 0xE,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.qdr.gear = 0xE,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.qdr.gear = 0xE,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.odr.gear = 0x1,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.odr.gear = 0x1,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.odr.gear = 0x1,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.odr.gear = 0x1,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.rt.gear = 0xE,                                                                     \
    .channel[0].ca.tx.rank[1].ca.pi.rt.gear = 0xE,                                                                     \
    .channel[1].ca.tx.rank[0].ca.pi.rt.gear = 0xE,                                                                     \
    .channel[1].ca.tx.rank[1].ca.pi.rt.gear = 0xE,                                                                     \
    .channel[0].ca.tx.rank[0].ck.pi.ddr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.ddr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.ddr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.ddr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.qdr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.qdr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.qdr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.qdr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.odr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.odr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.odr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.odr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.rt.xcpl = 0x0,                                                                     \
    .channel[0].ca.tx.rank[1].ck.pi.rt.xcpl = 0x0,                                                                     \
    .channel[1].ca.tx.rank[0].ck.pi.rt.xcpl = 0x0,                                                                     \
    .channel[1].ca.tx.rank[1].ck.pi.rt.xcpl = 0x0,                                                                     \
    .channel[0].ca.tx.rank[0].ck.pi.sdr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.sdr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.sdr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.sdr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.dfi.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.dfi.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.dfi.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.dfi.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.ddr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.ddr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.ddr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.ddr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.qdr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.qdr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.qdr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.qdr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.odr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.odr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.odr.xcpl = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.odr.xcpl = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.rt.xcpl = 0x0,                                                                     \
    .channel[0].ca.tx.rank[1].ca.pi.rt.xcpl = 0x0,                                                                     \
    .channel[1].ca.tx.rank[0].ca.pi.rt.xcpl = 0x0,                                                                     \
    .channel[1].ca.tx.rank[1].ca.pi.rt.xcpl = 0x0,                                                                     \
    .channel[0].ca.tx.rank[0].cmn.lpde.gear = 0x6,                                                                     \
    .channel[0].ca.tx.rank[1].cmn.lpde.gear = 0x6,                                                                     \
    .channel[1].ca.tx.rank[0].cmn.lpde.gear = 0x6,                                                                     \
    .channel[1].ca.tx.rank[1].cmn.lpde.gear = 0x6,                                                                     \
    .channel[0].ca.tx.rank_cmn.ca.driver.tx_impd = DRIVER_IMPEDANCE_240,                                               \
    .channel[1].ca.tx.rank_cmn.ca.driver.tx_impd = DRIVER_IMPEDANCE_240,                                               \
    .channel[0].ca.tx.rank_cmn.ca.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                               \
    .channel[1].ca.tx.rank_cmn.ca.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                               \
    .channel[0].ca.tx.rank_cmn.ca.driver.override.sel = 0x0,                                                           \
    .channel[1].ca.tx.rank_cmn.ca.driver.override.sel = 0x0,                                                           \
    .channel[0].ca.tx.rank_cmn.ca.driver.override.val_t = 0x0,                                                         \
    .channel[1].ca.tx.rank_cmn.ca.driver.override.val_t = 0x0,                                                         \
    .channel[0].ca.tx.rank_cmn.ca.driver.override.val_c = 0x0,                                                         \
    .channel[1].ca.tx.rank_cmn.ca.driver.override.val_c = 0x0,                                                         \
    .channel[0].ca.tx.rank_cmn.ck.driver.tx_impd = DRIVER_IMPEDANCE_240,                                               \
    .channel[1].ca.tx.rank_cmn.ck.driver.tx_impd = DRIVER_IMPEDANCE_240,                                               \
    .channel[0].ca.tx.rank_cmn.ck.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                               \
    .channel[1].ca.tx.rank_cmn.ck.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                               \
    .channel[0].ca.tx.rank_cmn.ck.driver.override.sel = 0x0,                                                           \
    .channel[1].ca.tx.rank_cmn.ck.driver.override.sel = 0x0,                                                           \
    .channel[0].ca.tx.rank_cmn.ck.driver.override.val_t = 0x0,                                                         \
    .channel[1].ca.tx.rank_cmn.ck.driver.override.val_t = 0x0,                                                         \
    .channel[0].ca.tx.rank_cmn.ck.driver.override.val_c = 0x0,                                                         \
    .channel[1].ca.tx.rank_cmn.ck.driver.override.val_c = 0x0,                                                         \
    .channel[0].ca.tx.rank_cmn.ck.gearbox.write_mode = WGB_1TO1,                                                       \
    .channel[1].ca.tx.rank_cmn.ck.gearbox.write_mode = WGB_1TO1,                                                       \
    .channel[0].ca.tx.rank_cmn.ck.gearbox.data_mode = DGB_4TO1_HF,                                                     \
    .channel[1].ca.tx.rank_cmn.ck.gearbox.data_mode = DGB_4TO1_HF,                                                     \
    .channel[0].ca.tx.rank_cmn.cmn.pipeline.egress_ana_mode = DDR_ANA_EGRESS_QDR_2TO1,                                 \
    .channel[1].ca.tx.rank_cmn.cmn.pipeline.egress_ana_mode = DDR_ANA_EGRESS_QDR_2TO1,                                 \
    .channel[0].ca.tx.rank_cmn.cmn.pipeline.egress_dig_mode = DDR_DIG_EGRESS_DDR_2TO1,                                 \
    .channel[1].ca.tx.rank_cmn.cmn.pipeline.egress_dig_mode = DDR_DIG_EGRESS_DDR_2TO1,                                 \
    .channel[0].ca.tx.rank[0].ck.driver.mode = DRIVER_MODE_DIFF,                                                       \
    .channel[0].ca.tx.rank[1].ck.driver.mode = DRIVER_MODE_DIFF,                                                       \
    .channel[1].ca.tx.rank[0].ck.driver.mode = DRIVER_MODE_DIFF,                                                       \
    .channel[1].ca.tx.rank[1].ck.driver.mode = DRIVER_MODE_DIFF,                                                       \
    .channel[0].dq[0].rx.rank[0].dqs.receiver.mode = REC_MODE_DIFF,                                                    \
    .channel[0].dq[0].rx.rank[1].dqs.receiver.mode = REC_MODE_DIFF,                                                    \
    .channel[0].dq[1].rx.rank[0].dqs.receiver.mode = REC_MODE_DIFF,                                                    \
    .channel[0].dq[1].rx.rank[1].dqs.receiver.mode = REC_MODE_DIFF,                                                    \
    .channel[1].dq[0].rx.rank[0].dqs.receiver.mode = REC_MODE_DIFF,                                                    \
    .channel[1].dq[0].rx.rank[1].dqs.receiver.mode = REC_MODE_DIFF,                                                    \
    .channel[1].dq[1].rx.rank[0].dqs.receiver.mode = REC_MODE_DIFF,                                                    \
    .channel[1].dq[1].rx.rank[1].dqs.receiver.mode = REC_MODE_DIFF,                                                    \
    .channel[0].dq[0].rx.rank[0].dqs.receiver.path_state = 0x0,                                                        \
    .channel[0].dq[0].rx.rank[1].dqs.receiver.path_state = 0x0,                                                        \
    .channel[0].dq[1].rx.rank[0].dqs.receiver.path_state = 0x0,                                                        \
    .channel[0].dq[1].rx.rank[1].dqs.receiver.path_state = 0x0,                                                        \
    .channel[1].dq[0].rx.rank[0].dqs.receiver.path_state = 0x0,                                                        \
    .channel[1].dq[0].rx.rank[1].dqs.receiver.path_state = 0x0,                                                        \
    .channel[1].dq[1].rx.rank[0].dqs.receiver.path_state = 0x0,                                                        \
    .channel[1].dq[1].rx.rank[1].dqs.receiver.path_state = 0x0,                                                        \
    .channel[0].dq[0].rx.rank[0].dqs.receiver.feedback_resistor = 0x6,                                                 \
    .channel[0].dq[0].rx.rank[1].dqs.receiver.feedback_resistor = 0x6,                                                 \
    .channel[0].dq[1].rx.rank[0].dqs.receiver.feedback_resistor = 0x6,                                                 \
    .channel[0].dq[1].rx.rank[1].dqs.receiver.feedback_resistor = 0x6,                                                 \
    .channel[1].dq[0].rx.rank[0].dqs.receiver.feedback_resistor = 0x6,                                                 \
    .channel[1].dq[0].rx.rank[1].dqs.receiver.feedback_resistor = 0x6,                                                 \
    .channel[1].dq[1].rx.rank[0].dqs.receiver.feedback_resistor = 0x6,                                                 \
    .channel[1].dq[1].rx.rank[1].dqs.receiver.feedback_resistor = 0x6,                                                 \
    .channel[0].dq[0].rx.rank[0].dqs.pi.gear = 0xE,                                                                    \
    .channel[0].dq[0].rx.rank[1].dqs.pi.gear = 0xE,                                                                    \
    .channel[0].dq[1].rx.rank[0].dqs.pi.gear = 0xE,                                                                    \
    .channel[0].dq[1].rx.rank[1].dqs.pi.gear = 0xE,                                                                    \
    .channel[1].dq[0].rx.rank[0].dqs.pi.gear = 0xE,                                                                    \
    .channel[1].dq[0].rx.rank[1].dqs.pi.gear = 0xE,                                                                    \
    .channel[1].dq[1].rx.rank[0].dqs.pi.gear = 0xE,                                                                    \
    .channel[1].dq[1].rx.rank[1].dqs.pi.gear = 0xE,                                                                    \
    .channel[0].dq[0].rx.rank[0].dqs.pi.xcpl = 0x0,                                                                    \
    .channel[0].dq[0].rx.rank[1].dqs.pi.xcpl = 0x0,                                                                    \
    .channel[0].dq[1].rx.rank[0].dqs.pi.xcpl = 0x0,                                                                    \
    .channel[0].dq[1].rx.rank[1].dqs.pi.xcpl = 0x0,                                                                    \
    .channel[1].dq[0].rx.rank[0].dqs.pi.xcpl = 0x0,                                                                    \
    .channel[1].dq[0].rx.rank[1].dqs.pi.xcpl = 0x0,                                                                    \
    .channel[1].dq[1].rx.rank[0].dqs.pi.xcpl = 0x0,                                                                    \
    .channel[1].dq[1].rx.rank[1].dqs.pi.xcpl = 0x0,                                                                    \
    .channel[0].dq[0].rx.rank[0].dqs.sdr_lpde.gear = 0x6,                                                              \
    .channel[0].dq[0].rx.rank[1].dqs.sdr_lpde.gear = 0x6,                                                              \
    .channel[0].dq[1].rx.rank[0].dqs.sdr_lpde.gear = 0x6,                                                              \
    .channel[0].dq[1].rx.rank[1].dqs.sdr_lpde.gear = 0x6,                                                              \
    .channel[1].dq[0].rx.rank[0].dqs.sdr_lpde.gear = 0x6,                                                              \
    .channel[1].dq[0].rx.rank[1].dqs.sdr_lpde.gear = 0x6,                                                              \
    .channel[1].dq[1].rx.rank[0].dqs.sdr_lpde.gear = 0x6,                                                              \
    .channel[1].dq[1].rx.rank[1].dqs.sdr_lpde.gear = 0x6,                                                              \
    .channel[0].dq[0].rx.rank_cmn.cmn.gearbox.data_mode = DGB_4TO1_HF,                                                 \
    .channel[0].dq[1].rx.rank_cmn.cmn.gearbox.data_mode = DGB_4TO1_HF,                                                 \
    .channel[1].dq[0].rx.rank_cmn.cmn.gearbox.data_mode = DGB_4TO1_HF,                                                 \
    .channel[1].dq[1].rx.rank_cmn.cmn.gearbox.data_mode = DGB_4TO1_HF,                                                 \
    .channel[0].dq[0].rx.rank_cmn.cmn.gearbox.fifo_mode = FGB_4TO4,                                                    \
    .channel[0].dq[1].rx.rank_cmn.cmn.gearbox.fifo_mode = FGB_4TO4,                                                    \
    .channel[1].dq[0].rx.rank_cmn.cmn.gearbox.fifo_mode = FGB_4TO4,                                                    \
    .channel[1].dq[1].rx.rank_cmn.cmn.gearbox.fifo_mode = FGB_4TO4,                                                    \
    .channel[0].dq[0].rx.rank_cmn.cmn.gearbox.wck_mode = 0x0,                                                          \
    .channel[0].dq[1].rx.rank_cmn.cmn.gearbox.wck_mode = 0x0,                                                          \
    .channel[1].dq[0].rx.rank_cmn.cmn.gearbox.wck_mode = 0x0,                                                          \
    .channel[1].dq[1].rx.rank_cmn.cmn.gearbox.wck_mode = 0x0,                                                          \
    .channel[0].dq[0].rx.rank_cmn.cmn.gearbox.pre_filter_sel = 1,                                                      \
    .channel[0].dq[1].rx.rank_cmn.cmn.gearbox.pre_filter_sel = 1,                                                      \
    .channel[1].dq[0].rx.rank_cmn.cmn.gearbox.pre_filter_sel = 1,                                                      \
    .channel[1].dq[1].rx.rank_cmn.cmn.gearbox.pre_filter_sel = 1,                                                      \
    .channel[0].dq[0].tx.rank[0].cmn.lpde.gear = 0x6,                                                                  \
    .channel[0].dq[0].tx.rank[1].cmn.lpde.gear = 0x6,                                                                  \
    .channel[0].dq[1].tx.rank[0].cmn.lpde.gear = 0x6,                                                                  \
    .channel[0].dq[1].tx.rank[1].cmn.lpde.gear = 0x6,                                                                  \
    .channel[1].dq[0].tx.rank[0].cmn.lpde.gear = 0x6,                                                                  \
    .channel[1].dq[0].tx.rank[1].cmn.lpde.gear = 0x6,                                                                  \
    .channel[1].dq[1].tx.rank[0].cmn.lpde.gear = 0x6,                                                                  \
    .channel[1].dq[1].tx.rank[1].cmn.lpde.gear = 0x6,                                                                  \
    .channel[0].dq[0].tx.rank[0].dqs.pi.ddr.gear = 0xE,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.ddr.gear = 0xE,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.ddr.gear = 0xE,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.ddr.gear = 0xE,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.ddr.gear = 0xE,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.ddr.gear = 0xE,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.ddr.gear = 0xE,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.ddr.gear = 0xE,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.qdr.gear = 0xE,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.qdr.gear = 0xE,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.qdr.gear = 0xE,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.qdr.gear = 0xE,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.qdr.gear = 0xE,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.qdr.gear = 0xE,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.qdr.gear = 0xE,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.qdr.gear = 0xE,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.odr.gear = 0x1,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.odr.gear = 0x1,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.odr.gear = 0x1,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.odr.gear = 0x1,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.odr.gear = 0x1,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.odr.gear = 0x1,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.odr.gear = 0x1,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.odr.gear = 0x1,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.rt.gear = 0xE,                                                                 \
    .channel[0].dq[0].tx.rank[1].dqs.pi.rt.gear = 0xE,                                                                 \
    .channel[0].dq[1].tx.rank[0].dqs.pi.rt.gear = 0xE,                                                                 \
    .channel[0].dq[1].tx.rank[1].dqs.pi.rt.gear = 0xE,                                                                 \
    .channel[1].dq[0].tx.rank[0].dqs.pi.rt.gear = 0xE,                                                                 \
    .channel[1].dq[0].tx.rank[1].dqs.pi.rt.gear = 0xE,                                                                 \
    .channel[1].dq[1].tx.rank[0].dqs.pi.rt.gear = 0xE,                                                                 \
    .channel[1].dq[1].tx.rank[1].dqs.pi.rt.gear = 0xE,                                                                 \
    .channel[0].dq[0].tx.rank[0].dqs.pi.sdr.gear = 0xE,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.sdr.gear = 0xE,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.sdr.gear = 0xE,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.sdr.gear = 0xE,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.sdr.gear = 0xE,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.sdr.gear = 0xE,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.sdr.gear = 0xE,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.sdr.gear = 0xE,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.dfi.gear = 0xE,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.dfi.gear = 0xE,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.dfi.gear = 0xE,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.dfi.gear = 0xE,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.dfi.gear = 0xE,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.dfi.gear = 0xE,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.dfi.gear = 0xE,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.dfi.gear = 0xE,                                                                \
    .channel[0].dq[0].tx.rank[0].dq.pi.ddr.gear = 0xE,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.ddr.gear = 0xE,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.ddr.gear = 0xE,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.ddr.gear = 0xE,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.ddr.gear = 0xE,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.ddr.gear = 0xE,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.ddr.gear = 0xE,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.ddr.gear = 0xE,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.qdr.gear = 0xE,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.qdr.gear = 0xE,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.qdr.gear = 0xE,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.qdr.gear = 0xE,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.qdr.gear = 0xE,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.qdr.gear = 0xE,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.qdr.gear = 0xE,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.qdr.gear = 0xE,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.odr.gear = 0xE,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.odr.gear = 0xE,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.odr.gear = 0xE,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.odr.gear = 0xE,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.odr.gear = 0xE,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.odr.gear = 0xE,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.odr.gear = 0xE,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.odr.gear = 0xE,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.rt.gear = 0xE,                                                                  \
    .channel[0].dq[0].tx.rank[1].dq.pi.rt.gear = 0xE,                                                                  \
    .channel[0].dq[1].tx.rank[0].dq.pi.rt.gear = 0xE,                                                                  \
    .channel[0].dq[1].tx.rank[1].dq.pi.rt.gear = 0xE,                                                                  \
    .channel[1].dq[0].tx.rank[0].dq.pi.rt.gear = 0xE,                                                                  \
    .channel[1].dq[0].tx.rank[1].dq.pi.rt.gear = 0xE,                                                                  \
    .channel[1].dq[1].tx.rank[0].dq.pi.rt.gear = 0xE,                                                                  \
    .channel[1].dq[1].tx.rank[1].dq.pi.rt.gear = 0xE,                                                                  \
    .channel[0].dq[0].tx.rank[0].dqs.pi.ddr.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.ddr.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.ddr.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.ddr.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.ddr.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.ddr.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.ddr.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.ddr.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.qdr.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.qdr.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.qdr.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.qdr.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.qdr.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.qdr.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.qdr.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.qdr.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.odr.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.odr.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.odr.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.odr.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.odr.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.odr.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.odr.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.odr.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.rt.xcpl = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dqs.pi.rt.xcpl = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dqs.pi.rt.xcpl = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dqs.pi.rt.xcpl = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dqs.pi.rt.xcpl = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dqs.pi.rt.xcpl = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dqs.pi.rt.xcpl = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dqs.pi.rt.xcpl = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dqs.pi.sdr.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.sdr.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.sdr.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.sdr.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.sdr.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.sdr.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.sdr.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.sdr.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.dfi.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.dfi.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.dfi.xcpl = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.dfi.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.dfi.xcpl = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.dfi.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.dfi.xcpl = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.dfi.xcpl = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dq.pi.ddr.xcpl = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.ddr.xcpl = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.ddr.xcpl = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.ddr.xcpl = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.ddr.xcpl = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.ddr.xcpl = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.ddr.xcpl = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.ddr.xcpl = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.qdr.xcpl = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.qdr.xcpl = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.qdr.xcpl = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.qdr.xcpl = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.qdr.xcpl = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.qdr.xcpl = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.qdr.xcpl = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.qdr.xcpl = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.odr.xcpl = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.odr.xcpl = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.odr.xcpl = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.odr.xcpl = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.odr.xcpl = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.odr.xcpl = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.odr.xcpl = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.odr.xcpl = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.rt.xcpl = 0x0,                                                                  \
    .channel[0].dq[0].tx.rank[1].dq.pi.rt.xcpl = 0x0,                                                                  \
    .channel[0].dq[1].tx.rank[0].dq.pi.rt.xcpl = 0x0,                                                                  \
    .channel[0].dq[1].tx.rank[1].dq.pi.rt.xcpl = 0x0,                                                                  \
    .channel[1].dq[0].tx.rank[0].dq.pi.rt.xcpl = 0x0,                                                                  \
    .channel[1].dq[0].tx.rank[1].dq.pi.rt.xcpl = 0x0,                                                                  \
    .channel[1].dq[1].tx.rank[0].dq.pi.rt.xcpl = 0x0,                                                                  \
    .channel[1].dq[1].tx.rank[1].dq.pi.rt.xcpl = 0x0,                                                                  \
    .channel[0].dq[0].tx.rank_cmn.dq.driver.tx_impd = DRIVER_IMPEDANCE_240,                                            \
    .channel[0].dq[1].tx.rank_cmn.dq.driver.tx_impd = DRIVER_IMPEDANCE_240,                                            \
    .channel[1].dq[0].tx.rank_cmn.dq.driver.tx_impd = DRIVER_IMPEDANCE_240,                                            \
    .channel[1].dq[1].tx.rank_cmn.dq.driver.tx_impd = DRIVER_IMPEDANCE_240,                                            \
    .channel[0].dq[0].tx.rank_cmn.dq.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                            \
    .channel[0].dq[1].tx.rank_cmn.dq.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                            \
    .channel[1].dq[0].tx.rank_cmn.dq.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                            \
    .channel[1].dq[1].tx.rank_cmn.dq.driver.rx_impd = DRIVER_IMPEDANCE_HIZ,                                            \
    .channel[0].dq[0].tx.rank_cmn.dq.driver.override.sel = DRIVER_IMPEDANCE_HIZ,                                       \
    .channel[0].dq[1].tx.rank_cmn.dq.driver.override.sel = DRIVER_IMPEDANCE_HIZ,                                       \
    .channel[1].dq[0].tx.rank_cmn.dq.driver.override.sel = DRIVER_IMPEDANCE_HIZ,                                       \
    .channel[1].dq[1].tx.rank_cmn.dq.driver.override.sel = DRIVER_IMPEDANCE_HIZ,                                       \
    .channel[0].dq[0].tx.rank_cmn.dq.driver.override.val_t = 0x0,                                                      \
    .channel[0].dq[1].tx.rank_cmn.dq.driver.override.val_t = 0x0,                                                      \
    .channel[1].dq[0].tx.rank_cmn.dq.driver.override.val_t = 0x0,                                                      \
    .channel[1].dq[1].tx.rank_cmn.dq.driver.override.val_t = 0x0,                                                      \
    .channel[0].dq[0].tx.rank_cmn.dqs.driver.tx_impd = DRIVER_IMPEDANCE_80,                                            \
    .channel[0].dq[1].tx.rank_cmn.dqs.driver.tx_impd = DRIVER_IMPEDANCE_80,                                            \
    .channel[1].dq[0].tx.rank_cmn.dqs.driver.tx_impd = DRIVER_IMPEDANCE_80,                                            \
    .channel[1].dq[1].tx.rank_cmn.dqs.driver.tx_impd = DRIVER_IMPEDANCE_80,                                            \
    .channel[0].dq[0].tx.rank_cmn.dqs.driver.rx_impd = DRIVER_IMPEDANCE_80,                                            \
    .channel[0].dq[1].tx.rank_cmn.dqs.driver.rx_impd = DRIVER_IMPEDANCE_80,                                            \
    .channel[1].dq[0].tx.rank_cmn.dqs.driver.rx_impd = DRIVER_IMPEDANCE_80,                                            \
    .channel[1].dq[1].tx.rank_cmn.dqs.driver.rx_impd = DRIVER_IMPEDANCE_80,                                            \
    .channel[0].dq[0].tx.rank_cmn.dqs.driver.override.sel = DRIVER_IMPEDANCE_80,                                       \
    .channel[0].dq[1].tx.rank_cmn.dqs.driver.override.sel = DRIVER_IMPEDANCE_80,                                       \
    .channel[1].dq[0].tx.rank_cmn.dqs.driver.override.sel = DRIVER_IMPEDANCE_80,                                       \
    .channel[1].dq[1].tx.rank_cmn.dqs.driver.override.sel = DRIVER_IMPEDANCE_80,                                       \
    .channel[0].dq[0].tx.rank_cmn.dqs.driver.override.val_t = 0x0,                                                     \
    .channel[0].dq[1].tx.rank_cmn.dqs.driver.override.val_t = 0x0,                                                     \
    .channel[1].dq[0].tx.rank_cmn.dqs.driver.override.val_t = 0x0,                                                     \
    .channel[1].dq[1].tx.rank_cmn.dqs.driver.override.val_t = 0x0,                                                     \
    .channel[0].dq[0].tx.rank_cmn.dqs.driver.override.val_c = 0x0,                                                     \
    .channel[0].dq[1].tx.rank_cmn.dqs.driver.override.val_c = 0x0,                                                     \
    .channel[1].dq[0].tx.rank_cmn.dqs.driver.override.val_c = 0x0,                                                     \
    .channel[1].dq[1].tx.rank_cmn.dqs.driver.override.val_c = 0x0,                                                     \
    .channel[0].dq[0].tx.rank_cmn.dqs.gearbox.write_mode = WGB_1TO1,                                                   \
    .channel[0].dq[1].tx.rank_cmn.dqs.gearbox.write_mode = WGB_1TO1,                                                   \
    .channel[1].dq[0].tx.rank_cmn.dqs.gearbox.write_mode = WGB_1TO1,                                                   \
    .channel[1].dq[1].tx.rank_cmn.dqs.gearbox.write_mode = WGB_1TO1,                                                   \
    .channel[0].dq[0].tx.rank_cmn.dqs.gearbox.data_mode = DGB_4TO1_HF,                                                 \
    .channel[0].dq[1].tx.rank_cmn.dqs.gearbox.data_mode = DGB_4TO1_HF,                                                 \
    .channel[1].dq[0].tx.rank_cmn.dqs.gearbox.data_mode = DGB_4TO1_HF,                                                 \
    .channel[1].dq[1].tx.rank_cmn.dqs.gearbox.data_mode = DGB_4TO1_HF,                                                 \
    .channel[0].dq[0].tx.rank_cmn.dqs.gearbox.ck2wck_ratio = 0x0,                                                      \
    .channel[0].dq[1].tx.rank_cmn.dqs.gearbox.ck2wck_ratio = 0x0,                                                      \
    .channel[1].dq[0].tx.rank_cmn.dqs.gearbox.ck2wck_ratio = 0x0,                                                      \
    .channel[1].dq[1].tx.rank_cmn.dqs.gearbox.ck2wck_ratio = 0x0,                                                      \
    .channel[0].dq[0].tx.rank_cmn.cmn.pipeline.egress_ana_mode = DDR_ANA_EGRESS_QDR_2TO1,                              \
    .channel[0].dq[1].tx.rank_cmn.cmn.pipeline.egress_ana_mode = DDR_ANA_EGRESS_QDR_2TO1,                              \
    .channel[1].dq[0].tx.rank_cmn.cmn.pipeline.egress_ana_mode = DDR_ANA_EGRESS_QDR_2TO1,                              \
    .channel[1].dq[1].tx.rank_cmn.cmn.pipeline.egress_ana_mode = DDR_ANA_EGRESS_QDR_2TO1,                              \
    .channel[0].dq[0].tx.rank_cmn.cmn.pipeline.egress_dig_mode = DDR_DIG_EGRESS_DDR_2TO1,                              \
    .channel[0].dq[1].tx.rank_cmn.cmn.pipeline.egress_dig_mode = DDR_DIG_EGRESS_DDR_2TO1,                              \
    .channel[1].dq[0].tx.rank_cmn.cmn.pipeline.egress_dig_mode = DDR_DIG_EGRESS_DDR_2TO1,                              \
    .channel[1].dq[1].tx.rank_cmn.cmn.pipeline.egress_dig_mode = DDR_DIG_EGRESS_DDR_2TO1,                              \
    .channel[0].dq[0].tx.rank[0].dqs.driver.mode = DRIVER_MODE_DIFF,                                                   \
    .channel[0].dq[0].tx.rank[1].dqs.driver.mode = DRIVER_MODE_DIFF,                                                   \
    .channel[0].dq[1].tx.rank[0].dqs.driver.mode = DRIVER_MODE_DIFF,                                                   \
    .channel[0].dq[1].tx.rank[1].dqs.driver.mode = DRIVER_MODE_DIFF,                                                   \
    .channel[1].dq[0].tx.rank[0].dqs.driver.mode = DRIVER_MODE_DIFF,                                                   \
    .channel[1].dq[0].tx.rank[1].dqs.driver.mode = DRIVER_MODE_DIFF,                                                   \
    .channel[1].dq[1].tx.rank[0].dqs.driver.mode = DRIVER_MODE_DIFF,                                                   \
    .channel[1].dq[1].tx.rank[1].dqs.driver.mode = DRIVER_MODE_DIFF,                                                   \
    .common.vref.power_mode = 0,                                                                                       \
    .dfi.ckctrl.pipe_en = DFI_PIPE_DISABLE,                                                                            \
    .dfi.ckctrl.post_gb_fc_dly = 0x2,                                                                                  \
    .dfi.ckctrl.gb_mode = DFIWGB_4TO4,                                                                                 \
    .dfi.wckctrl.pipe_en = DFI_PIPE_DISABLE,                                                                           \
    .dfi.wckctrl.post_gb_fc_dly = 0x2,                                                                                 \
    .dfi.wckctrl.gb_mode = DFIWGB_4TO4,                                                                                \
    .dfi.wctrl.pipe_en = DFI_PIPE_DISABLE,                                                                             \
    .dfi.wctrl.post_gb_fc_dly = 0x2,                                                                                   \
    .dfi.wctrl.gb_mode = DFIWGB_4TO4,                                                                                  \
    .dfi.wenctrl.pipe_en = DFI_PIPE_DISABLE,                                                                           \
    .dfi.wenctrl.post_gb_fc_dly = 0x6,                                                                                 \
    .dfi.wenctrl.gb_mode = DFIWGB_4TO4,                                                                                \
    .dfi.wrcctrl.pipe_en = DFI_PIPE_DISABLE,                                                                           \
    .dfi.wrcctrl.post_gb_fc_dly = 0x0,                                                                                 \
    .dfi.wrcctrl.gb_mode = DFIWGB_4TO4,                                                                                \
    .dfi.wrc.pipe_en = DFI_PIPE_DISABLE,                                                                               \
    .dfi.wrc.post_gb_fc_dly = 0x0,                                                                                     \
    .dfi.wrc.gb_mode = DFIWGB_4TO4,                                                                                    \
    .dfi.wrd.pipe_en = DFI_PIPE_ENABLE,                                                                                \
    .dfi.wrd.post_gb_fc_dly = 0x3,                                                                                     \
    .dfi.wrd.gb_mode = DFIWGB_4TO4,                                                                                    \
    .dfi.rctrl.pipe_en = DFI_PIPE_DISABLE,                                                                             \
    .dfi.rctrl.post_gb_fc_dly = 0x2,                                                                                   \
    .dfi.rctrl.gb_mode = DFIWGB_4TO4,                                                                                  \
    .dfi.rdd.gb_mode = DFIRGB_4TO4,                                                                                    \
    .dfi.clken_pext.dq_wrclk = 0xF,                                                                                    \
    .dfi.clken_pext.dqs_wrclk = 0xF,                                                                                   \
    .dfi.clken_pext.ca_clk = 0x6,                                                                                      \
    .dfi.clken_pext.ck_clk = 0x6,                                                                                      \
    .dfi.clken_pext.rd_clk = 0xF,                                                                                      \
    .dfi.paden_pext.wrd.fields.cs = 0x0,                                                                               \
    .dfi.paden_pext.wrd.fields.en = 0x4,                                                                               \
    .dfi.paden_pext.wrd.fields.oe = 0x28,                                                                              \
    .dfi.paden_pext.wck.fields.cs = 0x0,                                                                               \
    .dfi.paden_pext.wck.fields.oe = 0x0,                                                                               \
    .dfi.paden_pext.rd.fields.rcs = 0x10,                                                                              \
    .dfi.paden_pext.rd.fields.ie = 0x3,                                                                                \
    .dfi.paden_pext.rd.fields.re = 0x4,                                                                                \
    .dfi.paden_pext.rd.fields.ren = 0x2,                                                                               \
    .dfi.ovr_traffic.sel_dq_wr = 0x0,                                                                                  \
    .dfi.ovr_traffic.sel_dqs = 0x0,                                                                                    \
    .dfi.ovr_traffic.sel_ca = 0x1,                                                                                     \
    .dfi.ovr_traffic.sel_ck = 0x0,                                                                                     \
    .dfi.ovr_traffic.val_dq_wr = 0x0,                                                                                  \
    .dfi.ovr_traffic.val_dqs = 0x0,                                                                                    \
    .dfi.ovr_traffic.val_ca = 0x1,                                                                                     \
    .dfi.ovr_traffic.val_ck = 0x0,                                                                                     \
    .dfi.ovr_traffic.sel_dq_rd = 0x0,                                                                                  \
    .dfi.ovr_traffic.val_dq_rd = 0x0,                                                                                  \
    .dram.mr1 = 0x7C,                                                                                                  \
    .dram.mr2 = 0x3F,                                                                                                  \
    .dram.mr11 = 0x01,                                                                                                 \
    .dram.txsr = 412,                                                                                                  \
    .dram.phy_wr_lat = 4,                                                                                              \
    .dram.phy_wr_en = 6,                                                                                               \
    .dram.phy_rd_en = 32,                                                                                              \
    .dram.ratio = WDDR_FREQ_RATIO_1TO2,                                                                                \
    .dram.t_vref_ca_long = 533,                                                                                        \
    .dram.t_sh_train = 4,                                                                                              \
}

#define WDDR_TABLE_CAL__WDDR__FREQID_0(name) {                                                                         \
    .pll.vco_cal[0].band = 0x3,                                                                                        \
    .pll.vco_cal[1].band = 0x3,                                                                                        \
    .pll.vco_cal[0].fine = 0x11,                                                                                       \
    .pll.vco_cal[1].fine = 0x11,                                                                                       \
    .channel[0].ca.rx.rank[0].ck.sdr_lpde.delay = 0xF,                                                                 \
    .channel[0].ca.rx.rank[1].ck.sdr_lpde.delay = 0xF,                                                                 \
    .channel[1].ca.rx.rank[0].ck.sdr_lpde.delay = 0xF,                                                                 \
    .channel[1].ca.rx.rank[1].ck.sdr_lpde.delay = 0xF,                                                                 \
    .channel[0].ca.tx.rank[0].ck.pi.ddr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.ddr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.ddr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.ddr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.qdr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.qdr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.qdr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.qdr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.odr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.odr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.odr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.odr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.rt.code = 0x0,                                                                     \
    .channel[0].ca.tx.rank[1].ck.pi.rt.code = 0x0,                                                                     \
    .channel[1].ca.tx.rank[0].ck.pi.rt.code = 0x0,                                                                     \
    .channel[1].ca.tx.rank[1].ck.pi.rt.code = 0x0,                                                                     \
    .channel[0].ca.tx.rank[0].ca.pi.ddr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.ddr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.ddr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.ddr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.qdr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.qdr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.qdr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.qdr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.odr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.odr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.odr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.odr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.rt.code = 0x0,                                                                     \
    .channel[0].ca.tx.rank[1].ca.pi.rt.code = 0x0,                                                                     \
    .channel[1].ca.tx.rank[0].ca.pi.rt.code = 0x0,                                                                     \
    .channel[1].ca.tx.rank[1].ca.pi.rt.code = 0x0,                                                                     \
    .channel[0].ca.tx.rank[0].ca.rt.pipe_en = 0x1FF,                                                                   \
    .channel[0].ca.tx.rank[1].ca.rt.pipe_en = 0x1FF,                                                                   \
    .channel[1].ca.tx.rank[0].ca.rt.pipe_en = 0x1FF,                                                                   \
    .channel[1].ca.tx.rank[1].ca.rt.pipe_en = 0x1FF,                                                                   \
    .channel[0].ca.tx.rank[0].ck.rt.pipe_en = 0x1FF,                                                                   \
    .channel[0].ca.tx.rank[1].ck.rt.pipe_en = 0x1FF,                                                                   \
    .channel[1].ca.tx.rank[0].ck.rt.pipe_en = 0x1FF,                                                                   \
    .channel[1].ca.tx.rank[1].ck.rt.pipe_en = 0x1FF,                                                                   \
    .channel[0].ca.tx.rank[0].ca.lpde[0].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[1].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[2].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[3].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[4].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[5].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[6].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[7].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[8].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[9].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[10].delay = 0x1,                                                                 \
    .channel[0].ca.tx.rank[1].ca.lpde[0].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[1].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[2].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[3].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[4].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[5].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[6].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[7].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[8].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[9].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[10].delay = 0x1,                                                                 \
    .channel[1].ca.tx.rank[0].ca.lpde[0].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[1].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[2].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[3].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[4].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[5].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[6].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[7].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[8].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[9].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[10].delay = 0x1,                                                                 \
    .channel[1].ca.tx.rank[1].ca.lpde[0].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[1].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[2].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[3].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[4].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[5].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[6].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[7].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[8].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[9].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[10].delay = 0x1,                                                                 \
    .channel[0].ca.tx.rank[0].ck.lpde[0].delay = 0xF,                                                                  \
    .channel[0].ca.tx.rank[1].ck.lpde[0].delay = 0xF,                                                                  \
    .channel[1].ca.tx.rank[0].ck.lpde[0].delay = 0xF,                                                                  \
    .channel[1].ca.tx.rank[1].ck.lpde[0].delay = 0xF,                                                                  \
    .channel[0].ca.tx.rank[0].ca.pipeline.sdr.fc_delay = 0x0,                                                          \
    .channel[0].ca.tx.rank[1].ca.pipeline.sdr.fc_delay = 0x0,                                                          \
    .channel[1].ca.tx.rank[0].ca.pipeline.sdr.fc_delay = 0x0,                                                          \
    .channel[1].ca.tx.rank[1].ca.pipeline.sdr.fc_delay = 0x0,                                                          \
    .channel[0].ca.tx.rank[0].ck.pipeline.sdr.fc_delay = 0x0,                                                          \
    .channel[0].ca.tx.rank[1].ck.pipeline.sdr.fc_delay = 0x0,                                                          \
    .channel[1].ca.tx.rank[0].ck.pipeline.sdr.fc_delay = 0x0,                                                          \
    .channel[1].ca.tx.rank[1].ck.pipeline.sdr.fc_delay = 0x0,                                                          \
    .channel[0].ca.tx.rank[0].ca.pipeline.sdr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[1].ca.pipeline.sdr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[0].ca.pipeline.sdr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[1].ca.pipeline.sdr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[0].ck.pipeline.sdr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[1].ck.pipeline.sdr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[0].ck.pipeline.sdr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[1].ck.pipeline.sdr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[0].ca.pipeline.sdr.x_sel = 0x76542020,                                                      \
    .channel[0].ca.tx.rank[1].ca.pipeline.sdr.x_sel = 0x76542020,                                                      \
    .channel[1].ca.tx.rank[0].ca.pipeline.sdr.x_sel = 0x76542020,                                                      \
    .channel[1].ca.tx.rank[1].ca.pipeline.sdr.x_sel = 0x76542020,                                                      \
    .channel[0].ca.tx.rank[0].ck.pipeline.sdr.x_sel = 0x76543120,                                                      \
    .channel[0].ca.tx.rank[1].ck.pipeline.sdr.x_sel = 0x76543120,                                                      \
    .channel[1].ca.tx.rank[0].ck.pipeline.sdr.x_sel = 0x76543120,                                                      \
    .channel[1].ca.tx.rank[1].ck.pipeline.sdr.x_sel = 0x76543120,                                                      \
    .channel[0].ca.tx.rank[0].ca.pipeline.ddr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[1].ca.pipeline.ddr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[0].ca.pipeline.ddr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[1].ca.pipeline.ddr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[0].ck.pipeline.ddr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[1].ck.pipeline.ddr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[0].ck.pipeline.ddr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[1].ck.pipeline.ddr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[0].ca.pipeline.ddr.x_sel = 0x3210,                                                          \
    .channel[0].ca.tx.rank[1].ca.pipeline.ddr.x_sel = 0x3210,                                                          \
    .channel[1].ca.tx.rank[0].ca.pipeline.ddr.x_sel = 0x3210,                                                          \
    .channel[1].ca.tx.rank[1].ca.pipeline.ddr.x_sel = 0x3210,                                                          \
    .channel[0].ca.tx.rank[0].ck.pipeline.ddr.x_sel = 0x3210,                                                          \
    .channel[0].ca.tx.rank[1].ck.pipeline.ddr.x_sel = 0x3210,                                                          \
    .channel[1].ca.tx.rank[0].ck.pipeline.ddr.x_sel = 0x3210,                                                          \
    .channel[1].ca.tx.rank[1].ck.pipeline.ddr.x_sel = 0x3210,                                                          \
    .channel[0].ca.tx.rank[0].ca.pipeline.qdr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[1].ca.pipeline.qdr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[0].ca.pipeline.qdr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[1].ca.pipeline.qdr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[0].ck.pipeline.qdr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[1].ck.pipeline.qdr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[0].ck.pipeline.qdr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[1].ck.pipeline.qdr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[0].ca.pipeline.qdr.x_sel = 0,                                                               \
    .channel[0].ca.tx.rank[1].ca.pipeline.qdr.x_sel = 0,                                                               \
    .channel[1].ca.tx.rank[0].ca.pipeline.qdr.x_sel = 0,                                                               \
    .channel[1].ca.tx.rank[1].ca.pipeline.qdr.x_sel = 0,                                                               \
    .channel[0].ca.tx.rank[0].ck.pipeline.qdr.x_sel = 0,                                                               \
    .channel[0].ca.tx.rank[1].ck.pipeline.qdr.x_sel = 0,                                                               \
    .channel[1].ca.tx.rank[0].ck.pipeline.qdr.x_sel = 0,                                                               \
    .channel[1].ca.tx.rank[1].ck.pipeline.qdr.x_sel = 0,                                                               \
    .channel[0].ca.tx.rank[0].ck.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                             \
    .channel[0].ca.tx.rank[1].ck.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                             \
    .channel[1].ca.tx.rank[0].ck.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                             \
    .channel[1].ca.tx.rank[1].ck.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                             \
    .channel[0].dq[0].rx.rank[0].dqs.receiver.rx_delay[REC_T_SIDE] = 0xBB,                                             \
    .channel[0].dq[0].rx.rank[1].dqs.receiver.rx_delay[REC_T_SIDE] = 0xBB,                                             \
    .channel[0].dq[1].rx.rank[0].dqs.receiver.rx_delay[REC_T_SIDE] = 0xBB,                                             \
    .channel[0].dq[1].rx.rank[1].dqs.receiver.rx_delay[REC_T_SIDE] = 0xBB,                                             \
    .channel[1].dq[0].rx.rank[0].dqs.receiver.rx_delay[REC_T_SIDE] = 0xBB,                                             \
    .channel[1].dq[0].rx.rank[1].dqs.receiver.rx_delay[REC_T_SIDE] = 0xBB,                                             \
    .channel[1].dq[1].rx.rank[0].dqs.receiver.rx_delay[REC_T_SIDE] = 0xBB,                                             \
    .channel[1].dq[1].rx.rank[1].dqs.receiver.rx_delay[REC_T_SIDE] = 0xBB,                                             \
    .channel[0].dq[0].rx.rank[0].dqs.receiver.rx_delay[REC_C_SIDE] = 0XBB,                                             \
    .channel[0].dq[0].rx.rank[1].dqs.receiver.rx_delay[REC_C_SIDE] = 0XBB,                                             \
    .channel[0].dq[1].rx.rank[0].dqs.receiver.rx_delay[REC_C_SIDE] = 0XBB,                                             \
    .channel[0].dq[1].rx.rank[1].dqs.receiver.rx_delay[REC_C_SIDE] = 0XBB,                                             \
    .channel[1].dq[0].rx.rank[0].dqs.receiver.rx_delay[REC_C_SIDE] = 0XBB,                                             \
    .channel[1].dq[0].rx.rank[1].dqs.receiver.rx_delay[REC_C_SIDE] = 0XBB,                                             \
    .channel[1].dq[1].rx.rank[0].dqs.receiver.rx_delay[REC_C_SIDE] = 0XBB,                                             \
    .channel[1].dq[1].rx.rank[1].dqs.receiver.rx_delay[REC_C_SIDE] = 0XBB,                                             \
    .channel[0].dq[0].rx.rank[0].dqs.pi.rcs.code = 0x0,                                                                \
    .channel[0].dq[0].rx.rank[1].dqs.pi.rcs.code = 0x0,                                                                \
    .channel[0].dq[1].rx.rank[0].dqs.pi.rcs.code = 0x0,                                                                \
    .channel[0].dq[1].rx.rank[1].dqs.pi.rcs.code = 0x0,                                                                \
    .channel[1].dq[0].rx.rank[0].dqs.pi.rcs.code = 0x0,                                                                \
    .channel[1].dq[0].rx.rank[1].dqs.pi.rcs.code = 0x0,                                                                \
    .channel[1].dq[1].rx.rank[0].dqs.pi.rcs.code = 0x0,                                                                \
    .channel[1].dq[1].rx.rank[1].dqs.pi.rcs.code = 0x0,                                                                \
    .channel[0].dq[0].rx.rank[0].dqs.pi.ren.code = 0x8,                                                                \
    .channel[0].dq[0].rx.rank[1].dqs.pi.ren.code = 0x8,                                                                \
    .channel[0].dq[1].rx.rank[0].dqs.pi.ren.code = 0x8,                                                                \
    .channel[0].dq[1].rx.rank[1].dqs.pi.ren.code = 0x8,                                                                \
    .channel[1].dq[0].rx.rank[0].dqs.pi.ren.code = 0x8,                                                                \
    .channel[1].dq[0].rx.rank[1].dqs.pi.ren.code = 0x8,                                                                \
    .channel[1].dq[1].rx.rank[0].dqs.pi.ren.code = 0x8,                                                                \
    .channel[1].dq[1].rx.rank[1].dqs.pi.ren.code = 0x8,                                                                \
    .channel[0].dq[0].rx.rank[0].dqs.pi.rdqs.code = 0x0,                                                               \
    .channel[0].dq[0].rx.rank[1].dqs.pi.rdqs.code = 0x0,                                                               \
    .channel[0].dq[1].rx.rank[0].dqs.pi.rdqs.code = 0x0,                                                               \
    .channel[0].dq[1].rx.rank[1].dqs.pi.rdqs.code = 0x0,                                                               \
    .channel[1].dq[0].rx.rank[0].dqs.pi.rdqs.code = 0x0,                                                               \
    .channel[1].dq[0].rx.rank[1].dqs.pi.rdqs.code = 0x0,                                                               \
    .channel[1].dq[1].rx.rank[0].dqs.pi.rdqs.code = 0x0,                                                               \
    .channel[1].dq[1].rx.rank[1].dqs.pi.rdqs.code = 0x0,                                                               \
    .channel[0].dq[0].rx.rank[0].dqs.sdr_lpde.delay = 0xF,                                                             \
    .channel[0].dq[0].rx.rank[1].dqs.sdr_lpde.delay = 0xF,                                                             \
    .channel[0].dq[1].rx.rank[0].dqs.sdr_lpde.delay = 0xF,                                                             \
    .channel[0].dq[1].rx.rank[1].dqs.sdr_lpde.delay = 0xF,                                                             \
    .channel[1].dq[0].rx.rank[0].dqs.sdr_lpde.delay = 0xF,                                                             \
    .channel[1].dq[0].rx.rank[1].dqs.sdr_lpde.delay = 0xF,                                                             \
    .channel[1].dq[1].rx.rank[0].dqs.sdr_lpde.delay = 0xF,                                                             \
    .channel[1].dq[1].rx.rank[1].dqs.sdr_lpde.delay = 0xF,                                                             \
    .channel[0].dq[0].tx.rank[0].dq.pipeline.sdr.fc_delay = 0x0000,                                                    \
    .channel[0].dq[0].tx.rank[1].dq.pipeline.sdr.fc_delay = 0x0000,                                                    \
    .channel[0].dq[1].tx.rank[0].dq.pipeline.sdr.fc_delay = 0x0000,                                                    \
    .channel[0].dq[1].tx.rank[1].dq.pipeline.sdr.fc_delay = 0x0000,                                                    \
    .channel[1].dq[0].tx.rank[0].dq.pipeline.sdr.fc_delay = 0x0000,                                                    \
    .channel[1].dq[0].tx.rank[1].dq.pipeline.sdr.fc_delay = 0x0000,                                                    \
    .channel[1].dq[1].tx.rank[0].dq.pipeline.sdr.fc_delay = 0x0000,                                                    \
    .channel[1].dq[1].tx.rank[1].dq.pipeline.sdr.fc_delay = 0x0000,                                                    \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.fc_delay = 0x0000,                                 \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.fc_delay = 0x0000,                                 \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.fc_delay = 0x0000,                                 \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.fc_delay = 0x0000,                                 \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.fc_delay = 0x0000,                                 \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.fc_delay = 0x0000,                                 \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.fc_delay = 0x0000,                                 \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.fc_delay = 0x0000,                                 \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[0].tx.rank[0].dq.pipeline.sdr.pipe_en = 0xC,                                                        \
    .channel[0].dq[0].tx.rank[1].dq.pipeline.sdr.pipe_en = 0xC,                                                        \
    .channel[0].dq[1].tx.rank[0].dq.pipeline.sdr.pipe_en = 0xC,                                                        \
    .channel[0].dq[1].tx.rank[1].dq.pipeline.sdr.pipe_en = 0xC,                                                        \
    .channel[1].dq[0].tx.rank[0].dq.pipeline.sdr.pipe_en = 0xC,                                                        \
    .channel[1].dq[0].tx.rank[1].dq.pipeline.sdr.pipe_en = 0xC,                                                        \
    .channel[1].dq[1].tx.rank[0].dq.pipeline.sdr.pipe_en = 0xC,                                                        \
    .channel[1].dq[1].tx.rank[1].dq.pipeline.sdr.pipe_en = 0xC,                                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.pipe_en = 0x0,                                         \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.pipe_en = 0x0,                                         \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.pipe_en = 0x0,                                         \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.pipe_en = 0x0,                                         \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.pipe_en = 0x0,                                         \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.pipe_en = 0x0,                                         \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.pipe_en = 0x0,                                         \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.pipe_en = 0x0,                                         \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.pipe_en = 0x0,                                         \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.pipe_en = 0x0,                                         \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.pipe_en = 0x0,                                         \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.pipe_en = 0x0,                                         \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.pipe_en = 0x0,                                         \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.pipe_en = 0x0,                                         \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.pipe_en = 0x0,                                         \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.pipe_en = 0x0,                                         \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.pipe_en = 0xC,                                         \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.pipe_en = 0xC,                                         \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.pipe_en = 0xC,                                         \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.pipe_en = 0xC,                                         \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.pipe_en = 0xC,                                         \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.pipe_en = 0xC,                                         \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.pipe_en = 0xC,                                         \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.pipe_en = 0xC,                                         \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.pipe_en = 0xC,                                     \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.pipe_en = 0xC,                                     \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.pipe_en = 0xC,                                     \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.pipe_en = 0xC,                                     \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.pipe_en = 0xC,                                     \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.pipe_en = 0xC,                                     \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.pipe_en = 0xC,                                     \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.pipe_en = 0xC,                                     \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[0].tx.rank[0].dq.pipeline.sdr.x_sel = 0x76541302,                                                   \
    .channel[0].dq[0].tx.rank[1].dq.pipeline.sdr.x_sel = 0x76541302,                                                   \
    .channel[0].dq[1].tx.rank[0].dq.pipeline.sdr.x_sel = 0x76541302,                                                   \
    .channel[0].dq[1].tx.rank[1].dq.pipeline.sdr.x_sel = 0x76541302,                                                   \
    .channel[1].dq[0].tx.rank[0].dq.pipeline.sdr.x_sel = 0x76541302,                                                   \
    .channel[1].dq[0].tx.rank[1].dq.pipeline.sdr.x_sel = 0x76541302,                                                   \
    .channel[1].dq[1].tx.rank[0].dq.pipeline.sdr.x_sel = 0x76541302,                                                   \
    .channel[1].dq[1].tx.rank[1].dq.pipeline.sdr.x_sel = 0x76541302,                                                   \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.x_sel = 0x76541302,                                   \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.x_sel = 0x76541302,                                   \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.x_sel = 0x76541302,                                   \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.x_sel = 0x76541302,                                   \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.x_sel = 0x76541302,                                   \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.x_sel = 0x76541302,                                   \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.x_sel = 0x76541302,                                   \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.x_sel = 0x76541302,                                   \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.x_sel = 0x76543120,                                    \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.x_sel = 0x76543120,                                    \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.x_sel = 0x76543120,                                    \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.x_sel = 0x76543120,                                    \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.x_sel = 0x76543120,                                    \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.x_sel = 0x76543120,                                    \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.x_sel = 0x76543120,                                    \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.x_sel = 0x76543120,                                    \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.x_sel = 0x76543120,                                    \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.x_sel = 0x76543120,                                    \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.x_sel = 0x76543120,                                    \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.x_sel = 0x76543120,                                    \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.x_sel = 0x76543120,                                    \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.x_sel = 0x76543120,                                    \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.x_sel = 0x76543120,                                    \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.x_sel = 0x76543120,                                    \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.x_sel = 0x76543120,                                   \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.x_sel = 0x76543120,                                   \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.x_sel = 0x76543120,                                   \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.x_sel = 0x76543120,                                   \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.x_sel = 0x76543120,                                   \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.x_sel = 0x76543120,                                   \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.x_sel = 0x76543120,                                   \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.x_sel = 0x76543120,                                   \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.x_sel = 0x76541302,                                    \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.x_sel = 0x76541302,                                    \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.x_sel = 0x76541302,                                    \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.x_sel = 0x76541302,                                    \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.x_sel = 0x76541302,                                    \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.x_sel = 0x76541302,                                    \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.x_sel = 0x76541302,                                    \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.x_sel = 0x76541302,                                    \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.x_sel = 0x76541302,                                \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.x_sel = 0x76541302,                                \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.x_sel = 0x76541302,                                \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.x_sel = 0x76541302,                                \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.x_sel = 0x76541302,                                \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.x_sel = 0x76541302,                                \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.x_sel = 0x76541302,                                \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.x_sel = 0x76541302,                                \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.x_sel = 0x76542020,                                   \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.x_sel = 0x76542020,                                   \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.x_sel = 0x76542020,                                   \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.x_sel = 0x76542020,                                   \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.x_sel = 0x76542020,                                   \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.x_sel = 0x76542020,                                   \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.x_sel = 0x76542020,                                   \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.x_sel = 0x76542020,                                   \
    .channel[0].dq[0].tx.rank[0].dq.pipeline.ddr.pipe_en = 0x0,                                                        \
    .channel[0].dq[0].tx.rank[1].dq.pipeline.ddr.pipe_en = 0x0,                                                        \
    .channel[0].dq[1].tx.rank[0].dq.pipeline.ddr.pipe_en = 0x0,                                                        \
    .channel[0].dq[1].tx.rank[1].dq.pipeline.ddr.pipe_en = 0x0,                                                        \
    .channel[1].dq[0].tx.rank[0].dq.pipeline.ddr.pipe_en = 0x0,                                                        \
    .channel[1].dq[0].tx.rank[1].dq.pipeline.ddr.pipe_en = 0x0,                                                        \
    .channel[1].dq[1].tx.rank[0].dq.pipeline.ddr.pipe_en = 0x0,                                                        \
    .channel[1].dq[1].tx.rank[1].dq.pipeline.ddr.pipe_en = 0x0,                                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.pipe_en = 0x0,                                     \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.pipe_en = 0x0,                                     \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.pipe_en = 0x0,                                     \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.pipe_en = 0x0,                                     \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.pipe_en = 0x0,                                     \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.pipe_en = 0x0,                                     \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.pipe_en = 0x0,                                     \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.pipe_en = 0x0,                                     \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[0].dq.pipeline.ddr.x_sel = 0x3210,                                                       \
    .channel[0].dq[0].tx.rank[1].dq.pipeline.ddr.x_sel = 0x3210,                                                       \
    .channel[0].dq[1].tx.rank[0].dq.pipeline.ddr.x_sel = 0x3210,                                                       \
    .channel[0].dq[1].tx.rank[1].dq.pipeline.ddr.x_sel = 0x3210,                                                       \
    .channel[1].dq[0].tx.rank[0].dq.pipeline.ddr.x_sel = 0x3210,                                                       \
    .channel[1].dq[0].tx.rank[1].dq.pipeline.ddr.x_sel = 0x3210,                                                       \
    .channel[1].dq[1].tx.rank[0].dq.pipeline.ddr.x_sel = 0x3210,                                                       \
    .channel[1].dq[1].tx.rank[1].dq.pipeline.ddr.x_sel = 0x3210,                                                       \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.x_sel = 0x3210,                                    \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.x_sel = 0x3210,                                    \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.x_sel = 0x3210,                                    \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.x_sel = 0x3210,                                    \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.x_sel = 0x3210,                                    \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.x_sel = 0x3210,                                    \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.x_sel = 0x3210,                                    \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.x_sel = 0x3210,                                    \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[0].dq.pipeline.qdr.pipe_en = 0,                                                          \
    .channel[0].dq[0].tx.rank[1].dq.pipeline.qdr.pipe_en = 0,                                                          \
    .channel[0].dq[1].tx.rank[0].dq.pipeline.qdr.pipe_en = 0,                                                          \
    .channel[0].dq[1].tx.rank[1].dq.pipeline.qdr.pipe_en = 0,                                                          \
    .channel[1].dq[0].tx.rank[0].dq.pipeline.qdr.pipe_en = 0,                                                          \
    .channel[1].dq[0].tx.rank[1].dq.pipeline.qdr.pipe_en = 0,                                                          \
    .channel[1].dq[1].tx.rank[0].dq.pipeline.qdr.pipe_en = 0,                                                          \
    .channel[1].dq[1].tx.rank[1].dq.pipeline.qdr.pipe_en = 0,                                                          \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.pipe_en = 0,                                       \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.pipe_en = 0,                                       \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.pipe_en = 0,                                       \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.pipe_en = 0,                                       \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.pipe_en = 0,                                       \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.pipe_en = 0,                                       \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.pipe_en = 0,                                       \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.pipe_en = 0,                                       \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[0].dq.pipeline.qdr.x_sel = 0,                                                            \
    .channel[0].dq[0].tx.rank[1].dq.pipeline.qdr.x_sel = 0,                                                            \
    .channel[0].dq[1].tx.rank[0].dq.pipeline.qdr.x_sel = 0,                                                            \
    .channel[0].dq[1].tx.rank[1].dq.pipeline.qdr.x_sel = 0,                                                            \
    .channel[1].dq[0].tx.rank[0].dq.pipeline.qdr.x_sel = 0,                                                            \
    .channel[1].dq[0].tx.rank[1].dq.pipeline.qdr.x_sel = 0,                                                            \
    .channel[1].dq[1].tx.rank[0].dq.pipeline.qdr.x_sel = 0,                                                            \
    .channel[1].dq[1].tx.rank[1].dq.pipeline.qdr.x_sel = 0,                                                            \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].qdr.x_sel = 0,                                             \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].qdr.x_sel = 0,                                             \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].qdr.x_sel = 0,                                             \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].qdr.x_sel = 0,                                             \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].qdr.x_sel = 0,                                             \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].qdr.x_sel = 0,                                             \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].qdr.x_sel = 0,                                             \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].qdr.x_sel = 0,                                             \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].qdr.x_sel = 0,                                             \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].qdr.x_sel = 0,                                             \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].qdr.x_sel = 0,                                             \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].qdr.x_sel = 0,                                             \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].qdr.x_sel = 0,                                             \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].qdr.x_sel = 0,                                             \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].qdr.x_sel = 0,                                             \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].qdr.x_sel = 0,                                             \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].qdr.x_sel = 0,                                             \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].qdr.x_sel = 0,                                             \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].qdr.x_sel = 0,                                             \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].qdr.x_sel = 0,                                             \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].qdr.x_sel = 0,                                             \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].qdr.x_sel = 0,                                             \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].qdr.x_sel = 0,                                             \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].qdr.x_sel = 0,                                             \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.x_sel = 0,                                         \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.x_sel = 0,                                         \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.x_sel = 0,                                         \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.x_sel = 0,                                         \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.x_sel = 0,                                         \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.x_sel = 0,                                         \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.x_sel = 0,                                         \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.x_sel = 0,                                         \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[0].dq.lpde[0].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dq.lpde[1].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dq.lpde[2].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dq.lpde[3].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dq.lpde[4].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dq.lpde[5].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dq.lpde[6].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dq.lpde[7].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dq.lpde[8].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[0].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[1].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[2].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[3].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[4].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[5].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[6].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[7].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[8].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[0].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[1].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[2].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[3].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[4].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[5].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[6].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[7].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[8].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[0].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[1].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[2].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[3].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[4].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[5].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[6].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[7].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[8].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[0].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[1].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[2].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[3].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[4].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[5].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[6].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[7].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[8].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[0].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[1].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[2].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[3].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[4].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[5].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[6].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[7].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[8].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[0].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[1].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[2].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[3].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[4].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[5].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[6].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[7].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[8].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[0].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[1].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[2].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[3].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[4].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[5].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[6].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[7].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[8].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dqs.lpde[0].delay = 0xA,                                                              \
    .channel[0].dq[0].tx.rank[0].dqs.lpde[1].delay = 0xA,                                                              \
    .channel[0].dq[0].tx.rank[1].dqs.lpde[0].delay = 0xA,                                                              \
    .channel[0].dq[0].tx.rank[1].dqs.lpde[1].delay = 0xA,                                                              \
    .channel[0].dq[1].tx.rank[0].dqs.lpde[0].delay = 0xA,                                                              \
    .channel[0].dq[1].tx.rank[0].dqs.lpde[1].delay = 0xA,                                                              \
    .channel[0].dq[1].tx.rank[1].dqs.lpde[0].delay = 0xA,                                                              \
    .channel[0].dq[1].tx.rank[1].dqs.lpde[1].delay = 0xA,                                                              \
    .channel[1].dq[0].tx.rank[0].dqs.lpde[0].delay = 0xA,                                                              \
    .channel[1].dq[0].tx.rank[0].dqs.lpde[1].delay = 0xA,                                                              \
    .channel[1].dq[0].tx.rank[1].dqs.lpde[0].delay = 0xA,                                                              \
    .channel[1].dq[0].tx.rank[1].dqs.lpde[1].delay = 0xA,                                                              \
    .channel[1].dq[1].tx.rank[0].dqs.lpde[0].delay = 0xA,                                                              \
    .channel[1].dq[1].tx.rank[0].dqs.lpde[1].delay = 0xA,                                                              \
    .channel[1].dq[1].tx.rank[1].dqs.lpde[0].delay = 0xA,                                                              \
    .channel[1].dq[1].tx.rank[1].dqs.lpde[1].delay = 0xA,                                                              \
    .channel[0].dq[0].tx.rank[0].dq.rt.pipe_en = 0x1FF,                                                                \
    .channel[0].dq[0].tx.rank[1].dq.rt.pipe_en = 0x1FF,                                                                \
    .channel[0].dq[1].tx.rank[0].dq.rt.pipe_en = 0x1FF,                                                                \
    .channel[0].dq[1].tx.rank[1].dq.rt.pipe_en = 0x1FF,                                                                \
    .channel[1].dq[0].tx.rank[0].dq.rt.pipe_en = 0x1FF,                                                                \
    .channel[1].dq[0].tx.rank[1].dq.rt.pipe_en = 0x1FF,                                                                \
    .channel[1].dq[1].tx.rank[0].dq.rt.pipe_en = 0x1FF,                                                                \
    .channel[1].dq[1].tx.rank[1].dq.rt.pipe_en = 0x1FF,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.rt.pipe_en = 0x1FF,                                                               \
    .channel[0].dq[0].tx.rank[1].dqs.rt.pipe_en = 0x1FF,                                                               \
    .channel[0].dq[1].tx.rank[0].dqs.rt.pipe_en = 0x1FF,                                                               \
    .channel[0].dq[1].tx.rank[1].dqs.rt.pipe_en = 0x1FF,                                                               \
    .channel[1].dq[0].tx.rank[0].dqs.rt.pipe_en = 0x1FF,                                                               \
    .channel[1].dq[0].tx.rank[1].dqs.rt.pipe_en = 0x1FF,                                                               \
    .channel[1].dq[1].tx.rank[0].dqs.rt.pipe_en = 0x1FF,                                                               \
    .channel[1].dq[1].tx.rank[1].dqs.rt.pipe_en = 0x1FF,                                                               \
    .channel[0].dq[0].tx.rank[0].dqs.pi.ddr.code = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.ddr.code = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.ddr.code = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.ddr.code = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.ddr.code = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.ddr.code = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.ddr.code = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.ddr.code = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.qdr.code = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.qdr.code = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.qdr.code = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.qdr.code = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.qdr.code = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.qdr.code = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.qdr.code = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.qdr.code = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.odr.code = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.odr.code = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.odr.code = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.odr.code = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.odr.code = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.odr.code = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.odr.code = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.odr.code = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.rt.code = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dqs.pi.rt.code = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dqs.pi.rt.code = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dqs.pi.rt.code = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dqs.pi.rt.code = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dqs.pi.rt.code = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dqs.pi.rt.code = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dqs.pi.rt.code = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.ddr.code = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.ddr.code = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.ddr.code = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.ddr.code = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.ddr.code = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.ddr.code = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.ddr.code = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.ddr.code = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.qdr.code = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.qdr.code = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.qdr.code = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.qdr.code = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.qdr.code = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.qdr.code = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.qdr.code = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.qdr.code = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.odr.code = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.odr.code = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.odr.code = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.odr.code = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.odr.code = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.odr.code = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.odr.code = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.odr.code = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.rt.code = 0x0,                                                                  \
    .channel[0].dq[0].tx.rank[1].dq.pi.rt.code = 0x0,                                                                  \
    .channel[0].dq[1].tx.rank[0].dq.pi.rt.code = 0x0,                                                                  \
    .channel[0].dq[1].tx.rank[1].dq.pi.rt.code = 0x0,                                                                  \
    .channel[1].dq[0].tx.rank[0].dq.pi.rt.code = 0x0,                                                                  \
    .channel[1].dq[0].tx.rank[1].dq.pi.rt.code = 0x0,                                                                  \
    .channel[1].dq[1].tx.rank[0].dq.pi.rt.code = 0x0,                                                                  \
    .channel[1].dq[1].tx.rank[1].dq.pi.rt.code = 0x0,                                                                  \
    .channel[0].dq[0].tx.rank[0].dqs.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                         \
    .channel[0].dq[0].tx.rank[1].dqs.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                         \
    .channel[0].dq[1].tx.rank[0].dqs.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                         \
    .channel[0].dq[1].tx.rank[1].dqs.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                         \
    .channel[1].dq[0].tx.rank[0].dqs.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                         \
    .channel[1].dq[0].tx.rank[1].dqs.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                         \
    .channel[1].dq[1].tx.rank[0].dqs.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                         \
    .channel[1].dq[1].tx.rank[1].dqs.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                         \
    .common.vref.code = 0xFA,                                                                                          \
    .dram.mr12 = 0xD,                                                                                                  \
    .dram.mr14 = 0xD,                                                                                                  \
}

#define WDDR_TABLE_CAL__WDDR__FREQID_1(name) {                                                                         \
    .pll.vco_cal[0].band = 0x3,                                                                                        \
    .pll.vco_cal[1].band = 0x3,                                                                                        \
    .pll.vco_cal[0].fine = 0x0D,                                                                                       \
    .pll.vco_cal[1].fine = 0x0D,                                                                                       \
    .channel[0].ca.rx.rank[0].ck.sdr_lpde.delay = 0xF,                                                                 \
    .channel[0].ca.rx.rank[1].ck.sdr_lpde.delay = 0xF,                                                                 \
    .channel[1].ca.rx.rank[0].ck.sdr_lpde.delay = 0xF,                                                                 \
    .channel[1].ca.rx.rank[1].ck.sdr_lpde.delay = 0xF,                                                                 \
    .channel[0].ca.tx.rank[0].ck.pi.ddr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.ddr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.ddr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.ddr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.qdr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.qdr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.qdr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.qdr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.odr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.odr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.odr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.odr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.rt.code = 0x0,                                                                     \
    .channel[0].ca.tx.rank[1].ck.pi.rt.code = 0x0,                                                                     \
    .channel[1].ca.tx.rank[0].ck.pi.rt.code = 0x0,                                                                     \
    .channel[1].ca.tx.rank[1].ck.pi.rt.code = 0x0,                                                                     \
    .channel[0].ca.tx.rank[0].ca.pi.ddr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.ddr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.ddr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.ddr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.qdr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.qdr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.qdr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.qdr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.odr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.odr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.odr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.odr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.rt.code = 0x0,                                                                     \
    .channel[0].ca.tx.rank[1].ca.pi.rt.code = 0x0,                                                                     \
    .channel[1].ca.tx.rank[0].ca.pi.rt.code = 0x0,                                                                     \
    .channel[1].ca.tx.rank[1].ca.pi.rt.code = 0x0,                                                                     \
    .channel[0].ca.tx.rank[0].ca.rt.pipe_en = 0x1FF,                                                                   \
    .channel[0].ca.tx.rank[1].ca.rt.pipe_en = 0x1FF,                                                                   \
    .channel[1].ca.tx.rank[0].ca.rt.pipe_en = 0x1FF,                                                                   \
    .channel[1].ca.tx.rank[1].ca.rt.pipe_en = 0x1FF,                                                                   \
    .channel[0].ca.tx.rank[0].ck.rt.pipe_en = 0x1FF,                                                                   \
    .channel[0].ca.tx.rank[1].ck.rt.pipe_en = 0x1FF,                                                                   \
    .channel[1].ca.tx.rank[0].ck.rt.pipe_en = 0x1FF,                                                                   \
    .channel[1].ca.tx.rank[1].ck.rt.pipe_en = 0x1FF,                                                                   \
    .channel[0].ca.tx.rank[0].ca.lpde[0].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[1].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[2].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[3].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[4].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[5].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[6].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[7].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[8].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[9].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[10].delay = 0x1,                                                                 \
    .channel[0].ca.tx.rank[1].ca.lpde[0].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[1].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[2].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[3].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[4].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[5].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[6].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[7].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[8].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[9].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[10].delay = 0x1,                                                                 \
    .channel[1].ca.tx.rank[0].ca.lpde[0].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[1].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[2].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[3].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[4].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[5].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[6].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[7].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[8].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[9].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[10].delay = 0x1,                                                                 \
    .channel[1].ca.tx.rank[1].ca.lpde[0].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[1].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[2].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[3].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[4].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[5].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[6].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[7].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[8].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[9].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[10].delay = 0x1,                                                                 \
    .channel[0].ca.tx.rank[0].ck.lpde[0].delay = 0xF,                                                                  \
    .channel[0].ca.tx.rank[1].ck.lpde[0].delay = 0xF,                                                                  \
    .channel[1].ca.tx.rank[0].ck.lpde[0].delay = 0xF,                                                                  \
    .channel[1].ca.tx.rank[1].ck.lpde[0].delay = 0xF,                                                                  \
    .channel[0].ca.tx.rank[0].ca.pipeline.sdr.fc_delay = 0x0,                                                          \
    .channel[0].ca.tx.rank[1].ca.pipeline.sdr.fc_delay = 0x0,                                                          \
    .channel[1].ca.tx.rank[0].ca.pipeline.sdr.fc_delay = 0x0,                                                          \
    .channel[1].ca.tx.rank[1].ca.pipeline.sdr.fc_delay = 0x0,                                                          \
    .channel[0].ca.tx.rank[0].ck.pipeline.sdr.fc_delay = 0x0,                                                          \
    .channel[0].ca.tx.rank[1].ck.pipeline.sdr.fc_delay = 0x0,                                                          \
    .channel[1].ca.tx.rank[0].ck.pipeline.sdr.fc_delay = 0x0,                                                          \
    .channel[1].ca.tx.rank[1].ck.pipeline.sdr.fc_delay = 0x0,                                                          \
    .channel[0].ca.tx.rank[0].ca.pipeline.sdr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[1].ca.pipeline.sdr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[0].ca.pipeline.sdr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[1].ca.pipeline.sdr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[0].ck.pipeline.sdr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[1].ck.pipeline.sdr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[0].ck.pipeline.sdr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[1].ck.pipeline.sdr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[0].ca.pipeline.sdr.x_sel = 0x76542020,                                                      \
    .channel[0].ca.tx.rank[1].ca.pipeline.sdr.x_sel = 0x76542020,                                                      \
    .channel[1].ca.tx.rank[0].ca.pipeline.sdr.x_sel = 0x76542020,                                                      \
    .channel[1].ca.tx.rank[1].ca.pipeline.sdr.x_sel = 0x76542020,                                                      \
    .channel[0].ca.tx.rank[0].ck.pipeline.sdr.x_sel = 0x76543120,                                                      \
    .channel[0].ca.tx.rank[1].ck.pipeline.sdr.x_sel = 0x76543120,                                                      \
    .channel[1].ca.tx.rank[0].ck.pipeline.sdr.x_sel = 0x76543120,                                                      \
    .channel[1].ca.tx.rank[1].ck.pipeline.sdr.x_sel = 0x76543120,                                                      \
    .channel[0].ca.tx.rank[0].ca.pipeline.ddr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[1].ca.pipeline.ddr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[0].ca.pipeline.ddr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[1].ca.pipeline.ddr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[0].ck.pipeline.ddr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[1].ck.pipeline.ddr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[0].ck.pipeline.ddr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[1].ck.pipeline.ddr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[0].ca.pipeline.ddr.x_sel = 0x3210,                                                          \
    .channel[0].ca.tx.rank[1].ca.pipeline.ddr.x_sel = 0x3210,                                                          \
    .channel[1].ca.tx.rank[0].ca.pipeline.ddr.x_sel = 0x3210,                                                          \
    .channel[1].ca.tx.rank[1].ca.pipeline.ddr.x_sel = 0x3210,                                                          \
    .channel[0].ca.tx.rank[0].ck.pipeline.ddr.x_sel = 0x3210,                                                          \
    .channel[0].ca.tx.rank[1].ck.pipeline.ddr.x_sel = 0x3210,                                                          \
    .channel[1].ca.tx.rank[0].ck.pipeline.ddr.x_sel = 0x3210,                                                          \
    .channel[1].ca.tx.rank[1].ck.pipeline.ddr.x_sel = 0x3210,                                                          \
    .channel[0].ca.tx.rank[0].ca.pipeline.qdr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[1].ca.pipeline.qdr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[0].ca.pipeline.qdr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[1].ca.pipeline.qdr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[0].ck.pipeline.qdr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[1].ck.pipeline.qdr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[0].ck.pipeline.qdr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[1].ck.pipeline.qdr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[0].ca.pipeline.qdr.x_sel = 0,                                                               \
    .channel[0].ca.tx.rank[1].ca.pipeline.qdr.x_sel = 0,                                                               \
    .channel[1].ca.tx.rank[0].ca.pipeline.qdr.x_sel = 0,                                                               \
    .channel[1].ca.tx.rank[1].ca.pipeline.qdr.x_sel = 0,                                                               \
    .channel[0].ca.tx.rank[0].ck.pipeline.qdr.x_sel = 0,                                                               \
    .channel[0].ca.tx.rank[1].ck.pipeline.qdr.x_sel = 0,                                                               \
    .channel[1].ca.tx.rank[0].ck.pipeline.qdr.x_sel = 0,                                                               \
    .channel[1].ca.tx.rank[1].ck.pipeline.qdr.x_sel = 0,                                                               \
    .channel[0].ca.tx.rank[0].ck.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                             \
    .channel[0].ca.tx.rank[1].ck.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                             \
    .channel[1].ca.tx.rank[0].ck.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                             \
    .channel[1].ca.tx.rank[1].ck.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                             \
    .channel[0].dq[0].rx.rank[0].dqs.receiver.rx_delay[REC_T_SIDE] = 0xBB,                                             \
    .channel[0].dq[0].rx.rank[1].dqs.receiver.rx_delay[REC_T_SIDE] = 0xBB,                                             \
    .channel[0].dq[1].rx.rank[0].dqs.receiver.rx_delay[REC_T_SIDE] = 0xBB,                                             \
    .channel[0].dq[1].rx.rank[1].dqs.receiver.rx_delay[REC_T_SIDE] = 0xBB,                                             \
    .channel[1].dq[0].rx.rank[0].dqs.receiver.rx_delay[REC_T_SIDE] = 0xBB,                                             \
    .channel[1].dq[0].rx.rank[1].dqs.receiver.rx_delay[REC_T_SIDE] = 0xBB,                                             \
    .channel[1].dq[1].rx.rank[0].dqs.receiver.rx_delay[REC_T_SIDE] = 0xBB,                                             \
    .channel[1].dq[1].rx.rank[1].dqs.receiver.rx_delay[REC_T_SIDE] = 0xBB,                                             \
    .channel[0].dq[0].rx.rank[0].dqs.receiver.rx_delay[REC_C_SIDE] = 0xBB,                                             \
    .channel[0].dq[0].rx.rank[1].dqs.receiver.rx_delay[REC_C_SIDE] = 0xBB,                                             \
    .channel[0].dq[1].rx.rank[0].dqs.receiver.rx_delay[REC_C_SIDE] = 0xBB,                                             \
    .channel[0].dq[1].rx.rank[1].dqs.receiver.rx_delay[REC_C_SIDE] = 0xBB,                                             \
    .channel[1].dq[0].rx.rank[0].dqs.receiver.rx_delay[REC_C_SIDE] = 0xBB,                                             \
    .channel[1].dq[0].rx.rank[1].dqs.receiver.rx_delay[REC_C_SIDE] = 0xBB,                                             \
    .channel[1].dq[1].rx.rank[0].dqs.receiver.rx_delay[REC_C_SIDE] = 0xBB,                                             \
    .channel[1].dq[1].rx.rank[1].dqs.receiver.rx_delay[REC_C_SIDE] = 0xBB,                                             \
    .channel[0].dq[0].rx.rank[0].dqs.pi.rcs.code = 0x0,                                                                \
    .channel[0].dq[0].rx.rank[1].dqs.pi.rcs.code = 0x0,                                                                \
    .channel[0].dq[1].rx.rank[0].dqs.pi.rcs.code = 0x0,                                                                \
    .channel[0].dq[1].rx.rank[1].dqs.pi.rcs.code = 0x0,                                                                \
    .channel[1].dq[0].rx.rank[0].dqs.pi.rcs.code = 0x0,                                                                \
    .channel[1].dq[0].rx.rank[1].dqs.pi.rcs.code = 0x0,                                                                \
    .channel[1].dq[1].rx.rank[0].dqs.pi.rcs.code = 0x0,                                                                \
    .channel[1].dq[1].rx.rank[1].dqs.pi.rcs.code = 0x0,                                                                \
    .channel[0].dq[0].rx.rank[0].dqs.pi.ren.code = 0x3,                                                                \
    .channel[0].dq[0].rx.rank[1].dqs.pi.ren.code = 0x3,                                                                \
    .channel[0].dq[1].rx.rank[0].dqs.pi.ren.code = 0x3,                                                                \
    .channel[0].dq[1].rx.rank[1].dqs.pi.ren.code = 0x3,                                                                \
    .channel[1].dq[0].rx.rank[0].dqs.pi.ren.code = 0x3,                                                                \
    .channel[1].dq[0].rx.rank[1].dqs.pi.ren.code = 0x3,                                                                \
    .channel[1].dq[1].rx.rank[0].dqs.pi.ren.code = 0x3,                                                                \
    .channel[1].dq[1].rx.rank[1].dqs.pi.ren.code = 0x3,                                                                \
    .channel[0].dq[0].rx.rank[0].dqs.pi.rdqs.code = 0x0,                                                               \
    .channel[0].dq[0].rx.rank[1].dqs.pi.rdqs.code = 0x0,                                                               \
    .channel[0].dq[1].rx.rank[0].dqs.pi.rdqs.code = 0x0,                                                               \
    .channel[0].dq[1].rx.rank[1].dqs.pi.rdqs.code = 0x0,                                                               \
    .channel[1].dq[0].rx.rank[0].dqs.pi.rdqs.code = 0x0,                                                               \
    .channel[1].dq[0].rx.rank[1].dqs.pi.rdqs.code = 0x0,                                                               \
    .channel[1].dq[1].rx.rank[0].dqs.pi.rdqs.code = 0x0,                                                               \
    .channel[1].dq[1].rx.rank[1].dqs.pi.rdqs.code = 0x0,                                                               \
    .channel[0].dq[0].rx.rank[0].dqs.sdr_lpde.delay = 0xF,                                                             \
    .channel[0].dq[0].rx.rank[1].dqs.sdr_lpde.delay = 0xF,                                                             \
    .channel[0].dq[1].rx.rank[0].dqs.sdr_lpde.delay = 0xF,                                                             \
    .channel[0].dq[1].rx.rank[1].dqs.sdr_lpde.delay = 0xF,                                                             \
    .channel[1].dq[0].rx.rank[0].dqs.sdr_lpde.delay = 0xF,                                                             \
    .channel[1].dq[0].rx.rank[1].dqs.sdr_lpde.delay = 0xF,                                                             \
    .channel[1].dq[1].rx.rank[0].dqs.sdr_lpde.delay = 0xF,                                                             \
    .channel[1].dq[1].rx.rank[1].dqs.sdr_lpde.delay = 0xF,                                                             \
    .channel[0].dq[0].tx.rank[0].dq.pipeline.sdr.fc_delay = 0x0000,                                                    \
    .channel[0].dq[0].tx.rank[1].dq.pipeline.sdr.fc_delay = 0x0000,                                                    \
    .channel[0].dq[1].tx.rank[0].dq.pipeline.sdr.fc_delay = 0x0000,                                                    \
    .channel[0].dq[1].tx.rank[1].dq.pipeline.sdr.fc_delay = 0x0000,                                                    \
    .channel[1].dq[0].tx.rank[0].dq.pipeline.sdr.fc_delay = 0x0000,                                                    \
    .channel[1].dq[0].tx.rank[1].dq.pipeline.sdr.fc_delay = 0x0000,                                                    \
    .channel[1].dq[1].tx.rank[0].dq.pipeline.sdr.fc_delay = 0x0000,                                                    \
    .channel[1].dq[1].tx.rank[1].dq.pipeline.sdr.fc_delay = 0x0000,                                                    \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.fc_delay = 0x0000,                                 \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.fc_delay = 0x0000,                                 \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.fc_delay = 0x0000,                                 \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.fc_delay = 0x0000,                                 \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.fc_delay = 0x0000,                                 \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.fc_delay = 0x0000,                                 \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.fc_delay = 0x0000,                                 \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.fc_delay = 0x0000,                                 \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[0].tx.rank[0].dq.pipeline.sdr.pipe_en = 0xC,                                                        \
    .channel[0].dq[0].tx.rank[1].dq.pipeline.sdr.pipe_en = 0xC,                                                        \
    .channel[0].dq[1].tx.rank[0].dq.pipeline.sdr.pipe_en = 0xC,                                                        \
    .channel[0].dq[1].tx.rank[1].dq.pipeline.sdr.pipe_en = 0xC,                                                        \
    .channel[1].dq[0].tx.rank[0].dq.pipeline.sdr.pipe_en = 0xC,                                                        \
    .channel[1].dq[0].tx.rank[1].dq.pipeline.sdr.pipe_en = 0xC,                                                        \
    .channel[1].dq[1].tx.rank[0].dq.pipeline.sdr.pipe_en = 0xC,                                                        \
    .channel[1].dq[1].tx.rank[1].dq.pipeline.sdr.pipe_en = 0xC,                                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.pipe_en = 0xC,                                         \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.pipe_en = 0xC,                                         \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.pipe_en = 0xC,                                         \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.pipe_en = 0xC,                                         \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.pipe_en = 0xC,                                         \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.pipe_en = 0xC,                                         \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.pipe_en = 0xC,                                         \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.pipe_en = 0xC,                                         \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.pipe_en = 0xC,                                         \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.pipe_en = 0xC,                                         \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.pipe_en = 0xC,                                         \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.pipe_en = 0xC,                                         \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.pipe_en = 0xC,                                         \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.pipe_en = 0xC,                                         \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.pipe_en = 0xC,                                         \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.pipe_en = 0xC,                                         \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.pipe_en = 0xC,                                         \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.pipe_en = 0xC,                                         \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.pipe_en = 0xC,                                         \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.pipe_en = 0xC,                                         \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.pipe_en = 0xC,                                         \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.pipe_en = 0xC,                                         \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.pipe_en = 0xC,                                         \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.pipe_en = 0xC,                                         \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.pipe_en = 0xC,                                     \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.pipe_en = 0xC,                                     \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.pipe_en = 0xC,                                     \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.pipe_en = 0xC,                                     \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.pipe_en = 0xC,                                     \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.pipe_en = 0xC,                                     \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.pipe_en = 0xC,                                     \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.pipe_en = 0xC,                                     \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[0].tx.rank[0].dq.pipeline.sdr.x_sel = 0x76541302,                                                   \
    .channel[0].dq[0].tx.rank[1].dq.pipeline.sdr.x_sel = 0x76541302,                                                   \
    .channel[0].dq[1].tx.rank[0].dq.pipeline.sdr.x_sel = 0x76541302,                                                   \
    .channel[0].dq[1].tx.rank[1].dq.pipeline.sdr.x_sel = 0x76541302,                                                   \
    .channel[1].dq[0].tx.rank[0].dq.pipeline.sdr.x_sel = 0x76541302,                                                   \
    .channel[1].dq[0].tx.rank[1].dq.pipeline.sdr.x_sel = 0x76541302,                                                   \
    .channel[1].dq[1].tx.rank[0].dq.pipeline.sdr.x_sel = 0x76541302,                                                   \
    .channel[1].dq[1].tx.rank[1].dq.pipeline.sdr.x_sel = 0x76541302,                                                   \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.x_sel = 0x76541302,                                   \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.x_sel = 0x76541302,                                   \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.x_sel = 0x76541302,                                   \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.x_sel = 0x76541302,                                   \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.x_sel = 0x76541302,                                   \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.x_sel = 0x76541302,                                   \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.x_sel = 0x76541302,                                   \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.x_sel = 0x76541302,                                   \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.x_sel = 0x76541302,                                    \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.x_sel = 0x76541302,                                    \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.x_sel = 0x76541302,                                    \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.x_sel = 0x76541302,                                    \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.x_sel = 0x76541302,                                    \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.x_sel = 0x76541302,                                    \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.x_sel = 0x76541302,                                    \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.x_sel = 0x76541302,                                    \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.x_sel = 0x76541302,                                    \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.x_sel = 0x76541302,                                    \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.x_sel = 0x76541302,                                    \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.x_sel = 0x76541302,                                    \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.x_sel = 0x76541302,                                    \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.x_sel = 0x76541302,                                    \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.x_sel = 0x76541302,                                    \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.x_sel = 0x76541302,                                    \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.x_sel = 0x76541302,                                   \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.x_sel = 0x76541302,                                   \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.x_sel = 0x76541302,                                   \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.x_sel = 0x76541302,                                   \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.x_sel = 0x76541302,                                   \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.x_sel = 0x76541302,                                   \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.x_sel = 0x76541302,                                   \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.x_sel = 0x76541302,                                   \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.x_sel = 0x76541302,                                    \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.x_sel = 0x76541302,                                    \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.x_sel = 0x76541302,                                    \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.x_sel = 0x76541302,                                    \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.x_sel = 0x76541302,                                    \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.x_sel = 0x76541302,                                    \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.x_sel = 0x76541302,                                    \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.x_sel = 0x76541302,                                    \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.x_sel = 0x76541302,                                \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.x_sel = 0x76541302,                                \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.x_sel = 0x76541302,                                \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.x_sel = 0x76541302,                                \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.x_sel = 0x76541302,                                \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.x_sel = 0x76541302,                                \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.x_sel = 0x76541302,                                \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.x_sel = 0x76541302,                                \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[0].tx.rank[0].dq.pipeline.ddr.pipe_en = 0x0,                                                        \
    .channel[0].dq[0].tx.rank[1].dq.pipeline.ddr.pipe_en = 0x0,                                                        \
    .channel[0].dq[1].tx.rank[0].dq.pipeline.ddr.pipe_en = 0x0,                                                        \
    .channel[0].dq[1].tx.rank[1].dq.pipeline.ddr.pipe_en = 0x0,                                                        \
    .channel[1].dq[0].tx.rank[0].dq.pipeline.ddr.pipe_en = 0x0,                                                        \
    .channel[1].dq[0].tx.rank[1].dq.pipeline.ddr.pipe_en = 0x0,                                                        \
    .channel[1].dq[1].tx.rank[0].dq.pipeline.ddr.pipe_en = 0x0,                                                        \
    .channel[1].dq[1].tx.rank[1].dq.pipeline.ddr.pipe_en = 0x0,                                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.pipe_en = 0x0,                                     \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.pipe_en = 0x0,                                     \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.pipe_en = 0x0,                                     \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.pipe_en = 0x0,                                     \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.pipe_en = 0x0,                                     \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.pipe_en = 0x0,                                     \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.pipe_en = 0x0,                                     \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.pipe_en = 0x0,                                     \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[0].dq.pipeline.ddr.x_sel = 0x3210,                                                       \
    .channel[0].dq[0].tx.rank[1].dq.pipeline.ddr.x_sel = 0x3210,                                                       \
    .channel[0].dq[1].tx.rank[0].dq.pipeline.ddr.x_sel = 0x3210,                                                       \
    .channel[0].dq[1].tx.rank[1].dq.pipeline.ddr.x_sel = 0x3210,                                                       \
    .channel[1].dq[0].tx.rank[0].dq.pipeline.ddr.x_sel = 0x3210,                                                       \
    .channel[1].dq[0].tx.rank[1].dq.pipeline.ddr.x_sel = 0x3210,                                                       \
    .channel[1].dq[1].tx.rank[0].dq.pipeline.ddr.x_sel = 0x3210,                                                       \
    .channel[1].dq[1].tx.rank[1].dq.pipeline.ddr.x_sel = 0x3210,                                                       \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.x_sel = 0x3210,                                    \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.x_sel = 0x3210,                                    \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.x_sel = 0x3210,                                    \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.x_sel = 0x3210,                                    \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.x_sel = 0x3210,                                    \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.x_sel = 0x3210,                                    \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.x_sel = 0x3210,                                    \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.x_sel = 0x3210,                                    \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[0].dq.pipeline.qdr.pipe_en = 0,                                                          \
    .channel[0].dq[0].tx.rank[1].dq.pipeline.qdr.pipe_en = 0,                                                          \
    .channel[0].dq[1].tx.rank[0].dq.pipeline.qdr.pipe_en = 0,                                                          \
    .channel[0].dq[1].tx.rank[1].dq.pipeline.qdr.pipe_en = 0,                                                          \
    .channel[1].dq[0].tx.rank[0].dq.pipeline.qdr.pipe_en = 0,                                                          \
    .channel[1].dq[0].tx.rank[1].dq.pipeline.qdr.pipe_en = 0,                                                          \
    .channel[1].dq[1].tx.rank[0].dq.pipeline.qdr.pipe_en = 0,                                                          \
    .channel[1].dq[1].tx.rank[1].dq.pipeline.qdr.pipe_en = 0,                                                          \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.pipe_en = 0,                                       \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.pipe_en = 0,                                       \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.pipe_en = 0,                                       \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.pipe_en = 0,                                       \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.pipe_en = 0,                                       \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.pipe_en = 0,                                       \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.pipe_en = 0,                                       \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.pipe_en = 0,                                       \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[0].dq.pipeline.qdr.x_sel = 0,                                                            \
    .channel[0].dq[0].tx.rank[1].dq.pipeline.qdr.x_sel = 0,                                                            \
    .channel[0].dq[1].tx.rank[0].dq.pipeline.qdr.x_sel = 0,                                                            \
    .channel[0].dq[1].tx.rank[1].dq.pipeline.qdr.x_sel = 0,                                                            \
    .channel[1].dq[0].tx.rank[0].dq.pipeline.qdr.x_sel = 0,                                                            \
    .channel[1].dq[0].tx.rank[1].dq.pipeline.qdr.x_sel = 0,                                                            \
    .channel[1].dq[1].tx.rank[0].dq.pipeline.qdr.x_sel = 0,                                                            \
    .channel[1].dq[1].tx.rank[1].dq.pipeline.qdr.x_sel = 0,                                                            \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].qdr.x_sel = 0,                                             \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].qdr.x_sel = 0,                                             \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].qdr.x_sel = 0,                                             \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].qdr.x_sel = 0,                                             \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].qdr.x_sel = 0,                                             \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].qdr.x_sel = 0,                                             \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].qdr.x_sel = 0,                                             \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].qdr.x_sel = 0,                                             \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].qdr.x_sel = 0,                                             \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].qdr.x_sel = 0,                                             \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].qdr.x_sel = 0,                                             \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].qdr.x_sel = 0,                                             \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].qdr.x_sel = 0,                                             \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].qdr.x_sel = 0,                                             \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].qdr.x_sel = 0,                                             \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].qdr.x_sel = 0,                                             \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].qdr.x_sel = 0,                                             \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].qdr.x_sel = 0,                                             \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].qdr.x_sel = 0,                                             \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].qdr.x_sel = 0,                                             \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].qdr.x_sel = 0,                                             \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].qdr.x_sel = 0,                                             \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].qdr.x_sel = 0,                                             \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].qdr.x_sel = 0,                                             \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.x_sel = 0,                                         \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.x_sel = 0,                                         \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.x_sel = 0,                                         \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.x_sel = 0,                                         \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.x_sel = 0,                                         \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.x_sel = 0,                                         \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.x_sel = 0,                                         \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.x_sel = 0,                                         \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[0].dq.lpde[0].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dq.lpde[1].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dq.lpde[2].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dq.lpde[3].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dq.lpde[4].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dq.lpde[5].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dq.lpde[6].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dq.lpde[7].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dq.lpde[8].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[0].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[1].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[2].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[3].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[4].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[5].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[6].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[7].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[8].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[0].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[1].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[2].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[3].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[4].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[5].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[6].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[7].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[8].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[0].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[1].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[2].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[3].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[4].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[5].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[6].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[7].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[8].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[0].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[1].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[2].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[3].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[4].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[5].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[6].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[7].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[8].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[0].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[1].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[2].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[3].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[4].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[5].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[6].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[7].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[8].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[0].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[1].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[2].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[3].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[4].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[5].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[6].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[7].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[8].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[0].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[1].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[2].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[3].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[4].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[5].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[6].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[7].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[8].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dqs.lpde[0].delay = 0xA,                                                              \
    .channel[0].dq[0].tx.rank[0].dqs.lpde[1].delay = 0xA,                                                              \
    .channel[0].dq[0].tx.rank[1].dqs.lpde[0].delay = 0xA,                                                              \
    .channel[0].dq[0].tx.rank[1].dqs.lpde[1].delay = 0xA,                                                              \
    .channel[0].dq[1].tx.rank[0].dqs.lpde[0].delay = 0xA,                                                              \
    .channel[0].dq[1].tx.rank[0].dqs.lpde[1].delay = 0xA,                                                              \
    .channel[0].dq[1].tx.rank[1].dqs.lpde[0].delay = 0xA,                                                              \
    .channel[0].dq[1].tx.rank[1].dqs.lpde[1].delay = 0xA,                                                              \
    .channel[1].dq[0].tx.rank[0].dqs.lpde[0].delay = 0xA,                                                              \
    .channel[1].dq[0].tx.rank[0].dqs.lpde[1].delay = 0xA,                                                              \
    .channel[1].dq[0].tx.rank[1].dqs.lpde[0].delay = 0xA,                                                              \
    .channel[1].dq[0].tx.rank[1].dqs.lpde[1].delay = 0xA,                                                              \
    .channel[1].dq[1].tx.rank[0].dqs.lpde[0].delay = 0xA,                                                              \
    .channel[1].dq[1].tx.rank[0].dqs.lpde[1].delay = 0xA,                                                              \
    .channel[1].dq[1].tx.rank[1].dqs.lpde[0].delay = 0xA,                                                              \
    .channel[1].dq[1].tx.rank[1].dqs.lpde[1].delay = 0xA,                                                              \
    .channel[0].dq[0].tx.rank[0].dq.rt.pipe_en = 0x1FF,                                                                \
    .channel[0].dq[0].tx.rank[1].dq.rt.pipe_en = 0x1FF,                                                                \
    .channel[0].dq[1].tx.rank[0].dq.rt.pipe_en = 0x1FF,                                                                \
    .channel[0].dq[1].tx.rank[1].dq.rt.pipe_en = 0x1FF,                                                                \
    .channel[1].dq[0].tx.rank[0].dq.rt.pipe_en = 0x1FF,                                                                \
    .channel[1].dq[0].tx.rank[1].dq.rt.pipe_en = 0x1FF,                                                                \
    .channel[1].dq[1].tx.rank[0].dq.rt.pipe_en = 0x1FF,                                                                \
    .channel[1].dq[1].tx.rank[1].dq.rt.pipe_en = 0x1FF,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.rt.pipe_en = 0x1FF,                                                               \
    .channel[0].dq[0].tx.rank[1].dqs.rt.pipe_en = 0x1FF,                                                               \
    .channel[0].dq[1].tx.rank[0].dqs.rt.pipe_en = 0x1FF,                                                               \
    .channel[0].dq[1].tx.rank[1].dqs.rt.pipe_en = 0x1FF,                                                               \
    .channel[1].dq[0].tx.rank[0].dqs.rt.pipe_en = 0x1FF,                                                               \
    .channel[1].dq[0].tx.rank[1].dqs.rt.pipe_en = 0x1FF,                                                               \
    .channel[1].dq[1].tx.rank[0].dqs.rt.pipe_en = 0x1FF,                                                               \
    .channel[1].dq[1].tx.rank[1].dqs.rt.pipe_en = 0x1FF,                                                               \
    .channel[0].dq[0].tx.rank[0].dqs.pi.ddr.code = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.ddr.code = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.ddr.code = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.ddr.code = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.ddr.code = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.ddr.code = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.ddr.code = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.ddr.code = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.qdr.code = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.qdr.code = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.qdr.code = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.qdr.code = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.qdr.code = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.qdr.code = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.qdr.code = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.qdr.code = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.odr.code = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.odr.code = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.odr.code = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.odr.code = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.odr.code = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.odr.code = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.odr.code = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.odr.code = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.rt.code = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dqs.pi.rt.code = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dqs.pi.rt.code = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dqs.pi.rt.code = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dqs.pi.rt.code = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dqs.pi.rt.code = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dqs.pi.rt.code = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dqs.pi.rt.code = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.ddr.code = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.ddr.code = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.ddr.code = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.ddr.code = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.ddr.code = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.ddr.code = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.ddr.code = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.ddr.code = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.qdr.code = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.qdr.code = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.qdr.code = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.qdr.code = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.qdr.code = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.qdr.code = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.qdr.code = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.qdr.code = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.odr.code = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.odr.code = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.odr.code = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.odr.code = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.odr.code = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.odr.code = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.odr.code = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.odr.code = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.rt.code = 0x0,                                                                  \
    .channel[0].dq[0].tx.rank[1].dq.pi.rt.code = 0x0,                                                                  \
    .channel[0].dq[1].tx.rank[0].dq.pi.rt.code = 0x0,                                                                  \
    .channel[0].dq[1].tx.rank[1].dq.pi.rt.code = 0x0,                                                                  \
    .channel[1].dq[0].tx.rank[0].dq.pi.rt.code = 0x0,                                                                  \
    .channel[1].dq[0].tx.rank[1].dq.pi.rt.code = 0x0,                                                                  \
    .channel[1].dq[1].tx.rank[0].dq.pi.rt.code = 0x0,                                                                  \
    .channel[1].dq[1].tx.rank[1].dq.pi.rt.code = 0x0,                                                                  \
    .channel[0].dq[0].tx.rank[0].dqs.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                         \
    .channel[0].dq[0].tx.rank[1].dqs.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                         \
    .channel[0].dq[1].tx.rank[0].dqs.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                         \
    .channel[0].dq[1].tx.rank[1].dqs.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                         \
    .channel[1].dq[0].tx.rank[0].dqs.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                         \
    .channel[1].dq[0].tx.rank[1].dqs.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                         \
    .channel[1].dq[1].tx.rank[0].dqs.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                         \
    .channel[1].dq[1].tx.rank[1].dqs.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                         \
    .common.vref.code = 0xFA,                                                                                          \
    .dram.mr12 = 0xD,                                                                                                  \
    .dram.mr14 = 0xD,                                                                                                  \
}

#define WDDR_TABLE_CAL__WDDR__FREQID_2(name) {                                                                         \
    .pll.vco_cal[0].band = 0xA,                                                                                        \
    .pll.vco_cal[1].band = 0xA,                                                                                        \
    .pll.vco_cal[0].fine = 0x17,                                                                                       \
    .pll.vco_cal[1].fine = 0x17,                                                                                       \
    .channel[0].ca.rx.rank[0].ck.sdr_lpde.delay = 0xF,                                                                 \
    .channel[0].ca.rx.rank[1].ck.sdr_lpde.delay = 0xF,                                                                 \
    .channel[1].ca.rx.rank[0].ck.sdr_lpde.delay = 0xF,                                                                 \
    .channel[1].ca.rx.rank[1].ck.sdr_lpde.delay = 0xF,                                                                 \
    .channel[0].ca.tx.rank[0].ck.pi.ddr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.ddr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.ddr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.ddr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.qdr.code = 0xD,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.qdr.code = 0xD,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.qdr.code = 0xD,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.qdr.code = 0xD,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.odr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.odr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.odr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.odr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.rt.code = 0x0,                                                                     \
    .channel[0].ca.tx.rank[1].ck.pi.rt.code = 0x0,                                                                     \
    .channel[1].ca.tx.rank[0].ck.pi.rt.code = 0x0,                                                                     \
    .channel[1].ca.tx.rank[1].ck.pi.rt.code = 0x0,                                                                     \
    .channel[0].ca.tx.rank[0].ca.pi.ddr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.ddr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.ddr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.ddr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.qdr.code = 0xD,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.qdr.code = 0xD,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.qdr.code = 0xD,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.qdr.code = 0xD,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.odr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.odr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.odr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.odr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.rt.code = 0x0,                                                                     \
    .channel[0].ca.tx.rank[1].ca.pi.rt.code = 0x0,                                                                     \
    .channel[1].ca.tx.rank[0].ca.pi.rt.code = 0x0,                                                                     \
    .channel[1].ca.tx.rank[1].ca.pi.rt.code = 0x0,                                                                     \
    .channel[0].ca.tx.rank[0].ca.rt.pipe_en = 0x1FF,                                                                   \
    .channel[0].ca.tx.rank[1].ca.rt.pipe_en = 0x1FF,                                                                   \
    .channel[1].ca.tx.rank[0].ca.rt.pipe_en = 0x1FF,                                                                   \
    .channel[1].ca.tx.rank[1].ca.rt.pipe_en = 0x1FF,                                                                   \
    .channel[0].ca.tx.rank[0].ck.rt.pipe_en = 0x1FF,                                                                   \
    .channel[0].ca.tx.rank[1].ck.rt.pipe_en = 0x1FF,                                                                   \
    .channel[1].ca.tx.rank[0].ck.rt.pipe_en = 0x1FF,                                                                   \
    .channel[1].ca.tx.rank[1].ck.rt.pipe_en = 0x1FF,                                                                   \
    .channel[0].ca.tx.rank[0].ca.lpde[0].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[1].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[2].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[3].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[4].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[5].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[6].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[7].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[8].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[9].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[10].delay = 0x1,                                                                 \
    .channel[0].ca.tx.rank[1].ca.lpde[0].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[1].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[2].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[3].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[4].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[5].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[6].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[7].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[8].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[9].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[10].delay = 0x1,                                                                 \
    .channel[1].ca.tx.rank[0].ca.lpde[0].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[1].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[2].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[3].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[4].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[5].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[6].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[7].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[8].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[9].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[10].delay = 0x1,                                                                 \
    .channel[1].ca.tx.rank[1].ca.lpde[0].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[1].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[2].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[3].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[4].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[5].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[6].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[7].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[8].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[9].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[10].delay = 0x1,                                                                 \
    .channel[0].ca.tx.rank[0].ck.lpde[0].delay = 0xF,                                                                  \
    .channel[0].ca.tx.rank[1].ck.lpde[0].delay = 0xF,                                                                  \
    .channel[1].ca.tx.rank[0].ck.lpde[0].delay = 0xF,                                                                  \
    .channel[1].ca.tx.rank[1].ck.lpde[0].delay = 0xF,                                                                  \
    .channel[0].ca.tx.rank[0].ca.pipeline.sdr.fc_delay = 0x0,                                                          \
    .channel[0].ca.tx.rank[1].ca.pipeline.sdr.fc_delay = 0x0,                                                          \
    .channel[1].ca.tx.rank[0].ca.pipeline.sdr.fc_delay = 0x0,                                                          \
    .channel[1].ca.tx.rank[1].ca.pipeline.sdr.fc_delay = 0x0,                                                          \
    .channel[0].ca.tx.rank[0].ck.pipeline.sdr.fc_delay = 0x0,                                                          \
    .channel[0].ca.tx.rank[1].ck.pipeline.sdr.fc_delay = 0x0,                                                          \
    .channel[1].ca.tx.rank[0].ck.pipeline.sdr.fc_delay = 0x0,                                                          \
    .channel[1].ca.tx.rank[1].ck.pipeline.sdr.fc_delay = 0x0,                                                          \
    .channel[0].ca.tx.rank[0].ca.pipeline.sdr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[1].ca.pipeline.sdr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[0].ca.pipeline.sdr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[1].ca.pipeline.sdr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[0].ck.pipeline.sdr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[1].ck.pipeline.sdr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[0].ck.pipeline.sdr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[1].ck.pipeline.sdr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[0].ca.pipeline.sdr.x_sel = 0x76542020,                                                      \
    .channel[0].ca.tx.rank[1].ca.pipeline.sdr.x_sel = 0x76542020,                                                      \
    .channel[1].ca.tx.rank[0].ca.pipeline.sdr.x_sel = 0x76542020,                                                      \
    .channel[1].ca.tx.rank[1].ca.pipeline.sdr.x_sel = 0x76542020,                                                      \
    .channel[0].ca.tx.rank[0].ck.pipeline.sdr.x_sel = 0x76543120,                                                      \
    .channel[0].ca.tx.rank[1].ck.pipeline.sdr.x_sel = 0x76543120,                                                      \
    .channel[1].ca.tx.rank[0].ck.pipeline.sdr.x_sel = 0x76543120,                                                      \
    .channel[1].ca.tx.rank[1].ck.pipeline.sdr.x_sel = 0x76543120,                                                      \
    .channel[0].ca.tx.rank[0].ca.pipeline.ddr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[1].ca.pipeline.ddr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[0].ca.pipeline.ddr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[1].ca.pipeline.ddr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[0].ck.pipeline.ddr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[1].ck.pipeline.ddr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[0].ck.pipeline.ddr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[1].ck.pipeline.ddr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[0].ca.pipeline.ddr.x_sel = 0x3210,                                                          \
    .channel[0].ca.tx.rank[1].ca.pipeline.ddr.x_sel = 0x3210,                                                          \
    .channel[1].ca.tx.rank[0].ca.pipeline.ddr.x_sel = 0x3210,                                                          \
    .channel[1].ca.tx.rank[1].ca.pipeline.ddr.x_sel = 0x3210,                                                          \
    .channel[0].ca.tx.rank[0].ck.pipeline.ddr.x_sel = 0x3210,                                                          \
    .channel[0].ca.tx.rank[1].ck.pipeline.ddr.x_sel = 0x3210,                                                          \
    .channel[1].ca.tx.rank[0].ck.pipeline.ddr.x_sel = 0x3210,                                                          \
    .channel[1].ca.tx.rank[1].ck.pipeline.ddr.x_sel = 0x3210,                                                          \
    .channel[0].ca.tx.rank[0].ca.pipeline.qdr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[1].ca.pipeline.qdr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[0].ca.pipeline.qdr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[1].ca.pipeline.qdr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[0].ck.pipeline.qdr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[1].ck.pipeline.qdr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[0].ck.pipeline.qdr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[1].ck.pipeline.qdr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[0].ca.pipeline.qdr.x_sel = 0,                                                               \
    .channel[0].ca.tx.rank[1].ca.pipeline.qdr.x_sel = 0,                                                               \
    .channel[1].ca.tx.rank[0].ca.pipeline.qdr.x_sel = 0,                                                               \
    .channel[1].ca.tx.rank[1].ca.pipeline.qdr.x_sel = 0,                                                               \
    .channel[0].ca.tx.rank[0].ck.pipeline.qdr.x_sel = 0,                                                               \
    .channel[0].ca.tx.rank[1].ck.pipeline.qdr.x_sel = 0,                                                               \
    .channel[1].ca.tx.rank[0].ck.pipeline.qdr.x_sel = 0,                                                               \
    .channel[1].ca.tx.rank[1].ck.pipeline.qdr.x_sel = 0,                                                               \
    .channel[0].ca.tx.rank[0].ck.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                             \
    .channel[0].ca.tx.rank[1].ck.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                             \
    .channel[1].ca.tx.rank[0].ck.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                             \
    .channel[1].ca.tx.rank[1].ck.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                             \
    .channel[0].dq[0].rx.rank[0].dqs.receiver.rx_delay[REC_T_SIDE] = 0x4F,                                             \
    .channel[0].dq[0].rx.rank[1].dqs.receiver.rx_delay[REC_T_SIDE] = 0x4F,                                             \
    .channel[0].dq[1].rx.rank[0].dqs.receiver.rx_delay[REC_T_SIDE] = 0x4F,                                             \
    .channel[0].dq[1].rx.rank[1].dqs.receiver.rx_delay[REC_T_SIDE] = 0x4F,                                             \
    .channel[1].dq[0].rx.rank[0].dqs.receiver.rx_delay[REC_T_SIDE] = 0x4F,                                             \
    .channel[1].dq[0].rx.rank[1].dqs.receiver.rx_delay[REC_T_SIDE] = 0x4F,                                             \
    .channel[1].dq[1].rx.rank[0].dqs.receiver.rx_delay[REC_T_SIDE] = 0x4F,                                             \
    .channel[1].dq[1].rx.rank[1].dqs.receiver.rx_delay[REC_T_SIDE] = 0x4F,                                             \
    .channel[0].dq[0].rx.rank[0].dqs.receiver.rx_delay[REC_C_SIDE] = 0x4F,                                             \
    .channel[0].dq[0].rx.rank[1].dqs.receiver.rx_delay[REC_C_SIDE] = 0x4F,                                             \
    .channel[0].dq[1].rx.rank[0].dqs.receiver.rx_delay[REC_C_SIDE] = 0x4F,                                             \
    .channel[0].dq[1].rx.rank[1].dqs.receiver.rx_delay[REC_C_SIDE] = 0x4F,                                             \
    .channel[1].dq[0].rx.rank[0].dqs.receiver.rx_delay[REC_C_SIDE] = 0x4F,                                             \
    .channel[1].dq[0].rx.rank[1].dqs.receiver.rx_delay[REC_C_SIDE] = 0x4F,                                             \
    .channel[1].dq[1].rx.rank[0].dqs.receiver.rx_delay[REC_C_SIDE] = 0x4F,                                             \
    .channel[1].dq[1].rx.rank[1].dqs.receiver.rx_delay[REC_C_SIDE] = 0x4F,                                             \
    .channel[0].dq[0].rx.rank[0].dqs.pi.rcs.code = 0x0,                                                                \
    .channel[0].dq[0].rx.rank[1].dqs.pi.rcs.code = 0x0,                                                                \
    .channel[0].dq[1].rx.rank[0].dqs.pi.rcs.code = 0x0,                                                                \
    .channel[0].dq[1].rx.rank[1].dqs.pi.rcs.code = 0x0,                                                                \
    .channel[1].dq[0].rx.rank[0].dqs.pi.rcs.code = 0x0,                                                                \
    .channel[1].dq[0].rx.rank[1].dqs.pi.rcs.code = 0x0,                                                                \
    .channel[1].dq[1].rx.rank[0].dqs.pi.rcs.code = 0x0,                                                                \
    .channel[1].dq[1].rx.rank[1].dqs.pi.rcs.code = 0x0,                                                                \
    .channel[0].dq[0].rx.rank[0].dqs.pi.ren.code = 0xC,                                                                \
    .channel[0].dq[0].rx.rank[1].dqs.pi.ren.code = 0xC,                                                                \
    .channel[0].dq[1].rx.rank[0].dqs.pi.ren.code = 0xC,                                                                \
    .channel[0].dq[1].rx.rank[1].dqs.pi.ren.code = 0xC,                                                                \
    .channel[1].dq[0].rx.rank[0].dqs.pi.ren.code = 0xC,                                                                \
    .channel[1].dq[0].rx.rank[1].dqs.pi.ren.code = 0xC,                                                                \
    .channel[1].dq[1].rx.rank[0].dqs.pi.ren.code = 0xC,                                                                \
    .channel[1].dq[1].rx.rank[1].dqs.pi.ren.code = 0xC,                                                                \
    .channel[0].dq[0].rx.rank[0].dqs.pi.rdqs.code = 0x0,                                                               \
    .channel[0].dq[0].rx.rank[1].dqs.pi.rdqs.code = 0x0,                                                               \
    .channel[0].dq[1].rx.rank[0].dqs.pi.rdqs.code = 0x0,                                                               \
    .channel[0].dq[1].rx.rank[1].dqs.pi.rdqs.code = 0x0,                                                               \
    .channel[1].dq[0].rx.rank[0].dqs.pi.rdqs.code = 0x0,                                                               \
    .channel[1].dq[0].rx.rank[1].dqs.pi.rdqs.code = 0x0,                                                               \
    .channel[1].dq[1].rx.rank[0].dqs.pi.rdqs.code = 0x0,                                                               \
    .channel[1].dq[1].rx.rank[1].dqs.pi.rdqs.code = 0x0,                                                               \
    .channel[0].dq[0].rx.rank[0].dqs.sdr_lpde.delay = 0xF,                                                             \
    .channel[0].dq[0].rx.rank[1].dqs.sdr_lpde.delay = 0xF,                                                             \
    .channel[0].dq[1].rx.rank[0].dqs.sdr_lpde.delay = 0xF,                                                             \
    .channel[0].dq[1].rx.rank[1].dqs.sdr_lpde.delay = 0xF,                                                             \
    .channel[1].dq[0].rx.rank[0].dqs.sdr_lpde.delay = 0xF,                                                             \
    .channel[1].dq[0].rx.rank[1].dqs.sdr_lpde.delay = 0xF,                                                             \
    .channel[1].dq[1].rx.rank[0].dqs.sdr_lpde.delay = 0xF,                                                             \
    .channel[1].dq[1].rx.rank[1].dqs.sdr_lpde.delay = 0xF,                                                             \
    .channel[0].dq[0].tx.rank[0].dq.pipeline.sdr.fc_delay = 0x0000,                                                    \
    .channel[0].dq[0].tx.rank[1].dq.pipeline.sdr.fc_delay = 0x0000,                                                    \
    .channel[0].dq[1].tx.rank[0].dq.pipeline.sdr.fc_delay = 0x0000,                                                    \
    .channel[0].dq[1].tx.rank[1].dq.pipeline.sdr.fc_delay = 0x0000,                                                    \
    .channel[1].dq[0].tx.rank[0].dq.pipeline.sdr.fc_delay = 0x0000,                                                    \
    .channel[1].dq[0].tx.rank[1].dq.pipeline.sdr.fc_delay = 0x0000,                                                    \
    .channel[1].dq[1].tx.rank[0].dq.pipeline.sdr.fc_delay = 0x0000,                                                    \
    .channel[1].dq[1].tx.rank[1].dq.pipeline.sdr.fc_delay = 0x0000,                                                    \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.fc_delay = 0x0000,                                     \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.fc_delay = 0x0000,                                     \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.fc_delay = 0x0000,                                 \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.fc_delay = 0x0000,                                 \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.fc_delay = 0x0000,                                 \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.fc_delay = 0x0000,                                 \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.fc_delay = 0x0000,                                 \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.fc_delay = 0x0000,                                 \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.fc_delay = 0x0000,                                 \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.fc_delay = 0x0000,                                 \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.fc_delay = 0x0000,                                    \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.fc_delay = 0x0000,                                    \
    .channel[0].dq[0].tx.rank[0].dq.pipeline.sdr.pipe_en = 0xC,                                                        \
    .channel[0].dq[0].tx.rank[1].dq.pipeline.sdr.pipe_en = 0xC,                                                        \
    .channel[0].dq[1].tx.rank[0].dq.pipeline.sdr.pipe_en = 0xC,                                                        \
    .channel[0].dq[1].tx.rank[1].dq.pipeline.sdr.pipe_en = 0xC,                                                        \
    .channel[1].dq[0].tx.rank[0].dq.pipeline.sdr.pipe_en = 0xC,                                                        \
    .channel[1].dq[0].tx.rank[1].dq.pipeline.sdr.pipe_en = 0xC,                                                        \
    .channel[1].dq[1].tx.rank[0].dq.pipeline.sdr.pipe_en = 0xC,                                                        \
    .channel[1].dq[1].tx.rank[1].dq.pipeline.sdr.pipe_en = 0xC,                                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.pipe_en = 0xC,                                         \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.pipe_en = 0xC,                                         \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.pipe_en = 0xC,                                         \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.pipe_en = 0xC,                                         \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.pipe_en = 0xC,                                         \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.pipe_en = 0xC,                                         \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.pipe_en = 0xC,                                         \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.pipe_en = 0xC,                                         \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.pipe_en = 0xC,                                         \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.pipe_en = 0xC,                                         \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.pipe_en = 0xC,                                         \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.pipe_en = 0xC,                                         \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.pipe_en = 0xC,                                         \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.pipe_en = 0xC,                                         \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.pipe_en = 0xC,                                         \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.pipe_en = 0xC,                                         \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.pipe_en = 0xC,                                         \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.pipe_en = 0xC,                                         \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.pipe_en = 0xC,                                         \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.pipe_en = 0xC,                                         \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.pipe_en = 0xC,                                         \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.pipe_en = 0xC,                                         \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.pipe_en = 0xC,                                         \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.pipe_en = 0xC,                                         \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.pipe_en = 0xC,                                     \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.pipe_en = 0xC,                                     \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.pipe_en = 0xC,                                     \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.pipe_en = 0xC,                                     \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.pipe_en = 0xC,                                     \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.pipe_en = 0xC,                                     \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.pipe_en = 0xC,                                     \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.pipe_en = 0xC,                                     \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[0].tx.rank[0].dq.pipeline.sdr.x_sel = 0x76541302,                                                   \
    .channel[0].dq[0].tx.rank[1].dq.pipeline.sdr.x_sel = 0x76541302,                                                   \
    .channel[0].dq[1].tx.rank[0].dq.pipeline.sdr.x_sel = 0x76541302,                                                   \
    .channel[0].dq[1].tx.rank[1].dq.pipeline.sdr.x_sel = 0x76541302,                                                   \
    .channel[1].dq[0].tx.rank[0].dq.pipeline.sdr.x_sel = 0x76541302,                                                   \
    .channel[1].dq[0].tx.rank[1].dq.pipeline.sdr.x_sel = 0x76541302,                                                   \
    .channel[1].dq[1].tx.rank[0].dq.pipeline.sdr.x_sel = 0x76541302,                                                   \
    .channel[1].dq[1].tx.rank[1].dq.pipeline.sdr.x_sel = 0x76541302,                                                   \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.x_sel = 0x76541302,                                   \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.x_sel = 0x76541302,                                   \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.x_sel = 0x76541302,                                   \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.x_sel = 0x76541302,                                   \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.x_sel = 0x76541302,                                   \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.x_sel = 0x76541302,                                   \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.x_sel = 0x76541302,                                   \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.x_sel = 0x76541302,                                   \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.x_sel = 0x76541302,                                    \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.x_sel = 0x76541302,                                    \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.x_sel = 0x76541302,                                    \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.x_sel = 0x76541302,                                    \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.x_sel = 0x76541302,                                    \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.x_sel = 0x76541302,                                    \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.x_sel = 0x76541302,                                    \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.x_sel = 0x76541302,                                    \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.x_sel = 0x76541302,                                    \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.x_sel = 0x76541302,                                    \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.x_sel = 0x76541302,                                    \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.x_sel = 0x76541302,                                    \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.x_sel = 0x76541302,                                    \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.x_sel = 0x76541302,                                    \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.x_sel = 0x76541302,                                    \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.x_sel = 0x76541302,                                    \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.x_sel = 0x76541302,                                   \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.x_sel = 0x76541302,                                   \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.x_sel = 0x76541302,                                   \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.x_sel = 0x76541302,                                   \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.x_sel = 0x76541302,                                   \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.x_sel = 0x76541302,                                   \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.x_sel = 0x76541302,                                   \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.x_sel = 0x76541302,                                   \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.x_sel = 0x76541302,                                    \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.x_sel = 0x76541302,                                    \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.x_sel = 0x76541302,                                    \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.x_sel = 0x76541302,                                    \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.x_sel = 0x76541302,                                    \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.x_sel = 0x76541302,                                    \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.x_sel = 0x76541302,                                    \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.x_sel = 0x76541302,                                    \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.x_sel = 0x76541302,                                \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.x_sel = 0x76541302,                                \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.x_sel = 0x76541302,                                \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.x_sel = 0x76541302,                                \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.x_sel = 0x76541302,                                \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.x_sel = 0x76541302,                                \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.x_sel = 0x76541302,                                \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.x_sel = 0x76541302,                                \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[0].tx.rank[0].dq.pipeline.ddr.pipe_en = 0x0,                                                        \
    .channel[0].dq[0].tx.rank[1].dq.pipeline.ddr.pipe_en = 0x0,                                                        \
    .channel[0].dq[1].tx.rank[0].dq.pipeline.ddr.pipe_en = 0x0,                                                        \
    .channel[0].dq[1].tx.rank[1].dq.pipeline.ddr.pipe_en = 0x0,                                                        \
    .channel[1].dq[0].tx.rank[0].dq.pipeline.ddr.pipe_en = 0x0,                                                        \
    .channel[1].dq[0].tx.rank[1].dq.pipeline.ddr.pipe_en = 0x0,                                                        \
    .channel[1].dq[1].tx.rank[0].dq.pipeline.ddr.pipe_en = 0x0,                                                        \
    .channel[1].dq[1].tx.rank[1].dq.pipeline.ddr.pipe_en = 0x0,                                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].ddr.pipe_en = 0x2,                                         \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].ddr.pipe_en = 0x2,                                         \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].ddr.pipe_en = 0x2,                                         \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].ddr.pipe_en = 0x2,                                         \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].ddr.pipe_en = 0x2,                                         \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].ddr.pipe_en = 0x2,                                         \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].ddr.pipe_en = 0x2,                                         \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].ddr.pipe_en = 0x2,                                         \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].ddr.pipe_en = 0x2,                                         \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].ddr.pipe_en = 0x2,                                         \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].ddr.pipe_en = 0x2,                                         \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].ddr.pipe_en = 0x2,                                         \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].ddr.pipe_en = 0x2,                                         \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].ddr.pipe_en = 0x2,                                         \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].ddr.pipe_en = 0x2,                                         \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].ddr.pipe_en = 0x2,                                         \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].ddr.pipe_en = 0x2,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].ddr.pipe_en = 0x2,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].ddr.pipe_en = 0x2,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].ddr.pipe_en = 0x2,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].ddr.pipe_en = 0x2,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].ddr.pipe_en = 0x2,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].ddr.pipe_en = 0x2,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].ddr.pipe_en = 0x2,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.pipe_en = 0x0,                                     \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.pipe_en = 0x0,                                     \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.pipe_en = 0x0,                                     \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.pipe_en = 0x0,                                     \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.pipe_en = 0x0,                                     \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.pipe_en = 0x0,                                     \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.pipe_en = 0x0,                                     \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.pipe_en = 0x0,                                     \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[0].dq.pipeline.ddr.x_sel = 0x3210,                                                       \
    .channel[0].dq[0].tx.rank[1].dq.pipeline.ddr.x_sel = 0x3210,                                                       \
    .channel[0].dq[1].tx.rank[0].dq.pipeline.ddr.x_sel = 0x3210,                                                       \
    .channel[0].dq[1].tx.rank[1].dq.pipeline.ddr.x_sel = 0x3210,                                                       \
    .channel[1].dq[0].tx.rank[0].dq.pipeline.ddr.x_sel = 0x3210,                                                       \
    .channel[1].dq[0].tx.rank[1].dq.pipeline.ddr.x_sel = 0x3210,                                                       \
    .channel[1].dq[1].tx.rank[0].dq.pipeline.ddr.x_sel = 0x3210,                                                       \
    .channel[1].dq[1].tx.rank[1].dq.pipeline.ddr.x_sel = 0x3210,                                                       \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].ddr.x_sel = 0x0001,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].ddr.x_sel = 0x0001,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].ddr.x_sel = 0x0001,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].ddr.x_sel = 0x0001,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].ddr.x_sel = 0x0001,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].ddr.x_sel = 0x0001,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].ddr.x_sel = 0x0001,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].ddr.x_sel = 0x0001,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].ddr.x_sel = 0x0001,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].ddr.x_sel = 0x0001,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].ddr.x_sel = 0x0001,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].ddr.x_sel = 0x0001,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].ddr.x_sel = 0x0001,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].ddr.x_sel = 0x0001,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].ddr.x_sel = 0x0001,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].ddr.x_sel = 0x0001,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].ddr.x_sel = 0x0001,                                       \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].ddr.x_sel = 0x0001,                                       \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].ddr.x_sel = 0x0001,                                       \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].ddr.x_sel = 0x0001,                                       \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].ddr.x_sel = 0x0001,                                       \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].ddr.x_sel = 0x0001,                                       \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].ddr.x_sel = 0x0001,                                       \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].ddr.x_sel = 0x0001,                                       \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.x_sel = 0x3210,                                    \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.x_sel = 0x3210,                                    \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.x_sel = 0x3210,                                    \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.x_sel = 0x3210,                                    \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.x_sel = 0x3210,                                    \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.x_sel = 0x3210,                                    \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.x_sel = 0x3210,                                    \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.x_sel = 0x3210,                                    \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[0].dq.pipeline.qdr.pipe_en = 0,                                                          \
    .channel[0].dq[0].tx.rank[1].dq.pipeline.qdr.pipe_en = 0,                                                          \
    .channel[0].dq[1].tx.rank[0].dq.pipeline.qdr.pipe_en = 0,                                                          \
    .channel[0].dq[1].tx.rank[1].dq.pipeline.qdr.pipe_en = 0,                                                          \
    .channel[1].dq[0].tx.rank[0].dq.pipeline.qdr.pipe_en = 0,                                                          \
    .channel[1].dq[0].tx.rank[1].dq.pipeline.qdr.pipe_en = 0,                                                          \
    .channel[1].dq[1].tx.rank[0].dq.pipeline.qdr.pipe_en = 0,                                                          \
    .channel[1].dq[1].tx.rank[1].dq.pipeline.qdr.pipe_en = 0,                                                          \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.pipe_en = 0,                                       \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.pipe_en = 0,                                       \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.pipe_en = 0,                                       \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.pipe_en = 0,                                       \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.pipe_en = 0,                                       \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.pipe_en = 0,                                       \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.pipe_en = 0,                                       \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.pipe_en = 0,                                       \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[0].dq.pipeline.qdr.x_sel = 0,                                                            \
    .channel[0].dq[0].tx.rank[1].dq.pipeline.qdr.x_sel = 0,                                                            \
    .channel[0].dq[1].tx.rank[0].dq.pipeline.qdr.x_sel = 0,                                                            \
    .channel[0].dq[1].tx.rank[1].dq.pipeline.qdr.x_sel = 0,                                                            \
    .channel[1].dq[0].tx.rank[0].dq.pipeline.qdr.x_sel = 0,                                                            \
    .channel[1].dq[0].tx.rank[1].dq.pipeline.qdr.x_sel = 0,                                                            \
    .channel[1].dq[1].tx.rank[0].dq.pipeline.qdr.x_sel = 0,                                                            \
    .channel[1].dq[1].tx.rank[1].dq.pipeline.qdr.x_sel = 0,                                                            \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].qdr.x_sel = 0,                                             \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].qdr.x_sel = 0,                                             \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].qdr.x_sel = 0,                                             \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].qdr.x_sel = 0,                                             \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].qdr.x_sel = 0,                                             \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].qdr.x_sel = 0,                                             \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].qdr.x_sel = 0,                                             \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].qdr.x_sel = 0,                                             \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].qdr.x_sel = 0,                                             \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].qdr.x_sel = 0,                                             \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].qdr.x_sel = 0,                                             \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].qdr.x_sel = 0,                                             \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].qdr.x_sel = 0,                                             \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].qdr.x_sel = 0,                                             \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].qdr.x_sel = 0,                                             \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].qdr.x_sel = 0,                                             \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].qdr.x_sel = 0,                                             \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].qdr.x_sel = 0,                                             \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].qdr.x_sel = 0,                                             \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].qdr.x_sel = 0,                                             \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].qdr.x_sel = 0,                                             \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].qdr.x_sel = 0,                                             \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].qdr.x_sel = 0,                                             \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].qdr.x_sel = 0,                                             \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.x_sel = 0,                                         \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.x_sel = 0,                                         \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.x_sel = 0,                                         \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.x_sel = 0,                                         \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.x_sel = 0,                                         \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.x_sel = 0,                                         \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.x_sel = 0,                                         \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.x_sel = 0,                                         \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[0].dq.lpde[0].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dq.lpde[1].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dq.lpde[2].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dq.lpde[3].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dq.lpde[4].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dq.lpde[5].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dq.lpde[6].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dq.lpde[7].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dq.lpde[8].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[0].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[1].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[2].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[3].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[4].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[5].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[6].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[7].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[8].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[0].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[1].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[2].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[3].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[4].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[5].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[6].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[7].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[8].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[0].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[1].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[2].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[3].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[4].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[5].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[6].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[7].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[8].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[0].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[1].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[2].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[3].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[4].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[5].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[6].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[7].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[8].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[0].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[1].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[2].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[3].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[4].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[5].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[6].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[7].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[8].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[0].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[1].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[2].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[3].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[4].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[5].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[6].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[7].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[8].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[0].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[1].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[2].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[3].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[4].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[5].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[6].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[7].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[8].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dqs.lpde[0].delay = 0xA,                                                              \
    .channel[0].dq[0].tx.rank[0].dqs.lpde[1].delay = 0xA,                                                              \
    .channel[0].dq[0].tx.rank[1].dqs.lpde[0].delay = 0xA,                                                              \
    .channel[0].dq[0].tx.rank[1].dqs.lpde[1].delay = 0xA,                                                              \
    .channel[0].dq[1].tx.rank[0].dqs.lpde[0].delay = 0xA,                                                              \
    .channel[0].dq[1].tx.rank[0].dqs.lpde[1].delay = 0xA,                                                              \
    .channel[0].dq[1].tx.rank[1].dqs.lpde[0].delay = 0xA,                                                              \
    .channel[0].dq[1].tx.rank[1].dqs.lpde[1].delay = 0xA,                                                              \
    .channel[1].dq[0].tx.rank[0].dqs.lpde[0].delay = 0xA,                                                              \
    .channel[1].dq[0].tx.rank[0].dqs.lpde[1].delay = 0xA,                                                              \
    .channel[1].dq[0].tx.rank[1].dqs.lpde[0].delay = 0xA,                                                              \
    .channel[1].dq[0].tx.rank[1].dqs.lpde[1].delay = 0xA,                                                              \
    .channel[1].dq[1].tx.rank[0].dqs.lpde[0].delay = 0xA,                                                              \
    .channel[1].dq[1].tx.rank[0].dqs.lpde[1].delay = 0xA,                                                              \
    .channel[1].dq[1].tx.rank[1].dqs.lpde[0].delay = 0xA,                                                              \
    .channel[1].dq[1].tx.rank[1].dqs.lpde[1].delay = 0xA,                                                              \
    .channel[0].dq[0].tx.rank[0].dq.rt.pipe_en = 0x1FF,                                                                \
    .channel[0].dq[0].tx.rank[1].dq.rt.pipe_en = 0x1FF,                                                                \
    .channel[0].dq[1].tx.rank[0].dq.rt.pipe_en = 0x1FF,                                                                \
    .channel[0].dq[1].tx.rank[1].dq.rt.pipe_en = 0x1FF,                                                                \
    .channel[1].dq[0].tx.rank[0].dq.rt.pipe_en = 0x1FF,                                                                \
    .channel[1].dq[0].tx.rank[1].dq.rt.pipe_en = 0x1FF,                                                                \
    .channel[1].dq[1].tx.rank[0].dq.rt.pipe_en = 0x1FF,                                                                \
    .channel[1].dq[1].tx.rank[1].dq.rt.pipe_en = 0x1FF,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.rt.pipe_en = 0x1FF,                                                               \
    .channel[0].dq[0].tx.rank[1].dqs.rt.pipe_en = 0x1FF,                                                               \
    .channel[0].dq[1].tx.rank[0].dqs.rt.pipe_en = 0x1FF,                                                               \
    .channel[0].dq[1].tx.rank[1].dqs.rt.pipe_en = 0x1FF,                                                               \
    .channel[1].dq[0].tx.rank[0].dqs.rt.pipe_en = 0x1FF,                                                               \
    .channel[1].dq[0].tx.rank[1].dqs.rt.pipe_en = 0x1FF,                                                               \
    .channel[1].dq[1].tx.rank[0].dqs.rt.pipe_en = 0x1FF,                                                               \
    .channel[1].dq[1].tx.rank[1].dqs.rt.pipe_en = 0x1FF,                                                               \
    .channel[0].dq[0].tx.rank[0].dqs.pi.ddr.code = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.ddr.code = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.ddr.code = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.ddr.code = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.ddr.code = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.ddr.code = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.ddr.code = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.ddr.code = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.qdr.code = 0xD,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.qdr.code = 0xD,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.qdr.code = 0xD,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.qdr.code = 0xD,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.qdr.code = 0xD,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.qdr.code = 0xD,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.qdr.code = 0xD,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.qdr.code = 0xD,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.odr.code = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.odr.code = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.odr.code = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.odr.code = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.odr.code = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.odr.code = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.odr.code = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.odr.code = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.rt.code = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dqs.pi.rt.code = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dqs.pi.rt.code = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dqs.pi.rt.code = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dqs.pi.rt.code = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dqs.pi.rt.code = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dqs.pi.rt.code = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dqs.pi.rt.code = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.ddr.code = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.ddr.code = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.ddr.code = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.ddr.code = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.ddr.code = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.ddr.code = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.ddr.code = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.ddr.code = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.qdr.code = 0xD,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.qdr.code = 0xD,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.qdr.code = 0xD,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.qdr.code = 0xD,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.qdr.code = 0xD,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.qdr.code = 0xD,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.qdr.code = 0xD,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.qdr.code = 0xD,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.odr.code = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.odr.code = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.odr.code = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.odr.code = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.odr.code = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.odr.code = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.odr.code = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.odr.code = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.rt.code = 0x0,                                                                  \
    .channel[0].dq[0].tx.rank[1].dq.pi.rt.code = 0x0,                                                                  \
    .channel[0].dq[1].tx.rank[0].dq.pi.rt.code = 0x0,                                                                  \
    .channel[0].dq[1].tx.rank[1].dq.pi.rt.code = 0x0,                                                                  \
    .channel[1].dq[0].tx.rank[0].dq.pi.rt.code = 0x0,                                                                  \
    .channel[1].dq[0].tx.rank[1].dq.pi.rt.code = 0x0,                                                                  \
    .channel[1].dq[1].tx.rank[0].dq.pi.rt.code = 0x0,                                                                  \
    .channel[1].dq[1].tx.rank[1].dq.pi.rt.code = 0x0,                                                                  \
    .channel[0].dq[0].tx.rank[0].dqs.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                         \
    .channel[0].dq[0].tx.rank[1].dqs.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                         \
    .channel[0].dq[1].tx.rank[0].dqs.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                         \
    .channel[0].dq[1].tx.rank[1].dqs.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                         \
    .channel[1].dq[0].tx.rank[0].dqs.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                         \
    .channel[1].dq[0].tx.rank[1].dqs.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                         \
    .channel[1].dq[1].tx.rank[0].dqs.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                         \
    .channel[1].dq[1].tx.rank[1].dqs.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                         \
    .common.vref.code = 0xFA,                                                                                          \
    .dram.mr12 = 0xD,                                                                                                  \
    .dram.mr14 = 0xD,                                                                                                  \
}

#define WDDR_TABLE_CAL__WDDR__FREQID_3(name) {                                                                         \
    .pll.vco_cal[0].band = 0xF,                                                                                        \
    .pll.vco_cal[1].band = 0xF,                                                                                        \
    .pll.vco_cal[0].fine = 0x1F,                                                                                       \
    .pll.vco_cal[1].fine = 0x1F,                                                                                       \
    .channel[0].ca.rx.rank[0].ck.sdr_lpde.delay = 0xF,                                                                 \
    .channel[0].ca.rx.rank[1].ck.sdr_lpde.delay = 0xF,                                                                 \
    .channel[1].ca.rx.rank[0].ck.sdr_lpde.delay = 0xF,                                                                 \
    .channel[1].ca.rx.rank[1].ck.sdr_lpde.delay = 0xF,                                                                 \
    .channel[0].ca.tx.rank[0].ck.pi.ddr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.ddr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.ddr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.ddr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.qdr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.qdr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.qdr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.qdr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.odr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ck.pi.odr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ck.pi.odr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ck.pi.odr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ck.pi.rt.code = 0x0,                                                                     \
    .channel[0].ca.tx.rank[1].ck.pi.rt.code = 0x0,                                                                     \
    .channel[1].ca.tx.rank[0].ck.pi.rt.code = 0x0,                                                                     \
    .channel[1].ca.tx.rank[1].ck.pi.rt.code = 0x0,                                                                     \
    .channel[0].ca.tx.rank[0].ca.pi.ddr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.ddr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.ddr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.ddr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.qdr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.qdr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.qdr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.qdr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.odr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[1].ca.pi.odr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[0].ca.pi.odr.code = 0x0,                                                                    \
    .channel[1].ca.tx.rank[1].ca.pi.odr.code = 0x0,                                                                    \
    .channel[0].ca.tx.rank[0].ca.pi.rt.code = 0x0,                                                                     \
    .channel[0].ca.tx.rank[1].ca.pi.rt.code = 0x0,                                                                     \
    .channel[1].ca.tx.rank[0].ca.pi.rt.code = 0x0,                                                                     \
    .channel[1].ca.tx.rank[1].ca.pi.rt.code = 0x0,                                                                     \
    .channel[0].ca.tx.rank[0].ca.rt.pipe_en = 0x1FF,                                                                   \
    .channel[0].ca.tx.rank[1].ca.rt.pipe_en = 0x1FF,                                                                   \
    .channel[1].ca.tx.rank[0].ca.rt.pipe_en = 0x1FF,                                                                   \
    .channel[1].ca.tx.rank[1].ca.rt.pipe_en = 0x1FF,                                                                   \
    .channel[0].ca.tx.rank[0].ck.rt.pipe_en = 0x1FF,                                                                   \
    .channel[0].ca.tx.rank[1].ck.rt.pipe_en = 0x1FF,                                                                   \
    .channel[1].ca.tx.rank[0].ck.rt.pipe_en = 0x1FF,                                                                   \
    .channel[1].ca.tx.rank[1].ck.rt.pipe_en = 0x1FF,                                                                   \
    .channel[0].ca.tx.rank[0].ca.lpde[0].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[1].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[2].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[3].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[4].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[5].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[6].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[7].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[8].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[9].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[0].ca.lpde[10].delay = 0x1,                                                                 \
    .channel[0].ca.tx.rank[1].ca.lpde[0].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[1].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[2].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[3].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[4].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[5].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[6].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[7].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[8].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[9].delay = 0x1,                                                                  \
    .channel[0].ca.tx.rank[1].ca.lpde[10].delay = 0x1,                                                                 \
    .channel[1].ca.tx.rank[0].ca.lpde[0].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[1].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[2].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[3].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[4].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[5].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[6].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[7].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[8].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[9].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[0].ca.lpde[10].delay = 0x1,                                                                 \
    .channel[1].ca.tx.rank[1].ca.lpde[0].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[1].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[2].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[3].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[4].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[5].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[6].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[7].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[8].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[9].delay = 0x1,                                                                  \
    .channel[1].ca.tx.rank[1].ca.lpde[10].delay = 0x1,                                                                 \
    .channel[0].ca.tx.rank[0].ck.lpde[0].delay = 0xF,                                                                  \
    .channel[0].ca.tx.rank[1].ck.lpde[0].delay = 0xF,                                                                  \
    .channel[1].ca.tx.rank[0].ck.lpde[0].delay = 0xF,                                                                  \
    .channel[1].ca.tx.rank[1].ck.lpde[0].delay = 0xF,                                                                  \
    .channel[0].ca.tx.rank[0].ca.pipeline.sdr.fc_delay = 0x0,                                                          \
    .channel[0].ca.tx.rank[1].ca.pipeline.sdr.fc_delay = 0x0,                                                          \
    .channel[1].ca.tx.rank[0].ca.pipeline.sdr.fc_delay = 0x0,                                                          \
    .channel[1].ca.tx.rank[1].ca.pipeline.sdr.fc_delay = 0x0,                                                          \
    .channel[0].ca.tx.rank[0].ck.pipeline.sdr.fc_delay = 0x0,                                                          \
    .channel[0].ca.tx.rank[1].ck.pipeline.sdr.fc_delay = 0x0,                                                          \
    .channel[1].ca.tx.rank[0].ck.pipeline.sdr.fc_delay = 0x0,                                                          \
    .channel[1].ca.tx.rank[1].ck.pipeline.sdr.fc_delay = 0x0,                                                          \
    .channel[0].ca.tx.rank[0].ca.pipeline.sdr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[1].ca.pipeline.sdr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[0].ca.pipeline.sdr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[1].ca.pipeline.sdr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[0].ck.pipeline.sdr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[1].ck.pipeline.sdr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[0].ck.pipeline.sdr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[1].ck.pipeline.sdr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[0].ca.pipeline.sdr.x_sel = 0x76542020,                                                      \
    .channel[0].ca.tx.rank[1].ca.pipeline.sdr.x_sel = 0x76542020,                                                      \
    .channel[1].ca.tx.rank[0].ca.pipeline.sdr.x_sel = 0x76542020,                                                      \
    .channel[1].ca.tx.rank[1].ca.pipeline.sdr.x_sel = 0x76542020,                                                      \
    .channel[0].ca.tx.rank[0].ck.pipeline.sdr.x_sel = 0x76543120,                                                      \
    .channel[0].ca.tx.rank[1].ck.pipeline.sdr.x_sel = 0x76543120,                                                      \
    .channel[1].ca.tx.rank[0].ck.pipeline.sdr.x_sel = 0x76543120,                                                      \
    .channel[1].ca.tx.rank[1].ck.pipeline.sdr.x_sel = 0x76543120,                                                      \
    .channel[0].ca.tx.rank[0].ca.pipeline.ddr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[1].ca.pipeline.ddr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[0].ca.pipeline.ddr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[1].ca.pipeline.ddr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[0].ck.pipeline.ddr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[1].ck.pipeline.ddr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[0].ck.pipeline.ddr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[1].ck.pipeline.ddr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[0].ca.pipeline.ddr.x_sel = 0x3210,                                                          \
    .channel[0].ca.tx.rank[1].ca.pipeline.ddr.x_sel = 0x3210,                                                          \
    .channel[1].ca.tx.rank[0].ca.pipeline.ddr.x_sel = 0x3210,                                                          \
    .channel[1].ca.tx.rank[1].ca.pipeline.ddr.x_sel = 0x3210,                                                          \
    .channel[0].ca.tx.rank[0].ck.pipeline.ddr.x_sel = 0x3210,                                                          \
    .channel[0].ca.tx.rank[1].ck.pipeline.ddr.x_sel = 0x3210,                                                          \
    .channel[1].ca.tx.rank[0].ck.pipeline.ddr.x_sel = 0x3210,                                                          \
    .channel[1].ca.tx.rank[1].ck.pipeline.ddr.x_sel = 0x3210,                                                          \
    .channel[0].ca.tx.rank[0].ca.pipeline.qdr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[1].ca.pipeline.qdr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[0].ca.pipeline.qdr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[1].ca.pipeline.qdr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[0].ck.pipeline.qdr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[1].ck.pipeline.qdr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[0].ck.pipeline.qdr.pipe_en = 0x0,                                                           \
    .channel[1].ca.tx.rank[1].ck.pipeline.qdr.pipe_en = 0x0,                                                           \
    .channel[0].ca.tx.rank[0].ca.pipeline.qdr.x_sel = 0,                                                               \
    .channel[0].ca.tx.rank[1].ca.pipeline.qdr.x_sel = 0,                                                               \
    .channel[1].ca.tx.rank[0].ca.pipeline.qdr.x_sel = 0,                                                               \
    .channel[1].ca.tx.rank[1].ca.pipeline.qdr.x_sel = 0,                                                               \
    .channel[0].ca.tx.rank[0].ck.pipeline.qdr.x_sel = 0,                                                               \
    .channel[0].ca.tx.rank[1].ck.pipeline.qdr.x_sel = 0,                                                               \
    .channel[1].ca.tx.rank[0].ck.pipeline.qdr.x_sel = 0,                                                               \
    .channel[1].ca.tx.rank[1].ck.pipeline.qdr.x_sel = 0,                                                               \
    .channel[0].ca.tx.rank[0].ck.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                             \
    .channel[0].ca.tx.rank[1].ck.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                             \
    .channel[1].ca.tx.rank[0].ck.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                             \
    .channel[1].ca.tx.rank[1].ck.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                             \
    .channel[0].dq[0].rx.rank[0].dqs.receiver.rx_delay[REC_T_SIDE] = 0x4F,                                             \
    .channel[0].dq[0].rx.rank[1].dqs.receiver.rx_delay[REC_T_SIDE] = 0x4F,                                             \
    .channel[0].dq[1].rx.rank[0].dqs.receiver.rx_delay[REC_T_SIDE] = 0x4F,                                             \
    .channel[0].dq[1].rx.rank[1].dqs.receiver.rx_delay[REC_T_SIDE] = 0x4F,                                             \
    .channel[1].dq[0].rx.rank[0].dqs.receiver.rx_delay[REC_T_SIDE] = 0x4F,                                             \
    .channel[1].dq[0].rx.rank[1].dqs.receiver.rx_delay[REC_T_SIDE] = 0x4F,                                             \
    .channel[1].dq[1].rx.rank[0].dqs.receiver.rx_delay[REC_T_SIDE] = 0x4F,                                             \
    .channel[1].dq[1].rx.rank[1].dqs.receiver.rx_delay[REC_T_SIDE] = 0x4F,                                             \
    .channel[0].dq[0].rx.rank[0].dqs.receiver.rx_delay[REC_C_SIDE] = 0x4F,                                             \
    .channel[0].dq[0].rx.rank[1].dqs.receiver.rx_delay[REC_C_SIDE] = 0x4F,                                             \
    .channel[0].dq[1].rx.rank[0].dqs.receiver.rx_delay[REC_C_SIDE] = 0x4F,                                             \
    .channel[0].dq[1].rx.rank[1].dqs.receiver.rx_delay[REC_C_SIDE] = 0x4F,                                             \
    .channel[1].dq[0].rx.rank[0].dqs.receiver.rx_delay[REC_C_SIDE] = 0x4F,                                             \
    .channel[1].dq[0].rx.rank[1].dqs.receiver.rx_delay[REC_C_SIDE] = 0x4F,                                             \
    .channel[1].dq[1].rx.rank[0].dqs.receiver.rx_delay[REC_C_SIDE] = 0x4F,                                             \
    .channel[1].dq[1].rx.rank[1].dqs.receiver.rx_delay[REC_C_SIDE] = 0x4F,                                             \
    .channel[0].dq[0].rx.rank[0].dqs.pi.rcs.code = 0x0,                                                                \
    .channel[0].dq[0].rx.rank[1].dqs.pi.rcs.code = 0x0,                                                                \
    .channel[0].dq[1].rx.rank[0].dqs.pi.rcs.code = 0x0,                                                                \
    .channel[0].dq[1].rx.rank[1].dqs.pi.rcs.code = 0x0,                                                                \
    .channel[1].dq[0].rx.rank[0].dqs.pi.rcs.code = 0x0,                                                                \
    .channel[1].dq[0].rx.rank[1].dqs.pi.rcs.code = 0x0,                                                                \
    .channel[1].dq[1].rx.rank[0].dqs.pi.rcs.code = 0x0,                                                                \
    .channel[1].dq[1].rx.rank[1].dqs.pi.rcs.code = 0x0,                                                                \
    .channel[0].dq[0].rx.rank[0].dqs.pi.ren.code = 0xE,                                                                \
    .channel[0].dq[0].rx.rank[1].dqs.pi.ren.code = 0xE,                                                                \
    .channel[0].dq[1].rx.rank[0].dqs.pi.ren.code = 0xE,                                                                \
    .channel[0].dq[1].rx.rank[1].dqs.pi.ren.code = 0xE,                                                                \
    .channel[1].dq[0].rx.rank[0].dqs.pi.ren.code = 0xE,                                                                \
    .channel[1].dq[0].rx.rank[1].dqs.pi.ren.code = 0xE,                                                                \
    .channel[1].dq[1].rx.rank[0].dqs.pi.ren.code = 0xE,                                                                \
    .channel[1].dq[1].rx.rank[1].dqs.pi.ren.code = 0xE,                                                                \
    .channel[0].dq[0].rx.rank[0].dqs.pi.rdqs.code = 0x0,                                                               \
    .channel[0].dq[0].rx.rank[1].dqs.pi.rdqs.code = 0x0,                                                               \
    .channel[0].dq[1].rx.rank[0].dqs.pi.rdqs.code = 0x0,                                                               \
    .channel[0].dq[1].rx.rank[1].dqs.pi.rdqs.code = 0x0,                                                               \
    .channel[1].dq[0].rx.rank[0].dqs.pi.rdqs.code = 0x0,                                                               \
    .channel[1].dq[0].rx.rank[1].dqs.pi.rdqs.code = 0x0,                                                               \
    .channel[1].dq[1].rx.rank[0].dqs.pi.rdqs.code = 0x0,                                                               \
    .channel[1].dq[1].rx.rank[1].dqs.pi.rdqs.code = 0x0,                                                               \
    .channel[0].dq[0].rx.rank[0].dqs.sdr_lpde.delay = 0xF,                                                             \
    .channel[0].dq[0].rx.rank[1].dqs.sdr_lpde.delay = 0xF,                                                             \
    .channel[0].dq[1].rx.rank[0].dqs.sdr_lpde.delay = 0xF,                                                             \
    .channel[0].dq[1].rx.rank[1].dqs.sdr_lpde.delay = 0xF,                                                             \
    .channel[1].dq[0].rx.rank[0].dqs.sdr_lpde.delay = 0xF,                                                             \
    .channel[1].dq[0].rx.rank[1].dqs.sdr_lpde.delay = 0xF,                                                             \
    .channel[1].dq[1].rx.rank[0].dqs.sdr_lpde.delay = 0xF,                                                             \
    .channel[1].dq[1].rx.rank[1].dqs.sdr_lpde.delay = 0xF,                                                             \
    .channel[0].dq[0].tx.rank[0].dq.pipeline.sdr.fc_delay = 0x0,                                                       \
    .channel[0].dq[0].tx.rank[1].dq.pipeline.sdr.fc_delay = 0x0,                                                       \
    .channel[0].dq[1].tx.rank[0].dq.pipeline.sdr.fc_delay = 0x0,                                                       \
    .channel[0].dq[1].tx.rank[1].dq.pipeline.sdr.fc_delay = 0x0,                                                       \
    .channel[1].dq[0].tx.rank[0].dq.pipeline.sdr.fc_delay = 0x0,                                                       \
    .channel[1].dq[0].tx.rank[1].dq.pipeline.sdr.fc_delay = 0x0,                                                       \
    .channel[1].dq[1].tx.rank[0].dq.pipeline.sdr.fc_delay = 0x0,                                                       \
    .channel[1].dq[1].tx.rank[1].dq.pipeline.sdr.fc_delay = 0x0,                                                       \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.fc_delay = 0x0,                                       \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.fc_delay = 0x0,                                       \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.fc_delay = 0x0,                                       \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.fc_delay = 0x0,                                       \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.fc_delay = 0x0,                                       \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.fc_delay = 0x0,                                       \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.fc_delay = 0x0,                                       \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.fc_delay = 0x0,                                       \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.fc_delay = 0x0,                                       \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.fc_delay = 0x0,                                       \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.fc_delay = 0x0,                                       \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.fc_delay = 0x0,                                       \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.fc_delay = 0x0,                                       \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.fc_delay = 0x0,                                       \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.fc_delay = 0x0,                                       \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.fc_delay = 0x0,                                       \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.fc_delay = 0x1111,                                     \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.fc_delay = 0x1111,                                     \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.fc_delay = 0x1111,                                     \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.fc_delay = 0x1111,                                     \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.fc_delay = 0x1111,                                     \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.fc_delay = 0x1111,                                     \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.fc_delay = 0x1111,                                     \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.fc_delay = 0x1111,                                     \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.fc_delay = 0x1111,                                     \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.fc_delay = 0x1111,                                     \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.fc_delay = 0x1111,                                     \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.fc_delay = 0x1111,                                     \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.fc_delay = 0x1111,                                     \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.fc_delay = 0x1111,                                     \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.fc_delay = 0x1111,                                     \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.fc_delay = 0x1111,                                     \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.fc_delay = 0x1111,                                    \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.fc_delay = 0x1111,                                    \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.fc_delay = 0x1111,                                    \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.fc_delay = 0x1111,                                    \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.fc_delay = 0x1111,                                    \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.fc_delay = 0x1111,                                    \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.fc_delay = 0x1111,                                    \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.fc_delay = 0x1111,                                    \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.fc_delay = 0x0,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.fc_delay = 0x0,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.fc_delay = 0x0,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.fc_delay = 0x0,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.fc_delay = 0x0,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.fc_delay = 0x0,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.fc_delay = 0x0,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.fc_delay = 0x0,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.fc_delay = 0x0,                                    \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.fc_delay = 0x0,                                    \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.fc_delay = 0x0,                                    \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.fc_delay = 0x0,                                    \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.fc_delay = 0x0,                                    \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.fc_delay = 0x0,                                    \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.fc_delay = 0x0,                                    \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.fc_delay = 0x0,                                    \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.fc_delay = 0x0,                                       \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.fc_delay = 0x0,                                       \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.fc_delay = 0x0,                                       \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.fc_delay = 0x0,                                       \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.fc_delay = 0x0,                                       \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.fc_delay = 0x0,                                       \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.fc_delay = 0x0,                                       \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.fc_delay = 0x0,                                       \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.fc_delay = 0x1111,                                    \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.fc_delay = 0x1111,                                    \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.fc_delay = 0x1111,                                    \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.fc_delay = 0x1111,                                    \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.fc_delay = 0x1111,                                    \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.fc_delay = 0x1111,                                    \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.fc_delay = 0x1111,                                    \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.fc_delay = 0x1111,                                    \
    .channel[0].dq[0].tx.rank[0].dq.pipeline.sdr.pipe_en = 0xC,                                                        \
    .channel[0].dq[0].tx.rank[1].dq.pipeline.sdr.pipe_en = 0xC,                                                        \
    .channel[0].dq[1].tx.rank[0].dq.pipeline.sdr.pipe_en = 0xC,                                                        \
    .channel[0].dq[1].tx.rank[1].dq.pipeline.sdr.pipe_en = 0xC,                                                        \
    .channel[1].dq[0].tx.rank[0].dq.pipeline.sdr.pipe_en = 0xC,                                                        \
    .channel[1].dq[0].tx.rank[1].dq.pipeline.sdr.pipe_en = 0xC,                                                        \
    .channel[1].dq[1].tx.rank[0].dq.pipeline.sdr.pipe_en = 0xC,                                                        \
    .channel[1].dq[1].tx.rank[1].dq.pipeline.sdr.pipe_en = 0xC,                                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.pipe_en = 0x0,                                         \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.pipe_en = 0x0,                                         \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.pipe_en = 0x0,                                         \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.pipe_en = 0x0,                                         \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.pipe_en = 0x0,                                         \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.pipe_en = 0x0,                                         \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.pipe_en = 0x0,                                         \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.pipe_en = 0x0,                                         \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.pipe_en = 0x0,                                         \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.pipe_en = 0x0,                                         \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.pipe_en = 0x0,                                         \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.pipe_en = 0x0,                                         \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.pipe_en = 0x0,                                         \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.pipe_en = 0x0,                                         \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.pipe_en = 0x0,                                         \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.pipe_en = 0x0,                                         \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.pipe_en = 0xC,                                         \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.pipe_en = 0xC,                                         \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.pipe_en = 0xC,                                         \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.pipe_en = 0xC,                                         \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.pipe_en = 0xC,                                         \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.pipe_en = 0xC,                                         \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.pipe_en = 0xC,                                         \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.pipe_en = 0xC,                                         \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.pipe_en = 0xC,                                     \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.pipe_en = 0xC,                                     \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.pipe_en = 0xC,                                     \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.pipe_en = 0xC,                                     \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.pipe_en = 0xC,                                     \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.pipe_en = 0xC,                                     \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.pipe_en = 0xC,                                     \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.pipe_en = 0xC,                                     \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.pipe_en = 0xC,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.pipe_en = 0xC,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[0].dq.pipeline.sdr.x_sel = 0x76541302,                                                   \
    .channel[0].dq[0].tx.rank[1].dq.pipeline.sdr.x_sel = 0x76541302,                                                   \
    .channel[0].dq[1].tx.rank[0].dq.pipeline.sdr.x_sel = 0x76541302,                                                   \
    .channel[0].dq[1].tx.rank[1].dq.pipeline.sdr.x_sel = 0x76541302,                                                   \
    .channel[1].dq[0].tx.rank[0].dq.pipeline.sdr.x_sel = 0x76541302,                                                   \
    .channel[1].dq[0].tx.rank[1].dq.pipeline.sdr.x_sel = 0x76541302,                                                   \
    .channel[1].dq[1].tx.rank[0].dq.pipeline.sdr.x_sel = 0x76541302,                                                   \
    .channel[1].dq[1].tx.rank[1].dq.pipeline.sdr.x_sel = 0x76541302,                                                   \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.x_sel = 0x76541302,                                   \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.x_sel = 0x76541302,                                   \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.x_sel = 0x76541302,                                   \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.x_sel = 0x76541302,                                   \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.x_sel = 0x76541302,                                   \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.x_sel = 0x76541302,                                   \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].sdr.x_sel = 0x76541302,                                   \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].sdr.x_sel = 0x76541302,                                   \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.x_sel = 0x76543120,                                    \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.x_sel = 0x76543120,                                    \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.x_sel = 0x76543120,                                    \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.x_sel = 0x76543120,                                    \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.x_sel = 0x76543120,                                    \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.x_sel = 0x76543120,                                    \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].sdr.x_sel = 0x76543120,                                    \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].sdr.x_sel = 0x76543120,                                    \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.x_sel = 0x76543120,                                    \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.x_sel = 0x76543120,                                    \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.x_sel = 0x76543120,                                    \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.x_sel = 0x76543120,                                    \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.x_sel = 0x76543120,                                    \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.x_sel = 0x76543120,                                    \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].sdr.x_sel = 0x76543120,                                    \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].sdr.x_sel = 0x76543120,                                    \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.x_sel = 0x76543120,                                   \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.x_sel = 0x76543120,                                   \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.x_sel = 0x76543120,                                   \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.x_sel = 0x76543120,                                   \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.x_sel = 0x76543120,                                   \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.x_sel = 0x76543120,                                   \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].sdr.x_sel = 0x76543120,                                   \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].sdr.x_sel = 0x76543120,                                   \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.x_sel = 0x76541302,                                    \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.x_sel = 0x76541302,                                    \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.x_sel = 0x76541302,                                    \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.x_sel = 0x76541302,                                    \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.x_sel = 0x76541302,                                    \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.x_sel = 0x76541302,                                    \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].sdr.x_sel = 0x76541302,                                    \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].sdr.x_sel = 0x76541302,                                    \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.x_sel = 0x76541302,                                \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.x_sel = 0x76541302,                                \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.x_sel = 0x76541302,                                \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.x_sel = 0x76541302,                                \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.x_sel = 0x76541302,                                \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.x_sel = 0x76541302,                                \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.x_sel = 0x76541302,                                \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].sdr.x_sel = 0x76541302,                                \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].sdr.x_sel = 0x76540202,                                   \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].sdr.x_sel = 0x76540202,                                   \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.x_sel = 0x76542020,                                   \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.x_sel = 0x76542020,                                   \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.x_sel = 0x76542020,                                   \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.x_sel = 0x76542020,                                   \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.x_sel = 0x76542020,                                   \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.x_sel = 0x76542020,                                   \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].sdr.x_sel = 0x76542020,                                   \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].sdr.x_sel = 0x76542020,                                   \
    .channel[0].dq[0].tx.rank[0].dq.pipeline.ddr.pipe_en = 0x0,                                                        \
    .channel[0].dq[0].tx.rank[1].dq.pipeline.ddr.pipe_en = 0x0,                                                        \
    .channel[0].dq[1].tx.rank[0].dq.pipeline.ddr.pipe_en = 0x0,                                                        \
    .channel[0].dq[1].tx.rank[1].dq.pipeline.ddr.pipe_en = 0x0,                                                        \
    .channel[1].dq[0].tx.rank[0].dq.pipeline.ddr.pipe_en = 0x0,                                                        \
    .channel[1].dq[0].tx.rank[1].dq.pipeline.ddr.pipe_en = 0x0,                                                        \
    .channel[1].dq[1].tx.rank[0].dq.pipeline.ddr.pipe_en = 0x0,                                                        \
    .channel[1].dq[1].tx.rank[1].dq.pipeline.ddr.pipe_en = 0x0,                                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].ddr.pipe_en = 0x0,                                         \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].ddr.pipe_en = 0x0,                                         \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.pipe_en = 0x0,                                     \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.pipe_en = 0x0,                                     \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.pipe_en = 0x0,                                     \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.pipe_en = 0x0,                                     \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.pipe_en = 0x0,                                     \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.pipe_en = 0x0,                                     \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.pipe_en = 0x0,                                     \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.pipe_en = 0x0,                                     \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].ddr.pipe_en = 0x0,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].ddr.pipe_en = 0x0,                                        \
    .channel[0].dq[0].tx.rank[0].dq.pipeline.ddr.x_sel = 0x3210,                                                       \
    .channel[0].dq[0].tx.rank[1].dq.pipeline.ddr.x_sel = 0x3210,                                                       \
    .channel[0].dq[1].tx.rank[0].dq.pipeline.ddr.x_sel = 0x3210,                                                       \
    .channel[0].dq[1].tx.rank[1].dq.pipeline.ddr.x_sel = 0x3210,                                                       \
    .channel[1].dq[0].tx.rank[0].dq.pipeline.ddr.x_sel = 0x3210,                                                       \
    .channel[1].dq[0].tx.rank[1].dq.pipeline.ddr.x_sel = 0x3210,                                                       \
    .channel[1].dq[1].tx.rank[0].dq.pipeline.ddr.x_sel = 0x3210,                                                       \
    .channel[1].dq[1].tx.rank[1].dq.pipeline.ddr.x_sel = 0x3210,                                                       \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].ddr.x_sel = 0x3210,                                        \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].ddr.x_sel = 0x3210,                                        \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.x_sel = 0x3210,                                    \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.x_sel = 0x3210,                                    \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.x_sel = 0x3210,                                    \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.x_sel = 0x3210,                                    \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.x_sel = 0x3210,                                    \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.x_sel = 0x3210,                                    \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.x_sel = 0x3210,                                    \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].ddr.x_sel = 0x3210,                                    \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].ddr.x_sel = 0x3210,                                       \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].ddr.x_sel = 0x3210,                                       \
    .channel[0].dq[0].tx.rank[0].dq.pipeline.qdr.pipe_en = 0,                                                          \
    .channel[0].dq[0].tx.rank[1].dq.pipeline.qdr.pipe_en = 0,                                                          \
    .channel[0].dq[1].tx.rank[0].dq.pipeline.qdr.pipe_en = 0,                                                          \
    .channel[0].dq[1].tx.rank[1].dq.pipeline.qdr.pipe_en = 0,                                                          \
    .channel[1].dq[0].tx.rank[0].dq.pipeline.qdr.pipe_en = 0,                                                          \
    .channel[1].dq[0].tx.rank[1].dq.pipeline.qdr.pipe_en = 0,                                                          \
    .channel[1].dq[1].tx.rank[0].dq.pipeline.qdr.pipe_en = 0,                                                          \
    .channel[1].dq[1].tx.rank[1].dq.pipeline.qdr.pipe_en = 0,                                                          \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].qdr.pipe_en = 0,                                           \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].qdr.pipe_en = 0,                                           \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.pipe_en = 0,                                       \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.pipe_en = 0,                                       \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.pipe_en = 0,                                       \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.pipe_en = 0,                                       \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.pipe_en = 0,                                       \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.pipe_en = 0,                                       \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.pipe_en = 0,                                       \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.pipe_en = 0,                                       \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].qdr.pipe_en = 0,                                          \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].qdr.pipe_en = 0,                                          \
    .channel[0].dq[0].tx.rank[0].dq.pipeline.qdr.x_sel = 0,                                                            \
    .channel[0].dq[0].tx.rank[1].dq.pipeline.qdr.x_sel = 0,                                                            \
    .channel[0].dq[1].tx.rank[0].dq.pipeline.qdr.x_sel = 0,                                                            \
    .channel[0].dq[1].tx.rank[1].dq.pipeline.qdr.x_sel = 0,                                                            \
    .channel[1].dq[0].tx.rank[0].dq.pipeline.qdr.x_sel = 0,                                                            \
    .channel[1].dq[0].tx.rank[1].dq.pipeline.qdr.x_sel = 0,                                                            \
    .channel[1].dq[1].tx.rank[0].dq.pipeline.qdr.x_sel = 0,                                                            \
    .channel[1].dq[1].tx.rank[1].dq.pipeline.qdr.x_sel = 0,                                                            \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_DQS].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_DQS].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].qdr.x_sel = 0,                                             \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].qdr.x_sel = 0,                                             \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].qdr.x_sel = 0,                                             \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].qdr.x_sel = 0,                                             \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].qdr.x_sel = 0,                                             \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].qdr.x_sel = 0,                                             \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_IE].qdr.x_sel = 0,                                             \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_IE].qdr.x_sel = 0,                                             \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].qdr.x_sel = 0,                                             \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].qdr.x_sel = 0,                                             \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].qdr.x_sel = 0,                                             \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].qdr.x_sel = 0,                                             \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].qdr.x_sel = 0,                                             \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].qdr.x_sel = 0,                                             \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RE].qdr.x_sel = 0,                                             \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RE].qdr.x_sel = 0,                                             \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_REN].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_REN].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].qdr.x_sel = 0,                                             \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].qdr.x_sel = 0,                                             \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].qdr.x_sel = 0,                                             \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].qdr.x_sel = 0,                                             \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].qdr.x_sel = 0,                                             \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].qdr.x_sel = 0,                                             \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_OE].qdr.x_sel = 0,                                             \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_OE].qdr.x_sel = 0,                                             \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.x_sel = 0,                                         \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.x_sel = 0,                                         \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.x_sel = 0,                                         \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.x_sel = 0,                                         \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.x_sel = 0,                                         \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.x_sel = 0,                                         \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.x_sel = 0,                                         \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCK_OE].qdr.x_sel = 0,                                         \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_WCS].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_WCS].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].qdr.x_sel = 0,                                            \
    .channel[0].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].qdr.x_sel = 0,                                            \
    .channel[1].dq[0].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[0].dqs.pipeline[DQS_SLICE_RCS].qdr.x_sel = 0,                                            \
    .channel[1].dq[1].tx.rank[1].dqs.pipeline[DQS_SLICE_RCS].qdr.x_sel = 0,                                            \
    .channel[0].dq[0].tx.rank[0].dq.lpde[0].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dq.lpde[1].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dq.lpde[2].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dq.lpde[3].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dq.lpde[4].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dq.lpde[5].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dq.lpde[6].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dq.lpde[7].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dq.lpde[8].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[0].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[1].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[2].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[3].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[4].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[5].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[6].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[7].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[1].dq.lpde[8].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[0].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[1].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[2].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[3].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[4].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[5].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[6].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[7].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[0].dq.lpde[8].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[0].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[1].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[2].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[3].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[4].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[5].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[6].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[7].delay = 0x1,                                                               \
    .channel[0].dq[1].tx.rank[1].dq.lpde[8].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[0].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[1].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[2].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[3].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[4].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[5].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[6].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[7].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[0].dq.lpde[8].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[0].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[1].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[2].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[3].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[4].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[5].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[6].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[7].delay = 0x1,                                                               \
    .channel[1].dq[0].tx.rank[1].dq.lpde[8].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[0].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[1].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[2].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[3].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[4].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[5].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[6].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[7].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[0].dq.lpde[8].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[0].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[1].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[2].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[3].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[4].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[5].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[6].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[7].delay = 0x1,                                                               \
    .channel[1].dq[1].tx.rank[1].dq.lpde[8].delay = 0x1,                                                               \
    .channel[0].dq[0].tx.rank[0].dqs.lpde[0].delay = 0xA,                                                              \
    .channel[0].dq[0].tx.rank[0].dqs.lpde[1].delay = 0xA,                                                              \
    .channel[0].dq[0].tx.rank[1].dqs.lpde[0].delay = 0xA,                                                              \
    .channel[0].dq[0].tx.rank[1].dqs.lpde[1].delay = 0xA,                                                              \
    .channel[0].dq[1].tx.rank[0].dqs.lpde[0].delay = 0xA,                                                              \
    .channel[0].dq[1].tx.rank[0].dqs.lpde[1].delay = 0xA,                                                              \
    .channel[0].dq[1].tx.rank[1].dqs.lpde[0].delay = 0xA,                                                              \
    .channel[0].dq[1].tx.rank[1].dqs.lpde[1].delay = 0xA,                                                              \
    .channel[1].dq[0].tx.rank[0].dqs.lpde[0].delay = 0xA,                                                              \
    .channel[1].dq[0].tx.rank[0].dqs.lpde[1].delay = 0xA,                                                              \
    .channel[1].dq[0].tx.rank[1].dqs.lpde[0].delay = 0xA,                                                              \
    .channel[1].dq[0].tx.rank[1].dqs.lpde[1].delay = 0xA,                                                              \
    .channel[1].dq[1].tx.rank[0].dqs.lpde[0].delay = 0xA,                                                              \
    .channel[1].dq[1].tx.rank[0].dqs.lpde[1].delay = 0xA,                                                              \
    .channel[1].dq[1].tx.rank[1].dqs.lpde[0].delay = 0xA,                                                              \
    .channel[1].dq[1].tx.rank[1].dqs.lpde[1].delay = 0xA,                                                              \
    .channel[0].dq[0].tx.rank[0].dq.rt.pipe_en = 0x1FF,                                                                \
    .channel[0].dq[0].tx.rank[1].dq.rt.pipe_en = 0x1FF,                                                                \
    .channel[0].dq[1].tx.rank[0].dq.rt.pipe_en = 0x1FF,                                                                \
    .channel[0].dq[1].tx.rank[1].dq.rt.pipe_en = 0x1FF,                                                                \
    .channel[1].dq[0].tx.rank[0].dq.rt.pipe_en = 0x1FF,                                                                \
    .channel[1].dq[0].tx.rank[1].dq.rt.pipe_en = 0x1FF,                                                                \
    .channel[1].dq[1].tx.rank[0].dq.rt.pipe_en = 0x1FF,                                                                \
    .channel[1].dq[1].tx.rank[1].dq.rt.pipe_en = 0x1FF,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.rt.pipe_en = 0x1FF,                                                               \
    .channel[0].dq[0].tx.rank[1].dqs.rt.pipe_en = 0x1FF,                                                               \
    .channel[0].dq[1].tx.rank[0].dqs.rt.pipe_en = 0x1FF,                                                               \
    .channel[0].dq[1].tx.rank[1].dqs.rt.pipe_en = 0x1FF,                                                               \
    .channel[1].dq[0].tx.rank[0].dqs.rt.pipe_en = 0x1FF,                                                               \
    .channel[1].dq[0].tx.rank[1].dqs.rt.pipe_en = 0x1FF,                                                               \
    .channel[1].dq[1].tx.rank[0].dqs.rt.pipe_en = 0x1FF,                                                               \
    .channel[1].dq[1].tx.rank[1].dqs.rt.pipe_en = 0x1FF,                                                               \
    .channel[0].dq[0].tx.rank[0].dqs.pi.ddr.code = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.ddr.code = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.ddr.code = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.ddr.code = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.ddr.code = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.ddr.code = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.ddr.code = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.ddr.code = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.qdr.code = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.qdr.code = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.qdr.code = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.qdr.code = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.qdr.code = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.qdr.code = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.qdr.code = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.qdr.code = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.odr.code = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[1].dqs.pi.odr.code = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[0].dqs.pi.odr.code = 0x0,                                                                \
    .channel[0].dq[1].tx.rank[1].dqs.pi.odr.code = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[0].dqs.pi.odr.code = 0x0,                                                                \
    .channel[1].dq[0].tx.rank[1].dqs.pi.odr.code = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[0].dqs.pi.odr.code = 0x0,                                                                \
    .channel[1].dq[1].tx.rank[1].dqs.pi.odr.code = 0x0,                                                                \
    .channel[0].dq[0].tx.rank[0].dqs.pi.rt.code = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dqs.pi.rt.code = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dqs.pi.rt.code = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dqs.pi.rt.code = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dqs.pi.rt.code = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dqs.pi.rt.code = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dqs.pi.rt.code = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dqs.pi.rt.code = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.ddr.code = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.ddr.code = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.ddr.code = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.ddr.code = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.ddr.code = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.ddr.code = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.ddr.code = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.ddr.code = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.qdr.code = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.qdr.code = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.qdr.code = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.qdr.code = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.qdr.code = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.qdr.code = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.qdr.code = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.qdr.code = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.odr.code = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[1].dq.pi.odr.code = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[0].dq.pi.odr.code = 0x0,                                                                 \
    .channel[0].dq[1].tx.rank[1].dq.pi.odr.code = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[0].dq.pi.odr.code = 0x0,                                                                 \
    .channel[1].dq[0].tx.rank[1].dq.pi.odr.code = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[0].dq.pi.odr.code = 0x0,                                                                 \
    .channel[1].dq[1].tx.rank[1].dq.pi.odr.code = 0x0,                                                                 \
    .channel[0].dq[0].tx.rank[0].dq.pi.rt.code = 0x0,                                                                  \
    .channel[0].dq[0].tx.rank[1].dq.pi.rt.code = 0x0,                                                                  \
    .channel[0].dq[1].tx.rank[0].dq.pi.rt.code = 0x0,                                                                  \
    .channel[0].dq[1].tx.rank[1].dq.pi.rt.code = 0x0,                                                                  \
    .channel[1].dq[0].tx.rank[0].dq.pi.rt.code = 0x0,                                                                  \
    .channel[1].dq[0].tx.rank[1].dq.pi.rt.code = 0x0,                                                                  \
    .channel[1].dq[1].tx.rank[0].dq.pi.rt.code = 0x0,                                                                  \
    .channel[1].dq[1].tx.rank[1].dq.pi.rt.code = 0x0,                                                                  \
    .channel[0].dq[0].tx.rank[0].dqs.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                         \
    .channel[0].dq[0].tx.rank[1].dqs.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                         \
    .channel[0].dq[1].tx.rank[0].dqs.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                         \
    .channel[0].dq[1].tx.rank[1].dqs.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                         \
    .channel[1].dq[0].tx.rank[0].dqs.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                         \
    .channel[1].dq[0].tx.rank[1].dqs.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                         \
    .channel[1].dq[1].tx.rank[0].dqs.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                         \
    .channel[1].dq[1].tx.rank[1].dqs.driver.code = name.ZQCAL_VOH_0P5_POINTER,                                         \
    .common.vref.code = 0xFA,                                                                                          \
    .dram.mr12 = 0xD,                                                                                                  \
    .dram.mr14 = 0xD,                                                                                                  \
}

#endif /* _WDDR_TABLE_VALS_H_ */
