WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1253817 cumulative IPC: 3.988 (Simulation time: 00 hr 00 min 24 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1253817 cumulative IPC: 3.988 (Simulation time: 00 hr 00 min 24 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 77762443 heartbeat IPC: 0.1286 cumulative IPC: 0.06535 (Simulation time: 00 hr 06 min 48 sec)
Simulation finished CPU 0 instructions: 5000001 cycles: 76508628 cumulative IPC: 0.06535 (Simulation time: 00 hr 06 min 48 sec)
Simulation complete CPU 0 instructions: 5000001 cycles: 76508628 cumulative IPC: 0.06535 (Simulation time: 00 hr 06 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_158B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.06535 instructions: 5000001 cycles: 76508628
CPU 0 Branch Prediction Accuracy: 90.74% MPKI: 27.08 Average ROB Occupancy at Mispredict: 24.35
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.306
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 26.8
BRANCH_DIRECT_CALL: 0.0002
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0002

LLC TOTAL        ACCESS:     788537 HIT:     294057 MISS:     494480
LLC LOAD         ACCESS:     668629 HIT:     216935 MISS:     451694
LLC RFO          ACCESS:       5739 HIT:       1859 MISS:       3880
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      63252 HIT:      63251 MISS:          1
LLC TRANSLATION  ACCESS:      50917 HIT:      12012 MISS:      38905
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 624.1 cycles
cpu0_DTLB TOTAL        ACCESS:    1415194 HIT:     356006 MISS:    1059188
cpu0_DTLB LOAD         ACCESS:    1415194 HIT:     356006 MISS:    1059188
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 52.31 cycles
cpu0_ITLB TOTAL        ACCESS:         12 HIT:         11 MISS:          1
cpu0_ITLB LOAD         ACCESS:         12 HIT:         11 MISS:          1
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 902 cycles
cpu0_L1D TOTAL        ACCESS:    1663842 HIT:     293215 MISS:    1370627
cpu0_L1D LOAD         ACCESS:    1476091 HIT:     179050 MISS:    1297041
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     115997 HIT:     107299 MISS:       8698
cpu0_L1D TRANSLATION  ACCESS:      71754 HIT:       6866 MISS:      64888
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 241.8 cycles
cpu0_L1I TOTAL        ACCESS:         12 HIT:          9 MISS:          3
cpu0_L1I LOAD         ACCESS:         12 HIT:          9 MISS:          3
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 269.7 cycles
cpu0_L2C TOTAL        ACCESS:     970038 HIT:     244754 MISS:     725284
cpu0_L2C LOAD         ACCESS:     826746 HIT:     158118 MISS:     668628
cpu0_L2C RFO          ACCESS:       7490 HIT:       1751 MISS:       5739
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      71280 HIT:      71280 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:      64522 HIT:      13605 MISS:      50917
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 446.2 cycles
cpu0_STLB TOTAL        ACCESS:     721254 HIT:     669562 MISS:      51692
cpu0_STLB LOAD         ACCESS:     721254 HIT:     669562 MISS:      51692
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1000 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      16163
  ROW_BUFFER_MISS:     478250
 AVG DBUS CONGESTED CYCLE: 3.973
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1585
  FULL:      49615
