// Seed: 1838317526
module module_0 (
    input wor id_0,
    output uwire id_1,
    input tri0 id_2,
    output wor id_3,
    input tri1 id_4,
    input tri1 id_5,
    input wand id_6,
    output uwire id_7,
    output supply0 id_8,
    output tri1 id_9,
    output supply1 id_10,
    output uwire id_11,
    input uwire id_12,
    input uwire id_13,
    input wire id_14,
    input tri0 id_15,
    output supply0 id_16,
    output tri1 id_17,
    output supply0 id_18,
    input tri1 id_19,
    input tri1 id_20,
    output wand id_21,
    input uwire id_22,
    output supply1 id_23,
    output uwire id_24,
    input tri id_25,
    input wand id_26,
    input supply1 id_27,
    input wand id_28,
    input wire id_29,
    output uwire id_30
);
  assign id_24 = 1;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input supply0 id_2,
    output tri1 id_3,
    input tri id_4,
    input wand id_5,
    input supply1 id_6,
    input wand id_7,
    input wor id_8,
    input supply1 id_9,
    input wand id_10,
    output supply1 id_11,
    output supply0 id_12,
    input wor id_13,
    input wire id_14,
    input wand id_15,
    input tri id_16,
    output uwire id_17
);
  wire id_19;
  module_0(
      id_4,
      id_3,
      id_6,
      id_17,
      id_0,
      id_6,
      id_4,
      id_11,
      id_17,
      id_3,
      id_3,
      id_17,
      id_13,
      id_6,
      id_4,
      id_10,
      id_12,
      id_12,
      id_11,
      id_8,
      id_14,
      id_3,
      id_10,
      id_12,
      id_1,
      id_9,
      id_13,
      id_0,
      id_0,
      id_16,
      id_17
  );
  wire id_20;
endmodule
