

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_array_ap_fixed_4u_config2_s'
================================================================
* Date:           Tue Jul 20 16:21:43 2021

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.270 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      907|      907| 4.535 us | 4.535 us |  907|  907|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      905|      905|         7|          1|          1|   900|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|     26|       0|     932|    -|
|FIFO             |        9|      -|     324|     378|    -|
|Instance         |        -|      -|       0|     125|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     129|    -|
|Register         |        0|      -|     548|      32|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        9|     26|     872|    1596|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2940|   3600|  866400|  433200|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-------------------------+---------+-------+---+-----+-----+
    |          Instance          |          Module         | BRAM_18K| DSP48E| FF| LUT | URAM|
    +----------------------------+-------------------------+---------+-------+---+-----+-----+
    |myproject_mux_255_9_1_1_U3  |myproject_mux_255_9_1_1  |        0|      0|  0|  125|    0|
    +----------------------------+-------------------------+---------+-------+---+-----+-----+
    |Total                       |                         |        0|      0|  0|  125|    0|
    +----------------------------+-------------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |           Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |data_window_0_V_V_fifo_U  |        1|  36|   0|    -|    84|   16|     1344|
    |data_window_1_V_V_fifo_U  |        1|  36|   0|    -|    84|   16|     1344|
    |data_window_2_V_V_fifo_U  |        1|  36|   0|    -|    84|   16|     1344|
    |data_window_3_V_V_fifo_U  |        1|  36|   0|    -|    84|   16|     1344|
    |data_window_4_V_V_fifo_U  |        1|  36|   0|    -|    84|   16|     1344|
    |data_window_5_V_V_fifo_U  |        1|  36|   0|    -|    84|   16|     1344|
    |data_window_6_V_V_fifo_U  |        1|  36|   0|    -|    84|   16|     1344|
    |data_window_7_V_V_fifo_U  |        1|  36|   0|    -|    84|   16|     1344|
    |data_window_8_V_V_fifo_U  |        1|  36|   0|    -|    84|   16|     1344|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |Total                     |        9| 324|   0|    0|   756|  144|    12096|
    +--------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_2951_fu_685_p2         |     *    |      1|  0|   6|          16|          10|
    |mul_ln1118_2952_fu_672_p2         |     *    |      1|  0|   6|          16|           8|
    |mul_ln1118_2953_fu_686_p2         |     *    |      1|  0|   6|          16|           9|
    |mul_ln1118_2954_fu_691_p2         |     *    |      1|  0|   6|          16|           7|
    |mul_ln1118_2955_fu_659_p2         |     *    |      1|  0|   6|          16|           6|
    |mul_ln1118_2956_fu_675_p2         |     *    |      1|  0|   6|          16|           9|
    |mul_ln1118_2957_fu_680_p2         |     *    |      1|  0|   6|          16|           8|
    |mul_ln1118_2958_fu_684_p2         |     *    |      1|  0|   6|          16|           7|
    |mul_ln1118_2959_fu_690_p2         |     *    |      1|  0|   6|          16|          10|
    |mul_ln1118_2960_fu_663_p2         |     *    |      1|  0|   6|          16|          10|
    |mul_ln1118_2961_fu_660_p2         |     *    |      1|  0|   6|          16|           7|
    |mul_ln1118_2962_fu_661_p2         |     *    |      1|  0|   6|          16|           8|
    |mul_ln1118_2963_fu_656_p2         |     *    |      1|  0|   6|          16|           7|
    |mul_ln1118_2964_fu_668_p2         |     *    |      1|  0|   6|          16|           9|
    |mul_ln1118_2965_fu_679_p2         |     *    |      1|  0|   6|          16|           7|
    |mul_ln1118_2966_fu_657_p2         |     *    |      1|  0|   6|          16|           7|
    |mul_ln1118_2967_fu_687_p2         |     *    |      1|  0|   6|          16|           6|
    |mul_ln1118_2968_fu_689_p2         |     *    |      1|  0|   6|          16|           7|
    |mul_ln1118_2969_fu_683_p2         |     *    |      1|  0|   6|          16|           9|
    |mul_ln1118_2970_fu_665_p2         |     *    |      1|  0|   6|          16|           7|
    |mul_ln1118_2971_fu_669_p2         |     *    |      1|  0|   6|          16|           7|
    |mul_ln1118_2972_fu_673_p2         |     *    |      1|  0|   6|          16|           9|
    |mul_ln1118_2973_fu_681_p2         |     *    |      1|  0|   6|          16|          11|
    |mul_ln1118_2974_fu_666_p2         |     *    |      1|  0|   6|          16|           7|
    |mul_ln1118_2975_fu_678_p2         |     *    |      1|  0|   6|          16|           8|
    |mul_ln1118_fu_674_p2              |     *    |      1|  0|   6|          16|           9|
    |acc_1_V_fu_5817_p2                |     +    |      0|  0|  10|          10|          10|
    |acc_2_V_fu_5840_p2                |     +    |      0|  0|  10|          10|          10|
    |acc_3_V_fu_5863_p2                |     +    |      0|  0|  10|          10|          10|
    |add_ln1118_fu_5300_p2             |     +    |      0|  0|  20|          20|          20|
    |add_ln321_2_fu_4828_p2            |     +    |      0|  0|  10|           5|           5|
    |add_ln53_2_fu_4687_p2             |     +    |      0|  0|   6|           1|           5|
    |add_ln53_fu_4667_p2               |     +    |      0|  0|  10|          10|           1|
    |add_ln703_4395_fu_5629_p2         |     +    |      0|  0|  10|          10|          10|
    |add_ln703_4396_fu_5751_p2         |     +    |      0|  0|  10|          10|          10|
    |add_ln703_4397_fu_5755_p2         |     +    |      0|  0|  10|          10|          10|
    |add_ln703_4398_fu_5635_p2         |     +    |      0|  0|  10|          10|          10|
    |add_ln703_4399_fu_5760_p2         |     +    |      0|  0|  15|           8|           5|
    |add_ln703_4400_fu_5770_p2         |     +    |      0|  0|  10|          10|          10|
    |add_ln703_4401_fu_5776_p2         |     +    |      0|  0|  10|          10|          10|
    |add_ln703_4403_fu_5641_p2         |     +    |      0|  0|  10|          10|          10|
    |add_ln703_4404_fu_5647_p2         |     +    |      0|  0|  10|          10|          10|
    |add_ln703_4405_fu_5787_p2         |     +    |      0|  0|  10|          10|          10|
    |add_ln703_4406_fu_5791_p2         |     +    |      0|  0|  10|          10|          10|
    |add_ln703_4407_fu_5653_p2         |     +    |      0|  0|  10|          10|          10|
    |add_ln703_4408_fu_5796_p2         |     +    |      0|  0|  13|           9|           6|
    |add_ln703_4409_fu_5806_p2         |     +    |      0|  0|  10|          10|          10|
    |add_ln703_4410_fu_5812_p2         |     +    |      0|  0|  10|          10|          10|
    |add_ln703_4412_fu_5659_p2         |     +    |      0|  0|  10|          10|          10|
    |add_ln703_4413_fu_5823_p2         |     +    |      0|  0|  10|          10|          10|
    |add_ln703_4414_fu_5827_p2         |     +    |      0|  0|  10|          10|          10|
    |add_ln703_4415_fu_5832_p2         |     +    |      0|  0|  10|          10|          10|
    |add_ln703_4416_fu_5665_p2         |     +    |      0|  0|  15|           8|           7|
    |add_ln703_4417_fu_5675_p2         |     +    |      0|  0|   6|           6|           6|
    |add_ln703_4418_fu_5685_p2         |     +    |      0|  0|   7|           7|           7|
    |add_ln703_4419_fu_5695_p2         |     +    |      0|  0|  13|           9|           9|
    |add_ln703_4421_fu_5701_p2         |     +    |      0|  0|  10|          10|          10|
    |add_ln703_4422_fu_5846_p2         |     +    |      0|  0|  10|          10|          10|
    |add_ln703_4423_fu_5850_p2         |     +    |      0|  0|  10|          10|          10|
    |add_ln703_4424_fu_5855_p2         |     +    |      0|  0|  10|          10|          10|
    |add_ln703_4425_fu_5707_p2         |     +    |      0|  0|  10|           9|           9|
    |add_ln703_4426_fu_5713_p2         |     +    |      0|  0|   6|           5|           5|
    |add_ln703_4427_fu_5723_p2         |     +    |      0|  0|   7|           7|           7|
    |add_ln703_4428_fu_5733_p2         |     +    |      0|  0|  10|           9|           9|
    |add_ln703_fu_5623_p2              |     +    |      0|  0|  10|          10|          10|
    |i_iw_fu_4817_p2                   |     +    |      0|  0|   6|           5|           1|
    |p_Val2_32_fu_5781_p2              |     +    |      0|  0|  10|          10|          10|
    |p_Val2_s_fu_4838_p26              |     +    |      0|  0|  10|           5|           5|
    |r_2_fu_4783_p2                    |     -    |      0|  0|   6|           3|           5|
    |r_fu_4635_p2                      |     -    |      0|  0|   6|           3|           5|
    |sub_ln1118_1243_fu_5020_p2        |     -    |      0|  0|  21|          19|          19|
    |sub_ln1118_1244_fu_5072_p2        |     -    |      0|  0|  21|          21|          21|
    |sub_ln1118_1245_fu_5115_p2        |     -    |      0|  0|  10|          19|          19|
    |sub_ln1118_1246_fu_5374_p2        |     -    |      0|  0|  22|           1|          18|
    |sub_ln1118_1247_fu_5447_p2        |     -    |      0|  0|  22|          22|          22|
    |sub_ln1118_1248_fu_5506_p2        |     -    |      0|  0|  22|          22|          22|
    |sub_ln1118_1249_fu_5536_p2        |     -    |      0|  0|  21|          21|          21|
    |sub_ln1118_1250_fu_5593_p2        |     -    |      0|  0|  20|           1|          20|
    |sub_ln1118_fu_5109_p2             |     -    |      0|  0|  10|           1|          19|
    |sub_ln23_2_fu_4795_p2             |     -    |      0|  0|   6|           3|           5|
    |sub_ln23_4_fu_4709_p2             |     -    |      0|  0|   6|           3|           5|
    |sub_ln23_5_fu_4721_p2             |     -    |      0|  0|   6|           3|           5|
    |sub_ln23_fu_4647_p2               |     -    |      0|  0|   6|           3|           5|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter6  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op318         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_3_fu_4703_p2            |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln13_4_fu_4777_p2            |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln13_fu_4629_p2              |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln24_3_fu_4789_p2            |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln24_4_fu_4715_p2            |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln24_fu_4641_p2              |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln53_fu_4661_p2              |   icmp   |      0|  0|  13|          10|           8|
    |icmp_ln54_fu_4673_p2              |   icmp   |      0|  0|  11|           5|           3|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    or    |      0|  0|   2|           1|           1|
    |select_ln13_1_fu_4809_p3          |  select  |      0|  0|   5|           1|           5|
    |select_ln13_3_fu_4735_p3          |  select  |      0|  0|   5|           1|           5|
    |select_ln13_4_fu_4743_p3          |  select  |      0|  0|   5|           1|           5|
    |select_ln13_5_fu_4751_p3          |  select  |      0|  0|   5|           1|           5|
    |select_ln13_fu_4679_p3            |  select  |      0|  0|   5|           1|           1|
    |select_ln23_1_fu_4801_p3          |  select  |      0|  0|   5|           1|           5|
    |select_ln23_2_fu_4727_p3          |  select  |      0|  0|   5|           1|           5|
    |select_ln23_fu_4653_p3            |  select  |      0|  0|   5|           1|           5|
    |select_ln53_fu_4759_p3            |  select  |      0|  0|   5|           1|           5|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |     26|  0| 932|        1005|         858|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6    |   9|          2|    1|          2|
    |data_V_data_V_TDATA_blk_n  |   9|          2|    1|          2|
    |h_idx_assign_reg_634       |   9|          2|    5|         10|
    |indvar_flatten_reg_623     |   9|          2|   10|         20|
    |real_start                 |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n       |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n       |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n       |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n       |   9|          2|    1|          2|
    |wp_idx_reg_645             |   9|          2|    5|         10|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 129|         28|   30|         62|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |acc_1_V_reg_6238              |  10|   0|   10|          0|
    |acc_2_V_reg_6243              |  10|   0|   10|          0|
    |acc_3_V_reg_6248              |  10|   0|   10|          0|
    |add_ln703_4395_reg_6188       |  10|   0|   10|          0|
    |add_ln703_4398_reg_6193       |  10|   0|   10|          0|
    |add_ln703_4403_reg_6198       |  10|   0|   10|          0|
    |add_ln703_4404_reg_6203       |  10|   0|   10|          0|
    |add_ln703_4407_reg_6208       |  10|   0|   10|          0|
    |add_ln703_4412_reg_6213       |  10|   0|   10|          0|
    |add_ln703_4419_reg_6218       |   9|   0|    9|          0|
    |add_ln703_4421_reg_6223       |  10|   0|   10|          0|
    |add_ln703_4428_reg_6228       |   9|   0|    9|          0|
    |add_ln703_reg_6183            |  10|   0|   10|          0|
    |ap_CS_fsm                     |   3|   0|    3|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6       |   1|   0|    1|          0|
    |h_idx_assign_reg_634          |   5|   0|    5|          0|
    |icmp_ln53_reg_5971            |   1|   0|    1|          0|
    |indvar_flatten_reg_623        |  10|   0|   10|          0|
    |p_Result_s_reg_6050           |   1|   0|    1|          0|
    |p_Val2_32_reg_6233            |  10|   0|   10|          0|
    |select_ln13_1_reg_5991        |   5|   0|    5|          0|
    |select_ln13_5_reg_5980        |   5|   0|    5|          0|
    |start_once_reg                |   1|   0|    1|          0|
    |tmp_16_reg_6018               |   1|   0|    1|          0|
    |tmp_17_reg_6022               |   1|   0|    1|          0|
    |tmp_18_reg_6026               |   1|   0|    1|          0|
    |tmp_19_reg_6030               |   1|   0|    1|          0|
    |tmp_20_reg_6034               |   1|   0|    1|          0|
    |tmp_21_reg_6038               |   1|   0|    1|          0|
    |tmp_22_reg_6042               |   1|   0|    1|          0|
    |tmp_23_reg_6046               |   1|   0|    1|          0|
    |tmp_V_191_reg_6054            |  16|   0|   16|          0|
    |tmp_V_192_reg_6061            |  16|   0|   16|          0|
    |tmp_V_193_reg_6070            |  16|   0|   16|          0|
    |tmp_V_194_reg_6076            |  16|   0|   16|          0|
    |tmp_V_195_reg_6081            |  16|   0|   16|          0|
    |tmp_V_196_reg_6088            |  16|   0|   16|          0|
    |tmp_V_197_reg_6095            |  16|   0|   16|          0|
    |tmp_V_198_reg_6103            |  16|   0|   16|          0|
    |tmp_V_199_reg_6112            |  16|   0|   16|          0|
    |tmp_V_reg_5996                |  16|   0|   16|          0|
    |tmp_V_reg_5996_pp0_iter1_reg  |  16|   0|   16|          0|
    |trunc_ln14_reg_6014           |   1|   0|    1|          0|
    |trunc_ln708_2115_reg_6123     |   7|   0|    7|          0|
    |trunc_ln708_2119_reg_6128     |   9|   0|    9|          0|
    |trunc_ln708_2120_reg_6133     |  10|   0|   10|          0|
    |trunc_ln708_2122_reg_6138     |  10|   0|   10|          0|
    |trunc_ln708_2126_reg_6143     |  10|   0|   10|          0|
    |trunc_ln708_2127_reg_6148     |  10|   0|   10|          0|
    |trunc_ln708_2129_reg_6153     |  10|   0|   10|          0|
    |trunc_ln708_2133_reg_6158     |  10|   0|   10|          0|
    |trunc_ln708_2136_reg_6163     |   9|   0|    9|          0|
    |trunc_ln708_2137_reg_6168     |  10|   0|   10|          0|
    |trunc_ln708_2140_reg_6173     |   8|   0|    8|          0|
    |trunc_ln708_2141_reg_6118     |   4|   0|    4|          0|
    |trunc_ln708_2146_reg_6178     |  10|   0|   10|          0|
    |wp_idx_reg_645                |   5|   0|    5|          0|
    |p_Result_s_reg_6050           |  64|  32|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 548|  32|  485|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,4u>,config2> | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,4u>,config2> | return value |
|ap_start               |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,4u>,config2> | return value |
|start_full_n           |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,4u>,config2> | return value |
|ap_done                | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,4u>,config2> | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,4u>,config2> | return value |
|ap_idle                | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,4u>,config2> | return value |
|ap_ready               | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,4u>,config2> | return value |
|start_out              | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,4u>,config2> | return value |
|start_write            | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,4u>,config2> | return value |
|data_V_data_V_TDATA    |  in |   16|    axis    |                 data_V_data_V                |    pointer   |
|data_V_data_V_TVALID   |  in |    1|    axis    |                 data_V_data_V                |    pointer   |
|data_V_data_V_TREADY   | out |    1|    axis    |                 data_V_data_V                |    pointer   |
|res_V_data_0_V_din     | out |   16|   ap_fifo  |                res_V_data_0_V                |    pointer   |
|res_V_data_0_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_0_V                |    pointer   |
|res_V_data_0_V_write   | out |    1|   ap_fifo  |                res_V_data_0_V                |    pointer   |
|res_V_data_1_V_din     | out |   16|   ap_fifo  |                res_V_data_1_V                |    pointer   |
|res_V_data_1_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_1_V                |    pointer   |
|res_V_data_1_V_write   | out |    1|   ap_fifo  |                res_V_data_1_V                |    pointer   |
|res_V_data_2_V_din     | out |   16|   ap_fifo  |                res_V_data_2_V                |    pointer   |
|res_V_data_2_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_2_V                |    pointer   |
|res_V_data_2_V_write   | out |    1|   ap_fifo  |                res_V_data_2_V                |    pointer   |
|res_V_data_3_V_din     | out |   16|   ap_fifo  |                res_V_data_3_V                |    pointer   |
|res_V_data_3_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_3_V                |    pointer   |
|res_V_data_3_V_write   | out |    1|   ap_fifo  |                res_V_data_3_V                |    pointer   |
+-----------------------+-----+-----+------------+----------------------------------------------+--------------+

