Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Reading design: spi_master.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "spi_master.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "spi_master"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : spi_master
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Windows\System32\SPI\SPI.v" into library work
Parsing module <spi_master>.
Parsing module <spi_slave>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <spi_master>.
WARNING:HDLCompiler:413 - "C:\Windows\System32\SPI\SPI.v" Line 103: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Windows\System32\SPI\SPI.v" Line 126: Result of 5-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <spi_master>.
    Related source file is "C:\Windows\System32\SPI\SPI.v".
        idle = 2'b00
        send = 2'b10
        finish = 2'b11
    Found 2-bit register for signal <cur>.
    Found 5-bit register for signal <cnt>.
    Found 1-bit register for signal <sck>.
    Found 4-bit register for signal <nbit>.
    Found 8-bit register for signal <rreg>.
    Found 8-bit register for signal <treg>.
    Found 1-bit register for signal <dout>.
    Found finite state machine <FSM_0> for signal <cur>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (falling_edge)                             |
    | Reset              | rstb (negative)                                |
    | Reset type         | asynchronous                                   |
    | Reset State        | 11                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <cnt[4]_GND_1_o_add_48_OUT> created at line 103.
    Found 4-bit adder for signal <nbit[3]_GND_1_o_add_56_OUT> created at line 126.
    Found 1-bit 4-to-1 multiplexer for signal <shift> created at line 48.
    Found 1-bit 4-to-1 multiplexer for signal <cur[1]_GND_11_o_Mux_33_o> created at line 48.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <done>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mid<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mid<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mid<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mid<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mid<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ss>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 5-bit comparator equal for signal <cnt[4]_mid[4]_equal_50_o> created at line 104
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred  15 Latch(s).
	inferred   1 Comparator(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <spi_master> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 1
 5-bit adder                                           : 1
# Registers                                            : 6
 1-bit register                                        : 2
 4-bit register                                        : 1
 5-bit register                                        : 1
 8-bit register                                        : 2
# Latches                                              : 15
 1-bit latch                                           : 15
# Comparators                                          : 1
 5-bit comparator equal                                : 1
# Multiplexers                                         : 11
 1-bit 2-to-1 multiplexer                              : 5
 1-bit 4-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <mid_0> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <spi_master>.
The following registers are absorbed into counter <nbit>: 1 register on signal <nbit>.
Unit <spi_master> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 23
 Flip-Flops                                            : 23
# Comparators                                          : 1
 5-bit comparator equal                                : 1
# Multiplexers                                         : 11
 1-bit 2-to-1 multiplexer                              : 5
 1-bit 4-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <mid_0> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <cur[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 11    | 00
 10    | 01
 00    | 11
-------------------

Optimizing unit <spi_master> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block spi_master, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 29
 Flip-Flops                                            : 29

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : spi_master.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 58
#      INV                         : 5
#      LUT2                        : 9
#      LUT3                        : 20
#      LUT4                        : 7
#      LUT5                        : 2
#      LUT6                        : 15
# FlipFlops/Latches                : 43
#      FDC                         : 4
#      FDC_1                       : 2
#      FDCE_1                      : 5
#      FDP                         : 8
#      FDP_1                       : 10
#      LD                          : 14
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 14
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              33  out of  126800     0%  
 Number of Slice LUTs:                   58  out of  63400     0%  
    Number used as Logic:                58  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     58
   Number with an unused Flip Flop:      25  out of     58    43%  
   Number with an unused LUT:             0  out of     58     0%  
   Number of fully used LUT-FF pairs:    33  out of     58    56%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of    210    12%  
    IOB Flip Flops/Latches:              10

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------+------------------------+-------+
Clock Signal                                               | Clock buffer(FF name)  | Load  |
-----------------------------------------------------------+------------------------+-------+
cur_FSM_FFd1                                               | NONE(ss)               | 1     |
cur[1]_GND_12_o_Mux_35_o(Mmux_cur[1]_GND_12_o_Mux_35_o11:O)| NONE(*)(mid_2)         | 4     |
sck_OBUF                                                   | BUFG                   | 21    |
cur[1]_GND_11_o_Mux_33_o(Mmux_cur[1]_GND_11_o_Mux_33_o11:O)| NONE(*)(done)          | 1     |
cur[1]_GND_3_o_Mux_17_o(Mmux_cur[1]_GND_3_o_Mux_17_o11:O)  | NONE(*)(rdata_7)       | 8     |
clk                                                        | BUFGP                  | 8     |
-----------------------------------------------------------+------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.157ns (Maximum Frequency: 463.693MHz)
   Minimum input arrival time before clock: 1.809ns
   Maximum output required time after clock: 0.751ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sck_OBUF'
  Clock period: 2.157ns (frequency: 463.693MHz)
  Total number of paths / destination ports: 76 / 21
-------------------------------------------------------------------------
Delay:               1.078ns (Levels of Logic = 1)
  Source:            nbit_3 (FF)
  Destination:       treg_0 (FF)
  Source Clock:      sck_OBUF rising
  Destination Clock: sck_OBUF falling

  Data Path: nbit_3 to treg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.361   0.612  nbit_3 (nbit_3)
     LUT6:I2->O            1   0.097   0.000  Mmux_treg[6]_tdat[0]_MUX_40_o11 (treg[6]_tdat[0]_MUX_40_o)
     FDP_1:D                   0.008          dout
    ----------------------------------------
    Total                      1.078ns (0.466ns logic, 0.612ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.018ns (frequency: 495.540MHz)
  Total number of paths / destination ports: 89 / 19
-------------------------------------------------------------------------
Delay:               2.018ns (Levels of Logic = 3)
  Source:            cur_FSM_FFd2 (FF)
  Destination:       sck (FF)
  Source Clock:      clk falling
  Destination Clock: clk falling

  Data Path: cur_FSM_FFd2 to sck
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            9   0.364   0.548  cur_FSM_FFd2 (cur_FSM_FFd2)
     LUT5:I2->O            1   0.097   0.511  cnt[4]_mid[4]_equal_50_o5_SW1 (N21)
     LUT6:I3->O            1   0.097   0.295  _n0180_inv1 (_n0180_inv)
     LUT2:I1->O            1   0.097   0.000  sck_rstpot (sck_rstpot)
     FDP_1:D                   0.008          sck
    ----------------------------------------
    Total                      2.018ns (0.663ns logic, 1.355ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cur[1]_GND_12_o_Mux_35_o'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              0.491ns (Levels of Logic = 2)
  Source:            cdiv<0> (PAD)
  Destination:       mid_2 (LATCH)
  Destination Clock: cur[1]_GND_12_o_Mux_35_o falling

  Data Path: cdiv<0> to mid_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.001   0.393  cdiv_0_IBUF (cdiv_0_IBUF)
     LUT2:I0->O            1   0.097   0.000  _n0205<1>1 (_n0205)
     LD:D                     -0.028          mid_2
    ----------------------------------------
    Total                      0.491ns (0.098ns logic, 0.393ns route)
                                       (19.9% logic, 80.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sck_OBUF'
  Total number of paths / destination ports: 30 / 17
-------------------------------------------------------------------------
Offset:              1.486ns (Levels of Logic = 3)
  Source:            mlb (PAD)
  Destination:       dout (FF)
  Destination Clock: sck_OBUF falling

  Data Path: mlb to dout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   0.001   0.590  mlb_IBUF (mlb_IBUF)
     LUT3:I0->O            1   0.097   0.693  GND_1_o_GND_1_o_equal_61_o<3>1_SW0 (N2)
     LUT6:I0->O            1   0.097   0.000  Mmux_treg[6]_tdat[0]_MUX_40_o11 (treg[6]_tdat[0]_MUX_40_o)
     FDP_1:D                   0.008          dout
    ----------------------------------------
    Total                      1.486ns (0.203ns logic, 1.283ns route)
                                       (13.7% logic, 86.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              1.809ns (Levels of Logic = 4)
  Source:            start (PAD)
  Destination:       sck (FF)
  Destination Clock: clk falling

  Data Path: start to sck
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.001   0.702  start_IBUF (start_IBUF)
     LUT5:I0->O            1   0.097   0.511  cnt[4]_mid[4]_equal_50_o5_SW1 (N21)
     LUT6:I3->O            1   0.097   0.295  _n0180_inv1 (_n0180_inv)
     LUT2:I1->O            1   0.097   0.000  sck_rstpot (sck_rstpot)
     FDP_1:D                   0.008          sck
    ----------------------------------------
    Total                      1.809ns (0.300ns logic, 1.509ns route)
                                       (16.6% logic, 83.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cur[1]_GND_3_o_Mux_17_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            rdata_7 (LATCH)
  Destination:       rdata<7> (PAD)
  Source Clock:      cur[1]_GND_3_o_Mux_17_o falling

  Data Path: rdata_7 to rdata<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  rdata_7 (rdata_7)
     OBUF:I->O                 0.000          rdata_7_OBUF (rdata<7>)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cur_FSM_FFd1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            ss (LATCH)
  Destination:       ss (PAD)
  Source Clock:      cur_FSM_FFd1 rising

  Data Path: ss to ss
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  ss (ss_OBUF)
     OBUF:I->O                 0.000          ss_OBUF (ss)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.647ns (Levels of Logic = 1)
  Source:            sck (FF)
  Destination:       sck (PAD)
  Source Clock:      clk falling

  Data Path: sck to sck
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP_1:C->Q            2   0.364   0.283  sck (sck_OBUF)
     OBUF:I->O                 0.000          sck_OBUF (sck)
    ----------------------------------------
    Total                      0.647ns (0.364ns logic, 0.283ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sck_OBUF'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.643ns (Levels of Logic = 1)
  Source:            dout (FF)
  Destination:       dout (PAD)
  Source Clock:      sck_OBUF falling

  Data Path: dout to dout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP_1:C->Q            1   0.364   0.279  dout (dout_OBUF)
     OBUF:I->O                 0.000          dout_OBUF (dout)
    ----------------------------------------
    Total                      0.643ns (0.364ns logic, 0.279ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cur[1]_GND_11_o_Mux_33_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            done (LATCH)
  Destination:       done (PAD)
  Source Clock:      cur[1]_GND_11_o_Mux_33_o falling

  Data Path: done to done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  done (done_OBUF)
     OBUF:I->O                 0.000          done_OBUF (done)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
clk                     |         |         |    2.018|         |
cur[1]_GND_12_o_Mux_35_o|         |         |    2.193|         |
sck_OBUF                |         |         |    2.742|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cur[1]_GND_11_o_Mux_33_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    0.877|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cur[1]_GND_3_o_Mux_17_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sck_OBUF       |         |         |    0.650|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cur_FSM_FFd1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |    1.179|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sck_OBUF
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |    1.528|    1.528|         |
sck_OBUF       |    1.109|         |    1.638|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 22.31 secs
 
--> 

Total memory usage is 4689804 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :    1 (   0 filtered)

