-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft2DKernel_genMemWideFFTKernel1DArray_2 is
port (
    p_inMemWideStreamArray_0_0_0_0_0_0_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_0_0_0_0_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_0_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_01_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_0_0_0_01_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_01_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_02_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_0_0_0_02_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_02_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_03_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_0_0_0_03_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_03_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_04_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_0_0_0_04_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_04_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_05_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_0_0_0_05_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_05_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_06_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_0_0_0_06_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_06_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_07_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_0_0_0_07_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_07_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_0_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_1_0_0_0_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_0_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_016_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_1_0_0_016_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_016_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_017_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_1_0_0_017_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_017_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_018_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_1_0_0_018_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_018_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_019_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_1_0_0_019_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_019_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_020_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_1_0_0_020_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_020_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_021_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_1_0_0_021_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_021_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_022_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_1_0_0_022_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_022_read : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_0_0_0_0_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_0_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_030_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_0_0_0_030_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_030_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_031_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_0_0_0_031_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_031_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_032_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_0_0_0_032_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_032_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_033_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_0_0_0_033_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_033_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_034_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_0_0_0_034_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_034_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_035_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_0_0_0_035_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_035_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_036_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_0_0_0_036_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_036_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_1_0_0_0_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_0_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_044_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_1_0_0_044_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_044_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_045_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_1_0_0_045_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_045_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_046_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_1_0_0_046_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_046_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_047_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_1_0_0_047_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_047_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_048_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_1_0_0_048_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_048_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_049_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_1_0_0_049_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_049_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_050_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_1_0_0_050_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_050_write : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_ext_blocking_n : OUT STD_LOGIC;
    ap_str_blocking_n : OUT STD_LOGIC;
    ap_int_blocking_n : OUT STD_LOGIC );
end;


architecture behav of fft2DKernel_genMemWideFFTKernel1DArray_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_ap_start : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_ap_done : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_ap_continue : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_ap_idle : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_ap_ready : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_0_0_0_0_read : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_0_0_0_01_read : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_0_0_0_02_read : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_0_0_0_03_read : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_0_0_0_04_read : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_0_0_0_05_read : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_0_0_0_06_read : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_0_0_0_07_read : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_1_0_0_0_read : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_1_0_0_016_read : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_1_0_0_017_read : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_1_0_0_018_read : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_1_0_0_019_read : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_1_0_0_020_read : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_1_0_0_021_read : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_1_0_0_022_read : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_ssrWideStream4kernelIn_din : STD_LOGIC_VECTOR (255 downto 0);
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_ssrWideStream4kernelIn_write : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_start_out : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_start_write : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_ap_ext_blocking_n : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_ap_str_blocking_n : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_ap_int_blocking_n : STD_LOGIC;
    signal fftStreamingKernel_1_U0_ap_start : STD_LOGIC;
    signal fftStreamingKernel_1_U0_ap_done : STD_LOGIC;
    signal fftStreamingKernel_1_U0_ap_continue : STD_LOGIC;
    signal fftStreamingKernel_1_U0_ap_idle : STD_LOGIC;
    signal fftStreamingKernel_1_U0_ap_ready : STD_LOGIC;
    signal fftStreamingKernel_1_U0_start_out : STD_LOGIC;
    signal fftStreamingKernel_1_U0_start_write : STD_LOGIC;
    signal fftStreamingKernel_1_U0_ssrWideStream4kernelIn_read : STD_LOGIC;
    signal fftStreamingKernel_1_U0_ssrWideStream4kernelOut_din : STD_LOGIC_VECTOR (255 downto 0);
    signal fftStreamingKernel_1_U0_ssrWideStream4kernelOut_write : STD_LOGIC;
    signal fftStreamingKernel_1_U0_ap_ext_blocking_n : STD_LOGIC;
    signal fftStreamingKernel_1_U0_ap_str_blocking_n : STD_LOGIC;
    signal fftStreamingKernel_1_U0_ap_int_blocking_n : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_ap_start : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_ap_done : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_ap_continue : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_ap_idle : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_ap_ready : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_ssrWideStream4kernelOut_read : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_0_write : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_01_din : STD_LOGIC_VECTOR (31 downto 0);
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_01_write : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_02_din : STD_LOGIC_VECTOR (31 downto 0);
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_02_write : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_03_din : STD_LOGIC_VECTOR (31 downto 0);
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_03_write : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_04_din : STD_LOGIC_VECTOR (31 downto 0);
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_04_write : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_05_din : STD_LOGIC_VECTOR (31 downto 0);
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_05_write : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_06_din : STD_LOGIC_VECTOR (31 downto 0);
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_06_write : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_07_din : STD_LOGIC_VECTOR (31 downto 0);
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_07_write : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_0_write : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_016_din : STD_LOGIC_VECTOR (31 downto 0);
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_016_write : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_017_din : STD_LOGIC_VECTOR (31 downto 0);
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_017_write : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_018_din : STD_LOGIC_VECTOR (31 downto 0);
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_018_write : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_019_din : STD_LOGIC_VECTOR (31 downto 0);
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_019_write : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_020_din : STD_LOGIC_VECTOR (31 downto 0);
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_020_write : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_021_din : STD_LOGIC_VECTOR (31 downto 0);
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_021_write : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_022_din : STD_LOGIC_VECTOR (31 downto 0);
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_022_write : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_ap_ext_blocking_n : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_ap_str_blocking_n : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_ap_int_blocking_n : STD_LOGIC;
    signal ssrWideStream4kernelIn_full_n : STD_LOGIC;
    signal ssrWideStream4kernelIn_dout : STD_LOGIC_VECTOR (255 downto 0);
    signal ssrWideStream4kernelIn_empty_n : STD_LOGIC;
    signal ssrWideStream4kernelOut_full_n : STD_LOGIC;
    signal ssrWideStream4kernelOut_dout : STD_LOGIC_VECTOR (255 downto 0);
    signal ssrWideStream4kernelOut_empty_n : STD_LOGIC;
    signal start_for_fftStreamingKernel_1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_fftStreamingKernel_1_U0_full_n : STD_LOGIC;
    signal start_for_fftStreamingKernel_1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_fftStreamingKernel_1_U0_empty_n : STD_LOGIC;
    signal start_for_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_full_n : STD_LOGIC;
    signal start_for_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_empty_n : STD_LOGIC;
    signal ap_ext_blocking_cur_n : STD_LOGIC;
    signal ap_str_blocking_cur_n : STD_LOGIC;
    signal ap_int_blocking_cur_n : STD_LOGIC;
    signal ap_ext_blocking_sub_n : STD_LOGIC;
    signal ap_str_blocking_sub_n : STD_LOGIC;
    signal ap_int_blocking_sub_n : STD_LOGIC;

    component fft2DKernel_wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_wideStreamIn_0_0_0_0_0_0_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_wideStreamIn_0_0_0_0_0_0_empty_n : IN STD_LOGIC;
        p_wideStreamIn_0_0_0_0_0_0_read : OUT STD_LOGIC;
        p_wideStreamIn_0_0_0_0_0_01_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_wideStreamIn_0_0_0_0_0_01_empty_n : IN STD_LOGIC;
        p_wideStreamIn_0_0_0_0_0_01_read : OUT STD_LOGIC;
        p_wideStreamIn_0_0_0_0_0_02_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_wideStreamIn_0_0_0_0_0_02_empty_n : IN STD_LOGIC;
        p_wideStreamIn_0_0_0_0_0_02_read : OUT STD_LOGIC;
        p_wideStreamIn_0_0_0_0_0_03_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_wideStreamIn_0_0_0_0_0_03_empty_n : IN STD_LOGIC;
        p_wideStreamIn_0_0_0_0_0_03_read : OUT STD_LOGIC;
        p_wideStreamIn_0_0_0_0_0_04_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_wideStreamIn_0_0_0_0_0_04_empty_n : IN STD_LOGIC;
        p_wideStreamIn_0_0_0_0_0_04_read : OUT STD_LOGIC;
        p_wideStreamIn_0_0_0_0_0_05_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_wideStreamIn_0_0_0_0_0_05_empty_n : IN STD_LOGIC;
        p_wideStreamIn_0_0_0_0_0_05_read : OUT STD_LOGIC;
        p_wideStreamIn_0_0_0_0_0_06_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_wideStreamIn_0_0_0_0_0_06_empty_n : IN STD_LOGIC;
        p_wideStreamIn_0_0_0_0_0_06_read : OUT STD_LOGIC;
        p_wideStreamIn_0_0_0_0_0_07_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_wideStreamIn_0_0_0_0_0_07_empty_n : IN STD_LOGIC;
        p_wideStreamIn_0_0_0_0_0_07_read : OUT STD_LOGIC;
        p_wideStreamIn_0_0_1_0_0_0_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_wideStreamIn_0_0_1_0_0_0_empty_n : IN STD_LOGIC;
        p_wideStreamIn_0_0_1_0_0_0_read : OUT STD_LOGIC;
        p_wideStreamIn_0_0_1_0_0_016_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_wideStreamIn_0_0_1_0_0_016_empty_n : IN STD_LOGIC;
        p_wideStreamIn_0_0_1_0_0_016_read : OUT STD_LOGIC;
        p_wideStreamIn_0_0_1_0_0_017_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_wideStreamIn_0_0_1_0_0_017_empty_n : IN STD_LOGIC;
        p_wideStreamIn_0_0_1_0_0_017_read : OUT STD_LOGIC;
        p_wideStreamIn_0_0_1_0_0_018_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_wideStreamIn_0_0_1_0_0_018_empty_n : IN STD_LOGIC;
        p_wideStreamIn_0_0_1_0_0_018_read : OUT STD_LOGIC;
        p_wideStreamIn_0_0_1_0_0_019_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_wideStreamIn_0_0_1_0_0_019_empty_n : IN STD_LOGIC;
        p_wideStreamIn_0_0_1_0_0_019_read : OUT STD_LOGIC;
        p_wideStreamIn_0_0_1_0_0_020_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_wideStreamIn_0_0_1_0_0_020_empty_n : IN STD_LOGIC;
        p_wideStreamIn_0_0_1_0_0_020_read : OUT STD_LOGIC;
        p_wideStreamIn_0_0_1_0_0_021_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_wideStreamIn_0_0_1_0_0_021_empty_n : IN STD_LOGIC;
        p_wideStreamIn_0_0_1_0_0_021_read : OUT STD_LOGIC;
        p_wideStreamIn_0_0_1_0_0_022_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_wideStreamIn_0_0_1_0_0_022_empty_n : IN STD_LOGIC;
        p_wideStreamIn_0_0_1_0_0_022_read : OUT STD_LOGIC;
        ssrWideStream4kernelIn_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        ssrWideStream4kernelIn_full_n : IN STD_LOGIC;
        ssrWideStream4kernelIn_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component fft2DKernel_fftStreamingKernel_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        ssrWideStream4kernelIn_dout : IN STD_LOGIC_VECTOR (255 downto 0);
        ssrWideStream4kernelIn_empty_n : IN STD_LOGIC;
        ssrWideStream4kernelIn_read : OUT STD_LOGIC;
        ssrWideStream4kernelOut_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        ssrWideStream4kernelOut_full_n : IN STD_LOGIC;
        ssrWideStream4kernelOut_write : OUT STD_LOGIC;
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component fft2DKernel_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ssrWideStream4kernelOut_dout : IN STD_LOGIC_VECTOR (255 downto 0);
        ssrWideStream4kernelOut_empty_n : IN STD_LOGIC;
        ssrWideStream4kernelOut_read : OUT STD_LOGIC;
        p_wideStreamOut_0_0_0_0_0_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_wideStreamOut_0_0_0_0_0_0_full_n : IN STD_LOGIC;
        p_wideStreamOut_0_0_0_0_0_0_write : OUT STD_LOGIC;
        p_wideStreamOut_0_0_0_0_0_01_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_wideStreamOut_0_0_0_0_0_01_full_n : IN STD_LOGIC;
        p_wideStreamOut_0_0_0_0_0_01_write : OUT STD_LOGIC;
        p_wideStreamOut_0_0_0_0_0_02_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_wideStreamOut_0_0_0_0_0_02_full_n : IN STD_LOGIC;
        p_wideStreamOut_0_0_0_0_0_02_write : OUT STD_LOGIC;
        p_wideStreamOut_0_0_0_0_0_03_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_wideStreamOut_0_0_0_0_0_03_full_n : IN STD_LOGIC;
        p_wideStreamOut_0_0_0_0_0_03_write : OUT STD_LOGIC;
        p_wideStreamOut_0_0_0_0_0_04_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_wideStreamOut_0_0_0_0_0_04_full_n : IN STD_LOGIC;
        p_wideStreamOut_0_0_0_0_0_04_write : OUT STD_LOGIC;
        p_wideStreamOut_0_0_0_0_0_05_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_wideStreamOut_0_0_0_0_0_05_full_n : IN STD_LOGIC;
        p_wideStreamOut_0_0_0_0_0_05_write : OUT STD_LOGIC;
        p_wideStreamOut_0_0_0_0_0_06_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_wideStreamOut_0_0_0_0_0_06_full_n : IN STD_LOGIC;
        p_wideStreamOut_0_0_0_0_0_06_write : OUT STD_LOGIC;
        p_wideStreamOut_0_0_0_0_0_07_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_wideStreamOut_0_0_0_0_0_07_full_n : IN STD_LOGIC;
        p_wideStreamOut_0_0_0_0_0_07_write : OUT STD_LOGIC;
        p_wideStreamOut_0_0_1_0_0_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_wideStreamOut_0_0_1_0_0_0_full_n : IN STD_LOGIC;
        p_wideStreamOut_0_0_1_0_0_0_write : OUT STD_LOGIC;
        p_wideStreamOut_0_0_1_0_0_016_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_wideStreamOut_0_0_1_0_0_016_full_n : IN STD_LOGIC;
        p_wideStreamOut_0_0_1_0_0_016_write : OUT STD_LOGIC;
        p_wideStreamOut_0_0_1_0_0_017_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_wideStreamOut_0_0_1_0_0_017_full_n : IN STD_LOGIC;
        p_wideStreamOut_0_0_1_0_0_017_write : OUT STD_LOGIC;
        p_wideStreamOut_0_0_1_0_0_018_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_wideStreamOut_0_0_1_0_0_018_full_n : IN STD_LOGIC;
        p_wideStreamOut_0_0_1_0_0_018_write : OUT STD_LOGIC;
        p_wideStreamOut_0_0_1_0_0_019_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_wideStreamOut_0_0_1_0_0_019_full_n : IN STD_LOGIC;
        p_wideStreamOut_0_0_1_0_0_019_write : OUT STD_LOGIC;
        p_wideStreamOut_0_0_1_0_0_020_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_wideStreamOut_0_0_1_0_0_020_full_n : IN STD_LOGIC;
        p_wideStreamOut_0_0_1_0_0_020_write : OUT STD_LOGIC;
        p_wideStreamOut_0_0_1_0_0_021_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_wideStreamOut_0_0_1_0_0_021_full_n : IN STD_LOGIC;
        p_wideStreamOut_0_0_1_0_0_021_write : OUT STD_LOGIC;
        p_wideStreamOut_0_0_1_0_0_022_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_wideStreamOut_0_0_1_0_0_022_full_n : IN STD_LOGIC;
        p_wideStreamOut_0_0_1_0_0_022_write : OUT STD_LOGIC;
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component fft2DKernel_fifo_w256_d2_D_x0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (255 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (255 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fft2DKernel_start_for_fftStreamingKernel_1_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fft2DKernel_start_for_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0 : component fft2DKernel_wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_ap_start,
        start_full_n => start_for_fftStreamingKernel_1_U0_full_n,
        ap_done => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_ap_done,
        ap_continue => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_ap_continue,
        ap_idle => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_ap_idle,
        ap_ready => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_ap_ready,
        p_wideStreamIn_0_0_0_0_0_0_dout => p_inMemWideStreamArray_0_0_0_0_0_0_dout,
        p_wideStreamIn_0_0_0_0_0_0_empty_n => p_inMemWideStreamArray_0_0_0_0_0_0_empty_n,
        p_wideStreamIn_0_0_0_0_0_0_read => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_0_0_0_0_read,
        p_wideStreamIn_0_0_0_0_0_01_dout => p_inMemWideStreamArray_0_0_0_0_0_01_dout,
        p_wideStreamIn_0_0_0_0_0_01_empty_n => p_inMemWideStreamArray_0_0_0_0_0_01_empty_n,
        p_wideStreamIn_0_0_0_0_0_01_read => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_0_0_0_01_read,
        p_wideStreamIn_0_0_0_0_0_02_dout => p_inMemWideStreamArray_0_0_0_0_0_02_dout,
        p_wideStreamIn_0_0_0_0_0_02_empty_n => p_inMemWideStreamArray_0_0_0_0_0_02_empty_n,
        p_wideStreamIn_0_0_0_0_0_02_read => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_0_0_0_02_read,
        p_wideStreamIn_0_0_0_0_0_03_dout => p_inMemWideStreamArray_0_0_0_0_0_03_dout,
        p_wideStreamIn_0_0_0_0_0_03_empty_n => p_inMemWideStreamArray_0_0_0_0_0_03_empty_n,
        p_wideStreamIn_0_0_0_0_0_03_read => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_0_0_0_03_read,
        p_wideStreamIn_0_0_0_0_0_04_dout => p_inMemWideStreamArray_0_0_0_0_0_04_dout,
        p_wideStreamIn_0_0_0_0_0_04_empty_n => p_inMemWideStreamArray_0_0_0_0_0_04_empty_n,
        p_wideStreamIn_0_0_0_0_0_04_read => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_0_0_0_04_read,
        p_wideStreamIn_0_0_0_0_0_05_dout => p_inMemWideStreamArray_0_0_0_0_0_05_dout,
        p_wideStreamIn_0_0_0_0_0_05_empty_n => p_inMemWideStreamArray_0_0_0_0_0_05_empty_n,
        p_wideStreamIn_0_0_0_0_0_05_read => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_0_0_0_05_read,
        p_wideStreamIn_0_0_0_0_0_06_dout => p_inMemWideStreamArray_0_0_0_0_0_06_dout,
        p_wideStreamIn_0_0_0_0_0_06_empty_n => p_inMemWideStreamArray_0_0_0_0_0_06_empty_n,
        p_wideStreamIn_0_0_0_0_0_06_read => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_0_0_0_06_read,
        p_wideStreamIn_0_0_0_0_0_07_dout => p_inMemWideStreamArray_0_0_0_0_0_07_dout,
        p_wideStreamIn_0_0_0_0_0_07_empty_n => p_inMemWideStreamArray_0_0_0_0_0_07_empty_n,
        p_wideStreamIn_0_0_0_0_0_07_read => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_0_0_0_07_read,
        p_wideStreamIn_0_0_1_0_0_0_dout => p_inMemWideStreamArray_0_0_1_0_0_0_dout,
        p_wideStreamIn_0_0_1_0_0_0_empty_n => p_inMemWideStreamArray_0_0_1_0_0_0_empty_n,
        p_wideStreamIn_0_0_1_0_0_0_read => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_1_0_0_0_read,
        p_wideStreamIn_0_0_1_0_0_016_dout => p_inMemWideStreamArray_0_0_1_0_0_016_dout,
        p_wideStreamIn_0_0_1_0_0_016_empty_n => p_inMemWideStreamArray_0_0_1_0_0_016_empty_n,
        p_wideStreamIn_0_0_1_0_0_016_read => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_1_0_0_016_read,
        p_wideStreamIn_0_0_1_0_0_017_dout => p_inMemWideStreamArray_0_0_1_0_0_017_dout,
        p_wideStreamIn_0_0_1_0_0_017_empty_n => p_inMemWideStreamArray_0_0_1_0_0_017_empty_n,
        p_wideStreamIn_0_0_1_0_0_017_read => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_1_0_0_017_read,
        p_wideStreamIn_0_0_1_0_0_018_dout => p_inMemWideStreamArray_0_0_1_0_0_018_dout,
        p_wideStreamIn_0_0_1_0_0_018_empty_n => p_inMemWideStreamArray_0_0_1_0_0_018_empty_n,
        p_wideStreamIn_0_0_1_0_0_018_read => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_1_0_0_018_read,
        p_wideStreamIn_0_0_1_0_0_019_dout => p_inMemWideStreamArray_0_0_1_0_0_019_dout,
        p_wideStreamIn_0_0_1_0_0_019_empty_n => p_inMemWideStreamArray_0_0_1_0_0_019_empty_n,
        p_wideStreamIn_0_0_1_0_0_019_read => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_1_0_0_019_read,
        p_wideStreamIn_0_0_1_0_0_020_dout => p_inMemWideStreamArray_0_0_1_0_0_020_dout,
        p_wideStreamIn_0_0_1_0_0_020_empty_n => p_inMemWideStreamArray_0_0_1_0_0_020_empty_n,
        p_wideStreamIn_0_0_1_0_0_020_read => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_1_0_0_020_read,
        p_wideStreamIn_0_0_1_0_0_021_dout => p_inMemWideStreamArray_0_0_1_0_0_021_dout,
        p_wideStreamIn_0_0_1_0_0_021_empty_n => p_inMemWideStreamArray_0_0_1_0_0_021_empty_n,
        p_wideStreamIn_0_0_1_0_0_021_read => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_1_0_0_021_read,
        p_wideStreamIn_0_0_1_0_0_022_dout => p_inMemWideStreamArray_0_0_1_0_0_022_dout,
        p_wideStreamIn_0_0_1_0_0_022_empty_n => p_inMemWideStreamArray_0_0_1_0_0_022_empty_n,
        p_wideStreamIn_0_0_1_0_0_022_read => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_1_0_0_022_read,
        ssrWideStream4kernelIn_din => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_ssrWideStream4kernelIn_din,
        ssrWideStream4kernelIn_full_n => ssrWideStream4kernelIn_full_n,
        ssrWideStream4kernelIn_write => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_ssrWideStream4kernelIn_write,
        start_out => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_start_out,
        start_write => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_start_write,
        ap_ext_blocking_n => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_ap_ext_blocking_n,
        ap_str_blocking_n => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_ap_str_blocking_n,
        ap_int_blocking_n => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_ap_int_blocking_n);

    fftStreamingKernel_1_U0 : component fft2DKernel_fftStreamingKernel_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => fftStreamingKernel_1_U0_ap_start,
        start_full_n => start_for_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_full_n,
        ap_done => fftStreamingKernel_1_U0_ap_done,
        ap_continue => fftStreamingKernel_1_U0_ap_continue,
        ap_idle => fftStreamingKernel_1_U0_ap_idle,
        ap_ready => fftStreamingKernel_1_U0_ap_ready,
        start_out => fftStreamingKernel_1_U0_start_out,
        start_write => fftStreamingKernel_1_U0_start_write,
        ssrWideStream4kernelIn_dout => ssrWideStream4kernelIn_dout,
        ssrWideStream4kernelIn_empty_n => ssrWideStream4kernelIn_empty_n,
        ssrWideStream4kernelIn_read => fftStreamingKernel_1_U0_ssrWideStream4kernelIn_read,
        ssrWideStream4kernelOut_din => fftStreamingKernel_1_U0_ssrWideStream4kernelOut_din,
        ssrWideStream4kernelOut_full_n => ssrWideStream4kernelOut_full_n,
        ssrWideStream4kernelOut_write => fftStreamingKernel_1_U0_ssrWideStream4kernelOut_write,
        ap_ext_blocking_n => fftStreamingKernel_1_U0_ap_ext_blocking_n,
        ap_str_blocking_n => fftStreamingKernel_1_U0_ap_str_blocking_n,
        ap_int_blocking_n => fftStreamingKernel_1_U0_ap_int_blocking_n);

    narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0 : component fft2DKernel_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_ap_start,
        ap_done => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_ap_done,
        ap_continue => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_ap_continue,
        ap_idle => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_ap_idle,
        ap_ready => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_ap_ready,
        ssrWideStream4kernelOut_dout => ssrWideStream4kernelOut_dout,
        ssrWideStream4kernelOut_empty_n => ssrWideStream4kernelOut_empty_n,
        ssrWideStream4kernelOut_read => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_ssrWideStream4kernelOut_read,
        p_wideStreamOut_0_0_0_0_0_0_din => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_0_din,
        p_wideStreamOut_0_0_0_0_0_0_full_n => p_outMemWideStreamArray_0_0_0_0_0_0_full_n,
        p_wideStreamOut_0_0_0_0_0_0_write => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_0_write,
        p_wideStreamOut_0_0_0_0_0_01_din => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_01_din,
        p_wideStreamOut_0_0_0_0_0_01_full_n => p_outMemWideStreamArray_0_0_0_0_0_030_full_n,
        p_wideStreamOut_0_0_0_0_0_01_write => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_01_write,
        p_wideStreamOut_0_0_0_0_0_02_din => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_02_din,
        p_wideStreamOut_0_0_0_0_0_02_full_n => p_outMemWideStreamArray_0_0_0_0_0_031_full_n,
        p_wideStreamOut_0_0_0_0_0_02_write => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_02_write,
        p_wideStreamOut_0_0_0_0_0_03_din => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_03_din,
        p_wideStreamOut_0_0_0_0_0_03_full_n => p_outMemWideStreamArray_0_0_0_0_0_032_full_n,
        p_wideStreamOut_0_0_0_0_0_03_write => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_03_write,
        p_wideStreamOut_0_0_0_0_0_04_din => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_04_din,
        p_wideStreamOut_0_0_0_0_0_04_full_n => p_outMemWideStreamArray_0_0_0_0_0_033_full_n,
        p_wideStreamOut_0_0_0_0_0_04_write => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_04_write,
        p_wideStreamOut_0_0_0_0_0_05_din => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_05_din,
        p_wideStreamOut_0_0_0_0_0_05_full_n => p_outMemWideStreamArray_0_0_0_0_0_034_full_n,
        p_wideStreamOut_0_0_0_0_0_05_write => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_05_write,
        p_wideStreamOut_0_0_0_0_0_06_din => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_06_din,
        p_wideStreamOut_0_0_0_0_0_06_full_n => p_outMemWideStreamArray_0_0_0_0_0_035_full_n,
        p_wideStreamOut_0_0_0_0_0_06_write => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_06_write,
        p_wideStreamOut_0_0_0_0_0_07_din => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_07_din,
        p_wideStreamOut_0_0_0_0_0_07_full_n => p_outMemWideStreamArray_0_0_0_0_0_036_full_n,
        p_wideStreamOut_0_0_0_0_0_07_write => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_07_write,
        p_wideStreamOut_0_0_1_0_0_0_din => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_0_din,
        p_wideStreamOut_0_0_1_0_0_0_full_n => p_outMemWideStreamArray_0_0_1_0_0_0_full_n,
        p_wideStreamOut_0_0_1_0_0_0_write => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_0_write,
        p_wideStreamOut_0_0_1_0_0_016_din => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_016_din,
        p_wideStreamOut_0_0_1_0_0_016_full_n => p_outMemWideStreamArray_0_0_1_0_0_044_full_n,
        p_wideStreamOut_0_0_1_0_0_016_write => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_016_write,
        p_wideStreamOut_0_0_1_0_0_017_din => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_017_din,
        p_wideStreamOut_0_0_1_0_0_017_full_n => p_outMemWideStreamArray_0_0_1_0_0_045_full_n,
        p_wideStreamOut_0_0_1_0_0_017_write => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_017_write,
        p_wideStreamOut_0_0_1_0_0_018_din => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_018_din,
        p_wideStreamOut_0_0_1_0_0_018_full_n => p_outMemWideStreamArray_0_0_1_0_0_046_full_n,
        p_wideStreamOut_0_0_1_0_0_018_write => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_018_write,
        p_wideStreamOut_0_0_1_0_0_019_din => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_019_din,
        p_wideStreamOut_0_0_1_0_0_019_full_n => p_outMemWideStreamArray_0_0_1_0_0_047_full_n,
        p_wideStreamOut_0_0_1_0_0_019_write => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_019_write,
        p_wideStreamOut_0_0_1_0_0_020_din => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_020_din,
        p_wideStreamOut_0_0_1_0_0_020_full_n => p_outMemWideStreamArray_0_0_1_0_0_048_full_n,
        p_wideStreamOut_0_0_1_0_0_020_write => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_020_write,
        p_wideStreamOut_0_0_1_0_0_021_din => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_021_din,
        p_wideStreamOut_0_0_1_0_0_021_full_n => p_outMemWideStreamArray_0_0_1_0_0_049_full_n,
        p_wideStreamOut_0_0_1_0_0_021_write => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_021_write,
        p_wideStreamOut_0_0_1_0_0_022_din => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_022_din,
        p_wideStreamOut_0_0_1_0_0_022_full_n => p_outMemWideStreamArray_0_0_1_0_0_050_full_n,
        p_wideStreamOut_0_0_1_0_0_022_write => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_022_write,
        ap_ext_blocking_n => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_ap_ext_blocking_n,
        ap_str_blocking_n => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_ap_str_blocking_n,
        ap_int_blocking_n => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_ap_int_blocking_n);

    ssrWideStream4kernelIn_U : component fft2DKernel_fifo_w256_d2_D_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_ssrWideStream4kernelIn_din,
        if_full_n => ssrWideStream4kernelIn_full_n,
        if_write => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_ssrWideStream4kernelIn_write,
        if_dout => ssrWideStream4kernelIn_dout,
        if_empty_n => ssrWideStream4kernelIn_empty_n,
        if_read => fftStreamingKernel_1_U0_ssrWideStream4kernelIn_read);

    ssrWideStream4kernelOut_U : component fft2DKernel_fifo_w256_d2_D_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => fftStreamingKernel_1_U0_ssrWideStream4kernelOut_din,
        if_full_n => ssrWideStream4kernelOut_full_n,
        if_write => fftStreamingKernel_1_U0_ssrWideStream4kernelOut_write,
        if_dout => ssrWideStream4kernelOut_dout,
        if_empty_n => ssrWideStream4kernelOut_empty_n,
        if_read => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_ssrWideStream4kernelOut_read);

    start_for_fftStreamingKernel_1_U0_U : component fft2DKernel_start_for_fftStreamingKernel_1_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_fftStreamingKernel_1_U0_din,
        if_full_n => start_for_fftStreamingKernel_1_U0_full_n,
        if_write => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_start_write,
        if_dout => start_for_fftStreamingKernel_1_U0_dout,
        if_empty_n => start_for_fftStreamingKernel_1_U0_empty_n,
        if_read => fftStreamingKernel_1_U0_ap_ready);

    start_for_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_U : component fft2DKernel_start_for_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_din,
        if_full_n => start_for_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_full_n,
        if_write => fftStreamingKernel_1_U0_start_write,
        if_dout => start_for_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_dout,
        if_empty_n => start_for_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_empty_n,
        if_read => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_ap_ready);




    ap_done <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_ap_done;
    ap_ext_blocking_cur_n <= ap_const_logic_1;
    ap_ext_blocking_n <= (ap_ext_blocking_sub_n and ap_ext_blocking_cur_n);
    ap_ext_blocking_sub_n <= (wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_ap_ext_blocking_n and narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_ap_ext_blocking_n and fftStreamingKernel_1_U0_ap_ext_blocking_n);
    ap_idle <= (wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_ap_idle and narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_ap_idle and fftStreamingKernel_1_U0_ap_idle);
    ap_int_blocking_cur_n <= ap_const_logic_1;
    ap_int_blocking_n <= (ap_int_blocking_sub_n and ap_int_blocking_cur_n);
    ap_int_blocking_sub_n <= (wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_ap_int_blocking_n and narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_ap_int_blocking_n and fftStreamingKernel_1_U0_ap_int_blocking_n);
    ap_ready <= wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_ap_ready;
    ap_str_blocking_cur_n <= ap_const_logic_1;
    ap_str_blocking_n <= (ap_str_blocking_sub_n and ap_str_blocking_cur_n);
    ap_str_blocking_sub_n <= (wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_ap_str_blocking_n and narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_ap_str_blocking_n and fftStreamingKernel_1_U0_ap_str_blocking_n);
    fftStreamingKernel_1_U0_ap_continue <= ap_const_logic_1;
    fftStreamingKernel_1_U0_ap_start <= start_for_fftStreamingKernel_1_U0_empty_n;
    narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_ap_continue <= ap_continue;
    narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_ap_start <= start_for_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_empty_n;
    p_inMemWideStreamArray_0_0_0_0_0_01_read <= wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_0_0_0_01_read;
    p_inMemWideStreamArray_0_0_0_0_0_02_read <= wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_0_0_0_02_read;
    p_inMemWideStreamArray_0_0_0_0_0_03_read <= wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_0_0_0_03_read;
    p_inMemWideStreamArray_0_0_0_0_0_04_read <= wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_0_0_0_04_read;
    p_inMemWideStreamArray_0_0_0_0_0_05_read <= wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_0_0_0_05_read;
    p_inMemWideStreamArray_0_0_0_0_0_06_read <= wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_0_0_0_06_read;
    p_inMemWideStreamArray_0_0_0_0_0_07_read <= wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_0_0_0_07_read;
    p_inMemWideStreamArray_0_0_0_0_0_0_read <= wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_0_0_0_0_read;
    p_inMemWideStreamArray_0_0_1_0_0_016_read <= wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_1_0_0_016_read;
    p_inMemWideStreamArray_0_0_1_0_0_017_read <= wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_1_0_0_017_read;
    p_inMemWideStreamArray_0_0_1_0_0_018_read <= wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_1_0_0_018_read;
    p_inMemWideStreamArray_0_0_1_0_0_019_read <= wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_1_0_0_019_read;
    p_inMemWideStreamArray_0_0_1_0_0_020_read <= wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_1_0_0_020_read;
    p_inMemWideStreamArray_0_0_1_0_0_021_read <= wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_1_0_0_021_read;
    p_inMemWideStreamArray_0_0_1_0_0_022_read <= wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_1_0_0_022_read;
    p_inMemWideStreamArray_0_0_1_0_0_0_read <= wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_p_wideStreamIn_0_0_1_0_0_0_read;
    p_outMemWideStreamArray_0_0_0_0_0_030_din <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_01_din;
    p_outMemWideStreamArray_0_0_0_0_0_030_write <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_01_write;
    p_outMemWideStreamArray_0_0_0_0_0_031_din <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_02_din;
    p_outMemWideStreamArray_0_0_0_0_0_031_write <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_02_write;
    p_outMemWideStreamArray_0_0_0_0_0_032_din <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_03_din;
    p_outMemWideStreamArray_0_0_0_0_0_032_write <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_03_write;
    p_outMemWideStreamArray_0_0_0_0_0_033_din <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_04_din;
    p_outMemWideStreamArray_0_0_0_0_0_033_write <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_04_write;
    p_outMemWideStreamArray_0_0_0_0_0_034_din <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_05_din;
    p_outMemWideStreamArray_0_0_0_0_0_034_write <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_05_write;
    p_outMemWideStreamArray_0_0_0_0_0_035_din <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_06_din;
    p_outMemWideStreamArray_0_0_0_0_0_035_write <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_06_write;
    p_outMemWideStreamArray_0_0_0_0_0_036_din <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_07_din;
    p_outMemWideStreamArray_0_0_0_0_0_036_write <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_07_write;
    p_outMemWideStreamArray_0_0_0_0_0_0_din <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_0_din;
    p_outMemWideStreamArray_0_0_0_0_0_0_write <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_0_0_0_0_write;
    p_outMemWideStreamArray_0_0_1_0_0_044_din <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_016_din;
    p_outMemWideStreamArray_0_0_1_0_0_044_write <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_016_write;
    p_outMemWideStreamArray_0_0_1_0_0_045_din <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_017_din;
    p_outMemWideStreamArray_0_0_1_0_0_045_write <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_017_write;
    p_outMemWideStreamArray_0_0_1_0_0_046_din <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_018_din;
    p_outMemWideStreamArray_0_0_1_0_0_046_write <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_018_write;
    p_outMemWideStreamArray_0_0_1_0_0_047_din <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_019_din;
    p_outMemWideStreamArray_0_0_1_0_0_047_write <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_019_write;
    p_outMemWideStreamArray_0_0_1_0_0_048_din <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_020_din;
    p_outMemWideStreamArray_0_0_1_0_0_048_write <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_020_write;
    p_outMemWideStreamArray_0_0_1_0_0_049_din <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_021_din;
    p_outMemWideStreamArray_0_0_1_0_0_049_write <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_021_write;
    p_outMemWideStreamArray_0_0_1_0_0_050_din <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_022_din;
    p_outMemWideStreamArray_0_0_1_0_0_050_write <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_022_write;
    p_outMemWideStreamArray_0_0_1_0_0_0_din <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_0_din;
    p_outMemWideStreamArray_0_0_1_0_0_0_write <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_p_wideStreamOut_0_0_1_0_0_0_write;
    start_for_fftStreamingKernel_1_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0_din <= (0=>ap_const_logic_1, others=>'-');
    wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_ap_continue <= ap_const_logic_1;
    wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0_ap_start <= ap_start;
end behav;
