#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jul  2 23:13:23 2023
# Process ID: 17112
# Current directory: D:/viviado2020/work/MCU_Acceptance_with_MCU_board
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9680 D:\viviado2020\work\MCU_Acceptance_with_MCU_board\MCU_Acceptance.xpr
# Log file: D:/viviado2020/work/MCU_Acceptance_with_MCU_board/vivado.log
# Journal file: D:/viviado2020/work/MCU_Acceptance_with_MCU_board\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.xpr
update_compile_order -fileset sources_1
add_files -norecurse {D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/arm.v D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/regfile.v D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/condlogic.v D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopr.v D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/mux2.v D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/extend.v D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopenr.v D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/decoder.v D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/controller.v D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/datapath.v D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/imem.v D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/alu.v D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/adder.v D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/dmem.v}
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/alu.v]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/condlogic.v]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/decoder.v]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/dmem.v]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/extend.v]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopenr.v]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopr.v]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/regfile.v]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/TOP.v]
set_property file_type SystemVerilog [get_files  D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/counter.v]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/arm.v]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/controller.v]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/datapath.v]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/mux2.v]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/adder.v]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/imem.v]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
source MCU_tb.tcl
current_wave_config {Untitled 1}
add_wave {{/MCU_tb/U1/your_design}} 
relaunch_sim
close_sim
launch_simulation
source MCU_tb.tcl
current_wave_config {Untitled 2}
add_wave {{/MCU_tb/U1/your_design}} 
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/MCU_tb/U1}} 
relaunch_sim
relaunch_sim
run 50 us
run all
run all
close_sim
launch_simulation
source MCU_tb.tcl
current_wave_config {Untitled 3}
add_wave {{/MCU_tb/U1}} 
current_wave_config {Untitled 3}
add_wave {{/MCU_tb/U1/your_design/dmem}} 
relaunch_sim
relaunch_sim
run 50 ms
relaunch_sim
run 50 us
restart
run 50 us
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {70} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {49.875} CONFIG.MMCM_CLKOUT0_DIVIDE_F {14.250} CONFIG.CLKOUT1_JITTER {253.453} CONFIG.CLKOUT1_PHASE_ERROR {293.793}] [get_ips clk_wiz_0]
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.CLKOUT1_JITTER {151.636} CONFIG.CLKOUT1_PHASE_ERROR {98.575}] [get_ips clk_wiz_0]
generate_target all [get_files  D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
catch { [ delete_ip_run [get_ips -all clk_wiz_0] ] }
export_ip_user_files -of_objects [get_files D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_simulation -of_objects [get_files D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.ip_user_files/sim_scripts -ip_user_files_dir D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.ip_user_files -ipstatic_source_dir D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/modelsim} {questa=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/questa} {riviera=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/riviera} {activehdl=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
launch_simulation
source MCU_tb.tcl
current_wave_config {Untitled 4}
add_wave {{/MCU_tb/U1}} 
relaunch_sim
close_sim
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.CLKOUT1_JITTER {130.958}] [get_ips clk_wiz_0]
generate_target all [get_files  D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 4
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.ip_user_files/sim_scripts -ip_user_files_dir D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.ip_user_files -ipstatic_source_dir D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/modelsim} {questa=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/questa} {riviera=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/riviera} {activehdl=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
open_run impl_1
close_design
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {75} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {40.125} CONFIG.MMCM_CLKOUT0_DIVIDE_F {13.375} CONFIG.CLKOUT1_JITTER {226.435} CONFIG.CLKOUT1_PHASE_ERROR {236.795}] [get_ips clk_wiz_0]
generate_target all [get_files  D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 4
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.ip_user_files/sim_scripts -ip_user_files_dir D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.ip_user_files -ipstatic_source_dir D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/modelsim} {questa=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/questa} {riviera=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/riviera} {activehdl=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {80} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {12.500} CONFIG.CLKOUT1_JITTER {137.143} CONFIG.CLKOUT1_PHASE_ERROR {98.575}] [get_ips clk_wiz_0]
generate_target all [get_files  D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 4
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.ip_user_files/sim_scripts -ip_user_files_dir D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.ip_user_files -ipstatic_source_dir D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/modelsim} {questa=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/questa} {riviera=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/riviera} {activehdl=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
open_run impl_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_simulation
source MCU_tb.tcl
current_wave_config {Untitled 5}
add_wave {{/MCU_tb/U1}} 
relaunch_sim
restart
run 50 us
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_simulation
source MCU_tb.tcl
current_wave_config {Untitled 6}
add_wave {{/MCU_tb/U1}} 
restart
run 10 us
run 10 us
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]]
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
source MCU_tb.tcl
current_wave_config {Untitled 7}
add_wave {{/MCU_tb/U1/ILA}} 
restart
run 10 us
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_sim
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]]
save_wave_config {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
source MCU_tb.tcl
current_wave_config {Untitled 8}
add_wave {{/MCU_tb/U1}} 
restart
run 10 us
launch_runs impl_1 -jobs 4
wait_on_run impl_1
refresh_design
close_design
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {40} CONFIG.MMCM_CLKOUT0_DIVIDE_F {25.000} CONFIG.CLKOUT1_JITTER {159.371}] [get_ips clk_wiz_0]
generate_target all [get_files  D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
catch { [ delete_ip_run [get_ips -all clk_wiz_0] ] }
export_ip_user_files -of_objects [get_files D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_simulation -of_objects [get_files D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.ip_user_files/sim_scripts -ip_user_files_dir D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.ip_user_files -ipstatic_source_dir D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/modelsim} {questa=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/questa} {riviera=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/riviera} {activehdl=D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/viviado2020/work/MCU_Acceptance_with_MCU_board/MCU_Acceptance.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
close_sim
