--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/lhebendanz/Projects/hwsec2/xilinx_install/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf
-ucf papilio_pro.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 129664 paths analyzed, 2331 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.427ns.
--------------------------------------------------------------------------------

Paths for end point pwd_check_time_27 (SLICE_X3Y16.D2), 189 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwd_check_time_37 (FF)
  Destination:          pwd_check_time_27 (FF)
  Requirement:          31.250ns
  Data Path Delay:      9.389ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.196 - 0.199)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwd_check_time_37 to pwd_check_time_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.BQ       Tcko                  0.430   pwd_check_time<39>
                                                       pwd_check_time_37
    SLICE_X0Y9.D2        net (fanout=11)       2.712   pwd_check_time<37>
    SLICE_X0Y9.COUT      Topcyd                0.343   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<7>
                                                       Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_lutdi7
                                                       Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<7>
    SLICE_X0Y10.CIN      net (fanout=1)        0.003   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<7>
    SLICE_X0Y10.COUT     Tbyp                  0.093   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<11>
                                                       Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<11>
    SLICE_X0Y11.CIN      net (fanout=1)        0.003   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<11>
    SLICE_X0Y11.AMUX     Tcina                 0.230   state[3]_pwd_check_time[63]_select_179_OUT<8>1
                                                       Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<12>
    SLICE_X5Y27.D5       net (fanout=85)       2.787   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<12>
    SLICE_X5Y27.D        Tilo                  0.259   pwd_check_time<63>
                                                       pwd_check_time[63]_GND_1_o_AND_4_o1
    SLICE_X3Y16.D2       net (fanout=64)       2.156   pwd_check_time[63]_GND_1_o_AND_4_o
    SLICE_X3Y16.CLK      Tas                   0.373   pwd_check_time<27>
                                                       state[3]_pwd_check_time[63]_select_179_OUT<27>4
                                                       pwd_check_time_27
    -------------------------------------------------  ---------------------------
    Total                                      9.389ns (1.728ns logic, 7.661ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwd_check_time_47 (FF)
  Destination:          pwd_check_time_27 (FF)
  Requirement:          31.250ns
  Data Path Delay:      9.389ns (Levels of Logic = 4)
  Clock Path Skew:      0.001ns (0.340 - 0.339)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwd_check_time_47 to pwd_check_time_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.AQ       Tcko                  0.430   pwd_check_time<50>
                                                       pwd_check_time_47
    SLICE_X0Y10.B2       net (fanout=11)       2.668   pwd_check_time<47>
    SLICE_X0Y10.COUT     Topcyb                0.483   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<11>
                                                       Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_lut<9>
                                                       Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<11>
    SLICE_X0Y11.CIN      net (fanout=1)        0.003   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<11>
    SLICE_X0Y11.AMUX     Tcina                 0.230   state[3]_pwd_check_time[63]_select_179_OUT<8>1
                                                       Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<12>
    SLICE_X5Y27.D5       net (fanout=85)       2.787   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<12>
    SLICE_X5Y27.D        Tilo                  0.259   pwd_check_time<63>
                                                       pwd_check_time[63]_GND_1_o_AND_4_o1
    SLICE_X3Y16.D2       net (fanout=64)       2.156   pwd_check_time[63]_GND_1_o_AND_4_o
    SLICE_X3Y16.CLK      Tas                   0.373   pwd_check_time<27>
                                                       state[3]_pwd_check_time[63]_select_179_OUT<27>4
                                                       pwd_check_time_27
    -------------------------------------------------  ---------------------------
    Total                                      9.389ns (1.775ns logic, 7.614ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwd_check_time_37 (FF)
  Destination:          pwd_check_time_27 (FF)
  Requirement:          31.250ns
  Data Path Delay:      9.358ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.196 - 0.199)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwd_check_time_37 to pwd_check_time_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.BQ       Tcko                  0.430   pwd_check_time<39>
                                                       pwd_check_time_37
    SLICE_X0Y9.D2        net (fanout=11)       2.712   pwd_check_time<37>
    SLICE_X0Y9.COUT      Topcyd                0.312   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<7>
                                                       Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_lut<7>
                                                       Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<7>
    SLICE_X0Y10.CIN      net (fanout=1)        0.003   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<7>
    SLICE_X0Y10.COUT     Tbyp                  0.093   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<11>
                                                       Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<11>
    SLICE_X0Y11.CIN      net (fanout=1)        0.003   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<11>
    SLICE_X0Y11.AMUX     Tcina                 0.230   state[3]_pwd_check_time[63]_select_179_OUT<8>1
                                                       Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<12>
    SLICE_X5Y27.D5       net (fanout=85)       2.787   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<12>
    SLICE_X5Y27.D        Tilo                  0.259   pwd_check_time<63>
                                                       pwd_check_time[63]_GND_1_o_AND_4_o1
    SLICE_X3Y16.D2       net (fanout=64)       2.156   pwd_check_time[63]_GND_1_o_AND_4_o
    SLICE_X3Y16.CLK      Tas                   0.373   pwd_check_time<27>
                                                       state[3]_pwd_check_time[63]_select_179_OUT<27>4
                                                       pwd_check_time_27
    -------------------------------------------------  ---------------------------
    Total                                      9.358ns (1.697ns logic, 7.661ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point pwd_check_time_9 (SLICE_X3Y13.A4), 189 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwd_check_time_37 (FF)
  Destination:          pwd_check_time_9 (FF)
  Requirement:          31.250ns
  Data Path Delay:      9.401ns (Levels of Logic = 5)
  Clock Path Skew:      0.044ns (0.705 - 0.661)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwd_check_time_37 to pwd_check_time_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.BQ       Tcko                  0.430   pwd_check_time<39>
                                                       pwd_check_time_37
    SLICE_X0Y9.D2        net (fanout=11)       2.712   pwd_check_time<37>
    SLICE_X0Y9.COUT      Topcyd                0.343   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<7>
                                                       Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_lutdi7
                                                       Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<7>
    SLICE_X0Y10.CIN      net (fanout=1)        0.003   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<7>
    SLICE_X0Y10.COUT     Tbyp                  0.093   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<11>
                                                       Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<11>
    SLICE_X0Y11.CIN      net (fanout=1)        0.003   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<11>
    SLICE_X0Y11.AMUX     Tcina                 0.230   state[3]_pwd_check_time[63]_select_179_OUT<8>1
                                                       Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<12>
    SLICE_X5Y27.D5       net (fanout=85)       2.787   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<12>
    SLICE_X5Y27.D        Tilo                  0.259   pwd_check_time<63>
                                                       pwd_check_time[63]_GND_1_o_AND_4_o1
    SLICE_X3Y13.A4       net (fanout=64)       2.168   pwd_check_time[63]_GND_1_o_AND_4_o
    SLICE_X3Y13.CLK      Tas                   0.373   pwd_check_time<12>
                                                       state[3]_pwd_check_time[63]_select_179_OUT<9>4
                                                       pwd_check_time_9
    -------------------------------------------------  ---------------------------
    Total                                      9.401ns (1.728ns logic, 7.673ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwd_check_time_47 (FF)
  Destination:          pwd_check_time_9 (FF)
  Requirement:          31.250ns
  Data Path Delay:      9.401ns (Levels of Logic = 4)
  Clock Path Skew:      0.054ns (0.705 - 0.651)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwd_check_time_47 to pwd_check_time_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.AQ       Tcko                  0.430   pwd_check_time<50>
                                                       pwd_check_time_47
    SLICE_X0Y10.B2       net (fanout=11)       2.668   pwd_check_time<47>
    SLICE_X0Y10.COUT     Topcyb                0.483   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<11>
                                                       Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_lut<9>
                                                       Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<11>
    SLICE_X0Y11.CIN      net (fanout=1)        0.003   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<11>
    SLICE_X0Y11.AMUX     Tcina                 0.230   state[3]_pwd_check_time[63]_select_179_OUT<8>1
                                                       Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<12>
    SLICE_X5Y27.D5       net (fanout=85)       2.787   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<12>
    SLICE_X5Y27.D        Tilo                  0.259   pwd_check_time<63>
                                                       pwd_check_time[63]_GND_1_o_AND_4_o1
    SLICE_X3Y13.A4       net (fanout=64)       2.168   pwd_check_time[63]_GND_1_o_AND_4_o
    SLICE_X3Y13.CLK      Tas                   0.373   pwd_check_time<12>
                                                       state[3]_pwd_check_time[63]_select_179_OUT<9>4
                                                       pwd_check_time_9
    -------------------------------------------------  ---------------------------
    Total                                      9.401ns (1.775ns logic, 7.626ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwd_check_time_37 (FF)
  Destination:          pwd_check_time_9 (FF)
  Requirement:          31.250ns
  Data Path Delay:      9.370ns (Levels of Logic = 5)
  Clock Path Skew:      0.044ns (0.705 - 0.661)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwd_check_time_37 to pwd_check_time_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.BQ       Tcko                  0.430   pwd_check_time<39>
                                                       pwd_check_time_37
    SLICE_X0Y9.D2        net (fanout=11)       2.712   pwd_check_time<37>
    SLICE_X0Y9.COUT      Topcyd                0.312   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<7>
                                                       Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_lut<7>
                                                       Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<7>
    SLICE_X0Y10.CIN      net (fanout=1)        0.003   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<7>
    SLICE_X0Y10.COUT     Tbyp                  0.093   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<11>
                                                       Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<11>
    SLICE_X0Y11.CIN      net (fanout=1)        0.003   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<11>
    SLICE_X0Y11.AMUX     Tcina                 0.230   state[3]_pwd_check_time[63]_select_179_OUT<8>1
                                                       Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<12>
    SLICE_X5Y27.D5       net (fanout=85)       2.787   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<12>
    SLICE_X5Y27.D        Tilo                  0.259   pwd_check_time<63>
                                                       pwd_check_time[63]_GND_1_o_AND_4_o1
    SLICE_X3Y13.A4       net (fanout=64)       2.168   pwd_check_time[63]_GND_1_o_AND_4_o
    SLICE_X3Y13.CLK      Tas                   0.373   pwd_check_time<12>
                                                       state[3]_pwd_check_time[63]_select_179_OUT<9>4
                                                       pwd_check_time_9
    -------------------------------------------------  ---------------------------
    Total                                      9.370ns (1.697ns logic, 7.673ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point pwd_check_time_12 (SLICE_X3Y13.D4), 189 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwd_check_time_37 (FF)
  Destination:          pwd_check_time_12 (FF)
  Requirement:          31.250ns
  Data Path Delay:      9.393ns (Levels of Logic = 5)
  Clock Path Skew:      0.044ns (0.705 - 0.661)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwd_check_time_37 to pwd_check_time_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.BQ       Tcko                  0.430   pwd_check_time<39>
                                                       pwd_check_time_37
    SLICE_X0Y9.D2        net (fanout=11)       2.712   pwd_check_time<37>
    SLICE_X0Y9.COUT      Topcyd                0.343   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<7>
                                                       Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_lutdi7
                                                       Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<7>
    SLICE_X0Y10.CIN      net (fanout=1)        0.003   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<7>
    SLICE_X0Y10.COUT     Tbyp                  0.093   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<11>
                                                       Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<11>
    SLICE_X0Y11.CIN      net (fanout=1)        0.003   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<11>
    SLICE_X0Y11.AMUX     Tcina                 0.230   state[3]_pwd_check_time[63]_select_179_OUT<8>1
                                                       Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<12>
    SLICE_X5Y27.D5       net (fanout=85)       2.787   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<12>
    SLICE_X5Y27.D        Tilo                  0.259   pwd_check_time<63>
                                                       pwd_check_time[63]_GND_1_o_AND_4_o1
    SLICE_X3Y13.D4       net (fanout=64)       2.160   pwd_check_time[63]_GND_1_o_AND_4_o
    SLICE_X3Y13.CLK      Tas                   0.373   pwd_check_time<12>
                                                       state[3]_pwd_check_time[63]_select_179_OUT<12>4
                                                       pwd_check_time_12
    -------------------------------------------------  ---------------------------
    Total                                      9.393ns (1.728ns logic, 7.665ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwd_check_time_47 (FF)
  Destination:          pwd_check_time_12 (FF)
  Requirement:          31.250ns
  Data Path Delay:      9.393ns (Levels of Logic = 4)
  Clock Path Skew:      0.054ns (0.705 - 0.651)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwd_check_time_47 to pwd_check_time_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.AQ       Tcko                  0.430   pwd_check_time<50>
                                                       pwd_check_time_47
    SLICE_X0Y10.B2       net (fanout=11)       2.668   pwd_check_time<47>
    SLICE_X0Y10.COUT     Topcyb                0.483   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<11>
                                                       Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_lut<9>
                                                       Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<11>
    SLICE_X0Y11.CIN      net (fanout=1)        0.003   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<11>
    SLICE_X0Y11.AMUX     Tcina                 0.230   state[3]_pwd_check_time[63]_select_179_OUT<8>1
                                                       Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<12>
    SLICE_X5Y27.D5       net (fanout=85)       2.787   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<12>
    SLICE_X5Y27.D        Tilo                  0.259   pwd_check_time<63>
                                                       pwd_check_time[63]_GND_1_o_AND_4_o1
    SLICE_X3Y13.D4       net (fanout=64)       2.160   pwd_check_time[63]_GND_1_o_AND_4_o
    SLICE_X3Y13.CLK      Tas                   0.373   pwd_check_time<12>
                                                       state[3]_pwd_check_time[63]_select_179_OUT<12>4
                                                       pwd_check_time_12
    -------------------------------------------------  ---------------------------
    Total                                      9.393ns (1.775ns logic, 7.618ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwd_check_time_37 (FF)
  Destination:          pwd_check_time_12 (FF)
  Requirement:          31.250ns
  Data Path Delay:      9.362ns (Levels of Logic = 5)
  Clock Path Skew:      0.044ns (0.705 - 0.661)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwd_check_time_37 to pwd_check_time_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.BQ       Tcko                  0.430   pwd_check_time<39>
                                                       pwd_check_time_37
    SLICE_X0Y9.D2        net (fanout=11)       2.712   pwd_check_time<37>
    SLICE_X0Y9.COUT      Topcyd                0.312   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<7>
                                                       Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_lut<7>
                                                       Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<7>
    SLICE_X0Y10.CIN      net (fanout=1)        0.003   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<7>
    SLICE_X0Y10.COUT     Tbyp                  0.093   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<11>
                                                       Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<11>
    SLICE_X0Y11.CIN      net (fanout=1)        0.003   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<11>
    SLICE_X0Y11.AMUX     Tcina                 0.230   state[3]_pwd_check_time[63]_select_179_OUT<8>1
                                                       Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<12>
    SLICE_X5Y27.D5       net (fanout=85)       2.787   Mcompar_pwd_check_time[63]_GND_1_o_LessThan_34_o_cy<12>
    SLICE_X5Y27.D        Tilo                  0.259   pwd_check_time<63>
                                                       pwd_check_time[63]_GND_1_o_AND_4_o1
    SLICE_X3Y13.D4       net (fanout=64)       2.160   pwd_check_time[63]_GND_1_o_AND_4_o
    SLICE_X3Y13.CLK      Tas                   0.373   pwd_check_time<12>
                                                       state[3]_pwd_check_time[63]_select_179_OUT<12>4
                                                       pwd_check_time_12
    -------------------------------------------------  ---------------------------
    Total                                      9.362ns (1.697ns logic, 7.665ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point txi/bit_cnt_2 (SLICE_X10Y29.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               txi/bit_cnt_1 (FF)
  Destination:          txi/bit_cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: txi/bit_cnt_1 to txi/bit_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.BQ      Tcko                  0.200   txi/bit_cnt<1>
                                                       txi/bit_cnt_1
    SLICE_X10Y29.B5      net (fanout=2)        0.077   txi/bit_cnt<1>
    SLICE_X10Y29.CLK     Tah         (-Th)    -0.121   txi/bit_cnt<1>
                                                       txi/Mcount_bit_cnt_xor<2>12
                                                       txi/bit_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.321ns logic, 0.077ns route)
                                                       (80.7% logic, 19.3% route)

--------------------------------------------------------------------------------

Paths for end point gold_tx/bit_cnt_2 (SLICE_X7Y9.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gold_tx/bit_cnt_1 (FF)
  Destination:          gold_tx/bit_cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gold_tx/bit_cnt_1 to gold_tx/bit_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y9.BQ        Tcko                  0.198   gold_tx/bit_cnt<1>
                                                       gold_tx/bit_cnt_1
    SLICE_X7Y9.B5        net (fanout=2)        0.074   gold_tx/bit_cnt<1>
    SLICE_X7Y9.CLK       Tah         (-Th)    -0.155   gold_tx/bit_cnt<1>
                                                       gold_tx/Mcount_bit_cnt_xor<2>12
                                                       gold_tx/bit_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.353ns logic, 0.074ns route)
                                                       (82.7% logic, 17.3% route)

--------------------------------------------------------------------------------

Paths for end point rxi/bit_cnt_2 (SLICE_X15Y29.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rxi/bit_cnt_1 (FF)
  Destination:          rxi/bit_cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rxi/bit_cnt_1 to rxi/bit_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.BQ      Tcko                  0.198   rxi/bit_cnt<1>
                                                       rxi/bit_cnt_1
    SLICE_X15Y29.B5      net (fanout=3)        0.074   rxi/bit_cnt<1>
    SLICE_X15Y29.CLK     Tah         (-Th)    -0.155   rxi/bit_cnt<1>
                                                       rxi/Mcount_bit_cnt_xor<2>11
                                                       rxi/bit_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.353ns logic, 0.074ns route)
                                                       (82.7% logic, 17.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.584ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 29.993ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: gold_data_tx<4>/CLK
  Logical resource: Mram_gold_buf1_RAMA/CLK
  Location pin: SLICE_X8Y11.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.993ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: gold_data_tx<4>/CLK
  Logical resource: Mram_gold_buf1_RAMA_D1/CLK
  Location pin: SLICE_X8Y11.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    9.427|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 129664 paths, 0 nets, and 5422 connections

Design statistics:
   Minimum period:   9.427ns{1}   (Maximum frequency: 106.078MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 11 17:46:59 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 395 MB



