
---------- Begin Simulation Statistics ----------
final_tick                               2542160203500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 232945                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   232944                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.02                       # Real time elapsed on the host
host_tick_rate                              674318226                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197346                       # Number of instructions simulated
sim_ops                                       4197346                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012150                       # Number of seconds simulated
sim_ticks                                 12150358500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             50.587188                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  373381                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               738094                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2714                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            110788                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            940277                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              31315                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          207439                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           176124                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1141517                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   70264                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        29610                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197346                       # Number of instructions committed
system.cpu.committedOps                       4197346                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.786293                       # CPI: cycles per instruction
system.cpu.discardedOps                        301152                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   616901                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1476249                       # DTB hits
system.cpu.dtb.data_misses                       8260                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   415169                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       872349                       # DTB read hits
system.cpu.dtb.read_misses                       7388                       # DTB read misses
system.cpu.dtb.write_accesses                  201732                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      603900                       # DTB write hits
system.cpu.dtb.write_misses                       872                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18277                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3660030                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1148007                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           682765                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17085260                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172822                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  985551                       # ITB accesses
system.cpu.itb.fetch_acv                          427                       # ITB acv
system.cpu.itb.fetch_hits                      979337                       # ITB hits
system.cpu.itb.fetch_misses                      6214                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2696     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11198274500     92.13%     92.13% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9010000      0.07%     92.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19311000      0.16%     92.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               928355500      7.64%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12154951000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899481                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944876                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8188177500     67.36%     67.36% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3966773500     32.64%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24287072                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85415      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542249     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839643     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592756     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104944      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197346                       # Class of committed instruction
system.cpu.quiesceCycles                        13645                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7201812                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          441                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158406                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318419                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22895457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22895457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22895457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22895457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117412.600000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117412.600000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117412.600000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117412.600000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13132491                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13132491                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13132491                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13132491                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67346.107692                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67346.107692                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67346.107692                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67346.107692                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22545960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22545960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117426.875000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117426.875000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12932994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12932994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67359.343750                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67359.343750                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.300821                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539652491000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.300821                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206301                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206301                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130941                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34897                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88934                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34555                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28991                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28991                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89524                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41311                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210302                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478595                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11417280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11417280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6721152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6721593                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18150137                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160241                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002758                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052448                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159799     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     442      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160241                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837107537                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378194750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474786500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5725504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4499008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10224512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5725504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5725504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89461                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34897                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34897                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471220993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370277799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             841498792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471220993                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471220993                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183814165                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183814165                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183814165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471220993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370277799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1025312957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121598.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69777.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000211536750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7479                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7479                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414432                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114180                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159758                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123608                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159758                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123608                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10474                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2010                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5795                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2050987500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746420000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4850062500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13738.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32488.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105613                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82095                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159758                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123608                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83136                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.479600                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.169600                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.973929                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35260     42.41%     42.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24718     29.73%     72.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10132     12.19%     84.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4690      5.64%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2453      2.95%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1504      1.81%     94.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          915      1.10%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          639      0.77%     96.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2825      3.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83136                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7479                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.959353                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.375449                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.510994                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1357     18.14%     18.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5637     75.37%     93.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           304      4.06%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            80      1.07%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            37      0.49%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            23      0.31%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           13      0.17%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.13%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7479                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.255248                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.238515                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.772257                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6645     88.85%     88.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              106      1.42%     90.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              466      6.23%     96.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              187      2.50%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               67      0.90%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7479                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9554176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  670336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7780672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10224512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7910912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       640.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    841.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    651.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12150353500                       # Total gap between requests
system.mem_ctrls.avgGap                      42878.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5088448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4465728                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7780672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418789947.638170540333                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367538784.966715216637                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 640365632.009952664375                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89461                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70297                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123608                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2586805500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2263257000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298453420750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28915.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32195.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2414515.41                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319272240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169674450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568408260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314651160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5322511800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        183622560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7836978870                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.999806                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    424509250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11320249250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274411620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145826670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497479500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319959900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5251446480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        243467040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7691429610                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.020796                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    579135000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11165623500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              136500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12143158500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1701371                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1701371                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1701371                       # number of overall hits
system.cpu.icache.overall_hits::total         1701371                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89525                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89525                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89525                       # number of overall misses
system.cpu.icache.overall_misses::total         89525                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5515323000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5515323000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5515323000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5515323000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1790896                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1790896                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1790896                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1790896                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049989                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049989                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049989                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049989                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61606.512147                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61606.512147                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61606.512147                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61606.512147                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88934                       # number of writebacks
system.cpu.icache.writebacks::total             88934                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89525                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89525                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89525                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89525                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5425799000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5425799000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5425799000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5425799000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049989                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049989                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049989                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049989                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60606.523318                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60606.523318                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60606.523318                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60606.523318                       # average overall mshr miss latency
system.cpu.icache.replacements                  88934                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1701371                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1701371                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89525                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89525                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5515323000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5515323000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1790896                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1790896                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049989                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049989                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61606.512147                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61606.512147                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89525                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89525                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5425799000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5425799000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049989                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049989                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60606.523318                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60606.523318                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.857194                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1755323                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89012                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.720071                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.857194                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995815                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995815                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          352                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3671316                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3671316                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1333579                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1333579                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1333579                       # number of overall hits
system.cpu.dcache.overall_hits::total         1333579                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106076                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106076                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106076                       # number of overall misses
system.cpu.dcache.overall_misses::total        106076                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6801135500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6801135500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6801135500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6801135500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1439655                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1439655                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1439655                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1439655                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073682                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073682                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073682                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073682                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64115.685923                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64115.685923                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64115.685923                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64115.685923                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34721                       # number of writebacks
system.cpu.dcache.writebacks::total             34721                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36657                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36657                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36657                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36657                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69419                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69419                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69419                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69419                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4424857500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4424857500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4424857500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4424857500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048219                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048219                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048219                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048219                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63741.302813                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63741.302813                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63741.302813                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63741.302813                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69273                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       802519                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          802519                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49618                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49618                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3328120000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3328120000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       852137                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       852137                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058228                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058228                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67074.851868                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67074.851868                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9203                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9203                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40415                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40415                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2705082000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2705082000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047428                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047428                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66932.624026                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66932.624026                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531060                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531060                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56458                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56458                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3473015500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3473015500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587518                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587518                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096096                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096096                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61515.028871                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61515.028871                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27454                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27454                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29004                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29004                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1719775500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1719775500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049367                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049367                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59294.424907                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59294.424907                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10293                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10293                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63261500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63261500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079996                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079996                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70683.240223                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70683.240223                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62366500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62366500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079996                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079996                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69683.240223                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69683.240223                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542160203500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.421690                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1395251                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69273                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.141339                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.421690                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978927                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978927                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          743                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          232                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2994227                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2994227                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3298405494500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 243211                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   243211                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1776.65                       # Real time elapsed on the host
host_tick_rate                              424365563                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   432100994                       # Number of instructions simulated
sim_ops                                     432100994                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.753950                       # Number of seconds simulated
sim_ticks                                753949668000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             71.477043                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                63902681                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             89403084                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             205217                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          12704026                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          93098540                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            5087635                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        12561094                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          7473459                       # Number of indirect misses.
system.cpu.branchPred.lookups               132514374                       # Number of BP lookups
system.cpu.branchPred.usedRAS                12096901                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       587740                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   427164445                       # Number of instructions committed
system.cpu.committedOps                     427164445                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.529661                       # CPI: cycles per instruction
system.cpu.discardedOps                      23133158                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                118023684                       # DTB accesses
system.cpu.dtb.data_acv                            41                       # DTB access violations
system.cpu.dtb.data_hits                    121912627                       # DTB hits
system.cpu.dtb.data_misses                    1358699                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 81067598                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     81330109                       # DTB read hits
system.cpu.dtb.read_misses                    1320553                       # DTB read misses
system.cpu.dtb.write_accesses                36956086                       # DTB write accesses
system.cpu.dtb.write_acv                           28                       # DTB write access violations
system.cpu.dtb.write_hits                    40582518                       # DTB write hits
system.cpu.dtb.write_misses                     38146                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              403653                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          347393691                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          99226950                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         43673968                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       687133226                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.283313                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               238422480                       # ITB accesses
system.cpu.itb.fetch_acv                          547                       # ITB acv
system.cpu.itb.fetch_hits                   238420211                       # ITB hits
system.cpu.itb.fetch_misses                      2269                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   188      0.05%      0.05% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.00%      0.05% # number of callpals executed
system.cpu.kern.callpal::swpipl                 25948      6.86%      6.91% # number of callpals executed
system.cpu.kern.callpal::rdps                    1728      0.46%      7.37% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.37% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.37% # number of callpals executed
system.cpu.kern.callpal::rti                     3871      1.02%      8.40% # number of callpals executed
system.cpu.kern.callpal::callsys                  198      0.05%      8.45% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%      8.45% # number of callpals executed
system.cpu.kern.callpal::rdunique              346180     91.55%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 378129                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    1575892                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      102                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    10932     35.68%     35.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      52      0.17%     35.85% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     772      2.52%     38.36% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   18887     61.64%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                30643                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10931     48.18%     48.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       52      0.23%     48.41% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      772      3.40%     51.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10931     48.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 22686                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             737177757000     97.85%     97.85% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                87457000      0.01%     97.86% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1025606000      0.14%     97.99% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             15122150000      2.01%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         753412970000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999909                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.578758                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.740332                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3777                      
system.cpu.kern.mode_good::user                  3777                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              4059                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3777                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.930525                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.964012                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        56110884500      7.45%      7.45% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         697302085500     92.55%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      188                       # number of times the context was actually changed
system.cpu.numCycles                       1507745729                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       102                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            32966671      7.72%      7.72% # Class of committed instruction
system.cpu.op_class_0::IntAlu               257771310     60.34%     68.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                 229900      0.05%     68.12% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.12% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                241747      0.06%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 48353      0.01%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 16123      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::MemRead               82909530     19.41%     87.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              40408002      9.46%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             49456      0.01%     97.07% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            49476      0.01%     97.08% # Class of committed instruction
system.cpu.op_class_0::IprAccess             12473877      2.92%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                427164445                       # Class of committed instruction
system.cpu.quiesceCycles                       153607                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       820612503                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  2088960                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 252                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        258                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          156                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7146627                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14293107                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        32718                       # number of demand (read+write) misses
system.iocache.demand_misses::total             32718                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        32718                       # number of overall misses
system.iocache.overall_misses::total            32718                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   3862217155                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3862217155                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   3862217155                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3862217155                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        32718                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           32718                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        32718                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          32718                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118045.637111                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118045.637111                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118045.637111                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118045.637111                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           468                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   13                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           36                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          32640                       # number of writebacks
system.iocache.writebacks::total                32640                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        32718                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        32718                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        32718                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        32718                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   2224454053                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2224454053                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   2224454053                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2224454053                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67988.692860                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67988.692860                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67988.692860                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67988.692860                       # average overall mshr miss latency
system.iocache.replacements                     32718                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           78                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               78                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      8977966                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8977966                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115102.128205                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115102.128205                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      5077966                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      5077966                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65102.128205                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65102.128205                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   3853239189                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3853239189                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118052.671232                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118052.671232                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   2219376087                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2219376087                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67995.590901                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67995.590901                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  32734                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                32734                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               294462                       # Number of tag accesses
system.iocache.tags.data_accesses              294462                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1215                       # Transaction distribution
system.membus.trans_dist::ReadResp            6607050                       # Transaction distribution
system.membus.trans_dist::WriteReq               1723                       # Transaction distribution
system.membus.trans_dist::WriteResp              1723                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1091403                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4023391                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2031683                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               14                       # Transaction distribution
system.membus.trans_dist::ReadExReq            508003                       # Transaction distribution
system.membus.trans_dist::ReadExResp           508003                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4023392                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2582444                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         32640                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        65436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        65436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     12070175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     12070175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      9271118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      9276996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               21412607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2088960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2088960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    514994112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    514994112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         9606                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    265544384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    265553990                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               782637062                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7149431                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000021                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004611                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7149279    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     152      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             7149431                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5472500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         36142272678                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             423966                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        16742145999                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        20909189000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      257497088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      197783552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          455280640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    257497088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     257497088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     69849792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        69849792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         4023392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3090368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7113760                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1091403                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1091403                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         341530873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         262329915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             603860787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    341530873                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        341530873                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       92645166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             92645166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       92645166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        341530873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        262329915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            696505953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4703637.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   2325291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   3077982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000156616500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       277741                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       277740                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15766345                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4431334                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7113760                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5114751                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7113760                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5114751                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1710487                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                411114                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            188603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            273246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            375035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            186168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            212948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            396453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            313540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            541037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            211401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            209629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           666212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           308623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           330789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           245254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           459383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           484952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            123336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            388324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            301885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            117416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            127565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            353981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            154429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            671906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             92978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             85033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           511287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           318614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           292570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           137664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           451416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           575235                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  74291285250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                27016365000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            175602654000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13749.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32499.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       137                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3391174                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3306474                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.30                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7113760                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5114751                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5211423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  185957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  98156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 104840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 263825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 284276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 281230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 279989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 282992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 296861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 281416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 280992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 281014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 278929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 278054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 277979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 277942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 277888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 278125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 278395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    430                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3409267                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    189.730797                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.357262                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   193.030933                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1287200     37.76%     37.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1341379     39.35%     77.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       336923      9.88%     86.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       173044      5.08%     92.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       114996      3.37%     95.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        40383      1.18%     96.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        27013      0.79%     97.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17852      0.52%     97.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        70477      2.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3409267                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       277740                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.454306                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.343800                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           15324      5.52%      5.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          87367     31.46%     36.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        100099     36.04%     73.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         41247     14.85%     87.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         24916      8.97%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          5730      2.06%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55          1100      0.40%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           585      0.21%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           386      0.14%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           238      0.09%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           204      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           143      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          115      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           77      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           76      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           49      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           62      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           18      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        277740                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       277741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.935357                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.887355                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.307441                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172697     62.18%     62.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4161      1.50%     63.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            63969     23.03%     86.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            22111      7.96%     94.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            13424      4.83%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              960      0.35%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              208      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              116      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               67      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               20      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        277741                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              345809472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               109471168                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               301032896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               455280640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            327344064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       458.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       399.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    603.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    434.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  753948800000                       # Total gap between requests
system.mem_ctrls.avgGap                      61655.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    148818624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    196990848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    301032896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 197385356.498359799385                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 261278512.825076282024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 399274525.577481925488                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      4023392                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3090368                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5114751                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  73415591000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 102187063000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 18232849733750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18247.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33066.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3564758.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          13011329100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6915677835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20822146380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12866282100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     59516205840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     325776965520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      15179025600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       454087632375                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        602.278443                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  36616105500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  25176060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 692159716500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11330951520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6022535970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17757458460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11686817880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     59516205840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     321532296930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18753448320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       446599714920                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        592.346855                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  45926633750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  25176060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 682849097750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1293                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1293                       # Transaction distribution
system.iobus.trans_dist::WriteReq               34363                       # Transaction distribution
system.iobus.trans_dist::WriteResp              34363                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1784                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5876                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   71312                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         7136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          918                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9606                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2099190                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2141000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            32796000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4153000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           170453155                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1568500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1575500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 204                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           102                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284239.475105                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          102    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             102                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    756163691000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     81600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    237955320                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        237955320                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    237955320                       # number of overall hits
system.cpu.icache.overall_hits::total       237955320                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4023391                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4023391                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4023391                       # number of overall misses
system.cpu.icache.overall_misses::total       4023391                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 190785879000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 190785879000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 190785879000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 190785879000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    241978711                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    241978711                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    241978711                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    241978711                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016627                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016627                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016627                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016627                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47419.174274                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47419.174274                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47419.174274                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47419.174274                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4023391                       # number of writebacks
system.cpu.icache.writebacks::total           4023391                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      4023391                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4023391                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4023391                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4023391                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 186762487000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 186762487000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 186762487000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 186762487000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016627                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016627                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016627                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016627                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46419.174025                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46419.174025                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46419.174025                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46419.174025                       # average overall mshr miss latency
system.cpu.icache.replacements                4023391                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    237955320                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       237955320                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4023391                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4023391                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 190785879000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 190785879000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    241978711                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    241978711                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016627                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016627                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47419.174274                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47419.174274                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4023391                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4023391                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 186762487000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 186762487000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016627                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016627                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46419.174025                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46419.174025                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999985                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           242032546                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4023903                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             60.148703                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999985                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          216                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          100                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          138                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         487980814                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        487980814                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    114458371                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        114458371                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    114458371                       # number of overall hits
system.cpu.dcache.overall_hits::total       114458371                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3488936                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3488936                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3488936                       # number of overall misses
system.cpu.dcache.overall_misses::total       3488936                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 228557136000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 228557136000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 228557136000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 228557136000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    117947307                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    117947307                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    117947307                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    117947307                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029580                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029580                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029580                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029580                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65509.122552                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65509.122552                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65509.122552                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65509.122552                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1058763                       # number of writebacks
system.cpu.dcache.writebacks::total           1058763                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       407144                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       407144                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       407144                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       407144                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3081792                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3081792                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3081792                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3081792                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2938                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2938                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 200254411500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 200254411500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 200254411500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 200254411500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    242889000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    242889000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026129                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026129                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026129                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026129                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64979.859608                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64979.859608                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64979.859608                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64979.859608                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 82671.545269                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 82671.545269                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                3090368                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     76678213                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        76678213                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2579944                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2579944                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 172666691000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 172666691000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     79258157                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     79258157                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032551                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032551                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66926.526700                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66926.526700                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6123                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6123                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2573821                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2573821                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1215                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1215                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 169660802000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 169660802000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    242889000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    242889000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032474                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032474                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65917.871523                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65917.871523                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199908.641975                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199908.641975                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     37780158                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       37780158                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       908992                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       908992                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  55890445000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  55890445000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     38689150                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     38689150                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023495                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023495                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61486.179196                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61486.179196                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       401021                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       401021                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       507971                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       507971                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1723                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1723                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  30593609500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  30593609500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013130                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013130                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60227.078908                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60227.078908                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1736652                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1736652                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         8592                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         8592                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    637333500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    637333500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1745244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1745244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.004923                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004923                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74177.548883                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74177.548883                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         8591                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         8591                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    628671000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    628671000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.004923                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004923                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73177.860552                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73177.860552                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1744945                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1744945                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1744945                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1744945                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 756245291000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           121061928                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3091392                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.160976                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          337                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          610                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         245965360                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        245965360                       # Number of data accesses

---------- End Simulation Statistics   ----------
