{
    "code": "module WireModule(\n    input logic in,      // One-bit input signal\n    output logic out     // One-bit output signal\n);\n\nassign out = in; // Direct connection\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "R"
    }
}