// Seed: 3352313410
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = !"";
  always
    if (1) begin : LABEL_0
      cover (id_2);
    end
  always assume (id_1);
  assign id_2 = id_1;
  logic id_3;
endmodule
module module_1 #(
    parameter id_6 = 32'd80,
    parameter id_9 = 32'd98
) (
    id_1,
    id_2,
    id_3
);
  inout reg id_3;
  output reg id_2;
  inout wire id_1;
  initial
    if (-1) begin : LABEL_0
      id_2 = ~1;
      id_3 <= -1;
    end
  logic [(  1  ) : 1] id_4;
  ;
  wire id_5, _id_6, id_7, id_8, _id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  module_0 modCall_1 (
      id_7,
      id_11
  );
  wire id_17;
  struct packed {
    logic [id_9 : 1] id_18;
    logic [1 'h0 : id_6] id_19;
  } id_20 = -1;
endmodule
