<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2020.05.24.22:39:02"
 outputDirectory="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Arria 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10AX115U1F45I1SG"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AVMM_0_RW_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AVMM_0_RW_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clock" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clock" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="clock" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="resetn" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="call" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="start" direction="input" role="valid" width="1" />
   <port name="busy" direction="output" role="stall" width="1" />
  </interface>
  <interface name="return" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="done" direction="output" role="valid" width="1" />
   <port name="stall" direction="input" role="stall" width="1" />
  </interface>
  <interface name="returndata" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="returndata" direction="output" role="data" width="32" />
  </interface>
  <interface name="code" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="code" direction="input" role="data" width="32" />
  </interface>
  <interface name="INVALID_KEY" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="INVALID_KEY" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_0" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_0" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_1" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_1" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_2" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_2" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_3" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_3" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_4" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_4" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_5" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_5" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_6" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_6" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_7" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_7" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_8" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_8" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_9" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_9" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_A" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_A" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_B" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_B" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_Backslash" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_Backslash" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_C" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_C" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_Comma" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_Comma" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_D" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_D" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_E" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_E" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_Equal" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_Equal" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_F" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_F" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_G" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_G" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_Grave" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_Grave" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_H" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_H" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_I" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_I" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_J" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_J" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_K" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_K" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_Keypad0" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_Keypad0" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_Keypad1" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_Keypad1" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_Keypad2" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_Keypad2" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_Keypad3" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_Keypad3" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_Keypad4" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_Keypad4" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_Keypad5" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_Keypad5" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_Keypad6" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_Keypad6" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_Keypad7" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_Keypad7" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_Keypad8" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_Keypad8" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_Keypad9" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_Keypad9" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_KeypadClear" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_KeypadClear" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_KeypadDecimal" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port
       name="kVK_ANSI_KeypadDecimal"
       direction="input"
       role="data"
       width="64" />
  </interface>
  <interface name="kVK_ANSI_KeypadDivide" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_KeypadDivide" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_KeypadEnter" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_KeypadEnter" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_KeypadEquals" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_KeypadEquals" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_KeypadMinus" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_KeypadMinus" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_KeypadMultiply" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port
       name="kVK_ANSI_KeypadMultiply"
       direction="input"
       role="data"
       width="64" />
  </interface>
  <interface name="kVK_ANSI_KeypadPlus" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_KeypadPlus" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_L" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_L" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_LeftBracket" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_LeftBracket" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_M" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_M" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_Minus" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_Minus" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_N" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_N" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_O" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_O" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_P" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_P" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_Period" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_Period" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_Q" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_Q" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_Quote" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_Quote" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_R" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_R" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_RightBracket" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_RightBracket" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_S" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_S" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_Semicolon" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_Semicolon" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_Slash" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_Slash" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_T" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_T" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_U" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_U" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_V" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_V" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_W" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_W" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_X" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_X" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_Y" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_Y" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ANSI_Z" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ANSI_Z" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_CapsLock" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_CapsLock" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_Command" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_Command" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_Control" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_Control" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_Delete" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_Delete" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_DownArrow" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_DownArrow" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_End" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_End" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_Escape" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_Escape" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_F1" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_F1" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_F10" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_F10" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_F11" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_F11" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_F12" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_F12" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_F13" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_F13" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_F14" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_F14" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_F15" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_F15" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_F16" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_F16" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_F17" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_F17" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_F18" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_F18" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_F19" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_F19" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_F2" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_F2" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_F20" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_F20" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_F3" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_F3" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_F4" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_F4" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_F5" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_F5" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_F6" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_F6" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_F7" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_F7" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_F8" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_F8" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_F9" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_F9" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ForwardDelete" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ForwardDelete" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_Help" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_Help" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_Home" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_Home" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_ISO_Section" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_ISO_Section" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_LeftArrow" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_LeftArrow" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_Option" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_Option" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_PageDown" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_PageDown" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_PageUp" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_PageUp" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_Return" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_Return" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_RightArrow" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_RightArrow" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_Shift" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_Shift" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_Space" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_Space" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_Tab" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_Tab" direction="input" role="data" width="64" />
  </interface>
  <interface name="kVK_UpArrow" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="kVK_UpArrow" direction="input" role="data" width="64" />
  </interface>
  <interface name="avmm_0_rw" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="1" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="avmm_0_rw_address" direction="output" role="address" width="64" />
   <port
       name="avmm_0_rw_byteenable"
       direction="output"
       role="byteenable"
       width="8" />
   <port name="avmm_0_rw_read" direction="output" role="read" width="1" />
   <port
       name="avmm_0_rw_readdata"
       direction="input"
       role="readdata"
       width="64" />
   <port name="avmm_0_rw_write" direction="output" role="write" width="1" />
   <port
       name="avmm_0_rw_writedata"
       direction="output"
       role="writedata"
       width="64" />
  </interface>
 </perimeter>
 <entity
   kind="obs_key_to_virtual_key"
   version="1.0"
   name="obs_key_to_virtual_key">
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLOCK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_AVMM_0_RW_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="10AX115U1F45I1SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_AVMM_0_RW_ADDRESS_MAP" value="" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="1" />
  <generatedFiles>
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/synth/obs_key_to_virtual_key.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/synth/obs_key_to_virtual_key.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="obs_key_to_virtual_key">"Generating: obs_key_to_virtual_key"</message>
   <message level="Info" culprit="obs_key_to_virtual_key">"Generating: obs_key_to_virtual_key_internal"</message>
  </messages>
 </entity>
 <entity
   kind="obs_key_to_virtual_key_internal"
   version="1.0"
   name="obs_key_to_virtual_key_internal">
  <generatedFiles>
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/dspba_library_ver.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_data_fifo.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_fifo.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_altera_syncram_wrapped.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_scfifo_wrapped.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_ecc_decoder.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_ecc_encoder.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_ecc.svh"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_ll_fifo.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_ll_ram_fifo.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_valid_fifo_counter.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_dspba_valid_fifo_counter.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_staging_reg.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/hld_fifo.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_mid_speed_fifo.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_latency_one_ram_fifo.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_latency_zero_ram_fifo.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/hld_fifo_zero_width.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_high_speed_fifo.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_low_latency_fifo.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_zero_latency_fifo.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_fanout_pipeline.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_tessellated_incr_decr_threshold.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_tessellated_incr_lookahead.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_reset_handler.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_lfsr.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_pop.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_push.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_token_fifo_counter.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_pipeline.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_dspba_buffer.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_enable_sink.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/st_top.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/lsu_top.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/lsu_permute_address.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/lsu_pipelined.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/lsu_enabled.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/lsu_basic_coalescer.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/lsu_simple.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/lsu_streaming.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/lsu_burst_master.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/lsu_bursting_load_stores.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/lsu_non_aligned_write.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/lsu_read_cache.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/lsu_atomic.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/lsu_prefetch_block.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/lsu_wide_wrapper.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/lsu_streaming_prefetch.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_aligned_burst_coalesced_lsu.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_toggle_detect.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_debug_mem.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/lsu_burst_coalesced_pipelined_write.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/lsu_burst_coalesced_pipelined_read.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_fifo_stall_valid_lookahead.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_parameter_assert.svh"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/hld_global_load_store.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/hld_lsu.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/hld_lsu_burst_coalescer.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/hld_lsu_coalescer_dynamic_timeout.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/hld_lsu_data_aligner.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/hld_lsu_read_cache.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/hld_lsu_read_data_alignment.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/hld_lsu_unaligned_controller.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/hld_lsu_word_coalescer.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/hld_lsu_write_data_alignment.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/hld_lsu_write_kernel_downstream.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_shift_register_no_reset.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_full_detector.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_tessellated_incr_decr_decr.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_reset_wire.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_function_wrapper.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_function.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_bb_B0_runOnce.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_bb_B0_runOnce_stall_region.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_B0_runOnce_merge_reg.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_B0_runOnce_branch.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_B0_runOnce_merge.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_bb_B1_start.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_bb_B1_start_stall_region.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_iowr_bl_return_A000000Z_key_to_virtual_key0.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_B1_start_merge_reg.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_iord_bl_call_unA000000Z_key_to_virtual_key0.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_sfc_s_c0_in_wt_A000000Z_key_to_virtual_key0.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_llvm_fpga_sfc_eA000000Z_key_to_virtual_key0.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_sfc_logic_s_c0_A000000Z_key_to_virtual_key0.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_llvm_fpga_pipeline_keep_going_0.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_llvm_fpga_push_i1_notexitcond_0.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_sfc_s_c1_in_wt_A000000Z_key_to_virtual_key3.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_llvm_fpga_sfc_eA000001Z_key_to_virtual_key0.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_llvm_fpga_sfc_eA000000Zl_key1_full_detector.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_llvm_fpga_sfc_eA000000Zrtual_key1_data_fifo.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_sfc_logic_s_c1_A000000Z_key_to_virtual_key0.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_llvm_fpga_mem_retval_01_0.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_B1_start_branch.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_B1_start_merge.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_llvm_fpga_pipeline_keep_going_1_sr.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_llvm_fpga_pipeline_keep_going_1_valid_fifo.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_avm_to_ic.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_ic_master_endpoint.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_arb_intf.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_ic_intf.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_ic_slave_endpoint.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_ic_slave_rrp.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_ic_slave_wrp.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_arb2.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_ic_to_avm.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_internal.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/dspba_library_ver.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_data_fifo.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_fifo.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_altera_syncram_wrapped.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_scfifo_wrapped.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_ecc_decoder.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_ecc_encoder.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_ecc.svh"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_ll_fifo.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_ll_ram_fifo.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_valid_fifo_counter.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_dspba_valid_fifo_counter.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_staging_reg.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/hld_fifo.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_mid_speed_fifo.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_latency_one_ram_fifo.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_latency_zero_ram_fifo.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/hld_fifo_zero_width.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_high_speed_fifo.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_low_latency_fifo.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_zero_latency_fifo.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_fanout_pipeline.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_tessellated_incr_decr_threshold.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_tessellated_incr_lookahead.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_reset_handler.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_lfsr.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_pop.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_push.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_token_fifo_counter.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_pipeline.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_dspba_buffer.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_enable_sink.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/st_top.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/lsu_top.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/lsu_permute_address.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/lsu_pipelined.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/lsu_enabled.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/lsu_basic_coalescer.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/lsu_simple.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/lsu_streaming.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/lsu_burst_master.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/lsu_bursting_load_stores.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/lsu_non_aligned_write.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/lsu_read_cache.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/lsu_atomic.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/lsu_prefetch_block.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/lsu_wide_wrapper.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/lsu_streaming_prefetch.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_aligned_burst_coalesced_lsu.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_toggle_detect.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_debug_mem.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/lsu_burst_coalesced_pipelined_write.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/lsu_burst_coalesced_pipelined_read.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_fifo_stall_valid_lookahead.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_parameter_assert.svh"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/hld_global_load_store.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/hld_lsu.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/hld_lsu_burst_coalescer.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/hld_lsu_coalescer_dynamic_timeout.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/hld_lsu_data_aligner.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/hld_lsu_read_cache.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/hld_lsu_read_data_alignment.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/hld_lsu_unaligned_controller.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/hld_lsu_word_coalescer.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/hld_lsu_write_data_alignment.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/hld_lsu_write_kernel_downstream.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_shift_register_no_reset.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_full_detector.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_tessellated_incr_decr_decr.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_reset_wire.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_function_wrapper.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_function.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_bb_B0_runOnce.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_bb_B0_runOnce_stall_region.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_B0_runOnce_merge_reg.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_B0_runOnce_branch.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_B0_runOnce_merge.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_bb_B1_start.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_bb_B1_start_stall_region.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_iowr_bl_return_A000000Z_key_to_virtual_key0.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_B1_start_merge_reg.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_iord_bl_call_unA000000Z_key_to_virtual_key0.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_sfc_s_c0_in_wt_A000000Z_key_to_virtual_key0.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_llvm_fpga_sfc_eA000000Z_key_to_virtual_key0.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_sfc_logic_s_c0_A000000Z_key_to_virtual_key0.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_llvm_fpga_pipeline_keep_going_0.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_llvm_fpga_push_i1_notexitcond_0.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_sfc_s_c1_in_wt_A000000Z_key_to_virtual_key3.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_llvm_fpga_sfc_eA000001Z_key_to_virtual_key0.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_llvm_fpga_sfc_eA000000Zl_key1_full_detector.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_llvm_fpga_sfc_eA000000Zrtual_key1_data_fifo.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_sfc_logic_s_c1_A000000Z_key_to_virtual_key0.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_llvm_fpga_mem_retval_01_0.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_B1_start_branch.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_B1_start_merge.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_llvm_fpga_pipeline_keep_going_1_sr.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_i_llvm_fpga_pipeline_keep_going_1_valid_fifo.sv"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_avm_to_ic.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_ic_master_endpoint.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_arb_intf.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_ic_intf.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_ic_slave_endpoint.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_ic_slave_rrp.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_ic_slave_wrp.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_arb2.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/acl_ic_to_avm.v"
       attributes="" />
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_10/synth/obs_key_to_virtual_key_internal.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key_internal_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="obs_key_to_virtual_key"
     as="obs_key_to_virtual_key_internal_inst" />
  <messages>
   <message level="Info" culprit="obs_key_to_virtual_key">"Generating: obs_key_to_virtual_key_internal"</message>
  </messages>
 </entity>
</deploy>
