
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf2_writeOutputs_unaligned'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_tdf2_writeOutputs_unaligned
Automatically selected td_fused_top_tdf2_writeOutputs_unaligned as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf2_writeOutputs_unaligned

2.3. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf2_writeOutputs_unaligned
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:242$90 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:234$84 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:226$78 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:218$74 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:210$70 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:202$66 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:194$62 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:186$60 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:178$56 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:170$52 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:162$46 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:112$3 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:104$1 in module td_fused_top_tdf2_writeOutputs_unaligned.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 18 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:0$105'.
  Set init value: \ap_CS_fsm = 2'01
  Set init value: \outputCount_7 = 16'0000000000000000
  Set init value: \outputChanIdx_7 = 16'0000000000000000
  Set init value: \outputRow_9_0 = 16'0000000000000000
  Set init value: \outputRow_9_1 = 16'0000000000000000
  Set init value: \outputRow_9_2 = 16'0000000000000000
  Set init value: \outputRow_9_3 = 16'0000000000000000

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:0$105'.
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:242$90'.
     1/2: $2\ap_NS_fsm[1:0]
     2/2: $1\ap_NS_fsm[1:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:234$84'.
     1/1: $1\out_data_we1[0:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:226$78'.
     1/1: $1\out_data_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:218$74'.
     1/1: $1\ap_sig_allocacmp_outputRow_9_3_load[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:210$70'.
     1/1: $1\ap_sig_allocacmp_outputRow_9_2_load[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:202$66'.
     1/1: $1\ap_sig_allocacmp_outputRow_9_1_load[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:194$62'.
     1/1: $1\ap_sig_allocacmp_outputRow_9_0_load[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:186$60'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:178$56'.
     1/1: $1\ap_phi_mux_empty_phi_fu_92_p4[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:170$52'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:162$46'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:156$40'.
     1/1: $0\outputRow_9_3[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:150$34'.
     1/1: $0\outputRow_9_2[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:144$28'.
     1/1: $0\outputRow_9_1[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:138$22'.
     1/1: $0\outputRow_9_0[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:132$20'.
     1/1: $0\outputCount_7[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:126$14'.
     1/1: $0\outputChanIdx_7[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:120$12'.
     1/1: $0\icmp_ln88_reg_295[0:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:112$3'.
     1/1: $0\empty_reg_89[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:104$1'.
     1/1: $0\ap_CS_fsm[1:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\ap_NS_fsm' from process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:242$90'.
No latch inferred for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\out_data_we1' from process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:234$84'.
No latch inferred for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\out_data_ce1' from process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:226$78'.
No latch inferred for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_9_3_load' from process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:218$74'.
No latch inferred for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_9_2_load' from process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:210$70'.
No latch inferred for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_9_1_load' from process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:202$66'.
No latch inferred for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_9_0_load' from process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:194$62'.
No latch inferred for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\ap_ready' from process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:186$60'.
No latch inferred for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\ap_phi_mux_empty_phi_fu_92_p4' from process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:178$56'.
No latch inferred for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\ap_idle' from process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:170$52'.
No latch inferred for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\ap_done' from process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:162$46'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\outputRow_9_3' using process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:156$40'.
  created $dff cell `$procdff$169' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\outputRow_9_2' using process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:150$34'.
  created $dff cell `$procdff$170' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\outputRow_9_1' using process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:144$28'.
  created $dff cell `$procdff$171' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\outputRow_9_0' using process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:138$22'.
  created $dff cell `$procdff$172' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\outputCount_7' using process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:132$20'.
  created $dff cell `$procdff$173' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\outputChanIdx_7' using process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:126$14'.
  created $dff cell `$procdff$174' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\icmp_ln88_reg_295' using process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:120$12'.
  created $dff cell `$procdff$175' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\empty_reg_89' using process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:112$3'.
  created $dff cell `$procdff$176' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\ap_CS_fsm' using process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:104$1'.
  created $dff cell `$procdff$177' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:0$105'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:242$90'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:242$90'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:234$84'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:234$84'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:226$78'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:226$78'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:218$74'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:218$74'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:210$70'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:210$70'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:202$66'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:202$66'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:194$62'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:194$62'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:186$60'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:186$60'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:178$56'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:178$56'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:170$52'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:170$52'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:162$46'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:162$46'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:156$40'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:156$40'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:150$34'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:150$34'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:144$28'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:144$28'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:138$22'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:138$22'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:132$20'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:132$20'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:126$14'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:126$14'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:120$12'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:120$12'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:112$3'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:112$3'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:104$1'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:104$1'.
Cleaned up 22 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf2_writeOutputs_unaligned.
<suppressed ~42 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf2_writeOutputs_unaligned.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf2_writeOutputs_unaligned'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf2_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$111.
Removed 1 multiplexer ports.
<suppressed ~20 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf2_writeOutputs_unaligned.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf2_writeOutputs_unaligned'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$177 ($dff) from module td_fused_top_tdf2_writeOutputs_unaligned (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 2'01).
Adding SRST signal on $procdff$176 ($dff) from module td_fused_top_tdf2_writeOutputs_unaligned (D = $procmux$161_Y, Q = \empty_reg_89, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$179 ($sdff) from module td_fused_top_tdf2_writeOutputs_unaligned (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:260$94_Y, Q = \empty_reg_89).
Adding EN signal on $procdff$175 ($dff) from module td_fused_top_tdf2_writeOutputs_unaligned (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:280$99_Y, Q = \icmp_ln88_reg_295).
Adding EN signal on $procdff$174 ($dff) from module td_fused_top_tdf2_writeOutputs_unaligned (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v:288$103_Y, Q = \outputChanIdx_7).
Adding SRST signal on $auto$ff.cc:262:slice$182 ($dffe) from module td_fused_top_tdf2_writeOutputs_unaligned (D = \add_ln96_fu_255_p2, Q = \outputChanIdx_7, rval = 16'0000000000000000).
Adding EN signal on $procdff$173 ($dff) from module td_fused_top_tdf2_writeOutputs_unaligned (D = $procmux$139_Y, Q = \outputCount_7).
Adding SRST signal on $auto$ff.cc:262:slice$184 ($dffe) from module td_fused_top_tdf2_writeOutputs_unaligned (D = \empty_reg_89, Q = \outputCount_7, rval = 16'0000000000000000).
Adding EN signal on $procdff$172 ($dff) from module td_fused_top_tdf2_writeOutputs_unaligned (D = \max_vals_4_0, Q = \outputRow_9_0).
Adding EN signal on $procdff$171 ($dff) from module td_fused_top_tdf2_writeOutputs_unaligned (D = \max_vals_4_0, Q = \outputRow_9_1).
Adding EN signal on $procdff$170 ($dff) from module td_fused_top_tdf2_writeOutputs_unaligned (D = \max_vals_4_0, Q = \outputRow_9_2).
Adding EN signal on $procdff$169 ($dff) from module td_fused_top_tdf2_writeOutputs_unaligned (D = \max_vals_4_0, Q = \outputRow_9_3).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf2_writeOutputs_unaligned..
Removed 12 unused cells and 141 unused wires.
<suppressed ~16 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf2_writeOutputs_unaligned.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf2_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf2_writeOutputs_unaligned.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf2_writeOutputs_unaligned'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf2_writeOutputs_unaligned..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf2_writeOutputs_unaligned.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== td_fused_top_tdf2_writeOutputs_unaligned ===

   Number of wires:                 80
   Number of wire bits:            608
   Number of public wires:          48
   Number of public wire bits:     575
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $add                           59
     $and                           19
     $dffe                          65
     $eq                            42
     $logic_not                      2
     $mux                           73
     $not                            2
     $or                             2
     $pmux                           2
     $sdff                           2
     $sdffce                        32
     $sdffe                         16
     $sub                           12

End of script. Logfile hash: 9e7738159b, CPU: user 0.09s system 0.00s, MEM: 12.32 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 27% 2x read_verilog (0 sec), 18% 4x opt_expr (0 sec), ...
