DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "FSM"
duLibraryName "Sequencer_vhd"
duName "control"
elements [
]
mwi 0
uid 89,0
)
(Instance
name "acc_A"
duLibraryName "Sequencer_vhd"
duName "accumulator"
elements [
]
mwi 0
uid 1080,0
)
(Instance
name "acc_B"
duLibraryName "Sequencer_vhd"
duName "accumulator"
elements [
]
mwi 0
uid 1126,0
)
(Instance
name "acc_sum"
duLibraryName "Sequencer_vhd"
duName "accumulator"
elements [
]
mwi 0
uid 1172,0
)
]
embeddedInstances [
(EmbeddedInstance
name "adder"
number "1"
)
(EmbeddedInstance
name "ground"
number "2"
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2004.1"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "<TBD>"
)
(vvPair
variable "HDSDir"
value "<TBD>"
)
(vvPair
variable "SideDataDesignDir"
value "<TBD>"
)
(vvPair
variable "SideDataUserDir"
value "<TBD>"
)
(vvPair
variable "SourceDir"
value "<TBD>"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "<TBD>"
)
(vvPair
variable "d_logical"
value "<TBD>"
)
(vvPair
variable "date"
value "10/03/2019"
)
(vvPair
variable "day"
value "Sun"
)
(vvPair
variable "day_long"
value "Sunday"
)
(vvPair
variable "dd"
value "10"
)
(vvPair
variable "entity_name"
value "fibgen"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "JSmith"
)
(vvPair
variable "graphical_source_date"
value "10/03/2019"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_time"
value "11:23:33"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "JSmith"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Sequencer_vhd"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "<TBD>"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "<TBD>"
)
(vvPair
variable "library_downstream_SpectrumDataPrep"
value "<TBD>"
)
(vvPair
variable "mm"
value "03"
)
(vvPair
variable "module_name"
value "fibgen"
)
(vvPair
variable "month"
value "Mar"
)
(vvPair
variable "month_long"
value "March"
)
(vvPair
variable "p"
value "<TBD>"
)
(vvPair
variable "p_logical"
value "<TBD>"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "11:23:33"
)
(vvPair
variable "unit"
value "fibgen"
)
(vvPair
variable "user"
value "JSmith"
)
(vvPair
variable "version"
value "2004.1"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "Vhdl93LangMgr"
uid 430,0
optionalChildren [
*1 (HdlText
uid 80,0
optionalChildren [
*2 (EmbeddedText
uid 85,0
commentText (CommentText
uid 86,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 87,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "41000,2000,59000,4000"
)
oxt "36000,10000,45000,13000"
text (MLText
uid 88,0
va (VaSet
font "arial,10,0"
)
xt "41200,2200,58200,3500"
st "
sum<=unsigned(A)+unsigned(B);
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 2000
visibleWidth 18000
)
)
)
]
shape (Alu
uid 1181,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "38000,3000,43000,9000"
)
ttg (MlTextGroup
uid 82,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*3 (Text
uid 83,0
va (VaSet
font "arial,12,1"
)
xt "39200,5900,43200,7400"
st "adder"
blo "39200,7100"
tm "HdlTextNameMgr"
)
*4 (Text
uid 84,0
va (VaSet
isHidden 1
font "arial,12,1"
)
xt "39200,7400,40600,8900"
st "1"
blo "39200,8600"
tm "HdlTextNumberMgr"
)
]
)
)
*5 (Blk
uid 89,0
shape (Rectangle
uid 90,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "21000,28000,50000,34000"
)
oxt "21000,30000,50000,36000"
ttg (MlTextGroup
uid 91,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*6 (Text
uid 92,0
va (VaSet
font "arial,12,1"
)
xt "32250,29000,42550,30500"
st "Sequencer_vhd"
blo "32250,30200"
tm "BdLibraryNameMgr"
)
*7 (Text
uid 93,0
va (VaSet
font "arial,12,1"
)
xt "32250,30500,36950,32000"
st "control"
blo "32250,31700"
tm "BlkNameMgr"
)
*8 (Text
uid 94,0
va (VaSet
font "arial,12,1"
)
xt "32250,32000,35350,33500"
st "FSM"
blo "32250,33200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 95,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 96,0
text (MLText
uid 97,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "24150,38000,24150,38000"
)
header ""
)
elements [
]
)
)
*9 (PortIoOut
uid 101,0
shape (CompositeShape
uid 1625,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1626,0
sl 0
ro 270
xt "63500,5625,65000,6375"
)
(Line
uid 1627,0
sl 0
ro 270
xt "63000,6000,63500,6000"
pts [
"63000,6000"
"63500,6000"
]
)
]
)
stc 0
tg (WTG
uid 1628,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1629,0
va (VaSet
font "arial,10,0"
)
xt "62000,3350,65300,4650"
st "fibout"
blo "62000,4350"
tm "WireNameMgr"
)
)
)
*10 (HdlText
uid 105,0
optionalChildren [
*11 (EmbeddedText
uid 110,0
commentText (CommentText
uid 111,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 112,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "57000,31000,64000,33000"
)
oxt "57000,32000,64000,35000"
text (MLText
uid 113,0
va (VaSet
font "arial,10,0"
)
xt "57200,31200,63600,32500"
st "
gnd <= '0' ;
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 2000
visibleWidth 7000
)
)
)
]
shape (Gnd
uid 106,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "52000,30000,56000,34000"
)
showPorts 0
oxt "52000,31000,56000,35000"
ttg (MlTextGroup
uid 107,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*12 (Text
uid 108,0
va (VaSet
isHidden 1
font "arial,12,1"
)
xt "169300,99700,174000,101200"
st "ground"
blo "169300,100900"
tm "HdlTextNameMgr"
)
*13 (Text
uid 109,0
va (VaSet
isHidden 1
font "arial,12,1"
)
xt "169300,101200,170700,102700"
st "2"
blo "169300,102400"
tm "HdlTextNumberMgr"
)
]
)
)
*14 (PortIoIn
uid 114,0
shape (CompositeShape
uid 1631,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1632,0
sl 0
ro 270
xt "7000,24625,8500,25375"
)
(Line
uid 1633,0
sl 0
ro 270
xt "8500,25000,9000,25000"
pts [
"8500,25000"
"9000,25000"
]
)
]
)
stc 0
tg (WTG
uid 1634,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1635,0
va (VaSet
font "arial,10,0"
)
xt "3100,24350,6000,25650"
st "clock"
ju 2
blo "6000,25350"
tm "WireNameMgr"
)
)
)
*15 (PortIoIn
uid 118,0
shape (CompositeShape
uid 1637,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1638,0
sl 0
ro 270
xt "7000,31625,8500,32375"
)
(Line
uid 1639,0
sl 0
ro 270
xt "8500,32000,9000,32000"
pts [
"8500,32000"
"9000,32000"
]
)
]
)
stc 0
tg (WTG
uid 1640,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1641,0
va (VaSet
font "arial,10,0"
)
xt "3200,31350,6000,32650"
st "reset"
ju 2
blo "6000,32350"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 419,0
decl (Decl
n "A"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 4
suid 1,0
)
declText (MLText
uid 1254,0
va (VaSet
)
xt "77000,17900,94600,18900"
st "SIGNAL A      : std_logic_vector(7 DOWNTO 0)"
)
)
*17 (Net
uid 420,0
decl (Decl
n "fibout"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 3
suid 2,0
)
declText (MLText
uid 1255,0
va (VaSet
)
xt "77000,15700,91500,16700"
st "fibout : std_logic_vector(7 DOWNTO 0)"
)
)
*18 (Net
uid 421,0
decl (Decl
n "gnd"
t "std_logic"
o 7
suid 3,0
)
declText (MLText
uid 1256,0
va (VaSet
)
xt "77000,20900,86800,21900"
st "SIGNAL gnd    : std_logic"
)
)
*19 (Net
uid 422,0
decl (Decl
n "ld_A_B"
t "std_logic"
o 9
suid 4,0
)
declText (MLText
uid 1257,0
va (VaSet
)
xt "77000,22900,87300,23900"
st "SIGNAL ld_A_B : std_logic"
)
)
*20 (Net
uid 423,0
decl (Decl
n "clr"
t "std_logic"
o 6
suid 5,0
)
declText (MLText
uid 1258,0
va (VaSet
)
xt "77000,19900,86400,20900"
st "SIGNAL clr    : std_logic"
)
)
*21 (Net
uid 424,0
decl (Decl
n "clock"
t "std_logic"
o 1
suid 6,0
)
declText (MLText
uid 1259,0
va (VaSet
)
xt "77000,13700,83400,14700"
st "clock  : std_logic"
)
)
*22 (Net
uid 425,0
decl (Decl
n "sum"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 11
suid 7,0
)
declText (MLText
uid 1260,0
va (VaSet
)
xt "77000,24900,95100,25900"
st "SIGNAL sum    : std_logic_vector(7 DOWNTO 0)"
)
)
*23 (Net
uid 426,0
decl (Decl
n "B"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
suid 8,0
)
declText (MLText
uid 1261,0
va (VaSet
)
xt "77000,18900,94600,19900"
st "SIGNAL B      : std_logic_vector(7 DOWNTO 0)"
)
)
*24 (Net
uid 427,0
decl (Decl
n "ld_sum"
t "std_logic"
o 10
suid 9,0
)
declText (MLText
uid 1262,0
va (VaSet
)
xt "77000,23900,87300,24900"
st "SIGNAL ld_sum : std_logic"
)
)
*25 (Net
uid 428,0
decl (Decl
n "inc"
t "std_logic"
o 8
suid 10,0
)
declText (MLText
uid 1263,0
va (VaSet
)
xt "77000,21900,86500,22900"
st "SIGNAL inc    : std_logic"
)
)
*26 (Net
uid 429,0
decl (Decl
n "reset"
t "std_logic"
o 2
suid 11,0
)
declText (MLText
uid 1264,0
va (VaSet
)
xt "77000,14700,83400,15700"
st "reset  : std_logic"
)
)
*27 (Grouping
uid 1041,0
optionalChildren [
*28 (CommentText
uid 1014,0
shape (Rectangle
uid 1015,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
bg "65280,65280,65280"
)
xt "10000,36000,36000,38000"
)
oxt "10000,38000,36000,40000"
text (MLText
uid 1016,0
va (VaSet
fg "32768,0,16384"
font "Arial,12,1"
)
xt "10200,36200,21000,37700"
st "
Mentor Graphics
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 8
ignorePrefs 1
)
*29 (CommentText
uid 1017,0
shape (Rectangle
uid 1018,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
bg "65280,65280,65280"
)
xt "15000,42000,36000,44000"
)
oxt "15000,44000,36000,46000"
text (MLText
uid 1019,0
va (VaSet
fg "0,16384,32768"
)
xt "15200,42200,24200,43200"
st "
by frodo on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
ignorePrefs 1
)
*30 (CommentText
uid 1020,0
shape (Rectangle
uid 1021,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
bg "65280,65280,65280"
)
xt "36000,36000,42000,38000"
)
oxt "36000,38000,42000,40000"
text (MLText
uid 1022,0
va (VaSet
fg "0,16384,32768"
)
xt "36200,36200,39200,37200"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 7
ignorePrefs 1
)
*31 (CommentText
uid 1023,0
shape (Rectangle
uid 1024,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
bg "65280,65280,65280"
)
xt "15000,38000,36000,40000"
)
oxt "15000,40000,36000,42000"
text (MLText
uid 1025,0
va (VaSet
fg "0,16384,32768"
)
xt "15200,38200,24000,39200"
st "
Fibgen Block Diagram
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
ignorePrefs 1
)
*32 (CommentText
uid 1026,0
shape (Rectangle
uid 1027,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
bg "65280,65280,65280"
)
xt "10000,38000,15000,40000"
)
oxt "10000,40000,15000,42000"
text (MLText
uid 1028,0
va (VaSet
fg "0,16384,32768"
)
xt "10200,38200,12300,39200"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 7
ignorePrefs 1
)
*33 (CommentText
uid 1029,0
shape (Rectangle
uid 1030,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
bg "65280,65280,65280"
)
xt "10000,40000,15000,42000"
)
oxt "10000,42000,15000,44000"
text (MLText
uid 1031,0
va (VaSet
fg "0,16384,32768"
)
xt "10200,40200,12300,41200"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 7
ignorePrefs 1
)
*34 (CommentText
uid 1032,0
shape (Rectangle
uid 1033,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
bg "65280,65280,65280"
)
xt "36000,38000,61000,44000"
)
oxt "36000,40000,61000,46000"
text (MLText
uid 1034,0
va (VaSet
fg "0,16384,32768"
)
xt "36200,38200,60100,40200"
st "
This block diagram shows the structure of the Fibonacci sequence generator design.
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*35 (CommentText
uid 1035,0
shape (Rectangle
uid 1036,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
bg "65280,65280,65280"
)
xt "15000,40000,36000,42000"
)
oxt "15000,42000,36000,44000"
text (MLText
uid 1037,0
va (VaSet
fg "0,16384,32768"
)
xt "15200,40200,26000,41200"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
ignorePrefs 1
)
*36 (CommentText
uid 1038,0
shape (Rectangle
uid 1039,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
bg "65280,65280,65280"
)
xt "10000,42000,15000,44000"
)
oxt "10000,44000,15000,46000"
text (MLText
uid 1040,0
va (VaSet
fg "0,16384,32768"
)
xt "10200,42200,12900,43200"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 7
ignorePrefs 1
)
*37 (CommentText
uid 1011,0
shape (Rectangle
uid 1012,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
bg "65280,65280,65280"
)
xt "42000,36000,61000,38000"
)
oxt "42000,38000,61000,40000"
text (MLText
uid 1013,0
va (VaSet
fg "0,16384,32768"
)
xt "42200,36200,46600,37200"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
ignorePrefs 1
)
]
shape (GroupingShape
uid 1042,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "10000,36000,61000,44000"
)
oxt "10000,38000,61000,46000"
)
*38 (SaComponent
uid 1080,0
optionalChildren [
*39 (CptPort
uid 1043,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1044,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,3625,4000,4375"
)
tg (CPTG
uid 1265,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1046,0
va (VaSet
font "arial,10,0"
)
xt "5000,3400,6500,4700"
st "ip"
blo "5000,4400"
)
s (Text
uid 1047,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "5000,4700,5000,4700"
blo "0,-100"
)
)
thePort (LogicalPort
decl (Decl
n "ip"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 0
)
)
)
*40 (CptPort
uid 1049,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1050,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4625,13000,5375,13750"
)
tg (CPTG
uid 1266,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1052,0
va (VaSet
font "arial,10,0"
)
xt "5000,10700,6500,12000"
st "ld"
blo "5000,11700"
)
s (Text
uid 1053,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "5000,12000,9800,13300"
st "std_logic"
blo "5000,13000"
)
)
thePort (LogicalPort
decl (Decl
n "ld"
t "std_logic"
o 0
)
)
)
*41 (CptPort
uid 1055,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1056,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7625,13000,8375,13750"
)
tg (CPTG
uid 1267,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1058,0
va (VaSet
font "arial,10,0"
)
xt "8000,10700,9700,12000"
st "clr"
blo "8000,11700"
)
s (Text
uid 1059,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "8000,12000,12800,13300"
st "std_logic"
blo "8000,13000"
)
)
thePort (LogicalPort
decl (Decl
n "clr"
t "std_logic"
o 0
)
)
)
*42 (CptPort
uid 1061,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1062,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10625,13000,11375,13750"
)
tg (CPTG
uid 1268,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1064,0
va (VaSet
font "arial,10,0"
)
xt "11000,10700,13000,12000"
st "inc"
blo "11000,11700"
)
s (Text
uid 1065,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "11000,12000,15800,13300"
st "std_logic"
blo "11000,13000"
)
)
thePort (LogicalPort
decl (Decl
n "inc"
t "std_logic"
o 0
)
)
)
*43 (CptPort
uid 1067,0
optionalChildren [
*44 (FFT
pts [
"14000,12250"
"14375,13000"
"13625,13000"
]
uid 1604,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13625,12250,14375,13000"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1068,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13625,13000,14375,13750"
)
tg (CPTG
uid 1269,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1070,0
va (VaSet
font "arial,10,0"
)
xt "13000,10700,15900,12000"
st "clock"
blo "13000,11700"
)
s (Text
uid 1071,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "13000,12000,17800,13300"
st "std_logic"
blo "13000,13000"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_logic"
o 0
)
)
)
*45 (CptPort
uid 1074,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1075,0
ro 90
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "16000,3625,16750,4375"
)
tg (CPTG
uid 1270,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1077,0
va (VaSet
font "arial,10,0"
)
xt "13200,3400,15000,4700"
st "op"
ju 2
blo "15000,4400"
)
s (Text
uid 1078,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "15000,4700,15000,4700"
ju 2
blo "0,-100"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "op"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 0
)
)
)
]
shape (Rectangle
uid 1081,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "4000,3000,16000,13000"
)
ttg (MlTextGroup
uid 1082,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*46 (Text
uid 1083,0
va (VaSet
font "arial,12,1"
)
xt "5100,5700,15400,7200"
st "Sequencer_vhd"
blo "5100,6900"
tm "BdLibraryNameMgr"
)
*47 (Text
uid 1084,0
va (VaSet
font "arial,12,1"
)
xt "5100,7200,13700,8700"
st "accumulator"
blo "5100,8400"
tm "CptNameMgr"
)
*48 (Text
uid 1085,0
va (VaSet
font "arial,12,1"
)
xt "5100,8700,9400,10200"
st "acc_A"
blo "5100,9900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1086,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1087,0
text (MLText
uid 1088,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "5550,3000,5550,3000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
disp 1
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*49 (SaComponent
uid 1126,0
optionalChildren [
*50 (CptPort
uid 1089,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1090,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21250,7625,22000,8375"
)
tg (CPTG
uid 1271,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1092,0
va (VaSet
font "arial,10,0"
)
xt "23000,7400,24500,8700"
st "ip"
blo "23000,8400"
)
s (Text
uid 1093,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "23000,8700,23000,8700"
blo "0,-100"
)
)
thePort (LogicalPort
decl (Decl
n "ip"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 0
)
)
)
*51 (CptPort
uid 1095,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1096,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22625,17000,23375,17750"
)
tg (CPTG
uid 1272,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1098,0
va (VaSet
font "arial,10,0"
)
xt "23000,14700,24500,16000"
st "ld"
blo "23000,15700"
)
s (Text
uid 1099,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "23000,16000,27800,17300"
st "std_logic"
blo "23000,17000"
)
)
thePort (LogicalPort
decl (Decl
n "ld"
t "std_logic"
o 0
)
)
)
*52 (CptPort
uid 1101,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1102,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25625,17000,26375,17750"
)
tg (CPTG
uid 1273,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1104,0
va (VaSet
font "arial,10,0"
)
xt "26000,14700,27700,16000"
st "clr"
blo "26000,15700"
)
s (Text
uid 1105,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "26000,16000,30800,17300"
st "std_logic"
blo "26000,17000"
)
)
thePort (LogicalPort
decl (Decl
n "clr"
t "std_logic"
o 0
)
)
)
*53 (CptPort
uid 1107,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1108,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28625,17000,29375,17750"
)
tg (CPTG
uid 1274,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1110,0
va (VaSet
font "arial,10,0"
)
xt "29000,14700,31000,16000"
st "inc"
blo "29000,15700"
)
s (Text
uid 1111,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "29000,16000,33800,17300"
st "std_logic"
blo "29000,17000"
)
)
thePort (LogicalPort
decl (Decl
n "inc"
t "std_logic"
o 0
)
)
)
*54 (CptPort
uid 1113,0
optionalChildren [
*55 (FFT
pts [
"32000,16250"
"32375,17000"
"31625,17000"
]
uid 1605,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31625,16250,32375,17000"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1114,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31625,17000,32375,17750"
)
tg (CPTG
uid 1275,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1116,0
va (VaSet
font "arial,10,0"
)
xt "31000,14700,33900,16000"
st "clock"
blo "31000,15700"
)
s (Text
uid 1117,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "31000,16000,35800,17300"
st "std_logic"
blo "31000,17000"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_logic"
o 0
)
)
)
*56 (CptPort
uid 1120,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1121,0
ro 90
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "34000,7625,34750,8375"
)
tg (CPTG
uid 1276,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1123,0
va (VaSet
font "arial,10,0"
)
xt "31200,7400,33000,8700"
st "op"
ju 2
blo "33000,8400"
)
s (Text
uid 1124,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "33000,8700,33000,8700"
ju 2
blo "0,-100"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "op"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 0
)
)
)
]
shape (Rectangle
uid 1127,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "22000,7000,34000,17000"
)
ttg (MlTextGroup
uid 1128,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*57 (Text
uid 1129,0
va (VaSet
font "arial,12,1"
)
xt "23100,9700,33400,11200"
st "Sequencer_vhd"
blo "23100,10900"
tm "BdLibraryNameMgr"
)
*58 (Text
uid 1130,0
va (VaSet
font "arial,12,1"
)
xt "23100,11200,31700,12700"
st "accumulator"
blo "23100,12400"
tm "CptNameMgr"
)
*59 (Text
uid 1131,0
va (VaSet
font "arial,12,1"
)
xt "23100,12700,27400,14200"
st "acc_B"
blo "23100,13900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1132,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1133,0
text (MLText
uid 1134,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "23550,7000,23550,7000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
disp 1
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*60 (SaComponent
uid 1172,0
optionalChildren [
*61 (CptPort
uid 1135,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1136,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46250,5625,47000,6375"
)
tg (CPTG
uid 1277,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1138,0
va (VaSet
font "arial,10,0"
)
xt "48000,5400,49500,6700"
st "ip"
blo "48000,6400"
)
s (Text
uid 1139,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "48000,6700,48000,6700"
blo "0,-100"
)
)
thePort (LogicalPort
decl (Decl
n "ip"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 0
)
)
)
*62 (CptPort
uid 1141,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1142,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47625,15000,48375,15750"
)
tg (CPTG
uid 1278,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1144,0
va (VaSet
font "arial,10,0"
)
xt "48000,12700,49500,14000"
st "ld"
blo "48000,13700"
)
s (Text
uid 1145,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "48000,14000,52800,15300"
st "std_logic"
blo "48000,15000"
)
)
thePort (LogicalPort
decl (Decl
n "ld"
t "std_logic"
o 0
)
)
)
*63 (CptPort
uid 1147,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1148,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50625,15000,51375,15750"
)
tg (CPTG
uid 1279,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1150,0
va (VaSet
font "arial,10,0"
)
xt "51000,12700,52700,14000"
st "clr"
blo "51000,13700"
)
s (Text
uid 1151,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "51000,14000,55800,15300"
st "std_logic"
blo "51000,15000"
)
)
thePort (LogicalPort
decl (Decl
n "clr"
t "std_logic"
o 0
)
)
)
*64 (CptPort
uid 1153,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1154,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53625,15000,54375,15750"
)
tg (CPTG
uid 1280,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1156,0
va (VaSet
font "arial,10,0"
)
xt "54000,12700,56000,14000"
st "inc"
blo "54000,13700"
)
s (Text
uid 1157,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "54000,14000,58800,15300"
st "std_logic"
blo "54000,15000"
)
)
thePort (LogicalPort
decl (Decl
n "inc"
t "std_logic"
o 0
)
)
)
*65 (CptPort
uid 1159,0
optionalChildren [
*66 (FFT
pts [
"57000,14250"
"57375,15000"
"56625,15000"
]
uid 1606,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56625,14250,57375,15000"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1160,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56625,15000,57375,15750"
)
tg (CPTG
uid 1281,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1162,0
va (VaSet
font "arial,10,0"
)
xt "56000,12700,58900,14000"
st "clock"
blo "56000,13700"
)
s (Text
uid 1163,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "56000,14000,60800,15300"
st "std_logic"
blo "56000,15000"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_logic"
o 0
)
)
)
*67 (CptPort
uid 1166,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1167,0
ro 90
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "59000,5625,59750,6375"
)
tg (CPTG
uid 1282,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1169,0
va (VaSet
font "arial,10,0"
)
xt "56200,5400,58000,6700"
st "op"
ju 2
blo "58000,6400"
)
s (Text
uid 1170,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "58000,6700,58000,6700"
ju 2
blo "0,-100"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "op"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 0
)
)
)
]
shape (Rectangle
uid 1173,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "47000,5000,59000,15000"
)
ttg (MlTextGroup
uid 1174,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*68 (Text
uid 1175,0
va (VaSet
font "arial,12,1"
)
xt "48100,7700,58400,9200"
st "Sequencer_vhd"
blo "48100,8900"
tm "BdLibraryNameMgr"
)
*69 (Text
uid 1176,0
va (VaSet
font "arial,12,1"
)
xt "48100,9200,56700,10700"
st "accumulator"
blo "48100,10400"
tm "CptNameMgr"
)
*70 (Text
uid 1177,0
va (VaSet
font "arial,12,1"
)
xt "48100,10700,54100,12200"
st "acc_sum"
blo "48100,11900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1178,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1179,0
text (MLText
uid 1180,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "48550,5000,48550,5000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
disp 1
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*71 (Panel
uid 1451,0
shape (RectFrame
uid 1452,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "1000,-4000,67000,35000"
)
title (TextAssociate
uid 1453,0
ps "TopLeftStrategy"
text (Text
uid 1454,0
va (VaSet
font "arial,10,1"
)
xt "2000,-3000,17900,-1800"
st "Fibonacci Sequencer Design"
blo "2000,-2000"
tm "PanelText"
)
)
)
*72 (Wire
uid 260,0
optionalChildren [
*73 (BdJunction
uid 1607,0
ps "OnConnectorStrategy"
shape (Circle
uid 1608,0
va (VaSet
vasetType 1
)
xt "18600,3600,19400,4400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 261,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "16750,4000,38000,4000"
pts [
"16750,4000"
"38000,4000"
]
)
start &45
end &1
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 264,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 265,0
va (VaSet
font "arial,10,0"
)
xt "17000,2700,18300,4000"
st "A"
blo "17000,3700"
tm "WireNameMgr"
)
)
on &16
)
*74 (Wire
uid 270,0
shape (OrthoPolyLine
uid 271,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19000,4000,21250,8000"
pts [
"19000,4000"
"19000,8000"
"21250,8000"
]
)
start &73
end &50
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 272,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 273,0
va (VaSet
font "arial,10,0"
)
xt "20000,6700,21300,8000"
st "A"
blo "20000,7700"
tm "WireNameMgr"
)
)
on &16
)
*75 (Wire
uid 276,0
optionalChildren [
*76 (BdJunction
uid 1609,0
ps "OnConnectorStrategy"
shape (Circle
uid 1610,0
va (VaSet
vasetType 1
)
xt "60600,5600,61400,6400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 277,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "59750,6000,63000,6000"
pts [
"59750,6000"
"63000,6000"
]
)
start &67
end &9
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 278,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 279,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "60000,4700,63300,6000"
st "fibout"
blo "60000,5700"
tm "WireNameMgr"
)
)
on &17
)
*77 (Wire
uid 284,0
shape (OrthoPolyLine
uid 285,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,1000,61000,6000"
pts [
"61000,6000"
"61000,1000"
"2000,1000"
"2000,4000"
"3250,4000"
]
)
start &76
end &39
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 286,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 287,0
va (VaSet
font "arial,10,0"
)
xt "4000,-300,7300,1000"
st "fibout"
blo "4000,700"
tm "WireNameMgr"
)
)
on &17
)
*78 (Wire
uid 290,0
optionalChildren [
*79 (BdJunction
uid 1611,0
ps "OnConnectorStrategy"
shape (Circle
uid 1612,0
va (VaSet
vasetType 1
)
xt "53600,18600,54400,19400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 291,0
va (VaSet
vasetType 3
)
xt "54000,15750,54000,30000"
pts [
"54000,15750"
"54000,30000"
]
)
start &64
end &10
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 294,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 295,0
va (VaSet
font "arial,10,0"
)
xt "55000,26700,57400,28000"
st "gnd"
blo "55000,27700"
tm "WireNameMgr"
)
)
on &18
)
*80 (Wire
uid 300,0
shape (OrthoPolyLine
uid 301,0
va (VaSet
vasetType 3
)
xt "11000,13750,54000,19000"
pts [
"54000,19000"
"11000,19000"
"11000,13750"
]
)
start &79
end &42
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 302,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 303,0
va (VaSet
font "arial,10,0"
)
xt "12000,17700,14400,19000"
st "gnd"
blo "12000,18700"
tm "WireNameMgr"
)
)
on &18
)
*81 (Wire
uid 306,0
optionalChildren [
*82 (BdJunction
uid 1613,0
ps "OnConnectorStrategy"
shape (Circle
uid 1614,0
va (VaSet
vasetType 1
)
xt "22600,22600,23400,23400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 307,0
va (VaSet
vasetType 3
)
xt "23000,17750,23000,28000"
pts [
"23000,28000"
"23000,17750"
]
)
start &5
end &51
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 310,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 311,0
va (VaSet
font "arial,10,0"
)
xt "24000,25700,28100,27000"
st "ld_A_B"
blo "24000,26700"
tm "WireNameMgr"
)
)
on &19
)
*83 (Wire
uid 316,0
shape (OrthoPolyLine
uid 317,0
va (VaSet
vasetType 3
)
xt "5000,13750,23000,23000"
pts [
"23000,23000"
"5000,23000"
"5000,13750"
]
)
start &82
end &40
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 318,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 319,0
va (VaSet
font "arial,10,0"
)
xt "6000,21700,10100,23000"
st "ld_A_B"
blo "6000,22700"
tm "WireNameMgr"
)
)
on &19
)
*84 (Wire
uid 322,0
optionalChildren [
*85 (BdJunction
uid 1615,0
ps "OnConnectorStrategy"
shape (Circle
uid 1616,0
va (VaSet
vasetType 1
)
xt "40600,20600,41400,21400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 323,0
va (VaSet
vasetType 3
)
xt "41000,15750,51000,28000"
pts [
"51000,15750"
"51000,21000"
"41000,21000"
"41000,28000"
]
)
start &63
end &5
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 326,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 327,0
va (VaSet
font "arial,10,0"
)
xt "42000,25700,43700,27000"
st "clr"
blo "42000,26700"
tm "WireNameMgr"
)
)
on &20
)
*86 (Wire
uid 332,0
optionalChildren [
*87 (BdJunction
uid 1617,0
ps "OnConnectorStrategy"
shape (Circle
uid 1618,0
va (VaSet
vasetType 1
)
xt "25600,20600,26400,21400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 333,0
va (VaSet
vasetType 3
)
xt "8000,13750,41000,21000"
pts [
"41000,21000"
"8000,21000"
"8000,13750"
]
)
start &85
end &41
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 334,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 335,0
va (VaSet
font "arial,10,0"
)
xt "9000,19700,10700,21000"
st "clr"
blo "9000,20700"
tm "WireNameMgr"
)
)
on &20
)
*88 (Wire
uid 340,0
shape (OrthoPolyLine
uid 341,0
va (VaSet
vasetType 3
)
xt "26000,17750,26000,21000"
pts [
"26000,21000"
"26000,17750"
]
)
start &87
end &52
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 342,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 343,0
va (VaSet
font "arial,10,0"
)
xt "49000,19650,50700,20950"
st "clr"
blo "49000,20650"
tm "WireNameMgr"
)
)
on &20
)
*89 (Wire
uid 346,0
optionalChildren [
*90 (BdJunction
uid 1619,0
ps "OnConnectorStrategy"
shape (Circle
uid 1620,0
va (VaSet
vasetType 1
)
xt "13600,24600,14400,25400"
radius 400
)
)
*91 (BdJunction
uid 1621,0
ps "OnConnectorStrategy"
shape (Circle
uid 1622,0
va (VaSet
vasetType 1
)
xt "31600,24600,32400,25400"
radius 400
)
)
*92 (BdJunction
uid 1623,0
ps "OnConnectorStrategy"
shape (Circle
uid 1624,0
va (VaSet
vasetType 1
)
xt "15600,24600,16400,25400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 347,0
va (VaSet
vasetType 3
)
xt "9000,15750,57000,25000"
pts [
"9000,25000"
"57000,25000"
"57000,15750"
]
)
start &14
end &65
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 348,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 349,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "9000,23700,11900,25000"
st "clock"
blo "9000,24700"
tm "WireNameMgr"
)
)
on &21
)
*93 (Wire
uid 358,0
shape (OrthoPolyLine
uid 359,0
va (VaSet
vasetType 3
)
xt "14000,13750,14000,25000"
pts [
"14000,13750"
"14000,25000"
]
)
start &43
end &90
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 360,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 361,0
va (VaSet
font "arial,10,0"
)
xt "15000,14700,17900,16000"
st "clock"
blo "15000,15700"
tm "WireNameMgr"
)
)
on &21
)
*94 (Wire
uid 364,0
shape (OrthoPolyLine
uid 365,0
va (VaSet
vasetType 3
)
xt "32000,17750,32000,25000"
pts [
"32000,25000"
"32000,17750"
]
)
start &91
end &54
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 366,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 367,0
va (VaSet
font "arial,10,0"
)
xt "51000,23700,53900,25000"
st "clock"
blo "51000,24700"
tm "WireNameMgr"
)
)
on &21
)
*95 (Wire
uid 370,0
shape (OrthoPolyLine
uid 371,0
va (VaSet
vasetType 3
)
xt "16000,25000,21000,30000"
pts [
"16000,25000"
"16000,30000"
"21000,30000"
]
)
start &92
end &5
sat 32
eat 65
st 0
sf 1
si 0
tg (WTG
uid 375,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 376,0
va (VaSet
font "arial,10,0"
)
xt "17000,28700,19900,30000"
st "clock"
blo "17000,29700"
tm "WireNameMgr"
)
)
on &21
)
*96 (Wire
uid 379,0
shape (OrthoPolyLine
uid 380,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43000,6000,46250,6000"
pts [
"43000,6000"
"46250,6000"
]
)
start &1
end &61
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 383,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 384,0
va (VaSet
font "arial,10,0"
)
xt "44000,4700,46500,6000"
st "sum"
blo "44000,5700"
tm "WireNameMgr"
)
)
on &22
)
*97 (Wire
uid 387,0
shape (OrthoPolyLine
uid 388,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34750,8000,38000,8000"
pts [
"34750,8000"
"38000,8000"
]
)
start &56
end &1
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 391,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 392,0
va (VaSet
font "arial,10,0"
)
xt "35750,6700,37050,8000"
st "B"
blo "35750,7700"
tm "WireNameMgr"
)
)
on &23
)
*98 (Wire
uid 395,0
shape (OrthoPolyLine
uid 396,0
va (VaSet
vasetType 3
)
xt "48000,15750,48000,28000"
pts [
"48000,15750"
"48000,28000"
]
)
start &62
end &5
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 399,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 400,0
va (VaSet
font "arial,10,0"
)
xt "49000,25700,53000,27000"
st "ld_sum"
blo "49000,26700"
tm "WireNameMgr"
)
)
on &24
)
*99 (Wire
uid 403,0
shape (OrthoPolyLine
uid 404,0
va (VaSet
vasetType 3
)
xt "29000,17750,29000,28000"
pts [
"29000,28000"
"29000,17750"
]
)
start &5
end &53
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 407,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 408,0
va (VaSet
font "arial,10,0"
)
xt "30000,25700,32000,27000"
st "inc"
blo "30000,26700"
tm "WireNameMgr"
)
)
on &25
)
*100 (Wire
uid 411,0
shape (OrthoPolyLine
uid 412,0
va (VaSet
vasetType 3
)
xt "9000,32000,21000,32000"
pts [
"9000,32000"
"21000,32000"
]
)
start &15
end &5
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 415,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 416,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "9000,30700,11800,32000"
st "reset"
blo "9000,31700"
tm "WireNameMgr"
)
)
on &26
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "65280,0,0"
)
packageList *101 (PackageList
uid 6,0
stg "VerticalLayoutStrategy"
textVec [
*102 (Text
uid 1560,0
va (VaSet
font "arial,10,1"
)
xt "75000,4800,82600,6000"
st "Package List"
blo "75000,5800"
)
*103 (MLText
uid 1561,0
va (VaSet
font "arial,10,0"
)
xt "75000,6000,90600,9900"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 1246,0
stg "VerticalLayoutStrategy"
textVec [
*104 (Text
uid 1247,0
va (VaSet
isHidden 1
font "Times New Roman,12,1"
)
xt "20000,0,31800,1500"
st "Compiler Directives"
blo "20000,1200"
)
*105 (Text
uid 1248,0
va (VaSet
isHidden 1
font "Times New Roman,12,1"
)
xt "20000,1700,33600,3200"
st "Pre-module directives:"
blo "20000,2900"
)
*106 (MLText
uid 1249,0
va (VaSet
isHidden 1
)
xt "20000,3400,20000,3400"
tm "BdCompilerDirectivesTextMgr"
)
*107 (Text
uid 1250,0
va (VaSet
isHidden 1
font "Times New Roman,12,1"
)
xt "20000,6000,34000,7500"
st "Post-module directives:"
blo "20000,7200"
)
*108 (MLText
uid 1251,0
va (VaSet
isHidden 1
)
xt "20000,7700,20000,7700"
tm "BdCompilerDirectivesTextMgr"
)
*109 (Text
uid 1252,0
va (VaSet
isHidden 1
font "Times New Roman,12,1"
)
xt "20000,7900,33800,9400"
st "End-module directives:"
blo "20000,9100"
)
*110 (MLText
uid 1253,0
va (VaSet
isHidden 1
)
xt "20000,1500,20000,1500"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "57,49,1188,772"
viewArea "-2800,-4600,64688,43944"
cachedDiagramExtent "1000,-4000,173300,102700"
hasePageBreakOrigin 1
pageBreakOrigin "0,-4000"
lastUid 2152,0
defaultCommentText (CommentText
shape (Rectangle
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,10,0"
)
xt "200,200,2900,1500"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,10,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
isDefault 1
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
va (VaSet
font "arial,12,1"
)
xt "2100,3000,7100,4500"
st "<library>"
blo "2100,4200"
tm "BdLibraryNameMgr"
)
*112 (Text
va (VaSet
font "arial,12,1"
)
xt "2100,4500,6600,6000"
st "<block>"
blo "2100,5700"
tm "BlkNameMgr"
)
*113 (Text
va (VaSet
font "arial,12,1"
)
xt "2100,6000,3100,7500"
st "I0"
blo "2100,7200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "0,10000,0,10000"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1200,0,9200,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*114 (Text
va (VaSet
font "arial,12,1"
)
xt "-700,2550,3300,4050"
st "Library"
blo "-700,3750"
)
*115 (Text
va (VaSet
font "arial,12,1"
)
xt "-700,4050,9400,5550"
st "MWComponent"
blo "-700,5250"
)
*116 (Text
va (VaSet
font "arial,12,1"
)
xt "-700,5550,300,7050"
st "I0"
blo "-700,6750"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "-7700,550,-7700,550"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*117 (Text
va (VaSet
font "arial,12,1"
)
xt "900,3000,4900,4500"
st "Library"
blo "900,4200"
tm "BdLibraryNameMgr"
)
*118 (Text
va (VaSet
font "arial,12,1"
)
xt "900,4500,10300,6000"
st "SaComponent"
blo "900,5700"
tm "CptNameMgr"
)
*119 (Text
va (VaSet
font "arial,12,1"
)
xt "900,6000,1900,7500"
st "I0"
blo "900,7200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "-6100,1000,-6100,1000"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-100,0,8100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*120 (Text
va (VaSet
font "arial,12,1"
)
xt "400,3000,4400,4500"
st "Library"
blo "400,4200"
)
*121 (Text
va (VaSet
font "arial,12,1"
)
xt "400,4500,10800,6000"
st "VhdlComponent"
blo "400,5700"
)
*122 (Text
va (VaSet
font "arial,12,1"
)
xt "400,6000,1400,7500"
st "I0"
blo "400,7200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "-6600,1000,-6600,1000"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*123 (Text
va (VaSet
font "arial,12,1"
)
xt "-100,3000,3900,4500"
st "Library"
blo "-100,4200"
)
*124 (Text
va (VaSet
font "arial,12,1"
)
xt "-100,4500,11800,6000"
st "VerilogComponent"
blo "-100,5700"
)
*125 (Text
va (VaSet
font "arial,12,1"
)
xt "-100,6000,900,7500"
st "I0"
blo "-100,7200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*126 (Text
va (VaSet
font "arial,12,1"
)
xt "3300,3700,5400,5200"
st "eb1"
blo "3300,4900"
tm "HdlTextNameMgr"
)
*127 (Text
va (VaSet
font "arial,12,1"
)
xt "3300,5200,4000,6700"
st "1"
blo "3300,6400"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
font "arial,10,0"
)
xt "200,200,2900,1500"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,10,0"
)
xt "-400,-650,400,650"
st "G"
blo "-400,350"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,10,0"
)
xt "0,0,1900,1300"
st "sig0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,10,0"
)
xt "0,0,2800,1300"
st "dbus0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,10,0"
)
xt "0,0,3900,1300"
st "bundle0"
blo "0,1000"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,10,0"
)
xt "0,1300,1200,2600"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,10,0"
)
xt "0,0,4400,1300"
st "Auto list"
)
second (MLText
va (VaSet
font "arial,10,0"
)
xt "0,1300,8700,2600"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,10,0"
)
xt "0,-1300,17200,0"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,1000,1600"
)
num (Text
va (VaSet
font "arial,10,0"
)
xt "200,150,800,1450"
st "1"
blo "200,1150"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*128 (Text
va (VaSet
font "arial,10,1"
)
xt "13200,20000,24000,21200"
st "Frame Declarations"
blo "13200,21000"
)
*129 (MLText
va (VaSet
font "arial,10,0"
)
xt "13200,21200,13200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,10,0"
)
xt "0,-1300,10100,0"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,1000,1600"
)
num (Text
va (VaSet
font "arial,10,0"
)
xt "200,150,800,1450"
st "1"
blo "200,1150"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*130 (Text
va (VaSet
font "arial,10,1"
)
xt "13200,20000,24000,21200"
st "Frame Declarations"
blo "13200,21000"
)
*131 (MLText
va (VaSet
font "arial,10,0"
)
xt "13200,21200,13200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,10,0"
)
xt "0,750,0,750"
blo "0,0"
)
s (Text
va (VaSet
font "arial,10,0"
)
xt "0,750,0,750"
blo "0,-200"
)
)
thePort (LogicalPort
decl (Decl
n ""
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,10,0"
)
xt "0,750,0,750"
blo "0,0"
)
s (Text
va (VaSet
font "arial,10,0"
)
xt "0,750,0,750"
blo "0,-200"
)
)
thePort (LogicalPort
m 3
decl (Decl
n ""
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1245,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,10,1"
)
xt "75000,11300,82400,12500"
st "Declarations"
blo "75000,12300"
)
portLabel (Text
uid 2,0
va (VaSet
font "arial,10,1"
)
xt "75000,12500,78500,13700"
st "Ports:"
blo "75000,13500"
)
preUserLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "arial,10,1"
)
xt "75000,11300,80200,12500"
st "Pre User:"
blo "75000,12300"
)
preUserText (MLText
uid 3,0
va (VaSet
isHidden 1
)
xt "75000,13000,75000,13000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 2,0
va (VaSet
font "arial,10,1"
)
xt "75000,16700,84600,17900"
st "Diagram Signals:"
blo "75000,17700"
)
postUserLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "arial,10,1"
)
xt "75000,11300,81300,12500"
st "Post User:"
blo "75000,12300"
)
postUserText (MLText
uid 5,0
va (VaSet
isHidden 1
)
xt "75000,26600,75000,26600"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 11,0
usingSuid 1
emptyRow *132 (LEmptyRow
)
uid 1813,0
optionalChildren [
*133 (RefLabelRowHdr
)
*134 (TitleRowHdr
)
*135 (FilterRowHdr
)
*136 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*137 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*138 (GroupColHdr
tm "GroupColHdrMgr"
)
*139 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*140 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*141 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*142 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*143 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*144 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*145 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "A"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 4
suid 1,0
)
)
uid 1790,0
)
*146 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "fibout"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 3
suid 2,0
)
)
uid 1792,0
)
*147 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gnd"
t "std_logic"
o 7
suid 3,0
)
)
uid 1794,0
)
*148 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ld_A_B"
t "std_logic"
o 9
suid 4,0
)
)
uid 1796,0
)
*149 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clr"
t "std_logic"
o 6
suid 5,0
)
)
uid 1798,0
)
*150 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_logic"
o 1
suid 6,0
)
)
uid 1800,0
)
*151 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sum"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 11
suid 7,0
)
)
uid 1802,0
)
*152 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "B"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
suid 8,0
)
)
uid 1804,0
)
*153 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ld_sum"
t "std_logic"
o 10
suid 9,0
)
)
uid 1806,0
)
*154 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "inc"
t "std_logic"
o 8
suid 10,0
)
)
uid 1808,0
)
*155 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset"
t "std_logic"
o 2
suid 11,0
)
)
uid 1810,0
)
]
)
pdm (PhysicalDM
uid 1826,0
optionalChildren [
*156 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *157 (MRCItem
litem &132
pos 11
dimension 20
)
uid 1828,0
optionalChildren [
*158 (MRCItem
litem &133
pos 0
dimension 20
uid 1829,0
)
*159 (MRCItem
litem &134
pos 1
dimension 23
uid 1830,0
)
*160 (MRCItem
litem &135
pos 2
hidden 1
dimension 20
uid 1831,0
)
*161 (MRCItem
litem &145
pos 3
dimension 20
uid 1791,0
)
*162 (MRCItem
litem &146
pos 2
dimension 20
uid 1793,0
)
*163 (MRCItem
litem &147
pos 4
dimension 20
uid 1795,0
)
*164 (MRCItem
litem &148
pos 5
dimension 20
uid 1797,0
)
*165 (MRCItem
litem &149
pos 6
dimension 20
uid 1799,0
)
*166 (MRCItem
litem &150
pos 0
dimension 20
uid 1801,0
)
*167 (MRCItem
litem &151
pos 7
dimension 20
uid 1803,0
)
*168 (MRCItem
litem &152
pos 8
dimension 20
uid 1805,0
)
*169 (MRCItem
litem &153
pos 9
dimension 20
uid 1807,0
)
*170 (MRCItem
litem &154
pos 10
dimension 20
uid 1809,0
)
*171 (MRCItem
litem &155
pos 1
dimension 20
uid 1811,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1832,0
optionalChildren [
*172 (MRCItem
litem &136
pos 0
dimension 20
uid 1833,0
)
*173 (MRCItem
litem &138
pos 1
dimension 50
uid 1834,0
)
*174 (MRCItem
litem &139
pos 2
dimension 100
uid 1835,0
)
*175 (MRCItem
litem &140
pos 3
dimension 50
uid 1836,0
)
*176 (MRCItem
litem &141
pos 4
dimension 100
uid 1837,0
)
*177 (MRCItem
litem &142
pos 5
dimension 100
uid 1838,0
)
*178 (MRCItem
litem &143
pos 6
dimension 50
uid 1839,0
)
*179 (MRCItem
litem &144
pos 7
dimension 80
uid 1840,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 1827,0
vaOverrides [
]
)
]
)
uid 1812,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *180 (LEmptyRow
)
uid 1974,0
optionalChildren [
*181 (RefLabelRowHdr
)
*182 (TitleRowHdr
)
*183 (FilterRowHdr
)
*184 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*185 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*186 (GroupColHdr
tm "GroupColHdrMgr"
)
*187 (NameColHdr
tm "GenericNameColHdrMgr"
)
*188 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*189 (InitColHdr
tm "GenericValueColHdrMgr"
)
*190 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*191 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 1986,0
optionalChildren [
*192 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *193 (MRCItem
litem &180
pos 0
dimension 20
)
uid 1988,0
optionalChildren [
*194 (MRCItem
litem &181
pos 0
dimension 20
uid 1989,0
)
*195 (MRCItem
litem &182
pos 1
dimension 23
uid 1990,0
)
*196 (MRCItem
litem &183
pos 2
hidden 1
dimension 20
uid 1991,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1992,0
optionalChildren [
*197 (MRCItem
litem &184
pos 0
dimension 20
uid 1993,0
)
*198 (MRCItem
litem &186
pos 1
dimension 50
uid 1994,0
)
*199 (MRCItem
litem &187
pos 2
dimension 100
uid 1995,0
)
*200 (MRCItem
litem &188
pos 3
dimension 100
uid 1996,0
)
*201 (MRCItem
litem &189
pos 4
dimension 50
uid 1997,0
)
*202 (MRCItem
litem &190
pos 5
dimension 50
uid 1998,0
)
*203 (MRCItem
litem &191
pos 6
dimension 80
uid 1999,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 1987,0
vaOverrides [
]
)
]
)
uid 1973,0
type 1
)
activeModelName "BlockDiag"
)
