<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2024.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>3.824</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>3.824</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>3.824</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>6.176</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>6.176</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>6.176</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>6.176</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>0</BRAM>
      <CLB>0</CLB>
      <DSP>208</DSP>
      <FF>3854</FF>
      <LATCH>0</LATCH>
      <LUT>6598</LUT>
      <SRL>27</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>288</BRAM>
      <CLB>0</CLB>
      <DSP>1248</DSP>
      <FF>234240</FF>
      <LUT>117120</LUT>
      <URAM>64</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="FIR_HLS" DISPNAME="inst" RTLNAME="FIR_HLS">
      <SubModules count="3">p_0_FIR_filter_fu_827 regslice_both_input_r_U regslice_both_output_r_U</SubModules>
      <Resources DSP="208" FF="3854" LUT="6598"/>
      <LocalResources FF="2"/>
    </RtlModule>
    <RtlModule CELL="inst/p_0_FIR_filter_fu_827" DEPTH="1" TYPE="function" MODULENAME="FIR_filter" DISPNAME="p_0_FIR_filter_fu_827" RTLNAME="FIR_HLS_FIR_filter">
      <SubModules count="10">mul_16s_7ns_23_1_1_U13 mul_16s_7s_23_1_1_U14 mul_16s_8ns_24_1_1_U2 mul_16s_8ns_24_1_1_U21 mul_16s_8ns_24_1_1_U22 mul_16s_8ns_24_1_1_U3 mul_16s_8ns_24_1_1_U5 mul_16s_8s_24_1_1_U18 mul_16s_8s_24_1_1_U23 mul_16s_9s_25_1_1_U38</SubModules>
      <Resources DSP="208" FF="3760" LUT="5089"/>
      <LocalResources DSP="198" FF="3760" LUT="4493"/>
    </RtlModule>
    <RtlModule CELL="inst/p_0_FIR_filter_fu_827/mul_16s_7ns_23_1_1_U13" DEPTH="2" TYPE="resource" MODULENAME="mul_16s_7ns_23_1_1" DISPNAME="mul_16s_7ns_23_1_1_U13" RTLNAME="FIR_HLS_mul_16s_7ns_23_1_1">
      <Resources DSP="1" LUT="96"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U13" SOURCE="FIR_HLS.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="FIR_delays3_30" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/p_0_FIR_filter_fu_827/mul_16s_7s_23_1_1_U14" DEPTH="2" TYPE="resource" MODULENAME="mul_16s_7s_23_1_1" DISPNAME="mul_16s_7s_23_1_1_U14" RTLNAME="FIR_HLS_mul_16s_7s_23_1_1">
      <Resources DSP="1" LUT="48"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U14" SOURCE="FIR_HLS.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="FIR_delays3_33" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U2" DEPTH="2" TYPE="resource" MODULENAME="mul_16s_8ns_24_1_1" DISPNAME="mul_16s_8ns_24_1_1_U2" RTLNAME="FIR_HLS_mul_16s_8ns_24_1_1">
      <Resources DSP="1" LUT="50"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U2" SOURCE="FIR_HLS.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="FIR_delays3_1" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U21" DEPTH="2" TYPE="resource" MODULENAME="mul_16s_8ns_24_1_1" DISPNAME="mul_16s_8ns_24_1_1_U21" RTLNAME="FIR_HLS_mul_16s_8ns_24_1_1">
      <Resources DSP="1" LUT="50"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U21" SOURCE="FIR_HLS.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="FIR_delays3_46" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U22" DEPTH="2" TYPE="resource" MODULENAME="mul_16s_8ns_24_1_1" DISPNAME="mul_16s_8ns_24_1_1_U22" RTLNAME="FIR_HLS_mul_16s_8ns_24_1_1">
      <Resources DSP="1" LUT="50"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U22" SOURCE="FIR_HLS.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="FIR_delays3_47" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3" DEPTH="2" TYPE="resource" MODULENAME="mul_16s_8ns_24_1_1" DISPNAME="mul_16s_8ns_24_1_1_U3" RTLNAME="FIR_HLS_mul_16s_8ns_24_1_1">
      <Resources DSP="1" LUT="100"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U3" SOURCE="FIR_HLS.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="FIR_delays3_2" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U5" DEPTH="2" TYPE="resource" MODULENAME="mul_16s_8ns_24_1_1" DISPNAME="mul_16s_8ns_24_1_1_U5" RTLNAME="FIR_HLS_mul_16s_8ns_24_1_1">
      <Resources DSP="1" LUT="50"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U5" SOURCE="FIR_HLS.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="FIR_delays3_5" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/p_0_FIR_filter_fu_827/mul_16s_8s_24_1_1_U18" DEPTH="2" TYPE="resource" MODULENAME="mul_16s_8s_24_1_1" DISPNAME="mul_16s_8s_24_1_1_U18" RTLNAME="FIR_HLS_mul_16s_8s_24_1_1">
      <Resources DSP="1" LUT="50"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U18" SOURCE="FIR_HLS.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="FIR_delays3_43" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/p_0_FIR_filter_fu_827/mul_16s_8s_24_1_1_U23" DEPTH="2" TYPE="resource" MODULENAME="mul_16s_8s_24_1_1" DISPNAME="mul_16s_8s_24_1_1_U23" RTLNAME="FIR_HLS_mul_16s_8s_24_1_1">
      <Resources DSP="1" LUT="50"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U23" SOURCE="FIR_HLS.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="FIR_delays3_51" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/p_0_FIR_filter_fu_827/mul_16s_9s_25_1_1_U38" DEPTH="2" TYPE="resource" MODULENAME="mul_16s_9s_25_1_1" DISPNAME="mul_16s_9s_25_1_1_U38" RTLNAME="FIR_HLS_mul_16s_9s_25_1_1">
      <Resources DSP="1" LUT="52"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U38" SOURCE="FIR_HLS.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="FIR_delays3_74" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_input_r_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_input_r_U" RTLNAME="FIR_HLS_regslice_both">
      <Resources FF="55" LUT="1502"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_output_r_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_output_r_U" RTLNAME="FIR_HLS_regslice_both">
      <Resources FF="37" LUT="23"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="3.354" DATAPATH_LOGIC_DELAY="2.474" DATAPATH_NET_DELAY="0.880" ENDPOINT_PIN="p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_115_reg/DSP_C_DATA_INST/C[39]" LOGIC_LEVELS="7" MAX_FANOUT="17" SLACK="6.176" STARTPOINT_PIN="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA_INST/CLK">
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U3" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U3" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U3" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U3" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U3" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U3" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_115_reg_i_5" PRIMITIVE_TYPE="CLB.LUT.LUT1" FILE_NAME="FIR_HLS_FIR_filter.v" LINE_NUMBER="4165" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U3" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_115_reg_i_1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS_FIR_filter.v" LINE_NUMBER="3887" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U3" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_115_reg/DSP_C_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="p_0_FIR_filter_fu_827" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>mul_16s_8ns_24_1_1_U3 p_0_FIR_filter_fu_827 mul_16s_8ns_24_1_1_U2 mul_16s_8ns_24_1_1_U5</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="3.358" DATAPATH_LOGIC_DELAY="2.474" DATAPATH_NET_DELAY="0.884" ENDPOINT_PIN="p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_115_reg/DSP_C_DATA_INST/C[37]" LOGIC_LEVELS="7" MAX_FANOUT="17" SLACK="6.178" STARTPOINT_PIN="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA_INST/CLK">
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U3" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U3" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U3" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U3" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U3" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U3" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_115_reg_i_5" PRIMITIVE_TYPE="CLB.LUT.LUT1" FILE_NAME="FIR_HLS_FIR_filter.v" LINE_NUMBER="4165" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U3" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_115_reg_i_1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS_FIR_filter.v" LINE_NUMBER="3887" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U3" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_115_reg/DSP_C_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="p_0_FIR_filter_fu_827" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>mul_16s_8ns_24_1_1_U3 p_0_FIR_filter_fu_827 mul_16s_8ns_24_1_1_U2 mul_16s_8ns_24_1_1_U5</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="3.361" DATAPATH_LOGIC_DELAY="2.474" DATAPATH_NET_DELAY="0.887" ENDPOINT_PIN="p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_115_reg/DSP_C_DATA_INST/C[31]" LOGIC_LEVELS="7" MAX_FANOUT="17" SLACK="6.186" STARTPOINT_PIN="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA_INST/CLK">
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U3" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U3" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U3" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U3" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U3" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U3" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_115_reg_i_5" PRIMITIVE_TYPE="CLB.LUT.LUT1" FILE_NAME="FIR_HLS_FIR_filter.v" LINE_NUMBER="4165" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U3" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_115_reg_i_1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS_FIR_filter.v" LINE_NUMBER="3887" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U3" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_115_reg/DSP_C_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="p_0_FIR_filter_fu_827" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>mul_16s_8ns_24_1_1_U3 p_0_FIR_filter_fu_827 mul_16s_8ns_24_1_1_U2 mul_16s_8ns_24_1_1_U5</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="3.338" DATAPATH_LOGIC_DELAY="2.474" DATAPATH_NET_DELAY="0.864" ENDPOINT_PIN="p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_304_reg/DSP_C_DATA_INST/C[39]" LOGIC_LEVELS="7" MAX_FANOUT="17" SLACK="6.192" STARTPOINT_PIN="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U2/tmp_product/DSP_A_B_DATA_INST/CLK">
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U2/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U2" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U2/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U2" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U2/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U2" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U2/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U2" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U2/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U2" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U2/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U2" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U2/p_ZL11H_accu_FIR1_304_reg_i_5" PRIMITIVE_TYPE="CLB.LUT.LUT1" FILE_NAME="FIR_HLS_FIR_filter.v" LINE_NUMBER="4201" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U2" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U2/p_ZL11H_accu_FIR1_304_reg_i_1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS_FIR_filter.v" LINE_NUMBER="4201" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U2" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_304_reg/DSP_C_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="p_0_FIR_filter_fu_827" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>mul_16s_8ns_24_1_1_U3 p_0_FIR_filter_fu_827 mul_16s_8ns_24_1_1_U2 mul_16s_8ns_24_1_1_U5</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="3.338" DATAPATH_LOGIC_DELAY="2.474" DATAPATH_NET_DELAY="0.864" ENDPOINT_PIN="p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_337_reg/DSP_C_DATA_INST/C[39]" LOGIC_LEVELS="7" MAX_FANOUT="17" SLACK="6.192" STARTPOINT_PIN="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U5/tmp_product/DSP_A_B_DATA_INST/CLK">
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U5/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U5" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U5/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U5" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U5/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U5" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U5/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U5" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U5/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U5" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U5/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U5" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U5/p_ZL11H_accu_FIR1_337_reg_i_8" PRIMITIVE_TYPE="CLB.LUT.LUT1" FILE_NAME="FIR_HLS_FIR_filter.v" LINE_NUMBER="4127" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U5" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U5/p_ZL11H_accu_FIR1_337_reg_i_4" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_HLS_FIR_filter.v" LINE_NUMBER="4127" MODULE_INSTNAME="mul_16s_8ns_24_1_1_U5" IS_FUNCINST="0"/>
      <CELL NAME="p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_337_reg/DSP_C_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="p_0_FIR_filter_fu_827" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>mul_16s_8ns_24_1_1_U3 p_0_FIR_filter_fu_827 mul_16s_8ns_24_1_1_U2 mul_16s_8ns_24_1_1_U5</MODULE_INSTANCES>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/FIR_HLS_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/FIR_HLS_failfast_synth.rpt"/>
    <ReportFile TYPE="power" PATH="verilog/report/FIR_HLS_power_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/FIR_HLS_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/FIR_HLS_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/FIR_HLS_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/FIR_HLS_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Wed Nov 12 12:48:56 +0100 2025"/>
    <item NAME="Version" VALUE="2024.2 (Build 5238294 on Nov  8 2024)"/>
    <item NAME="Project" VALUE="Transposed_Folded_FIR_HLS"/>
    <item NAME="Solution" VALUE="hls (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynquplus"/>
    <item NAME="Target device" VALUE="xck26-sfvc784-2LV-c"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE=""/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

