
*** Running vivado
    with args -log CORE.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source CORE.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source CORE.tcl -notrace
Command: link_design -top CORE -part xc7a200tffg1156-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1149 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'CORE' is not ideal for floorplanning, since the cellview 'fractional_decimator' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a200tffg1156-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot place regular IO on system monitor or XADC site [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:18]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:21]
CRITICAL WARNING: [Common 17-69] Command failed: 'V16' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:22]
CRITICAL WARNING: [Common 17-69] Command failed: 'W16' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:23]
CRITICAL WARNING: [Common 17-69] Command failed: 'W17' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:24]
CRITICAL WARNING: [Common 17-69] Command failed: 'W15' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:25]
CRITICAL WARNING: [Common 17-69] Command failed: 'V15' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:26]
CRITICAL WARNING: [Common 17-69] Command failed: 'W14' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:27]
CRITICAL WARNING: [Common 17-69] Command failed: 'W13' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:28]
CRITICAL WARNING: [Common 17-69] Command failed: 'W2' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:33]
CRITICAL WARNING: [Common 17-69] Command failed: 'T1' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:35]
CRITICAL WARNING: [Common 17-69] Command failed: 'U16' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:39]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:40]
CRITICAL WARNING: [Common 17-69] Command failed: 'U19' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:41]
CRITICAL WARNING: [Common 17-69] Command failed: 'V19' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:42]
CRITICAL WARNING: [Common 17-69] Command failed: 'W18' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:43]
CRITICAL WARNING: [Common 17-69] Command failed: 'U15' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:44]
CRITICAL WARNING: [Common 17-69] Command failed: 'U14' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:45]
CRITICAL WARNING: [Common 17-69] Command failed: 'V14' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:46]
CRITICAL WARNING: [Common 17-69] Command failed: 'V13' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:47]
CRITICAL WARNING: [Common 17-69] Command failed: 'U3' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:50]
CRITICAL WARNING: [Common 17-69] Command failed: 'L1' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:54]
CRITICAL WARNING: [Common 17-69] Command failed: 'J2' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:59]
CRITICAL WARNING: [Common 17-69] Command failed: 'G3' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:64]
CRITICAL WARNING: [Common 17-69] Command failed: 'A14' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:67]
CRITICAL WARNING: [Common 17-69] Command failed: 'A16' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:68]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:69]
CRITICAL WARNING: [Common 17-69] Command failed: 'B16' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:70]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:71]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:72]
CRITICAL WARNING: [Common 17-69] Command failed: 'C15' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:73]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:74]
CRITICAL WARNING: [Common 17-69] Command failed: 'K17' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:77]
CRITICAL WARNING: [Common 17-69] Command failed: 'M18' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:78]
CRITICAL WARNING: [Common 17-69] Command failed: 'N17' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:79]
CRITICAL WARNING: [Common 17-69] Command failed: 'P18' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:80]
CRITICAL WARNING: [Common 17-69] Command failed: 'L17' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:81]
CRITICAL WARNING: [Common 17-69] Command failed: 'M19' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:82]
CRITICAL WARNING: [Common 17-69] Command failed: 'P17' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:83]
CRITICAL WARNING: [Common 17-69] Command failed: 'R18' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:84]
CRITICAL WARNING: [Common 17-69] Command failed: 'M3' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:92]
CRITICAL WARNING: [Common 17-69] Command failed: 'T17' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:97]
CRITICAL WARNING: [Common 17-69] Command failed: 'U17' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:98]
CRITICAL WARNING: [Common 17-69] Command failed: 'T18' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:99]
CRITICAL WARNING: [Common 17-69] Command failed: 'W19' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:100]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:102]
CRITICAL WARNING: [Common 17-69] Command failed: 'G19' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:103]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:104]
CRITICAL WARNING: [Common 17-69] Command failed: 'A18' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:105]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:106]
CRITICAL WARNING: [Common 17-69] Command failed: 'B18' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:107]
CRITICAL WARNING: [Common 17-69] Command failed: 'D19' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:108]
CRITICAL WARNING: [Common 17-69] Command failed: 'C17' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:109]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:110]
CRITICAL WARNING: [Common 17-69] Command failed: 'E18' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:111]
CRITICAL WARNING: [Common 17-69] Command failed: 'C19' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:112]
CRITICAL WARNING: [Common 17-69] Command failed: 'F16' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:115]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:116]
CRITICAL WARNING: [Common 17-69] Command failed: 'G17' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:117]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:118]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:119]
CRITICAL WARNING: [Common 17-69] Command failed: 'D17' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:120]
CRITICAL WARNING: [Common 17-69] Command failed: 'F18' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:121]
CRITICAL WARNING: [Common 17-69] Command failed: 'G15' is not a valid site or package pin name. [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc:122]
Finished Parsing XDC File [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 1 Warnings, 64 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:22 . Memory (MB): peak = 680.320 ; gain = 430.938
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 683.598 ; gain = 3.277

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 9e17d0ad

Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1363.969 ; gain = 680.371

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "9c4ae1ee9885a9c0".
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "e569cb11790ecded".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1485.074 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: a511c70e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:55 . Memory (MB): peak = 1485.074 ; gain = 121.105

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 9aacd91e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:57 . Memory (MB): peak = 1485.074 ; gain = 121.105
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: ed7a3f01

Time (s): cpu = 00:00:15 ; elapsed = 00:00:57 . Memory (MB): peak = 1485.074 ; gain = 121.105
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 6d4f9182

Time (s): cpu = 00:00:16 ; elapsed = 00:00:58 . Memory (MB): peak = 1485.074 ; gain = 121.105
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 46 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 6d4f9182

Time (s): cpu = 00:00:17 ; elapsed = 00:00:59 . Memory (MB): peak = 1485.074 ; gain = 121.105
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 193dae367

Time (s): cpu = 00:00:17 ; elapsed = 00:01:00 . Memory (MB): peak = 1485.074 ; gain = 121.105
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 193dae367

Time (s): cpu = 00:00:17 ; elapsed = 00:01:00 . Memory (MB): peak = 1485.074 ; gain = 121.105
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1485.074 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 193dae367

Time (s): cpu = 00:00:17 ; elapsed = 00:01:00 . Memory (MB): peak = 1485.074 ; gain = 121.105

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=29.418 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 100aea56f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1681.641 ; gain = 0.000
Ending Power Optimization Task | Checksum: 100aea56f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.641 ; gain = 196.566

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 100aea56f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1681.641 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 1 Warnings, 64 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:37 ; elapsed = 00:02:16 . Memory (MB): peak = 1681.641 ; gain = 1001.320
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1681.641 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/core_v/core_v.runs/impl_1/CORE_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file CORE_drc_opted.rpt -pb CORE_drc_opted.pb -rpx CORE_drc_opted.rpx
Command: report_drc -file CORE_drc_opted.rpt -pb CORE_drc_opted.pb -rpx CORE_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/core_v/core_v.runs/impl_1/CORE_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1681.641 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c908c7c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1681.641 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1681.641 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus cic_dec_factor are not locked:  'cic_dec_factor[2]' 
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus core_in are not locked:  'core_in[14]'  'core_in[12]'  'core_in[7]'  'core_in[6]'  'core_in[5]'  'core_in[4]'  'core_in[3]'  'core_in[2]'  'core_in[1]'  'core_in[0]' 
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus core_out are not locked:  'core_out[15]'  'core_out[11]'  'core_out[8]'  'core_out[7]'  'core_out[6]'  'core_out[5]'  'core_out[4]'  'core_out[3]'  'core_out[2]'  'core_out[1]'  'core_out[0]' 
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus iir_out are not locked:  'iir_out[15]'  'iir_out[14]'  'iir_out[13]'  'iir_out[12]'  'iir_out[11]'  'iir_out[10]'  'iir_out[9]'  'iir_out[8]'  'iir_out[5]' 
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 40f4e118

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.641 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11a5e23ac

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1681.641 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11a5e23ac

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1681.641 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 11a5e23ac

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1681.641 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: dbf97d9a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1681.641 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1681.641 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 8168e298

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 1681.641 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1d749c2d5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1681.641 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d749c2d5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1681.641 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e9784567

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 1681.641 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b365ef6a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 1681.641 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 137b24001

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 1681.641 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 15ea20be1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1681.641 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b30a0606

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1681.641 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b30a0606

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1681.641 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1b30a0606

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 1681.641 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e149b391

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e149b391

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 1681.641 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=29.383. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ca18ba54

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 1681.641 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1ca18ba54

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 1681.641 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ca18ba54

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 1681.641 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ca18ba54

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 1681.641 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 161d0aa2e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 1681.641 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 161d0aa2e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 1681.641 ; gain = 0.000
Ending Placer Task | Checksum: f5bce74c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 1681.641 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 5 Warnings, 64 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 1681.641 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1681.641 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/core_v/core_v.runs/impl_1/CORE_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file CORE_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1681.641 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file CORE_utilization_placed.rpt -pb CORE_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1681.641 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file CORE_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1681.641 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus cic_dec_factor[4:0] are not locked:  cic_dec_factor[2]
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus core_in[15:0] are not locked:  core_in[14] core_in[12] core_in[7] core_in[6] core_in[5] core_in[4] core_in[3] core_in[2] core_in[1] core_in[0] and 0 more (total of 11.)
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus core_out[15:0] are not locked:  core_out[15] core_out[11] core_out[8] core_out[7] core_out[6] core_out[5] core_out[4] core_out[3] core_out[2] core_out[1]  and 1 more (total of 12.)
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus iir_out[15:0] are not locked:  iir_out[15] iir_out[14] iir_out[13] iir_out[12] iir_out[11] iir_out[10] iir_out[9] iir_out[8] iir_out[5]
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: ed60c3f2 ConstDB: 0 ShapeSum: 85c235a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d3145e05

Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 1852.684 ; gain = 171.043
Post Restoration Checksum: NetGraph: 19f43a07 NumContArr: b92023fe Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d3145e05

Time (s): cpu = 00:00:54 ; elapsed = 00:00:45 . Memory (MB): peak = 1852.684 ; gain = 171.043

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d3145e05

Time (s): cpu = 00:00:54 ; elapsed = 00:00:45 . Memory (MB): peak = 1858.203 ; gain = 176.562

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d3145e05

Time (s): cpu = 00:00:54 ; elapsed = 00:00:45 . Memory (MB): peak = 1858.203 ; gain = 176.562
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16707e32f

Time (s): cpu = 00:01:02 ; elapsed = 00:00:50 . Memory (MB): peak = 1914.668 ; gain = 233.027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=29.391 | TNS=0.000  | WHS=-1.512 | THS=-335.201|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1b3524339

Time (s): cpu = 00:01:07 ; elapsed = 00:00:53 . Memory (MB): peak = 1932.148 ; gain = 250.508
INFO: [Route 35-416] Intermediate Timing Summary | WNS=29.391 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 144514b54

Time (s): cpu = 00:01:07 ; elapsed = 00:00:53 . Memory (MB): peak = 1932.148 ; gain = 250.508
Phase 2 Router Initialization | Checksum: 1a4a59119

Time (s): cpu = 00:01:07 ; elapsed = 00:00:53 . Memory (MB): peak = 1932.148 ; gain = 250.508

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c712f1c9

Time (s): cpu = 00:01:09 ; elapsed = 00:00:54 . Memory (MB): peak = 1932.148 ; gain = 250.508

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 508
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=28.238 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1fca2e61e

Time (s): cpu = 00:01:15 ; elapsed = 00:00:57 . Memory (MB): peak = 1932.148 ; gain = 250.508
Phase 4 Rip-up And Reroute | Checksum: 1fca2e61e

Time (s): cpu = 00:01:15 ; elapsed = 00:00:57 . Memory (MB): peak = 1932.148 ; gain = 250.508

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1fca2e61e

Time (s): cpu = 00:01:15 ; elapsed = 00:00:57 . Memory (MB): peak = 1932.148 ; gain = 250.508

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1fca2e61e

Time (s): cpu = 00:01:15 ; elapsed = 00:00:57 . Memory (MB): peak = 1932.148 ; gain = 250.508
Phase 5 Delay and Skew Optimization | Checksum: 1fca2e61e

Time (s): cpu = 00:01:15 ; elapsed = 00:00:57 . Memory (MB): peak = 1932.148 ; gain = 250.508

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2439ce1bd

Time (s): cpu = 00:01:16 ; elapsed = 00:00:58 . Memory (MB): peak = 1932.148 ; gain = 250.508
INFO: [Route 35-416] Intermediate Timing Summary | WNS=28.298 | TNS=0.000  | WHS=-0.198 | THS=-0.323 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 23fc84c02

Time (s): cpu = 00:01:16 ; elapsed = 00:00:58 . Memory (MB): peak = 1932.148 ; gain = 250.508
Phase 6.1 Hold Fix Iter | Checksum: 23fc84c02

Time (s): cpu = 00:01:16 ; elapsed = 00:00:58 . Memory (MB): peak = 1932.148 ; gain = 250.508

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=28.298 | TNS=0.000  | WHS=-0.198 | THS=-0.323 |

Phase 6.2 Additional Hold Fix | Checksum: 23fc84c02

Time (s): cpu = 00:01:18 ; elapsed = 00:00:59 . Memory (MB): peak = 1932.148 ; gain = 250.508
Phase 6 Post Hold Fix | Checksum: 1b143820b

Time (s): cpu = 00:01:18 ; elapsed = 00:00:59 . Memory (MB): peak = 1932.148 ; gain = 250.508

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.32602 %
  Global Horizontal Routing Utilization  = 1.64501 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b7969518

Time (s): cpu = 00:01:18 ; elapsed = 00:00:59 . Memory (MB): peak = 1932.148 ; gain = 250.508

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b7969518

Time (s): cpu = 00:01:18 ; elapsed = 00:00:59 . Memory (MB): peak = 1932.148 ; gain = 250.508

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1811ec8a3

Time (s): cpu = 00:01:19 ; elapsed = 00:01:01 . Memory (MB): peak = 1932.148 ; gain = 250.508
WARNING: [Route 35-459] Router was unable to fix hold violation on 2 pins. This could be due to a combination of congestion, blockages and run-time limitations. Such pins are:
	u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][72]_srl8/D
	u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D

Resolution: You may try high effort hold fixing by turning on param route.enableGlobalHoldIter.

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 201402119

Time (s): cpu = 00:01:21 ; elapsed = 00:01:01 . Memory (MB): peak = 1932.148 ; gain = 250.508
INFO: [Route 35-57] Estimated Timing Summary | WNS=28.298 | TNS=0.000  | WHS=-0.198 | THS=-0.323 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 201402119

Time (s): cpu = 00:01:21 ; elapsed = 00:01:01 . Memory (MB): peak = 1932.148 ; gain = 250.508
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:21 ; elapsed = 00:01:01 . Memory (MB): peak = 1932.148 ; gain = 250.508

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 11 Warnings, 64 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:23 ; elapsed = 00:01:03 . Memory (MB): peak = 1932.148 ; gain = 250.508
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1932.148 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/core_v/core_v.runs/impl_1/CORE_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file CORE_drc_routed.rpt -pb CORE_drc_routed.pb -rpx CORE_drc_routed.rpx
Command: report_drc -file CORE_drc_routed.rpt -pb CORE_drc_routed.pb -rpx CORE_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/core_v/core_v.runs/impl_1/CORE_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file CORE_methodology_drc_routed.rpt -pb CORE_methodology_drc_routed.pb -rpx CORE_methodology_drc_routed.rpx
Command: report_methodology -file CORE_methodology_drc_routed.rpt -pb CORE_methodology_drc_routed.pb -rpx CORE_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/core_v/core_v.runs/impl_1/CORE_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1932.148 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file CORE_power_routed.rpt -pb CORE_power_summary_routed.pb -rpx CORE_power_routed.rpx
Command: report_power -file CORE_power_routed.rpt -pb CORE_power_summary_routed.pb -rpx CORE_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
100 Infos, 11 Warnings, 64 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1962.699 ; gain = 30.551
INFO: [runtcl-4] Executing : report_route_status -file CORE_route_status.rpt -pb CORE_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file CORE_timing_summary_routed.rpt -pb CORE_timing_summary_routed.pb -rpx CORE_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file CORE_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file CORE_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file CORE_bus_skew_routed.rpt -pb CORE_bus_skew_routed.pb -rpx CORE_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Dec 25 00:24:20 2025...
