
    interconnects = {
        interconnect = {
            interface0 = {
                parent = "llc";

                addressMap = {
                    type = "NUMA";
                };

                ignoreInvLatency = True;  # ideal coherence
            };

            interface1 = {
                parent = "mem";

                addressMap = {
                    type = "NUMA";
                };

                ignoreInvLatency = True;  # ideal coherence
            };

            routingAlgorithm = {
                type = "Mesh2DDimensionOrder";
                dimX = 4;
                dimY = 4;
            };

            routers = {
                type = "Timing";
                latency = 3;  # cycles, 2-stage routers + 1-cycle link, Jenga, ISCA'17
                portWidth = 128;  # bits
            };

            upperLevel = {
                routingAlgorithm = {
                    type = "Tree";
                    levelSizes = "12 4";  # leaf to root
                    onlyLeafTerminals = False;
                };

                routers = {
                    type = "Timing";
                    latency = 12;  # cycles, 6-cycle TX + 6-cycle RX
                    # HMC2: 2 links * 16 lanes * 25 Gbps / 2 input vs. output / 2 GHz = 200-bit wide
                    # Simba: 8 links * 4 lanes * 25 Gbps / 2 input vs. output / 2 GHz = 200-bit wide
                    portWidth = 256;
                    processWidth = 4;  # to support up to 4 ways at the center router
                };
            };

            ccHeaderSize = 0;
        };
    };

