<!-- HTML header for doxygen 1.8.14-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>BT AUDIO SDK: CACHE_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
<link href="my_customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="bbpro-h55px.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">BT AUDIO SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,true,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CACHE_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___a_p_i___reference.html">API Reference</a> &raquo; <a class="el" href="group___p_l_a_t_f_o_r_m.html">Platform</a> &raquo; <a class="el" href="group___p_l_a_t_f_o_r_m__87x3d.html">rtl87x3d</a> &raquo; <a class="el" href="group__x3d___r_t_l876_x.html">Rtl876x</a> &raquo; <a class="el" href="group__x3d___r_t_l876_x___peripheral___registers___structures.html">RTL876X Register Structure</a><a class="el" href="group___a_p_i___reference.html">API Reference</a> &raquo; <a class="el" href="group___p_l_a_t_f_o_r_m.html">Platform</a> &raquo; <a class="el" href="group___p_l_a_t_f_o_r_m__87x3e.html">rtl87x3e</a> &raquo; <a class="el" href="group__x3e___r_t_l876_x.html">Rtl876x</a> &raquo;  &#124; <a class="el" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html">RTL876X Register Structure</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>cache for flash  
 <a href="struct_c_a_c_h_e___type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="rtl87x3d_2platform_2rtl876x_8h_source.html">rtl876x.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a19a2316453b669e336d534df8a842ac5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_c_h_e___type_def.html#a19a2316453b669e336d534df8a842ac5">CACHE_ENABLE</a></td></tr>
<tr class="separator:a19a2316453b669e336d534df8a842ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7961483814a8cae8f52cd0635e091146"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_c_h_e___type_def.html#a7961483814a8cae8f52cd0635e091146">FLUSH</a></td></tr>
<tr class="separator:a7961483814a8cae8f52cd0635e091146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ab758b9cdace7b8508821026714eec"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_c_h_e___type_def.html#a81ab758b9cdace7b8508821026714eec">INTR</a></td></tr>
<tr class="separator:a81ab758b9cdace7b8508821026714eec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d21b7df7083354550aa8053ed5238e0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_c_h_e___type_def.html#a1d21b7df7083354550aa8053ed5238e0">RST_CNT</a></td></tr>
<tr class="separator:a1d21b7df7083354550aa8053ed5238e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23d7df25e5ce54b0bde63be381dea720"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_c_h_e___type_def.html#a23d7df25e5ce54b0bde63be381dea720">RD_EVT_CNT</a></td></tr>
<tr class="separator:a23d7df25e5ce54b0bde63be381dea720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbd959d9155d398caaa282df5d63587e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_c_h_e___type_def.html#adbd959d9155d398caaa282df5d63587e">HIT_EVT_CNT</a></td></tr>
<tr class="separator:adbd959d9155d398caaa282df5d63587e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a919df1d19dd4682772aa72475f5b89c1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_c_h_e___type_def.html#a919df1d19dd4682772aa72475f5b89c1">HIT_LSTW_EVT_CNT</a></td></tr>
<tr class="separator:a919df1d19dd4682772aa72475f5b89c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb617f35582307af749c2d01edd6d9b6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_c_h_e___type_def.html#aeb617f35582307af749c2d01edd6d9b6">RD_PND_CNT</a></td></tr>
<tr class="separator:aeb617f35582307af749c2d01edd6d9b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acff8e43b696640a18d2ed5a7dd0daba5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_c_h_e___type_def.html#acff8e43b696640a18d2ed5a7dd0daba5">RSVD</a> [4]</td></tr>
<tr class="separator:acff8e43b696640a18d2ed5a7dd0daba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e5a8ff5130130a743a39270bcc18404"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_c_h_e___type_def.html#a1e5a8ff5130130a743a39270bcc18404">HITWAYBUF_CTRL</a></td></tr>
<tr class="separator:a1e5a8ff5130130a743a39270bcc18404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82d6f5d015c2b425d1dc3b8d0421f32f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_c_h_e___type_def.html#a82d6f5d015c2b425d1dc3b8d0421f32f">CACHE_RAM_CTTRL</a></td></tr>
<tr class="separator:a82d6f5d015c2b425d1dc3b8d0421f32f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>cache for flash </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a19a2316453b669e336d534df8a842ac5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19a2316453b669e336d534df8a842ac5">&#9670;&nbsp;</a></span>CACHE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t CACHE_ENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPIC cache Enable Register, Address Offset: 0x00 </p>

</div>
</div>
<a id="a7961483814a8cae8f52cd0635e091146"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7961483814a8cae8f52cd0635e091146">&#9670;&nbsp;</a></span>FLUSH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t FLUSH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cache Flush register, Address Offset: 0x04 </p>

</div>
</div>
<a id="a81ab758b9cdace7b8508821026714eec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81ab758b9cdace7b8508821026714eec">&#9670;&nbsp;</a></span>INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t INTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cache Interrupt register, Address Offset: 0x08 </p>

</div>
</div>
<a id="a1d21b7df7083354550aa8053ed5238e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d21b7df7083354550aa8053ed5238e0">&#9670;&nbsp;</a></span>RST_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RST_CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cache Reset Counter register, Address Offset: 0x0C </p>

</div>
</div>
<a id="a23d7df25e5ce54b0bde63be381dea720"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23d7df25e5ce54b0bde63be381dea720">&#9670;&nbsp;</a></span>RD_EVT_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RD_EVT_CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cache Read Event Counter register, Address Offset: 0x10 </p>

</div>
</div>
<a id="adbd959d9155d398caaa282df5d63587e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbd959d9155d398caaa282df5d63587e">&#9670;&nbsp;</a></span>HIT_EVT_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t HIT_EVT_CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cache HIT Event Counter register, Address Offset: 0x14 </p>

</div>
</div>
<a id="a919df1d19dd4682772aa72475f5b89c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a919df1d19dd4682772aa72475f5b89c1">&#9670;&nbsp;</a></span>HIT_LSTW_EVT_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t HIT_LSTW_EVT_CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cache Hit lastway event counter register, Offset: 0x18 </p>

</div>
</div>
<a id="aeb617f35582307af749c2d01edd6d9b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb617f35582307af749c2d01edd6d9b6">&#9670;&nbsp;</a></span>RD_PND_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RD_PND_CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cache Read pending counter register, Offset: 0x1c </p>

</div>
</div>
<a id="acff8e43b696640a18d2ed5a7dd0daba5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acff8e43b696640a18d2ed5a7dd0daba5">&#9670;&nbsp;</a></span>RSVD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RSVD[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x20~0x2C </p>

</div>
</div>
<a id="a1e5a8ff5130130a743a39270bcc18404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e5a8ff5130130a743a39270bcc18404">&#9670;&nbsp;</a></span>HITWAYBUF_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t HITWAYBUF_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Hit way buffer control, Address Offset: 0x30 </p>

</div>
</div>
<a id="a82d6f5d015c2b425d1dc3b8d0421f32f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82d6f5d015c2b425d1dc3b8d0421f32f">&#9670;&nbsp;</a></span>CACHE_RAM_CTTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t CACHE_RAM_CTTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>icache twoway control, Address Offset: 0x34 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>sdk/inc/rtl87x3d/platform/<a class="el" href="rtl87x3d_2platform_2rtl876x_8h_source.html">rtl876x.h</a></li>
</ul>
</div><!-- contents -->

<HR SIZE=5>
<font size="3" color="black">Copyright(c) 2020, <a href=" http://www.realtek.com.tw/"><font size="3" color="#6FB7B7"><b>Realtek Semiconductor Corporation</b></font></a>. All rights reserved.</font> 
