

================================================================
== Vivado HLS Report for 'zeropad2d_cl_array_array_ap_ufixed_8_1_4_0_0_2u_config21_s'
================================================================
* Date:           Sun Jul 27 17:10:06 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myhls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.916 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      891|      891| 4.455 us | 4.455 us |  891|  891|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadTop           |       60|       60|        30|          -|          -|     2|    no    |
        | + PadTopWidth     |       28|       28|         1|          -|          -|    28|    no    |
        |- PadMain          |      768|      768|        32|          -|          -|    24|    no    |
        | + PadLeft         |        2|        2|         1|          -|          -|     2|    no    |
        | + CopyMain        |       24|       24|         1|          -|          -|    24|    no    |
        | + PadRight        |        2|        2|         1|          -|          -|     2|    no    |
        |- PadBottom        |       60|       60|        30|          -|          -|     2|    no    |
        | + PadBottomWidth  |       28|       28|         1|          -|          -|    28|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      192|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      203|     -|
|Register             |        -|      -|       48|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       48|      395|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |i_5_fu_312_p2             |     +    |      0|  0|   9|           2|           1|
    |i_6_fu_254_p2             |     +    |      0|  0|  15|           5|           1|
    |i_fu_230_p2               |     +    |      0|  0|   9|           2|           1|
    |j_10_fu_324_p2            |     +    |      0|  0|  15|           5|           1|
    |j_11_fu_278_p2            |     +    |      0|  0|  15|           5|           1|
    |j_12_fu_300_p2            |     +    |      0|  0|   9|           2|           1|
    |j_9_fu_266_p2             |     +    |      0|  0|   9|           2|           1|
    |j_fu_242_p2               |     +    |      0|  0|  15|           5|           1|
    |ap_block_state3           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op30  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op58  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln51_fu_224_p2       |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln53_fu_236_p2       |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln59_fu_248_p2       |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln61_fu_260_p2       |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln65_fu_272_p2       |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln69_fu_294_p2       |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln75_fu_306_p2       |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln77_fu_318_p2       |   icmp   |      0|  0|  11|           5|           4|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6           |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 192|          64|          46|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  47|         10|    1|         10|
    |ap_done                |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n  |   9|          2|    1|          2|
    |i1_0_reg_158           |   9|          2|    5|         10|
    |i5_0_reg_202           |   9|          2|    2|          4|
    |i_0_reg_136            |   9|          2|    2|          4|
    |j2_0_reg_169           |   9|          2|    2|          4|
    |j3_0_reg_180           |   9|          2|    5|         10|
    |j4_0_reg_191           |   9|          2|    2|          4|
    |j6_0_reg_213           |   9|          2|    5|         10|
    |j_0_reg_147            |   9|          2|    5|         10|
    |real_start             |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_0_V_din     |  15|          3|    8|         24|
    |res_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_1_V_din     |  15|          3|    8|         24|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 203|         44|   51|        126|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  9|   0|    9|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |i1_0_reg_158    |  5|   0|    5|          0|
    |i5_0_reg_202    |  2|   0|    2|          0|
    |i_0_reg_136     |  2|   0|    2|          0|
    |i_5_reg_381     |  2|   0|    2|          0|
    |i_6_reg_349     |  5|   0|    5|          0|
    |i_reg_333       |  2|   0|    2|          0|
    |j2_0_reg_169    |  2|   0|    2|          0|
    |j3_0_reg_180    |  5|   0|    5|          0|
    |j4_0_reg_191    |  2|   0|    2|          0|
    |j6_0_reg_213    |  5|   0|    5|          0|
    |j_0_reg_147     |  5|   0|    5|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 48|   0|   48|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_ufixed<8,1,4,0,0>,2u>,config21> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_ufixed<8,1,4,0,0>,2u>,config21> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_ufixed<8,1,4,0,0>,2u>,config21> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_ufixed<8,1,4,0,0>,2u>,config21> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_ufixed<8,1,4,0,0>,2u>,config21> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_ufixed<8,1,4,0,0>,2u>,config21> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_ufixed<8,1,4,0,0>,2u>,config21> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_ufixed<8,1,4,0,0>,2u>,config21> | return value |
|start_out                | out |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_ufixed<8,1,4,0,0>,2u>,config21> | return value |
|start_write              | out |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_ufixed<8,1,4,0,0>,2u>,config21> | return value |
|data_V_data_0_V_dout     |  in |    8|   ap_fifo  |                       data_V_data_0_V                       |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_data_0_V                       |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                       data_V_data_0_V                       |    pointer   |
|data_V_data_1_V_dout     |  in |    8|   ap_fifo  |                       data_V_data_1_V                       |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_data_1_V                       |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                       data_V_data_1_V                       |    pointer   |
|res_V_data_0_V_din       | out |    8|   ap_fifo  |                        res_V_data_0_V                       |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                        res_V_data_0_V                       |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                        res_V_data_0_V                       |    pointer   |
|res_V_data_1_V_din       | out |    8|   ap_fifo  |                        res_V_data_1_V                       |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                        res_V_data_1_V                       |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                        res_V_data_1_V                       |    pointer   |
+-------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

