RUN: racket $LAKEROAD_DIR/bin/main.rkt \
RUN:  --solver bitwuzla \
RUN:  --instruction '(bvadd (var a 16) (var b 16))' \
RUN:  --architecture xilinx-ultrascale-plus \
RUN:  --template bitwise-with-carry \
RUN:  --out-format verilog \
RUN:  --top-module-name add16_2 \
RUN:  --verilog-module-out-signal out:16 \
RUN:  --module-name add16_2 \
RUN:  --input-signal a:16 \
RUN:  --input-signal b:16 \
RUN: | FileCheck %s

CHECK: module add16_2(a, b, out);
CHECK:   CARRY8 #(
CHECK:   CARRY8 #(
CHECK:   LUT2 #(
CHECK: endmodule
