0.7
2020.2
Nov 18 2020
09:47:47
C:/home/github/LogicDesign/Lab5-Advanced/Problem_3_4/Problem_3_4.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/home/github/LogicDesign/Lab5-Advanced/Problem_3_4/Problem_3_4.srcs/sources_1/imports/Downloads/Lab5_TeamX_Booth_Multiplier_4bit.v,1637734206,verilog,,C:/home/github/LogicDesign/Lab5-Advanced/Problem_3_4/Problem_3_4.srcs/sources_1/new/Lab5_Team3_Booth_Multiplier_4bit_t.v,,Booth_Multiplier_4bit,,,,,,,,
C:/home/github/LogicDesign/Lab5-Advanced/Problem_3_4/Problem_3_4.srcs/sources_1/imports/Downloads/Lab5_TeamX_Greatest_Common_Divisor.v,1637685747,verilog,,C:/home/github/LogicDesign/Lab5-Advanced/Problem_3_4/Problem_3_4.srcs/sources_1/new/Lab5_TeamX_Greatest_Common_Divisor_t.v,,Greatest_Common_Divisor,,,,,,,,
C:/home/github/LogicDesign/Lab5-Advanced/Problem_3_4/Problem_3_4.srcs/sources_1/new/Lab5_Team3_Booth_Multiplier_4bit_t.v,1637687718,verilog,,,,Lab5_Team3_Booth_Multiplier_4bit_t,,,,,,,,
C:/home/github/LogicDesign/Lab5-Advanced/Problem_3_4/Problem_3_4.srcs/sources_1/new/Lab5_TeamX_Greatest_Common_Divisor_t.v,1637687401,verilog,,,,Lab5_Team3_Greatest_Common_Divisor_t,,,,,,,,
