# ece546_hssl

## Todo List
* Via transition                (Done)
* Package transition            (Due: May    2, CPC) ***** optional
* Verilog                       (Due: April 27, CPC)
	* DFE                       (Due: April 27, CPC)
	* Clock Deskew (For DFE)    (Due: April 27, CPC)
	* bit -2- analog generator  (Due: April 27, CPC)
	* prbs 31 generator         (Due: April 27, CPC)
* Connect everything
	* RC equalizer 				(Due:   ...   , XG)
	* Receiver Gain				(Due:   ...   , XG)
	* Receiver Input waveform   (Due: May    2, XG)
	  V_negative = {0, -VDD} or {VDD,0}
	* Transmitter Impedance     (Due: May    2, XG)
* Report						( May   6 ~ 13 )
								

## (Pre) May 2, Mon.
Connect everything to the 1st version.

## April 25, Mon. 
* (CP) Start GitHub
* (CP) Upload s4p for via transition
* (XG) Familiar GitHub
* (XG) Familiar TeXStudio
* (XG) Differential amplifier done
* (XG) CTLE done
