#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* HV */
HV__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
HV__0__MASK EQU 0x02
HV__0__PC EQU CYREG_PRT3_PC1
HV__0__PORT EQU 3
HV__0__SHIFT EQU 1
HV__AG EQU CYREG_PRT3_AG
HV__AMUX EQU CYREG_PRT3_AMUX
HV__BIE EQU CYREG_PRT3_BIE
HV__BIT_MASK EQU CYREG_PRT3_BIT_MASK
HV__BYP EQU CYREG_PRT3_BYP
HV__CTL EQU CYREG_PRT3_CTL
HV__DM0 EQU CYREG_PRT3_DM0
HV__DM1 EQU CYREG_PRT3_DM1
HV__DM2 EQU CYREG_PRT3_DM2
HV__DR EQU CYREG_PRT3_DR
HV__INP_DIS EQU CYREG_PRT3_INP_DIS
HV__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
HV__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
HV__LCD_EN EQU CYREG_PRT3_LCD_EN
HV__MASK EQU 0x02
HV__PORT EQU 3
HV__PRT EQU CYREG_PRT3_PRT
HV__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
HV__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
HV__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
HV__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
HV__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
HV__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
HV__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
HV__PS EQU CYREG_PRT3_PS
HV__SHIFT EQU 1
HV__SLW EQU CYREG_PRT3_SLW

/* RX */
RX__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
RX__0__MASK EQU 0x20
RX__0__PC EQU CYREG_PRT2_PC5
RX__0__PORT EQU 2
RX__0__SHIFT EQU 5
RX__AG EQU CYREG_PRT2_AG
RX__AMUX EQU CYREG_PRT2_AMUX
RX__BIE EQU CYREG_PRT2_BIE
RX__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RX__BYP EQU CYREG_PRT2_BYP
RX__CTL EQU CYREG_PRT2_CTL
RX__DM0 EQU CYREG_PRT2_DM0
RX__DM1 EQU CYREG_PRT2_DM1
RX__DM2 EQU CYREG_PRT2_DM2
RX__DR EQU CYREG_PRT2_DR
RX__INP_DIS EQU CYREG_PRT2_INP_DIS
RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RX__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RX__LCD_EN EQU CYREG_PRT2_LCD_EN
RX__MASK EQU 0x20
RX__PORT EQU 2
RX__PRT EQU CYREG_PRT2_PRT
RX__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RX__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RX__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RX__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RX__PS EQU CYREG_PRT2_PS
RX__SHIFT EQU 5
RX__SLW EQU CYREG_PRT2_SLW

/* TX */
TX__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
TX__0__MASK EQU 0x40
TX__0__PC EQU CYREG_PRT2_PC6
TX__0__PORT EQU 2
TX__0__SHIFT EQU 6
TX__AG EQU CYREG_PRT2_AG
TX__AMUX EQU CYREG_PRT2_AMUX
TX__BIE EQU CYREG_PRT2_BIE
TX__BIT_MASK EQU CYREG_PRT2_BIT_MASK
TX__BYP EQU CYREG_PRT2_BYP
TX__CTL EQU CYREG_PRT2_CTL
TX__DM0 EQU CYREG_PRT2_DM0
TX__DM1 EQU CYREG_PRT2_DM1
TX__DM2 EQU CYREG_PRT2_DM2
TX__DR EQU CYREG_PRT2_DR
TX__INP_DIS EQU CYREG_PRT2_INP_DIS
TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
TX__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
TX__LCD_EN EQU CYREG_PRT2_LCD_EN
TX__MASK EQU 0x40
TX__PORT EQU 2
TX__PRT EQU CYREG_PRT2_PRT
TX__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
TX__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
TX__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
TX__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
TX__PS EQU CYREG_PRT2_PS
TX__SHIFT EQU 6
TX__SLW EQU CYREG_PRT2_SLW

/* CAN_CanIP */
CAN_CanIP__CSR_BUF_SR EQU CYREG_CAN0_CSR_BUF_SR
CAN_CanIP__CSR_CFG EQU CYREG_CAN0_CSR_CFG
CAN_CanIP__CSR_CMD EQU CYREG_CAN0_CSR_CMD
CAN_CanIP__CSR_ERR_SR EQU CYREG_CAN0_CSR_ERR_SR
CAN_CanIP__CSR_INT_EN EQU CYREG_CAN0_CSR_INT_EN
CAN_CanIP__CSR_INT_SR EQU CYREG_CAN0_CSR_INT_SR
CAN_CanIP__PM_ACT_CFG EQU CYREG_PM_ACT_CFG6
CAN_CanIP__PM_ACT_MSK EQU 0x01
CAN_CanIP__PM_STBY_CFG EQU CYREG_PM_STBY_CFG6
CAN_CanIP__PM_STBY_MSK EQU 0x01
CAN_CanIP__RX0_ACR EQU CYREG_CAN0_RX0_ACR
CAN_CanIP__RX0_ACRD EQU CYREG_CAN0_RX0_ACRD
CAN_CanIP__RX0_AMR EQU CYREG_CAN0_RX0_AMR
CAN_CanIP__RX0_AMRD EQU CYREG_CAN0_RX0_AMRD
CAN_CanIP__RX0_CMD EQU CYREG_CAN0_RX0_CMD
CAN_CanIP__RX0_DH EQU CYREG_CAN0_RX0_DH
CAN_CanIP__RX0_DL EQU CYREG_CAN0_RX0_DL
CAN_CanIP__RX0_ID EQU CYREG_CAN0_RX0_ID
CAN_CanIP__RX1_ACR EQU CYREG_CAN0_RX1_ACR
CAN_CanIP__RX1_ACRD EQU CYREG_CAN0_RX1_ACRD
CAN_CanIP__RX1_AMR EQU CYREG_CAN0_RX1_AMR
CAN_CanIP__RX1_AMRD EQU CYREG_CAN0_RX1_AMRD
CAN_CanIP__RX1_CMD EQU CYREG_CAN0_RX1_CMD
CAN_CanIP__RX1_DH EQU CYREG_CAN0_RX1_DH
CAN_CanIP__RX1_DL EQU CYREG_CAN0_RX1_DL
CAN_CanIP__RX1_ID EQU CYREG_CAN0_RX1_ID
CAN_CanIP__RX10_ACR EQU CYREG_CAN0_RX10_ACR
CAN_CanIP__RX10_ACRD EQU CYREG_CAN0_RX10_ACRD
CAN_CanIP__RX10_AMR EQU CYREG_CAN0_RX10_AMR
CAN_CanIP__RX10_AMRD EQU CYREG_CAN0_RX10_AMRD
CAN_CanIP__RX10_CMD EQU CYREG_CAN0_RX10_CMD
CAN_CanIP__RX10_DH EQU CYREG_CAN0_RX10_DH
CAN_CanIP__RX10_DL EQU CYREG_CAN0_RX10_DL
CAN_CanIP__RX10_ID EQU CYREG_CAN0_RX10_ID
CAN_CanIP__RX11_ACR EQU CYREG_CAN0_RX11_ACR
CAN_CanIP__RX11_ACRD EQU CYREG_CAN0_RX11_ACRD
CAN_CanIP__RX11_AMR EQU CYREG_CAN0_RX11_AMR
CAN_CanIP__RX11_AMRD EQU CYREG_CAN0_RX11_AMRD
CAN_CanIP__RX11_CMD EQU CYREG_CAN0_RX11_CMD
CAN_CanIP__RX11_DH EQU CYREG_CAN0_RX11_DH
CAN_CanIP__RX11_DL EQU CYREG_CAN0_RX11_DL
CAN_CanIP__RX11_ID EQU CYREG_CAN0_RX11_ID
CAN_CanIP__RX12_ACR EQU CYREG_CAN0_RX12_ACR
CAN_CanIP__RX12_ACRD EQU CYREG_CAN0_RX12_ACRD
CAN_CanIP__RX12_AMR EQU CYREG_CAN0_RX12_AMR
CAN_CanIP__RX12_AMRD EQU CYREG_CAN0_RX12_AMRD
CAN_CanIP__RX12_CMD EQU CYREG_CAN0_RX12_CMD
CAN_CanIP__RX12_DH EQU CYREG_CAN0_RX12_DH
CAN_CanIP__RX12_DL EQU CYREG_CAN0_RX12_DL
CAN_CanIP__RX12_ID EQU CYREG_CAN0_RX12_ID
CAN_CanIP__RX13_ACR EQU CYREG_CAN0_RX13_ACR
CAN_CanIP__RX13_ACRD EQU CYREG_CAN0_RX13_ACRD
CAN_CanIP__RX13_AMR EQU CYREG_CAN0_RX13_AMR
CAN_CanIP__RX13_AMRD EQU CYREG_CAN0_RX13_AMRD
CAN_CanIP__RX13_CMD EQU CYREG_CAN0_RX13_CMD
CAN_CanIP__RX13_DH EQU CYREG_CAN0_RX13_DH
CAN_CanIP__RX13_DL EQU CYREG_CAN0_RX13_DL
CAN_CanIP__RX13_ID EQU CYREG_CAN0_RX13_ID
CAN_CanIP__RX14_ACR EQU CYREG_CAN0_RX14_ACR
CAN_CanIP__RX14_ACRD EQU CYREG_CAN0_RX14_ACRD
CAN_CanIP__RX14_AMR EQU CYREG_CAN0_RX14_AMR
CAN_CanIP__RX14_AMRD EQU CYREG_CAN0_RX14_AMRD
CAN_CanIP__RX14_CMD EQU CYREG_CAN0_RX14_CMD
CAN_CanIP__RX14_DH EQU CYREG_CAN0_RX14_DH
CAN_CanIP__RX14_DL EQU CYREG_CAN0_RX14_DL
CAN_CanIP__RX14_ID EQU CYREG_CAN0_RX14_ID
CAN_CanIP__RX15_ACR EQU CYREG_CAN0_RX15_ACR
CAN_CanIP__RX15_ACRD EQU CYREG_CAN0_RX15_ACRD
CAN_CanIP__RX15_AMR EQU CYREG_CAN0_RX15_AMR
CAN_CanIP__RX15_AMRD EQU CYREG_CAN0_RX15_AMRD
CAN_CanIP__RX15_CMD EQU CYREG_CAN0_RX15_CMD
CAN_CanIP__RX15_DH EQU CYREG_CAN0_RX15_DH
CAN_CanIP__RX15_DL EQU CYREG_CAN0_RX15_DL
CAN_CanIP__RX15_ID EQU CYREG_CAN0_RX15_ID
CAN_CanIP__RX2_ACR EQU CYREG_CAN0_RX2_ACR
CAN_CanIP__RX2_ACRD EQU CYREG_CAN0_RX2_ACRD
CAN_CanIP__RX2_AMR EQU CYREG_CAN0_RX2_AMR
CAN_CanIP__RX2_AMRD EQU CYREG_CAN0_RX2_AMRD
CAN_CanIP__RX2_CMD EQU CYREG_CAN0_RX2_CMD
CAN_CanIP__RX2_DH EQU CYREG_CAN0_RX2_DH
CAN_CanIP__RX2_DL EQU CYREG_CAN0_RX2_DL
CAN_CanIP__RX2_ID EQU CYREG_CAN0_RX2_ID
CAN_CanIP__RX3_ACR EQU CYREG_CAN0_RX3_ACR
CAN_CanIP__RX3_ACRD EQU CYREG_CAN0_RX3_ACRD
CAN_CanIP__RX3_AMR EQU CYREG_CAN0_RX3_AMR
CAN_CanIP__RX3_AMRD EQU CYREG_CAN0_RX3_AMRD
CAN_CanIP__RX3_CMD EQU CYREG_CAN0_RX3_CMD
CAN_CanIP__RX3_DH EQU CYREG_CAN0_RX3_DH
CAN_CanIP__RX3_DL EQU CYREG_CAN0_RX3_DL
CAN_CanIP__RX3_ID EQU CYREG_CAN0_RX3_ID
CAN_CanIP__RX4_ACR EQU CYREG_CAN0_RX4_ACR
CAN_CanIP__RX4_ACRD EQU CYREG_CAN0_RX4_ACRD
CAN_CanIP__RX4_AMR EQU CYREG_CAN0_RX4_AMR
CAN_CanIP__RX4_AMRD EQU CYREG_CAN0_RX4_AMRD
CAN_CanIP__RX4_CMD EQU CYREG_CAN0_RX4_CMD
CAN_CanIP__RX4_DH EQU CYREG_CAN0_RX4_DH
CAN_CanIP__RX4_DL EQU CYREG_CAN0_RX4_DL
CAN_CanIP__RX4_ID EQU CYREG_CAN0_RX4_ID
CAN_CanIP__RX5_ACR EQU CYREG_CAN0_RX5_ACR
CAN_CanIP__RX5_ACRD EQU CYREG_CAN0_RX5_ACRD
CAN_CanIP__RX5_AMR EQU CYREG_CAN0_RX5_AMR
CAN_CanIP__RX5_AMRD EQU CYREG_CAN0_RX5_AMRD
CAN_CanIP__RX5_CMD EQU CYREG_CAN0_RX5_CMD
CAN_CanIP__RX5_DH EQU CYREG_CAN0_RX5_DH
CAN_CanIP__RX5_DL EQU CYREG_CAN0_RX5_DL
CAN_CanIP__RX5_ID EQU CYREG_CAN0_RX5_ID
CAN_CanIP__RX6_ACR EQU CYREG_CAN0_RX6_ACR
CAN_CanIP__RX6_ACRD EQU CYREG_CAN0_RX6_ACRD
CAN_CanIP__RX6_AMR EQU CYREG_CAN0_RX6_AMR
CAN_CanIP__RX6_AMRD EQU CYREG_CAN0_RX6_AMRD
CAN_CanIP__RX6_CMD EQU CYREG_CAN0_RX6_CMD
CAN_CanIP__RX6_DH EQU CYREG_CAN0_RX6_DH
CAN_CanIP__RX6_DL EQU CYREG_CAN0_RX6_DL
CAN_CanIP__RX6_ID EQU CYREG_CAN0_RX6_ID
CAN_CanIP__RX7_ACR EQU CYREG_CAN0_RX7_ACR
CAN_CanIP__RX7_ACRD EQU CYREG_CAN0_RX7_ACRD
CAN_CanIP__RX7_AMR EQU CYREG_CAN0_RX7_AMR
CAN_CanIP__RX7_AMRD EQU CYREG_CAN0_RX7_AMRD
CAN_CanIP__RX7_CMD EQU CYREG_CAN0_RX7_CMD
CAN_CanIP__RX7_DH EQU CYREG_CAN0_RX7_DH
CAN_CanIP__RX7_DL EQU CYREG_CAN0_RX7_DL
CAN_CanIP__RX7_ID EQU CYREG_CAN0_RX7_ID
CAN_CanIP__RX8_ACR EQU CYREG_CAN0_RX8_ACR
CAN_CanIP__RX8_ACRD EQU CYREG_CAN0_RX8_ACRD
CAN_CanIP__RX8_AMR EQU CYREG_CAN0_RX8_AMR
CAN_CanIP__RX8_AMRD EQU CYREG_CAN0_RX8_AMRD
CAN_CanIP__RX8_CMD EQU CYREG_CAN0_RX8_CMD
CAN_CanIP__RX8_DH EQU CYREG_CAN0_RX8_DH
CAN_CanIP__RX8_DL EQU CYREG_CAN0_RX8_DL
CAN_CanIP__RX8_ID EQU CYREG_CAN0_RX8_ID
CAN_CanIP__RX9_ACR EQU CYREG_CAN0_RX9_ACR
CAN_CanIP__RX9_ACRD EQU CYREG_CAN0_RX9_ACRD
CAN_CanIP__RX9_AMR EQU CYREG_CAN0_RX9_AMR
CAN_CanIP__RX9_AMRD EQU CYREG_CAN0_RX9_AMRD
CAN_CanIP__RX9_CMD EQU CYREG_CAN0_RX9_CMD
CAN_CanIP__RX9_DH EQU CYREG_CAN0_RX9_DH
CAN_CanIP__RX9_DL EQU CYREG_CAN0_RX9_DL
CAN_CanIP__RX9_ID EQU CYREG_CAN0_RX9_ID
CAN_CanIP__TX0_CMD EQU CYREG_CAN0_TX0_CMD
CAN_CanIP__TX0_DH EQU CYREG_CAN0_TX0_DH
CAN_CanIP__TX0_DL EQU CYREG_CAN0_TX0_DL
CAN_CanIP__TX0_ID EQU CYREG_CAN0_TX0_ID
CAN_CanIP__TX1_CMD EQU CYREG_CAN0_TX1_CMD
CAN_CanIP__TX1_DH EQU CYREG_CAN0_TX1_DH
CAN_CanIP__TX1_DL EQU CYREG_CAN0_TX1_DL
CAN_CanIP__TX1_ID EQU CYREG_CAN0_TX1_ID
CAN_CanIP__TX2_CMD EQU CYREG_CAN0_TX2_CMD
CAN_CanIP__TX2_DH EQU CYREG_CAN0_TX2_DH
CAN_CanIP__TX2_DL EQU CYREG_CAN0_TX2_DL
CAN_CanIP__TX2_ID EQU CYREG_CAN0_TX2_ID
CAN_CanIP__TX3_CMD EQU CYREG_CAN0_TX3_CMD
CAN_CanIP__TX3_DH EQU CYREG_CAN0_TX3_DH
CAN_CanIP__TX3_DL EQU CYREG_CAN0_TX3_DL
CAN_CanIP__TX3_ID EQU CYREG_CAN0_TX3_ID
CAN_CanIP__TX4_CMD EQU CYREG_CAN0_TX4_CMD
CAN_CanIP__TX4_DH EQU CYREG_CAN0_TX4_DH
CAN_CanIP__TX4_DL EQU CYREG_CAN0_TX4_DL
CAN_CanIP__TX4_ID EQU CYREG_CAN0_TX4_ID
CAN_CanIP__TX5_CMD EQU CYREG_CAN0_TX5_CMD
CAN_CanIP__TX5_DH EQU CYREG_CAN0_TX5_DH
CAN_CanIP__TX5_DL EQU CYREG_CAN0_TX5_DL
CAN_CanIP__TX5_ID EQU CYREG_CAN0_TX5_ID
CAN_CanIP__TX6_CMD EQU CYREG_CAN0_TX6_CMD
CAN_CanIP__TX6_DH EQU CYREG_CAN0_TX6_DH
CAN_CanIP__TX6_DL EQU CYREG_CAN0_TX6_DL
CAN_CanIP__TX6_ID EQU CYREG_CAN0_TX6_ID
CAN_CanIP__TX7_CMD EQU CYREG_CAN0_TX7_CMD
CAN_CanIP__TX7_DH EQU CYREG_CAN0_TX7_DH
CAN_CanIP__TX7_DL EQU CYREG_CAN0_TX7_DL
CAN_CanIP__TX7_ID EQU CYREG_CAN0_TX7_ID

/* CAN_isr */
CAN_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CAN_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CAN_isr__INTC_MASK EQU 0x10000
CAN_isr__INTC_NUMBER EQU 16
CAN_isr__INTC_PRIOR_NUM EQU 7
CAN_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_16
CAN_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CAN_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* CAN_Timer_TimerHW */
CAN_Timer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
CAN_Timer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
CAN_Timer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
CAN_Timer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
CAN_Timer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
CAN_Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
CAN_Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
CAN_Timer_TimerHW__PER0 EQU CYREG_TMR0_PER0
CAN_Timer_TimerHW__PER1 EQU CYREG_TMR0_PER1
CAN_Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
CAN_Timer_TimerHW__PM_ACT_MSK EQU 0x01
CAN_Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
CAN_Timer_TimerHW__PM_STBY_MSK EQU 0x01
CAN_Timer_TimerHW__RT0 EQU CYREG_TMR0_RT0
CAN_Timer_TimerHW__RT1 EQU CYREG_TMR0_RT1
CAN_Timer_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* LED */
LED__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
LED__0__MASK EQU 0x01
LED__0__PC EQU CYREG_PRT6_PC0
LED__0__PORT EQU 6
LED__0__SHIFT EQU 0
LED__AG EQU CYREG_PRT6_AG
LED__AMUX EQU CYREG_PRT6_AMUX
LED__BIE EQU CYREG_PRT6_BIE
LED__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LED__BYP EQU CYREG_PRT6_BYP
LED__CTL EQU CYREG_PRT6_CTL
LED__DM0 EQU CYREG_PRT6_DM0
LED__DM1 EQU CYREG_PRT6_DM1
LED__DM2 EQU CYREG_PRT6_DM2
LED__DR EQU CYREG_PRT6_DR
LED__INP_DIS EQU CYREG_PRT6_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
LED__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT6_LCD_EN
LED__MASK EQU 0x01
LED__PORT EQU 6
LED__PRT EQU CYREG_PRT6_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LED__PS EQU CYREG_PRT6_PS
LED__SHIFT EQU 0
LED__SLW EQU CYREG_PRT6_SLW

/* LED_Driver1_bI2C_UDB */
LED_Driver1_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
LED_Driver1_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
LED_Driver1_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
LED_Driver1_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
LED_Driver1_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
LED_Driver1_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
LED_Driver1_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
LED_Driver1_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
LED_Driver1_bI2C_UDB_Master_ClkGen_u0__A0_REG EQU CYREG_B1_UDB07_A0
LED_Driver1_bI2C_UDB_Master_ClkGen_u0__A1_REG EQU CYREG_B1_UDB07_A1
LED_Driver1_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
LED_Driver1_bI2C_UDB_Master_ClkGen_u0__D0_REG EQU CYREG_B1_UDB07_D0
LED_Driver1_bI2C_UDB_Master_ClkGen_u0__D1_REG EQU CYREG_B1_UDB07_D1
LED_Driver1_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
LED_Driver1_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
LED_Driver1_bI2C_UDB_Master_ClkGen_u0__F0_REG EQU CYREG_B1_UDB07_F0
LED_Driver1_bI2C_UDB_Master_ClkGen_u0__F1_REG EQU CYREG_B1_UDB07_F1
LED_Driver1_bI2C_UDB_Shifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
LED_Driver1_bI2C_UDB_Shifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
LED_Driver1_bI2C_UDB_Shifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
LED_Driver1_bI2C_UDB_Shifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
LED_Driver1_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
LED_Driver1_bI2C_UDB_Shifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
LED_Driver1_bI2C_UDB_Shifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
LED_Driver1_bI2C_UDB_Shifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
LED_Driver1_bI2C_UDB_Shifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
LED_Driver1_bI2C_UDB_Shifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
LED_Driver1_bI2C_UDB_Shifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
LED_Driver1_bI2C_UDB_Shifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
LED_Driver1_bI2C_UDB_Shifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
LED_Driver1_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
LED_Driver1_bI2C_UDB_Shifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
LED_Driver1_bI2C_UDB_Shifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
LED_Driver1_bI2C_UDB_Shifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
LED_Driver1_bI2C_UDB_StsReg__0__MASK EQU 0x01
LED_Driver1_bI2C_UDB_StsReg__0__POS EQU 0
LED_Driver1_bI2C_UDB_StsReg__1__MASK EQU 0x02
LED_Driver1_bI2C_UDB_StsReg__1__POS EQU 1
LED_Driver1_bI2C_UDB_StsReg__2__MASK EQU 0x04
LED_Driver1_bI2C_UDB_StsReg__2__POS EQU 2
LED_Driver1_bI2C_UDB_StsReg__3__MASK EQU 0x08
LED_Driver1_bI2C_UDB_StsReg__3__POS EQU 3
LED_Driver1_bI2C_UDB_StsReg__4__MASK EQU 0x10
LED_Driver1_bI2C_UDB_StsReg__4__POS EQU 4
LED_Driver1_bI2C_UDB_StsReg__5__MASK EQU 0x20
LED_Driver1_bI2C_UDB_StsReg__5__POS EQU 5
LED_Driver1_bI2C_UDB_StsReg__MASK EQU 0x3F
LED_Driver1_bI2C_UDB_StsReg__MASK_REG EQU CYREG_B1_UDB11_MSK
LED_Driver1_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
LED_Driver1_bI2C_UDB_StsReg__STATUS_REG EQU CYREG_B1_UDB11_ST
LED_Driver1_bI2C_UDB_SyncCtl_CtrlReg__1__MASK EQU 0x02
LED_Driver1_bI2C_UDB_SyncCtl_CtrlReg__1__POS EQU 1
LED_Driver1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
LED_Driver1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
LED_Driver1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
LED_Driver1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
LED_Driver1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
LED_Driver1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
LED_Driver1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
LED_Driver1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
LED_Driver1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
LED_Driver1_bI2C_UDB_SyncCtl_CtrlReg__2__MASK EQU 0x04
LED_Driver1_bI2C_UDB_SyncCtl_CtrlReg__2__POS EQU 2
LED_Driver1_bI2C_UDB_SyncCtl_CtrlReg__4__MASK EQU 0x10
LED_Driver1_bI2C_UDB_SyncCtl_CtrlReg__4__POS EQU 4
LED_Driver1_bI2C_UDB_SyncCtl_CtrlReg__5__MASK EQU 0x20
LED_Driver1_bI2C_UDB_SyncCtl_CtrlReg__5__POS EQU 5
LED_Driver1_bI2C_UDB_SyncCtl_CtrlReg__6__MASK EQU 0x40
LED_Driver1_bI2C_UDB_SyncCtl_CtrlReg__6__POS EQU 6
LED_Driver1_bI2C_UDB_SyncCtl_CtrlReg__7__MASK EQU 0x80
LED_Driver1_bI2C_UDB_SyncCtl_CtrlReg__7__POS EQU 7
LED_Driver1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
LED_Driver1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
LED_Driver1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
LED_Driver1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB05_CTL
LED_Driver1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
LED_Driver1_bI2C_UDB_SyncCtl_CtrlReg__MASK EQU 0xF6
LED_Driver1_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
LED_Driver1_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
LED_Driver1_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

/* LED_Driver1_I2C_IRQ */
LED_Driver1_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
LED_Driver1_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
LED_Driver1_I2C_IRQ__INTC_MASK EQU 0x01
LED_Driver1_I2C_IRQ__INTC_NUMBER EQU 0
LED_Driver1_I2C_IRQ__INTC_PRIOR_NUM EQU 7
LED_Driver1_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
LED_Driver1_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
LED_Driver1_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* LED_Driver2_bI2C_UDB */
LED_Driver2_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
LED_Driver2_bI2C_UDB_Master_ClkGen_u0__A0_REG EQU CYREG_B1_UDB11_A0
LED_Driver2_bI2C_UDB_Master_ClkGen_u0__A1_REG EQU CYREG_B1_UDB11_A1
LED_Driver2_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
LED_Driver2_bI2C_UDB_Master_ClkGen_u0__D0_REG EQU CYREG_B1_UDB11_D0
LED_Driver2_bI2C_UDB_Master_ClkGen_u0__D1_REG EQU CYREG_B1_UDB11_D1
LED_Driver2_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
LED_Driver2_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
LED_Driver2_bI2C_UDB_Master_ClkGen_u0__F0_REG EQU CYREG_B1_UDB11_F0
LED_Driver2_bI2C_UDB_Master_ClkGen_u0__F1_REG EQU CYREG_B1_UDB11_F1
LED_Driver2_bI2C_UDB_Shifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
LED_Driver2_bI2C_UDB_Shifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
LED_Driver2_bI2C_UDB_Shifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
LED_Driver2_bI2C_UDB_Shifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
LED_Driver2_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
LED_Driver2_bI2C_UDB_Shifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
LED_Driver2_bI2C_UDB_Shifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
LED_Driver2_bI2C_UDB_Shifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
LED_Driver2_bI2C_UDB_Shifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
LED_Driver2_bI2C_UDB_Shifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
LED_Driver2_bI2C_UDB_Shifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
LED_Driver2_bI2C_UDB_Shifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
LED_Driver2_bI2C_UDB_Shifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
LED_Driver2_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
LED_Driver2_bI2C_UDB_Shifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
LED_Driver2_bI2C_UDB_Shifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
LED_Driver2_bI2C_UDB_Shifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
LED_Driver2_bI2C_UDB_Shifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
LED_Driver2_bI2C_UDB_Shifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
LED_Driver2_bI2C_UDB_StsReg__0__MASK EQU 0x01
LED_Driver2_bI2C_UDB_StsReg__0__POS EQU 0
LED_Driver2_bI2C_UDB_StsReg__1__MASK EQU 0x02
LED_Driver2_bI2C_UDB_StsReg__1__POS EQU 1
LED_Driver2_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
LED_Driver2_bI2C_UDB_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
LED_Driver2_bI2C_UDB_StsReg__2__MASK EQU 0x04
LED_Driver2_bI2C_UDB_StsReg__2__POS EQU 2
LED_Driver2_bI2C_UDB_StsReg__3__MASK EQU 0x08
LED_Driver2_bI2C_UDB_StsReg__3__POS EQU 3
LED_Driver2_bI2C_UDB_StsReg__4__MASK EQU 0x10
LED_Driver2_bI2C_UDB_StsReg__4__POS EQU 4
LED_Driver2_bI2C_UDB_StsReg__5__MASK EQU 0x20
LED_Driver2_bI2C_UDB_StsReg__5__POS EQU 5
LED_Driver2_bI2C_UDB_StsReg__MASK EQU 0x3F
LED_Driver2_bI2C_UDB_StsReg__MASK_REG EQU CYREG_B0_UDB11_MSK
LED_Driver2_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
LED_Driver2_bI2C_UDB_StsReg__STATUS_REG EQU CYREG_B0_UDB11_ST
LED_Driver2_bI2C_UDB_SyncCtl_CtrlReg__1__MASK EQU 0x02
LED_Driver2_bI2C_UDB_SyncCtl_CtrlReg__1__POS EQU 1
LED_Driver2_bI2C_UDB_SyncCtl_CtrlReg__2__MASK EQU 0x04
LED_Driver2_bI2C_UDB_SyncCtl_CtrlReg__2__POS EQU 2
LED_Driver2_bI2C_UDB_SyncCtl_CtrlReg__4__MASK EQU 0x10
LED_Driver2_bI2C_UDB_SyncCtl_CtrlReg__4__POS EQU 4
LED_Driver2_bI2C_UDB_SyncCtl_CtrlReg__5__MASK EQU 0x20
LED_Driver2_bI2C_UDB_SyncCtl_CtrlReg__5__POS EQU 5
LED_Driver2_bI2C_UDB_SyncCtl_CtrlReg__6__MASK EQU 0x40
LED_Driver2_bI2C_UDB_SyncCtl_CtrlReg__6__POS EQU 6
LED_Driver2_bI2C_UDB_SyncCtl_CtrlReg__7__MASK EQU 0x80
LED_Driver2_bI2C_UDB_SyncCtl_CtrlReg__7__POS EQU 7
LED_Driver2_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
LED_Driver2_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
LED_Driver2_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
LED_Driver2_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB15_CTL
LED_Driver2_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
LED_Driver2_bI2C_UDB_SyncCtl_CtrlReg__MASK EQU 0xF6
LED_Driver2_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
LED_Driver2_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
LED_Driver2_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB15_MSK

/* LED_Driver2_I2C_IRQ */
LED_Driver2_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
LED_Driver2_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
LED_Driver2_I2C_IRQ__INTC_MASK EQU 0x02
LED_Driver2_I2C_IRQ__INTC_NUMBER EQU 1
LED_Driver2_I2C_IRQ__INTC_PRIOR_NUM EQU 7
LED_Driver2_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
LED_Driver2_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
LED_Driver2_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Drive */
Drive__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Drive__0__MASK EQU 0x01
Drive__0__PC EQU CYREG_PRT3_PC0
Drive__0__PORT EQU 3
Drive__0__SHIFT EQU 0
Drive__AG EQU CYREG_PRT3_AG
Drive__AMUX EQU CYREG_PRT3_AMUX
Drive__BIE EQU CYREG_PRT3_BIE
Drive__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Drive__BYP EQU CYREG_PRT3_BYP
Drive__CTL EQU CYREG_PRT3_CTL
Drive__DM0 EQU CYREG_PRT3_DM0
Drive__DM1 EQU CYREG_PRT3_DM1
Drive__DM2 EQU CYREG_PRT3_DM2
Drive__DR EQU CYREG_PRT3_DR
Drive__INP_DIS EQU CYREG_PRT3_INP_DIS
Drive__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Drive__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Drive__LCD_EN EQU CYREG_PRT3_LCD_EN
Drive__MASK EQU 0x01
Drive__PORT EQU 3
Drive__PRT EQU CYREG_PRT3_PRT
Drive__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Drive__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Drive__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Drive__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Drive__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Drive__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Drive__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Drive__PS EQU CYREG_PRT3_PS
Drive__SHIFT EQU 0
Drive__SLW EQU CYREG_PRT3_SLW

/* RST_1 */
RST_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
RST_1__0__MASK EQU 0x04
RST_1__0__PC EQU CYREG_IO_PC_PRT15_PC2
RST_1__0__PORT EQU 15
RST_1__0__SHIFT EQU 2
RST_1__AG EQU CYREG_PRT15_AG
RST_1__AMUX EQU CYREG_PRT15_AMUX
RST_1__BIE EQU CYREG_PRT15_BIE
RST_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
RST_1__BYP EQU CYREG_PRT15_BYP
RST_1__CTL EQU CYREG_PRT15_CTL
RST_1__DM0 EQU CYREG_PRT15_DM0
RST_1__DM1 EQU CYREG_PRT15_DM1
RST_1__DM2 EQU CYREG_PRT15_DM2
RST_1__DR EQU CYREG_PRT15_DR
RST_1__INP_DIS EQU CYREG_PRT15_INP_DIS
RST_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
RST_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
RST_1__LCD_EN EQU CYREG_PRT15_LCD_EN
RST_1__MASK EQU 0x04
RST_1__PORT EQU 15
RST_1__PRT EQU CYREG_PRT15_PRT
RST_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
RST_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
RST_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
RST_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
RST_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
RST_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
RST_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
RST_1__PS EQU CYREG_PRT15_PS
RST_1__SHIFT EQU 2
RST_1__SLW EQU CYREG_PRT15_SLW

/* RST_2 */
RST_2__0__INTTYPE EQU CYREG_PICU6_INTTYPE4
RST_2__0__MASK EQU 0x10
RST_2__0__PC EQU CYREG_PRT6_PC4
RST_2__0__PORT EQU 6
RST_2__0__SHIFT EQU 4
RST_2__AG EQU CYREG_PRT6_AG
RST_2__AMUX EQU CYREG_PRT6_AMUX
RST_2__BIE EQU CYREG_PRT6_BIE
RST_2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
RST_2__BYP EQU CYREG_PRT6_BYP
RST_2__CTL EQU CYREG_PRT6_CTL
RST_2__DM0 EQU CYREG_PRT6_DM0
RST_2__DM1 EQU CYREG_PRT6_DM1
RST_2__DM2 EQU CYREG_PRT6_DM2
RST_2__DR EQU CYREG_PRT6_DR
RST_2__INP_DIS EQU CYREG_PRT6_INP_DIS
RST_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
RST_2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
RST_2__LCD_EN EQU CYREG_PRT6_LCD_EN
RST_2__MASK EQU 0x10
RST_2__PORT EQU 6
RST_2__PRT EQU CYREG_PRT6_PRT
RST_2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
RST_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
RST_2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
RST_2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
RST_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
RST_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
RST_2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
RST_2__PS EQU CYREG_PRT6_PS
RST_2__SHIFT EQU 4
RST_2__SLW EQU CYREG_PRT6_SLW

/* SCL_1 */
SCL_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCL_1__0__MASK EQU 0x01
SCL_1__0__PC EQU CYREG_PRT12_PC0
SCL_1__0__PORT EQU 12
SCL_1__0__SHIFT EQU 0
SCL_1__AG EQU CYREG_PRT12_AG
SCL_1__BIE EQU CYREG_PRT12_BIE
SCL_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_1__BYP EQU CYREG_PRT12_BYP
SCL_1__DM0 EQU CYREG_PRT12_DM0
SCL_1__DM1 EQU CYREG_PRT12_DM1
SCL_1__DM2 EQU CYREG_PRT12_DM2
SCL_1__DR EQU CYREG_PRT12_DR
SCL_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_1__MASK EQU 0x01
SCL_1__PORT EQU 12
SCL_1__PRT EQU CYREG_PRT12_PRT
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_1__PS EQU CYREG_PRT12_PS
SCL_1__SHIFT EQU 0
SCL_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_1__SLW EQU CYREG_PRT12_SLW

/* SCL_2 */
SCL_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
SCL_2__0__MASK EQU 0x20
SCL_2__0__PC EQU CYREG_PRT12_PC5
SCL_2__0__PORT EQU 12
SCL_2__0__SHIFT EQU 5
SCL_2__AG EQU CYREG_PRT12_AG
SCL_2__BIE EQU CYREG_PRT12_BIE
SCL_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_2__BYP EQU CYREG_PRT12_BYP
SCL_2__DM0 EQU CYREG_PRT12_DM0
SCL_2__DM1 EQU CYREG_PRT12_DM1
SCL_2__DM2 EQU CYREG_PRT12_DM2
SCL_2__DR EQU CYREG_PRT12_DR
SCL_2__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_2__MASK EQU 0x20
SCL_2__PORT EQU 12
SCL_2__PRT EQU CYREG_PRT12_PRT
SCL_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_2__PS EQU CYREG_PRT12_PS
SCL_2__SHIFT EQU 5
SCL_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_2__SLW EQU CYREG_PRT12_SLW

/* SDA_1 */
SDA_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SDA_1__0__MASK EQU 0x02
SDA_1__0__PC EQU CYREG_PRT12_PC1
SDA_1__0__PORT EQU 12
SDA_1__0__SHIFT EQU 1
SDA_1__AG EQU CYREG_PRT12_AG
SDA_1__BIE EQU CYREG_PRT12_BIE
SDA_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_1__BYP EQU CYREG_PRT12_BYP
SDA_1__DM0 EQU CYREG_PRT12_DM0
SDA_1__DM1 EQU CYREG_PRT12_DM1
SDA_1__DM2 EQU CYREG_PRT12_DM2
SDA_1__DR EQU CYREG_PRT12_DR
SDA_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA_1__MASK EQU 0x02
SDA_1__PORT EQU 12
SDA_1__PRT EQU CYREG_PRT12_PRT
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_1__PS EQU CYREG_PRT12_PS
SDA_1__SHIFT EQU 1
SDA_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_1__SLW EQU CYREG_PRT12_SLW

/* SDA_2 */
SDA_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
SDA_2__0__MASK EQU 0x10
SDA_2__0__PC EQU CYREG_PRT12_PC4
SDA_2__0__PORT EQU 12
SDA_2__0__SHIFT EQU 4
SDA_2__AG EQU CYREG_PRT12_AG
SDA_2__BIE EQU CYREG_PRT12_BIE
SDA_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_2__BYP EQU CYREG_PRT12_BYP
SDA_2__DM0 EQU CYREG_PRT12_DM0
SDA_2__DM1 EQU CYREG_PRT12_DM1
SDA_2__DM2 EQU CYREG_PRT12_DM2
SDA_2__DR EQU CYREG_PRT12_DR
SDA_2__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA_2__MASK EQU 0x10
SDA_2__PORT EQU 12
SDA_2__PRT EQU CYREG_PRT12_PRT
SDA_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_2__PS EQU CYREG_PRT12_PS
SDA_2__SHIFT EQU 4
SDA_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_2__SLW EQU CYREG_PRT12_SLW

/* Buzzer */
Buzzer__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Buzzer__0__MASK EQU 0x40
Buzzer__0__PC EQU CYREG_PRT1_PC6
Buzzer__0__PORT EQU 1
Buzzer__0__SHIFT EQU 6
Buzzer__AG EQU CYREG_PRT1_AG
Buzzer__AMUX EQU CYREG_PRT1_AMUX
Buzzer__BIE EQU CYREG_PRT1_BIE
Buzzer__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Buzzer__BYP EQU CYREG_PRT1_BYP
Buzzer__CTL EQU CYREG_PRT1_CTL
Buzzer__DM0 EQU CYREG_PRT1_DM0
Buzzer__DM1 EQU CYREG_PRT1_DM1
Buzzer__DM2 EQU CYREG_PRT1_DM2
Buzzer__DR EQU CYREG_PRT1_DR
Buzzer__INP_DIS EQU CYREG_PRT1_INP_DIS
Buzzer__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Buzzer__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Buzzer__LCD_EN EQU CYREG_PRT1_LCD_EN
Buzzer__MASK EQU 0x40
Buzzer__PORT EQU 1
Buzzer__PRT EQU CYREG_PRT1_PRT
Buzzer__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Buzzer__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Buzzer__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Buzzer__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Buzzer__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Buzzer__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Buzzer__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Buzzer__PS EQU CYREG_PRT1_PS
Buzzer__SHIFT EQU 6
Buzzer__SLW EQU CYREG_PRT1_SLW

/* RGB1_1 */
RGB1_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
RGB1_1__0__MASK EQU 0x10
RGB1_1__0__PC EQU CYREG_PRT0_PC4
RGB1_1__0__PORT EQU 0
RGB1_1__0__SHIFT EQU 4
RGB1_1__AG EQU CYREG_PRT0_AG
RGB1_1__AMUX EQU CYREG_PRT0_AMUX
RGB1_1__BIE EQU CYREG_PRT0_BIE
RGB1_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RGB1_1__BYP EQU CYREG_PRT0_BYP
RGB1_1__CTL EQU CYREG_PRT0_CTL
RGB1_1__DM0 EQU CYREG_PRT0_DM0
RGB1_1__DM1 EQU CYREG_PRT0_DM1
RGB1_1__DM2 EQU CYREG_PRT0_DM2
RGB1_1__DR EQU CYREG_PRT0_DR
RGB1_1__INP_DIS EQU CYREG_PRT0_INP_DIS
RGB1_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RGB1_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RGB1_1__LCD_EN EQU CYREG_PRT0_LCD_EN
RGB1_1__MASK EQU 0x10
RGB1_1__PORT EQU 0
RGB1_1__PRT EQU CYREG_PRT0_PRT
RGB1_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RGB1_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RGB1_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RGB1_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RGB1_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RGB1_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RGB1_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RGB1_1__PS EQU CYREG_PRT0_PS
RGB1_1__SHIFT EQU 4
RGB1_1__SLW EQU CYREG_PRT0_SLW

/* RGB2_1 */
RGB2_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
RGB2_1__0__MASK EQU 0x20
RGB2_1__0__PC EQU CYREG_PRT0_PC5
RGB2_1__0__PORT EQU 0
RGB2_1__0__SHIFT EQU 5
RGB2_1__AG EQU CYREG_PRT0_AG
RGB2_1__AMUX EQU CYREG_PRT0_AMUX
RGB2_1__BIE EQU CYREG_PRT0_BIE
RGB2_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RGB2_1__BYP EQU CYREG_PRT0_BYP
RGB2_1__CTL EQU CYREG_PRT0_CTL
RGB2_1__DM0 EQU CYREG_PRT0_DM0
RGB2_1__DM1 EQU CYREG_PRT0_DM1
RGB2_1__DM2 EQU CYREG_PRT0_DM2
RGB2_1__DR EQU CYREG_PRT0_DR
RGB2_1__INP_DIS EQU CYREG_PRT0_INP_DIS
RGB2_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RGB2_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RGB2_1__LCD_EN EQU CYREG_PRT0_LCD_EN
RGB2_1__MASK EQU 0x20
RGB2_1__PORT EQU 0
RGB2_1__PRT EQU CYREG_PRT0_PRT
RGB2_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RGB2_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RGB2_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RGB2_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RGB2_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RGB2_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RGB2_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RGB2_1__PS EQU CYREG_PRT0_PS
RGB2_1__SHIFT EQU 5
RGB2_1__SLW EQU CYREG_PRT0_SLW

/* RGB3_1 */
RGB3_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
RGB3_1__0__MASK EQU 0x40
RGB3_1__0__PC EQU CYREG_PRT0_PC6
RGB3_1__0__PORT EQU 0
RGB3_1__0__SHIFT EQU 6
RGB3_1__AG EQU CYREG_PRT0_AG
RGB3_1__AMUX EQU CYREG_PRT0_AMUX
RGB3_1__BIE EQU CYREG_PRT0_BIE
RGB3_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RGB3_1__BYP EQU CYREG_PRT0_BYP
RGB3_1__CTL EQU CYREG_PRT0_CTL
RGB3_1__DM0 EQU CYREG_PRT0_DM0
RGB3_1__DM1 EQU CYREG_PRT0_DM1
RGB3_1__DM2 EQU CYREG_PRT0_DM2
RGB3_1__DR EQU CYREG_PRT0_DR
RGB3_1__INP_DIS EQU CYREG_PRT0_INP_DIS
RGB3_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RGB3_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RGB3_1__LCD_EN EQU CYREG_PRT0_LCD_EN
RGB3_1__MASK EQU 0x40
RGB3_1__PORT EQU 0
RGB3_1__PRT EQU CYREG_PRT0_PRT
RGB3_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RGB3_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RGB3_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RGB3_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RGB3_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RGB3_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RGB3_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RGB3_1__PS EQU CYREG_PRT0_PS
RGB3_1__SHIFT EQU 6
RGB3_1__SLW EQU CYREG_PRT0_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

/* isr_can */
isr_can__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_can__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_can__INTC_MASK EQU 0x40
isr_can__INTC_NUMBER EQU 6
isr_can__INTC_PRIOR_NUM EQU 7
isr_can__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
isr_can__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_can__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* timer_clk */
timer_clk__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
timer_clk__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
timer_clk__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
timer_clk__CFG2_SRC_SEL_MASK EQU 0x07
timer_clk__INDEX EQU 0x02
timer_clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clk__PM_ACT_MSK EQU 0x04
timer_clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clk__PM_STBY_MSK EQU 0x04

/* Node_Timer_TimerHW */
Node_Timer_TimerHW__CAP0 EQU CYREG_TMR1_CAP0
Node_Timer_TimerHW__CAP1 EQU CYREG_TMR1_CAP1
Node_Timer_TimerHW__CFG0 EQU CYREG_TMR1_CFG0
Node_Timer_TimerHW__CFG1 EQU CYREG_TMR1_CFG1
Node_Timer_TimerHW__CFG2 EQU CYREG_TMR1_CFG2
Node_Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
Node_Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
Node_Timer_TimerHW__PER0 EQU CYREG_TMR1_PER0
Node_Timer_TimerHW__PER1 EQU CYREG_TMR1_PER1
Node_Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Node_Timer_TimerHW__PM_ACT_MSK EQU 0x02
Node_Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Node_Timer_TimerHW__PM_STBY_MSK EQU 0x02
Node_Timer_TimerHW__RT0 EQU CYREG_TMR1_RT0
Node_Timer_TimerHW__RT1 EQU CYREG_TMR1_RT1
Node_Timer_TimerHW__SR0 EQU CYREG_TMR1_SR0

/* isr_nodeok */
isr_nodeok__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_nodeok__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_nodeok__INTC_MASK EQU 0x40000
isr_nodeok__INTC_NUMBER EQU 18
isr_nodeok__INTC_PRIOR_NUM EQU 7
isr_nodeok__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_18
isr_nodeok__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_nodeok__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* b1_crit_int */
b1_crit_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
b1_crit_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
b1_crit_int__INTC_MASK EQU 0x04
b1_crit_int__INTC_NUMBER EQU 2
b1_crit_int__INTC_PRIOR_NUM EQU 7
b1_crit_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
b1_crit_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
b1_crit_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* b2_crit_int */
b2_crit_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
b2_crit_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
b2_crit_int__INTC_MASK EQU 0x08
b2_crit_int__INTC_NUMBER EQU 3
b2_crit_int__INTC_PRIOR_NUM EQU 7
b2_crit_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
b2_crit_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
b2_crit_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* b3_crit_int */
b3_crit_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
b3_crit_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
b3_crit_int__INTC_MASK EQU 0x10
b3_crit_int__INTC_NUMBER EQU 4
b3_crit_int__INTC_PRIOR_NUM EQU 7
b3_crit_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
b3_crit_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
b3_crit_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* c1_crit_int */
c1_crit_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
c1_crit_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
c1_crit_int__INTC_MASK EQU 0x20
c1_crit_int__INTC_NUMBER EQU 5
c1_crit_int__INTC_PRIOR_NUM EQU 7
c1_crit_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
c1_crit_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
c1_crit_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* tach_crit_int */
tach_crit_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
tach_crit_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
tach_crit_int__INTC_MASK EQU 0x80
tach_crit_int__INTC_NUMBER EQU 7
tach_crit_int__INTC_PRIOR_NUM EQU 7
tach_crit_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
tach_crit_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
tach_crit_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* b1_critical_timer_TimerUDB */
b1_critical_timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
b1_critical_timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
b1_critical_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
b1_critical_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
b1_critical_timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
b1_critical_timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
b1_critical_timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
b1_critical_timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
b1_critical_timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
b1_critical_timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB10_MSK
b1_critical_timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
b1_critical_timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB10_ST
b1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
b1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
b1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
b1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
b1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
b1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
b1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
b1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
b1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
b1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
b1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
b1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
b1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
b1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
b1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
b1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
b1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
b1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
b1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
b1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
b1_critical_timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
b1_critical_timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
b1_critical_timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
b1_critical_timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
b1_critical_timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
b1_critical_timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
b1_critical_timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
b1_critical_timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
b1_critical_timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B1_UDB09_A0
b1_critical_timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B1_UDB09_A1
b1_critical_timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
b1_critical_timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B1_UDB09_D0
b1_critical_timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B1_UDB09_D1
b1_critical_timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
b1_critical_timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
b1_critical_timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B1_UDB09_F0
b1_critical_timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B1_UDB09_F1
b1_critical_timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
b1_critical_timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
b1_critical_timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
b1_critical_timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
b1_critical_timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
b1_critical_timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
b1_critical_timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
b1_critical_timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
b1_critical_timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
b1_critical_timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
b1_critical_timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B1_UDB10_A0
b1_critical_timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B1_UDB10_A1
b1_critical_timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
b1_critical_timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B1_UDB10_D0
b1_critical_timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B1_UDB10_D1
b1_critical_timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
b1_critical_timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
b1_critical_timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B1_UDB10_F0
b1_critical_timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B1_UDB10_F1

/* b2_critical_timer_TimerUDB */
b2_critical_timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
b2_critical_timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
b2_critical_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
b2_critical_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
b2_critical_timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
b2_critical_timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
b2_critical_timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
b2_critical_timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
b2_critical_timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
b2_critical_timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB06_MSK
b2_critical_timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
b2_critical_timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
b2_critical_timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
b2_critical_timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
b2_critical_timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
b2_critical_timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB06_ST
b2_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
b2_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
b2_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
b2_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
b2_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
b2_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
b2_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
b2_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
b2_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
b2_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
b2_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
b2_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
b2_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
b2_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
b2_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB06_CTL
b2_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
b2_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
b2_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
b2_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
b2_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
b2_critical_timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
b2_critical_timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
b2_critical_timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
b2_critical_timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
b2_critical_timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
b2_critical_timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
b2_critical_timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
b2_critical_timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
b2_critical_timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
b2_critical_timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
b2_critical_timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
b2_critical_timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
b2_critical_timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
b2_critical_timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
b2_critical_timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
b2_critical_timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
b2_critical_timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
b2_critical_timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
b2_critical_timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
b2_critical_timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
b2_critical_timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
b2_critical_timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
b2_critical_timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
b2_critical_timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
b2_critical_timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
b2_critical_timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
b2_critical_timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
b2_critical_timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
b2_critical_timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
b2_critical_timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
b2_critical_timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
b2_critical_timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
b2_critical_timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
b2_critical_timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
b2_critical_timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
b2_critical_timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

/* b3_critical_timer_TimerUDB */
b3_critical_timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
b3_critical_timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
b3_critical_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
b3_critical_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
b3_critical_timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
b3_critical_timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
b3_critical_timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
b3_critical_timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
b3_critical_timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
b3_critical_timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB01_MSK
b3_critical_timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
b3_critical_timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB01_ST
b3_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
b3_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
b3_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
b3_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
b3_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
b3_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
b3_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
b3_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
b3_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
b3_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
b3_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
b3_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
b3_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
b3_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
b3_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB00_CTL
b3_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
b3_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
b3_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
b3_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
b3_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB00_MSK
b3_critical_timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
b3_critical_timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
b3_critical_timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
b3_critical_timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
b3_critical_timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
b3_critical_timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
b3_critical_timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
b3_critical_timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
b3_critical_timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
b3_critical_timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
b3_critical_timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
b3_critical_timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
b3_critical_timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
b3_critical_timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
b3_critical_timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
b3_critical_timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
b3_critical_timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
b3_critical_timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
b3_critical_timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
b3_critical_timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
b3_critical_timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
b3_critical_timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
b3_critical_timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
b3_critical_timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
b3_critical_timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
b3_critical_timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
b3_critical_timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
b3_critical_timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB01_A0
b3_critical_timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB01_A1
b3_critical_timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
b3_critical_timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB01_D0
b3_critical_timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB01_D1
b3_critical_timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
b3_critical_timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
b3_critical_timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB01_F0
b3_critical_timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB01_F1

/* c1_critical_timer_TimerUDB */
c1_critical_timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
c1_critical_timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
c1_critical_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
c1_critical_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
c1_critical_timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
c1_critical_timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
c1_critical_timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
c1_critical_timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
c1_critical_timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
c1_critical_timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB04_MSK
c1_critical_timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
c1_critical_timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB04_ST
c1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
c1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
c1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
c1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
c1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
c1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
c1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
c1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
c1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
c1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
c1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
c1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
c1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
c1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
c1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB06_CTL
c1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
c1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
c1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
c1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
c1_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
c1_critical_timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
c1_critical_timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
c1_critical_timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
c1_critical_timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
c1_critical_timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
c1_critical_timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
c1_critical_timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
c1_critical_timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
c1_critical_timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
c1_critical_timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
c1_critical_timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
c1_critical_timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
c1_critical_timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
c1_critical_timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
c1_critical_timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
c1_critical_timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
c1_critical_timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
c1_critical_timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
c1_critical_timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
c1_critical_timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
c1_critical_timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
c1_critical_timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
c1_critical_timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
c1_critical_timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
c1_critical_timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
c1_critical_timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
c1_critical_timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
c1_critical_timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
c1_critical_timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
c1_critical_timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
c1_critical_timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
c1_critical_timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
c1_critical_timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
c1_critical_timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
c1_critical_timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
c1_critical_timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB07_F1

/* tach_critical_timer_TimerUDB */
tach_critical_timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
tach_critical_timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
tach_critical_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
tach_critical_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
tach_critical_timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
tach_critical_timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
tach_critical_timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
tach_critical_timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
tach_critical_timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
tach_critical_timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
tach_critical_timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
tach_critical_timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST
tach_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
tach_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
tach_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
tach_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
tach_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
tach_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
tach_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
tach_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
tach_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
tach_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
tach_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
tach_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
tach_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
tach_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
tach_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB08_CTL
tach_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
tach_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
tach_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
tach_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
tach_critical_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
tach_critical_timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
tach_critical_timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
tach_critical_timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
tach_critical_timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
tach_critical_timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
tach_critical_timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
tach_critical_timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
tach_critical_timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
tach_critical_timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
tach_critical_timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
tach_critical_timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
tach_critical_timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
tach_critical_timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
tach_critical_timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
tach_critical_timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
tach_critical_timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
tach_critical_timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
tach_critical_timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
tach_critical_timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
tach_critical_timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
tach_critical_timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
tach_critical_timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
tach_critical_timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
tach_critical_timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
tach_critical_timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
tach_critical_timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
tach_critical_timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
tach_critical_timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
tach_critical_timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
tach_critical_timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
tach_critical_timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
tach_critical_timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
tach_critical_timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
tach_critical_timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB09_F1

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x000000BF
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO0_MV EQU 3300
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3_MV EQU 3300
CYDEV_VIO0_MV EQU 3300
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3_MV EQU 3300
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
