# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 8
attribute \top 1
attribute \src "dut.sv:1.1-12.10"
module \ndffnr
  attribute \src "dut.sv:1.22-1.23"
  wire input 1 \d
  attribute \src "dut.sv:1.25-1.28"
  wire input 2 \clk
  attribute \src "dut.sv:1.30-1.33"
  wire input 3 \pre
  attribute \src "dut.sv:1.35-1.38"
  wire input 4 \clr
  attribute \src "dut.sv:1.51-1.52"
  attribute \init 1'0
  wire output 5 \q
  attribute \src "dut.sv:7.5-11.16"
  attribute \always_ff 1
  cell $sdff $auto$ff.cc:337:slice$7
    parameter \CLK_POLARITY 0
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \SRST \clr
    connect \D \d
    connect \Q \q
  end
end
