module test_and;
reg a1,a2,a3;
wire b1,b2;
initial begin
	a1=0;
	a2=0;
	a3=0;
#1 	a3=1;
#1 	a2=1;
	a3=0;
#1 	a3=1;
#1	a1=1;
	a2=0;
	a3=0;
#1 	a3=1;
#1 	a2=1;
	a3=0;
#1 	a3=1;

end
or g1(b1,a1,a2,a3);
and g2(b2,a1,a2,a3);
initial $display("OR gate");
initial $monitor($time," a1=%b,a2=%b,a3=%b,b=%b",a1,a2,a3,b1);
//initial #100 $finish;
//initial $display("AND gate");
//initial $monitor($time," a1=%b,a2=%b,a3=%b,b=%b",a1,a2,a3,b2);

initial #100 $finish;
endmodule
