{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 3.6,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 3.6,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 1.00772e-06,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 1.06828e-06,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 8.18831e-08,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 1.06828e-06,
	"finish__design__instance__count__class:macro": 2,
	"finish__design__instance__area__class:macro": 46851.6,
	"finish__design__instance__count__class:endcap_cell": 434,
	"finish__design__instance__area__class:endcap_cell": 1905.43,
	"finish__design__instance__count__class:fill_cell": 1971,
	"finish__design__instance__area__class:fill_cell": 156384,
	"finish__design__instance__count__class:tap_cell": 180,
	"finish__design__instance__area__class:tap_cell": 790.272,
	"finish__design__instance__count__class:antenna_cell": 8,
	"finish__design__instance__area__class:antenna_cell": 35.1232,
	"finish__design__instance__count__class:timing_repair_buffer": 36,
	"finish__design__instance__area__class:timing_repair_buffer": 2844.98,
	"finish__design__instance__count": 2631,
	"finish__design__instance__area": 208811,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 33.9638,
	"finish__timing__hold__ws": 49.7983,
	"finish__timing__fmax__clock:osc": 1.51432e+07,
	"finish__timing__fmax": 1.51432e+07,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.781514,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.777355,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 1.43637e-05,
	"finish__power__switching__total": 8.95228e-06,
	"finish__power__leakage__total": 7.27705e-08,
	"finish__power__total": 2.33887e-05,
	"finish__design__io": 37,
	"finish__design__die__area": 250000,
	"finish__design__core__area": 229517,
	"finish__design__instance__count": 660,
	"finish__design__instance__area": 52427.4,
	"finish__design__instance__count__stdcell": 658,
	"finish__design__instance__area__stdcell": 5575.81,
	"finish__design__instance__count__macros": 2,
	"finish__design__instance__area__macros": 46851.6,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.228425,
	"finish__design__instance__utilization__stdcell": 0.0305247,
	"finish__design__rows": 217,
	"finish__design__rows:GF018hv5v_mcu_sc7": 217,
	"finish__design__sites": 73779,
	"finish__design__sites:GF018hv5v_mcu_sc7": 73779,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}