

================================================================
== Vivado HLS Report for 'gmul_hw'
================================================================
* Date:           Tue Apr  9 20:29:32 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        AES_HLS_ECE1155
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.769|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|    9|    9|    9|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    8|    8|         1|          -|          -|     8|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     56|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     60|
|Register         |        -|      -|      33|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      33|    116|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_92_p2          |     +    |      0|  0|  13|           4|           1|
    |exitcond_fu_86_p2     |   icmp   |      0|  0|  11|           4|           5|
    |a_assign_2_fu_136_p3  |  select  |      0|  0|   8|           1|           8|
    |tmp_5_fu_102_p3       |  select  |      0|  0|   8|           1|           8|
    |a_assign_fu_130_p2    |    xor   |      0|  0|   8|           8|           5|
    |rslt_0_s_fu_110_p2    |    xor   |      0|  0|   8|           8|           8|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  56|          26|          35|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  15|          3|    1|          3|
    |ap_return          |   9|          2|    8|         16|
    |b_assign_1_reg_68  |   9|          2|    3|          6|
    |i_reg_46           |   9|          2|    4|          8|
    |p_0_reg_77         |   9|          2|    8|         16|
    |rslt_reg_57        |   9|          2|    8|         16|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  60|         13|   32|         65|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |ap_CS_fsm          |  2|   0|    2|          0|
    |ap_return_preg     |  8|   0|    8|          0|
    |b_assign_1_reg_68  |  3|   0|    3|          0|
    |i_reg_46           |  4|   0|    4|          0|
    |p_0_reg_77         |  8|   0|    8|          0|
    |rslt_reg_57        |  8|   0|    8|          0|
    +-------------------+---+----+-----+-----------+
    |Total              | 33|   0|   33|          0|
    +-------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |    gmul_hw   | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |    gmul_hw   | return value |
|ap_start   |  in |    1| ap_ctrl_hs |    gmul_hw   | return value |
|ap_done    | out |    1| ap_ctrl_hs |    gmul_hw   | return value |
|ap_idle    | out |    1| ap_ctrl_hs |    gmul_hw   | return value |
|ap_ready   | out |    1| ap_ctrl_hs |    gmul_hw   | return value |
|ap_return  | out |    8| ap_ctrl_hs |    gmul_hw   | return value |
|a          |  in |    8|   ap_none  |       a      |    scalar    |
|b          |  in |    3|   ap_none  |       b      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

