// Seed: 1611648112
module module_0 (
    output logic id_0,
    output logic id_1,
    input  logic id_2
);
  assign id_1 = 1;
  assign id_0 = id_2;
endmodule
