// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.op
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="read_mode_dram_helper_app,hls_ip_2017_4_op,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.879000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=3281,HLS_SYN_LUT=1927}" *)

module read_mode_dram_helper_app (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
ap_continue,
        ap_idle,
        ap_ready,
        app_file_infos_V_dout,
        app_file_infos_V_empty_n,
        app_file_infos_V_read,
        app_is_write_mode_V_dout,
        app_is_write_mode_V_empty_n,
        app_is_write_mode_V_read,
        device_dram_read_req_V_num_din,
        device_dram_read_req_V_num_full_n,
        device_dram_read_req_V_num_write,
        device_dram_read_req_V_addr_din,
        device_dram_read_req_V_addr_full_n,
        device_dram_read_req_V_addr_write,
        device_dram_read_resp_V_last_dout,
        device_dram_read_resp_V_last_empty_n,
        device_dram_read_resp_V_last_read,
        device_dram_read_resp_V_data_V_dout,
        device_dram_read_resp_V_data_V_empty_n,
        device_dram_read_resp_V_data_V_read,
        app_input_data_V_data_V_din,
        app_input_data_V_data_V_full_n,
        app_input_data_V_data_V_write,
        app_input_data_V_len_din,
        app_input_data_V_len_full_n,
        app_input_data_V_len_write,
        app_input_data_V_eop_din,
        app_input_data_V_eop_full_n,
        app_input_data_V_eop_write,
        reset_dram_helper_app_V_dout,
        reset_dram_helper_app_V_empty_n,
        reset_dram_helper_app_V_read
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output ap_ready; output ap_continue;
input  [31:0] app_file_infos_V_dout;
input   app_file_infos_V_empty_n;
output   app_file_infos_V_read;
input   app_is_write_mode_V_dout;
input   app_is_write_mode_V_empty_n;
output   app_is_write_mode_V_read;
output  [7:0] device_dram_read_req_V_num_din;
input   device_dram_read_req_V_num_full_n;
output   device_dram_read_req_V_num_write;
output  [63:0] device_dram_read_req_V_addr_din;
input   device_dram_read_req_V_addr_full_n;
output   device_dram_read_req_V_addr_write;
input   device_dram_read_resp_V_last_dout;
input   device_dram_read_resp_V_last_empty_n;
output   device_dram_read_resp_V_last_read;
input  [511:0] device_dram_read_resp_V_data_V_dout;
input   device_dram_read_resp_V_data_V_empty_n;
output   device_dram_read_resp_V_data_V_read;
output  [511:0] app_input_data_V_data_V_din;
input   app_input_data_V_data_V_full_n;
output   app_input_data_V_data_V_write;
output  [15:0] app_input_data_V_len_din;
input   app_input_data_V_len_full_n;
output   app_input_data_V_len_write;
output   app_input_data_V_eop_din;
input   app_input_data_V_eop_full_n;
output   app_input_data_V_eop_write;
input   reset_dram_helper_app_V_dout;
input   reset_dram_helper_app_V_empty_n;
output   reset_dram_helper_app_V_read;

reg ap_idle;
reg app_file_infos_V_read;
reg app_is_write_mode_V_read;
reg[7:0] device_dram_read_req_V_num_din;
reg reset_dram_helper_app_V_read;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    app_input_data_V_data_V_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] reset_reg_360;
reg   [0:0] ap_reg_pp0_iter1_reset_reg_360;
reg   [0:0] empty_n_10_reg_2532;
reg   [0:0] ap_reg_pp0_iter1_empty_n_10_reg_2532;
reg   [0:0] tmp_25_reg_2678;
reg   [0:0] empty_n_9_reg_2682;
reg    app_input_data_V_len_blk_n;
reg    app_input_data_V_eop_blk_n;
reg   [35:0] p_2_reg_336;
reg   [35:0] p_3_reg_348;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    app_input_data_V_len1_status;
reg    ap_predicate_op375_write_state4;
reg    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] extents_arr_store_idx_reg_372;
reg   [7:0] extents_arr_load_idx_reg_384;
reg   [7:0] state_reg_396;
reg   [0:0] should_read_start_reg_408;
reg   [0:0] first_extents_half_reg_420;
reg   [0:0] first_length_half_reg_432;
reg   [31:0] num_issued_reg_444;
reg   [0:0] finish_issuing_reg_455;
reg   [0:0] finish_issuing_8_reg_1178;
reg   [0:0] first_length_half_6_reg_1307;
reg   [31:0] num_issued_9_reg_1402;
reg   [0:0] finish_issuing_9_reg_1421;
wire   [0:0] empty_n_10_fu_1516_p1;
reg   [0:0] ap_phi_mux_reset_phi_fu_364_p4;
wire   [0:0] tmp_6_fu_1520_p2;
reg   [0:0] tmp_6_reg_2537;
wire   [0:0] tmp_8_fu_1526_p2;
reg   [0:0] tmp_8_reg_2541;
wire   [0:0] tmp_s_fu_1532_p2;
reg   [0:0] tmp_s_reg_2545;
wire   [0:0] tmp_7_fu_1538_p2;
reg   [0:0] tmp_7_reg_2549;
wire   [0:0] tmp_2_fu_1544_p2;
reg   [0:0] tmp_2_reg_2553;
wire   [0:0] tmp_10_fu_1555_p2;
reg   [0:0] tmp_10_reg_2557;
wire   [6:0] tmp_12_fu_1571_p4;
reg   [6:0] tmp_12_reg_2561;
wire   [0:0] grp_nbwrite_fu_292_p5;
reg   [0:0] full_n_1_reg_2566;
reg    ap_enable_reg_pp0_iter0;
wire   [3:0] tmp_22_fu_1586_p1;
wire   [35:0] cur_extent_len_left_V_3_fu_1679_p1;
reg   [35:0] cur_extent_len_left_V_3_reg_2574;
wire   [7:0] extents_arr_load_idx_1_fu_1683_p2;
reg   [7:0] extents_arr_load_idx_1_reg_2579;
wire   [0:0] tmp_24_fu_1689_p2;
reg   [0:0] tmp_24_reg_2584;
wire   [7:0] p_state_cast_cast_fu_1695_p3;
reg   [7:0] p_state_cast_cast_reg_2589;
reg   [0:0] full_n_reg_2594;
wire   [35:0] cur_extent_V_2_fu_1703_p2;
reg   [35:0] cur_extent_V_2_reg_2598;
wire   [35:0] cur_extent_len_left_V_2_fu_1709_p2;
reg   [35:0] cur_extent_len_left_V_2_reg_2603;
wire   [0:0] grp_fu_1448_p1;
reg   [0:0] empty_n_8_reg_2608;
wire   [35:0] cur_extent_len_left_V_1_fu_1742_p3;
reg   [35:0] cur_extent_len_left_V_1_reg_2612;
reg   [0:0] ap_phi_mux_should_read_start_phi_fu_412_p4;
reg   [0:0] ap_phi_mux_first_extents_half_phi_fu_424_p4;
wire   [7:0] extents_arr_store_idx_1_fu_1829_p2;
reg   [7:0] extents_arr_store_idx_1_reg_2620;
wire   [2:0] p_state_fu_1841_p3;
reg   [2:0] p_state_reg_2625;
wire   [35:0] cur_extent_V_1_fu_1891_p3;
reg   [35:0] cur_extent_V_1_reg_2630;
wire   [3:0] tmp_16_fu_1899_p1;
reg   [3:0] tmp_16_reg_2650;
reg   [0:0] empty_n_7_reg_2654;
reg   [31:0] tmp_3_reg_2658;
reg   [0:0] empty_n_6_reg_2664;
wire   [0:0] empty_n_fu_2008_p1;
reg   [0:0] empty_n_reg_2669;
wire   [0:0] not_is_write_mode_fu_2016_p2;
reg   [0:0] not_is_write_mode_reg_2673;
wire   [0:0] tmp_25_fu_2101_p2;
wire   [0:0] empty_n_9_fu_2107_p1;
reg   [511:0] tmp_data_V_reg_2686;
wire   [0:0] p_not_fu_2124_p2;
reg   [0:0] p_not_reg_2691;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [35:0] ap_phi_mux_p_2_phi_fu_340_p4;
reg   [35:0] ap_phi_mux_p_0157_1_phi_fu_1236_p8;
reg   [35:0] ap_phi_mux_p_3_phi_fu_352_p4;
reg   [35:0] ap_phi_mux_p_0130_1_phi_fu_1255_p8;
reg   [0:0] ap_phi_mux_reset_3_phi_fu_1274_p8;
reg   [7:0] ap_phi_mux_extents_arr_store_idx_phi_fu_376_p4;
reg   [7:0] ap_phi_mux_extents_arr_store_idx_8_phi_fu_1292_p8;
reg   [7:0] ap_phi_mux_extents_arr_load_idx_phi_fu_388_p4;
reg   [7:0] ap_phi_mux_extents_arr_load_idx_8_phi_fu_1330_p8;
reg   [7:0] ap_phi_mux_state_phi_fu_400_p4;
reg   [7:0] ap_phi_mux_state_1_phi_fu_1349_p8;
reg   [0:0] ap_phi_mux_should_read_start_9_phi_fu_1368_p8;
reg   [0:0] ap_phi_mux_first_extents_half_6_phi_fu_1387_p8;
reg   [0:0] ap_phi_mux_first_length_half_phi_fu_436_p4;
reg   [31:0] ap_phi_mux_num_issued_phi_fu_448_p4;
reg   [0:0] ap_phi_mux_finish_issuing_phi_fu_459_p4;
wire   [63:0] ap_phi_reg_pp0_iter0_val_assign_reg_466;
reg   [63:0] ap_phi_reg_pp0_iter1_val_assign_reg_466;
reg   [35:0] ap_phi_mux_p_0157_3_phi_fu_504_p38;
wire   [35:0] ap_phi_reg_pp0_iter0_p_0157_3_reg_501;
reg   [35:0] ap_phi_reg_pp0_iter1_p_0157_3_reg_501;
reg   [35:0] ap_phi_mux_p_0130_3_phi_fu_550_p38;
wire   [35:0] ap_phi_reg_pp0_iter0_p_0130_3_reg_547;
reg   [35:0] ap_phi_reg_pp0_iter1_p_0130_3_reg_547;
reg   [7:0] ap_phi_mux_extents_arr_store_idx_2_phi_fu_611_p38;
wire   [7:0] ap_phi_reg_pp0_iter0_extents_arr_store_idx_2_reg_608;
reg   [7:0] ap_phi_reg_pp0_iter1_extents_arr_store_idx_2_reg_608;
reg   [2:0] ap_phi_mux_state_8_phi_fu_673_p38;
wire   [2:0] ap_phi_reg_pp0_iter0_state_8_reg_669;
reg   [2:0] ap_phi_reg_pp0_iter1_state_8_reg_669;
reg   [0:0] ap_phi_mux_should_read_start_3_phi_fu_735_p38;
wire   [0:0] ap_phi_reg_pp0_iter0_should_read_start_3_reg_731;
reg   [0:0] ap_phi_reg_pp0_iter1_should_read_start_3_reg_731;
reg   [35:0] ap_phi_mux_p_0157_s_phi_fu_797_p26;
wire   [35:0] ap_phi_reg_pp0_iter1_p_0157_s_reg_794;
wire   [35:0] cur_extent_V_3_fu_2032_p1;
reg   [35:0] ap_phi_mux_p_0130_s_phi_fu_839_p26;
wire   [35:0] ap_phi_reg_pp0_iter1_p_0130_s_reg_836;
reg   [7:0] ap_phi_mux_extents_arr_store_idx_7_phi_fu_881_p26;
wire   [7:0] ap_phi_reg_pp0_iter1_extents_arr_store_idx_7_reg_878;
reg   [0:0] ap_phi_mux_first_length_half_5_phi_fu_925_p26;
wire   [0:0] ap_phi_reg_pp0_iter1_first_length_half_5_reg_922;
reg   [7:0] ap_phi_mux_extents_arr_load_idx_7_phi_fu_969_p26;
wire   [7:0] ap_phi_reg_pp0_iter1_extents_arr_load_idx_7_reg_966;
reg   [7:0] ap_phi_mux_state_s_phi_fu_1012_p26;
wire   [7:0] state_0_cast_fu_2097_p1;
wire   [7:0] ap_phi_reg_pp0_iter1_state_s_reg_1009;
wire   [7:0] state_3_cast_cast_fu_2089_p3;
wire   [7:0] state_8_cast_fu_2050_p1;
reg   [0:0] ap_phi_mux_should_read_start_8_phi_fu_1052_p26;
wire   [0:0] ap_phi_reg_pp0_iter1_should_read_start_8_reg_1049;
reg   [0:0] ap_phi_mux_first_extents_half_5_phi_fu_1096_p26;
wire   [0:0] ap_phi_reg_pp0_iter1_first_extents_half_5_reg_1093;
wire   [0:0] first_extents_half_1_fu_2055_p2;
reg   [31:0] ap_phi_mux_num_issued_8_phi_fu_1139_p26;
wire   [31:0] ap_phi_reg_pp0_iter1_num_issued_8_reg_1136;
wire   [31:0] num_issued_1_fu_2043_p2;
wire   [31:0] num_issued_2_fu_2025_p2;
reg   [0:0] ap_phi_mux_finish_issuing_8_phi_fu_1181_p26;
wire   [0:0] ap_phi_reg_pp0_iter1_finish_issuing_8_reg_1178;
wire   [0:0] p_finish_issuing_fu_2037_p2;
wire   [0:0] ap_phi_reg_pp0_iter0_reset_1_reg_1222;
reg   [0:0] ap_phi_reg_pp0_iter1_reset_1_reg_1222;
wire   [35:0] ap_phi_reg_pp0_iter1_p_0157_1_reg_1232;
wire   [35:0] ap_phi_reg_pp0_iter1_p_0130_1_reg_1251;
wire   [0:0] p_reset_1_fu_2156_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_reset_3_reg_1270;
wire   [7:0] ap_phi_reg_pp0_iter1_extents_arr_store_idx_8_reg_1288;
wire   [0:0] ap_phi_reg_pp0_iter1_first_length_half_6_reg_1307;
wire   [7:0] ap_phi_reg_pp0_iter1_extents_arr_load_idx_8_reg_1326;
wire   [7:0] ap_phi_reg_pp0_iter1_state_1_reg_1345;
wire   [0:0] ap_phi_reg_pp0_iter1_should_read_start_9_reg_1364;
wire   [0:0] ap_phi_reg_pp0_iter1_first_extents_half_6_reg_1383;
wire   [31:0] ap_phi_reg_pp0_iter1_num_issued_9_reg_1402;
wire   [0:0] ap_phi_reg_pp0_iter1_finish_issuing_9_reg_1421;
reg    device_dram_read_req_V_num1_update;
wire   [7:0] read_req_num_fu_1581_p1;
reg    ap_block_pp0_stage0_01001;
reg    device_dram_read_resp_V_last0_update;
wire   [0:0] grp_nbread_fu_315_p3_0;
reg    app_input_data_V_len1_update;
reg   [63:0] extents_len_arr_15_fu_142;
wire   [63:0] tmp_len_3_fu_1722_p3;
wire   [3:0] tmp_21_fu_1750_p1;
reg   [63:0] extents_len_arr_15_1_fu_146;
reg   [63:0] extents_len_arr_15_2_fu_150;
reg   [63:0] extents_len_arr_15_3_fu_154;
reg   [63:0] extents_len_arr_15_4_fu_158;
reg   [63:0] extents_len_arr_15_5_fu_162;
reg   [63:0] extents_len_arr_15_6_fu_166;
reg   [63:0] extents_len_arr_15_7_fu_170;
reg   [63:0] extents_len_arr_15_8_fu_174;
reg   [63:0] extents_len_arr_15_9_fu_178;
reg   [63:0] extents_len_arr_15_10_fu_182;
reg   [63:0] extents_len_arr_15_11_fu_186;
reg   [63:0] extents_len_arr_15_12_fu_190;
reg   [63:0] extents_len_arr_15_13_fu_194;
reg   [63:0] extents_len_arr_15_14_fu_198;
reg   [63:0] extents_start_arr_15_fu_202;
wire   [63:0] tmp_start_3_fu_1870_p3;
reg   [63:0] extents_start_arr_15_1_fu_206;
reg   [63:0] extents_start_arr_15_2_fu_210;
reg   [63:0] extents_start_arr_15_3_fu_214;
reg   [63:0] extents_start_arr_15_4_fu_218;
reg   [63:0] extents_start_arr_15_5_fu_222;
reg   [63:0] extents_start_arr_15_6_fu_226;
reg   [63:0] extents_start_arr_15_7_fu_230;
reg   [63:0] extents_start_arr_15_8_fu_234;
reg   [63:0] extents_start_arr_15_9_fu_238;
reg   [63:0] extents_start_arr_15_10_fu_242;
reg   [63:0] extents_start_arr_15_11_fu_246;
reg   [63:0] extents_start_arr_15_12_fu_250;
reg   [63:0] extents_start_arr_15_13_fu_254;
reg   [63:0] extents_start_arr_15_14_fu_258;
reg   [63:0] tmp_len_fu_262;
wire   [63:0] tmp_len_1_fu_1854_p1;
reg   [63:0] tmp_start_fu_266;
wire   [63:0] tmp_start_1_fu_1978_p1;
reg   [7:0] num_extents_fu_270;
wire   [7:0] num_extents_1_fu_1995_p3;
reg   [63:0] length_fu_274;
wire   [63:0] length_2_fu_2069_p3;
wire   [63:0] length_1_fu_2081_p1;
reg   [31:0] reset_cnt_fu_278;
wire   [31:0] p_s_fu_2163_p3;
reg   [31:0] num_read_fu_282;
wire   [31:0] num_read_1_fu_2118_p2;
wire   [12:0] tmp_11_fu_1561_p1;
wire   [12:0] r_V_fu_1565_p2;
wire   [3:0] val_assign_2_fu_1641_p17;
wire   [63:0] val_assign_2_fu_1641_p18;
wire   [31:0] tmp_19_fu_1718_p1;
wire   [3:0] tmp_20_fu_1730_p1;
wire   [0:0] grp_fu_1456_p2;
wire   [35:0] cur_extent_len_left_V_fu_1734_p3;
wire   [0:0] tmp_23_fu_1835_p2;
wire   [31:0] tmp_13_fu_1866_p1;
wire   [3:0] tmp_15_fu_1879_p1;
wire   [35:0] cur_extent_V_fu_1883_p3;
wire   [0:0] num_extents_1_fu_1995_p0;
wire   [7:0] num_extents_2_fu_1991_p1;
wire   [0:0] not_is_write_mode_fu_2016_p0;
wire   [31:0] tmp_18_fu_2022_p1;
wire   [31:0] tmp_9_fu_2065_p1;
wire   [31:0] reset_cnt_1_fu_2138_p2;
wire   [0:0] tmp_5_fu_2144_p2;
wire   [0:0] not_s_fu_2150_p2;
wire   [0:0] finish_issuing_8_not_fu_2179_p2;
wire   [5:0] data_len_fu_2190_p1;
wire   [0:0] brmerge_fu_2185_p2;
wire   [0:0] tmp_26_fu_2198_p2;
wire   [0:0] tmp_27_fu_2204_p2;
wire   [6:0] data_len_cast_fu_2194_p1;
wire   [6:0] tmp_len_23_fu_2210_p3;
wire   [0:0] p_not_not_fu_2223_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_483;
reg    ap_condition_592;
reg    ap_condition_272;
reg    ap_condition_409;
reg    ap_condition_413;
reg    ap_condition_417;
reg    ap_condition_421;
reg    ap_condition_425;
reg    ap_condition_429;
reg    ap_condition_433;
reg    ap_condition_437;
reg    ap_condition_441;
reg    ap_condition_445;
reg    ap_condition_449;
reg    ap_condition_453;
reg    ap_condition_457;
reg    ap_condition_465;
reg    ap_condition_477;
reg    ap_condition_1543;
reg    ap_condition_1550;
reg    ap_condition_1554;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

read_mode_dram_helper_app_mux_164_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 64 ),
    .din6_WIDTH( 64 ),
    .din7_WIDTH( 64 ),
    .din8_WIDTH( 64 ),
    .din9_WIDTH( 64 ),
    .din10_WIDTH( 64 ),
    .din11_WIDTH( 64 ),
    .din12_WIDTH( 64 ),
    .din13_WIDTH( 64 ),
    .din14_WIDTH( 64 ),
    .din15_WIDTH( 64 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 64 ))
read_mode_dram_helper_app_mux_164_64_1_1_U1(
    .din0(extents_len_arr_15_14_fu_198),
    .din1(extents_len_arr_15_fu_142),
    .din2(extents_len_arr_15_1_fu_146),
    .din3(extents_len_arr_15_2_fu_150),
    .din4(extents_len_arr_15_3_fu_154),
    .din5(extents_len_arr_15_4_fu_158),
    .din6(extents_len_arr_15_5_fu_162),
    .din7(extents_len_arr_15_6_fu_166),
    .din8(extents_len_arr_15_7_fu_170),
    .din9(extents_len_arr_15_8_fu_174),
    .din10(extents_len_arr_15_9_fu_178),
    .din11(extents_len_arr_15_10_fu_182),
    .din12(extents_len_arr_15_11_fu_186),
    .din13(extents_len_arr_15_12_fu_190),
    .din14(extents_len_arr_15_13_fu_194),
    .din15(extents_len_arr_15_14_fu_198),
    .din16(val_assign_2_fu_1641_p17),
    .dout(val_assign_2_fu_1641_p18)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_extents_arr_store_idx_2_reg_608 <= ap_phi_mux_extents_arr_store_idx_phi_fu_376_p4;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_extents_arr_store_idx_2_reg_608 <= ap_phi_reg_pp0_iter0_extents_arr_store_idx_2_reg_608;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_p_0130_3_reg_547 <= ap_phi_mux_p_3_phi_fu_352_p4;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_p_0130_3_reg_547 <= ap_phi_reg_pp0_iter0_p_0130_3_reg_547;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_272)) begin
        if ((1'b1 == ap_condition_592)) begin
            ap_phi_reg_pp0_iter1_p_0157_3_reg_501 <= ap_phi_mux_p_2_phi_fu_340_p4;
        end else if ((1'b1 == ap_condition_483)) begin
            ap_phi_reg_pp0_iter1_p_0157_3_reg_501 <= cur_extent_V_1_fu_1891_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_0157_3_reg_501 <= ap_phi_reg_pp0_iter0_p_0157_3_reg_501;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_272)) begin
        if (((empty_n_10_fu_1516_p1 == 1'd1) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_reset_1_reg_1222 <= reset_dram_helper_app_V_empty_n;
        end else if ((ap_phi_mux_reset_phi_fu_364_p4 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_reset_1_reg_1222 <= ap_phi_mux_reset_phi_fu_364_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_reset_1_reg_1222 <= ap_phi_reg_pp0_iter0_reset_1_reg_1222;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_should_read_start_3_reg_731 <= 1'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_should_read_start_3_reg_731 <= ap_phi_reg_pp0_iter0_should_read_start_3_reg_731;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_state_8_reg_669 <= 3'd3;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_state_8_reg_669 <= ap_phi_reg_pp0_iter0_state_8_reg_669;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_272)) begin
        if ((1'b1 == ap_condition_477)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_466 <= extents_start_arr_15_fu_202;
        end else if ((1'b1 == ap_condition_465)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_466 <= extents_start_arr_15_14_fu_258;
        end else if ((1'b1 == ap_condition_457)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_466 <= extents_start_arr_15_13_fu_254;
        end else if ((1'b1 == ap_condition_453)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_466 <= extents_start_arr_15_12_fu_250;
        end else if ((1'b1 == ap_condition_449)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_466 <= extents_start_arr_15_11_fu_246;
        end else if ((1'b1 == ap_condition_445)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_466 <= extents_start_arr_15_10_fu_242;
        end else if ((1'b1 == ap_condition_441)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_466 <= extents_start_arr_15_9_fu_238;
        end else if ((1'b1 == ap_condition_437)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_466 <= extents_start_arr_15_8_fu_234;
        end else if ((1'b1 == ap_condition_433)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_466 <= extents_start_arr_15_7_fu_230;
        end else if ((1'b1 == ap_condition_429)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_466 <= extents_start_arr_15_6_fu_226;
        end else if ((1'b1 == ap_condition_425)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_466 <= extents_start_arr_15_5_fu_222;
        end else if ((1'b1 == ap_condition_421)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_466 <= extents_start_arr_15_4_fu_218;
        end else if ((1'b1 == ap_condition_417)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_466 <= extents_start_arr_15_3_fu_214;
        end else if ((1'b1 == ap_condition_413)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_466 <= extents_start_arr_15_2_fu_210;
        end else if ((1'b1 == ap_condition_409)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_466 <= extents_start_arr_15_1_fu_206;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_val_assign_reg_466 <= ap_phi_reg_pp0_iter0_val_assign_reg_466;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_arr_load_idx_reg_384 <= ap_phi_mux_extents_arr_load_idx_8_phi_fu_1330_p8;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        extents_arr_load_idx_reg_384 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_arr_store_idx_reg_372 <= ap_phi_mux_extents_arr_store_idx_8_phi_fu_1292_p8;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        extents_arr_store_idx_reg_372 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((full_n_1_reg_2566 == 1'd1) & (tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_10_reg_2557 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        finish_issuing_8_reg_1178 <= p_finish_issuing_fu_2037_p2;
    end else if ((((tmp_6_reg_2537 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (empty_n_reg_2669 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_reg_2669 == 1'd1) & (tmp_6_reg_2537 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_8_reg_2541 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_reg_2545 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (empty_n_7_reg_2654 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_7_reg_2654 == 1'd1) & (tmp_s_reg_2545 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (ap_phi_mux_first_length_half_phi_fu_436_p4 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_first_length_half_phi_fu_436_p4 == 1'd1) & (empty_n_7_reg_2654 == 1'd1) & (tmp_s_reg_2545 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_10_reg_2532 == 1'd0) & (tmp_2_reg_2553 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (full_n_1_reg_2566 == 1'd0) & (tmp_10_reg_2557 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_10_reg_2557 == 1'd1) & (tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (full_n_reg_2594 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((full_n_reg_2594 == 1'd1) & (tmp_10_reg_2557 == 1'd1) & (tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_7_reg_2549 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (empty_n_8_reg_2608 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        finish_issuing_8_reg_1178 <= ap_phi_mux_finish_issuing_phi_fu_459_p4;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        finish_issuing_8_reg_1178 <= ap_phi_reg_pp0_iter1_finish_issuing_8_reg_1178;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_25_fu_2101_p2 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_10_reg_2532 == 1'd0) & (empty_n_9_fu_2107_p1 == 1'd0) & (tmp_25_fu_2101_p2 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_9_fu_2107_p1 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_25_fu_2101_p2 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        finish_issuing_9_reg_1421 <= ap_phi_mux_finish_issuing_8_phi_fu_1181_p26;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((empty_n_10_reg_2532 == 1'd1) | (reset_reg_360 == 1'd1)))) begin
        finish_issuing_9_reg_1421 <= 1'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        finish_issuing_9_reg_1421 <= ap_phi_reg_pp0_iter1_finish_issuing_9_reg_1421;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        finish_issuing_reg_455 <= finish_issuing_9_reg_1421;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        finish_issuing_reg_455 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        first_extents_half_reg_420 <= ap_phi_mux_first_extents_half_6_phi_fu_1387_p8;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        first_extents_half_reg_420 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_25_fu_2101_p2 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_10_reg_2532 == 1'd0) & (empty_n_9_fu_2107_p1 == 1'd0) & (tmp_25_fu_2101_p2 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_9_fu_2107_p1 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_25_fu_2101_p2 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        first_length_half_6_reg_1307 <= ap_phi_mux_first_length_half_5_phi_fu_925_p26;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((empty_n_10_reg_2532 == 1'd1) | (reset_reg_360 == 1'd1)))) begin
        first_length_half_6_reg_1307 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        first_length_half_6_reg_1307 <= ap_phi_reg_pp0_iter1_first_length_half_6_reg_1307;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        first_length_half_reg_432 <= first_length_half_6_reg_1307;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        first_length_half_reg_432 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1550)) begin
        if ((ap_phi_mux_first_length_half_phi_fu_436_p4 == 1'd1)) begin
            length_fu_274 <= length_1_fu_2081_p1;
        end else if ((ap_phi_mux_first_length_half_phi_fu_436_p4 == 1'd0)) begin
            length_fu_274 <= length_2_fu_2069_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_25_fu_2101_p2 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_10_reg_2532 == 1'd0) & (empty_n_9_fu_2107_p1 == 1'd0) & (tmp_25_fu_2101_p2 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_9_fu_2107_p1 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_25_fu_2101_p2 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        num_issued_9_reg_1402 <= ap_phi_mux_num_issued_8_phi_fu_1139_p26;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((empty_n_10_reg_2532 == 1'd1) | (reset_reg_360 == 1'd1)))) begin
        num_issued_9_reg_1402 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        num_issued_9_reg_1402 <= ap_phi_reg_pp0_iter1_num_issued_9_reg_1402;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        num_issued_reg_444 <= num_issued_9_reg_1402;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        num_issued_reg_444 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_9_fu_2107_p1 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_25_fu_2101_p2 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        num_read_fu_282 <= num_read_1_fu_2118_p2;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((empty_n_10_reg_2532 == 1'd1) | (reset_reg_360 == 1'd1))) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        num_read_fu_282 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_2_reg_336 <= ap_phi_mux_p_0157_1_phi_fu_1236_p8;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_2_reg_336 <= 36'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_3_reg_348 <= ap_phi_mux_p_0130_1_phi_fu_1255_p8;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_3_reg_348 <= 36'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((empty_n_10_reg_2532 == 1'd1) | (reset_reg_360 == 1'd1)))) begin
        reset_cnt_fu_278 <= p_s_fu_2163_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reset_cnt_fu_278 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reset_reg_360 <= ap_phi_mux_reset_3_phi_fu_1274_p8;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reset_reg_360 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        should_read_start_reg_408 <= ap_phi_mux_should_read_start_9_phi_fu_1368_p8;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        should_read_start_reg_408 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        state_reg_396 <= ap_phi_mux_state_1_phi_fu_1349_p8;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        state_reg_396 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1554)) begin
        if ((ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd1)) begin
            tmp_len_fu_262 <= tmp_len_1_fu_1854_p1;
        end else if ((ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0)) begin
            tmp_len_fu_262 <= tmp_len_3_fu_1722_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd1) & (ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_start_fu_266 <= tmp_start_1_fu_1978_p1;
    end else if ((((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tmp_start_fu_266 <= tmp_start_3_fu_1870_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_reg_pp0_iter1_empty_n_10_reg_2532 <= empty_n_10_reg_2532;
        ap_reg_pp0_iter1_reset_reg_360 <= reset_reg_360;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cur_extent_V_1_reg_2630 <= cur_extent_V_1_fu_1891_p3;
        tmp_16_reg_2650 <= tmp_16_fu_1899_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbwrite_fu_292_p5 == 1'd1) & (tmp_10_fu_1555_p2 == 1'd1) & (tmp_2_fu_1544_p2 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cur_extent_V_2_reg_2598 <= cur_extent_V_2_fu_1703_p2;
        cur_extent_len_left_V_2_reg_2603 <= cur_extent_len_left_V_2_fu_1709_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cur_extent_len_left_V_1_reg_2612 <= cur_extent_len_left_V_1_fu_1742_p3;
        extents_arr_store_idx_1_reg_2620 <= extents_arr_store_idx_1_fu_1829_p2;
        p_state_reg_2625 <= p_state_fu_1841_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbwrite_fu_292_p5 == 1'd1) & (tmp_2_fu_1544_p2 == 1'd1) & (tmp_10_fu_1555_p2 == 1'd0) & (tmp_7_fu_1538_p2 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cur_extent_len_left_V_3_reg_2574 <= cur_extent_len_left_V_3_fu_1679_p1;
        extents_arr_load_idx_1_reg_2579 <= extents_arr_load_idx_1_fu_1683_p2;
        p_state_cast_cast_reg_2589[0] <= p_state_cast_cast_fu_1695_p3[0];
        tmp_24_reg_2584 <= tmp_24_fu_1689_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_10_reg_2532 <= reset_dram_helper_app_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_8_fu_1526_p2 == 1'd1) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_6_reg_2664 <= app_file_infos_V_empty_n;
        num_extents_fu_270 <= num_extents_1_fu_1995_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_fu_1532_p2 == 1'd1) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_7_reg_2654 <= app_file_infos_V_empty_n;
        tmp_3_reg_2658 <= app_file_infos_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_7_fu_1538_p2 == 1'd1) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_8_reg_2608 <= app_file_infos_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_10_reg_2532 == 1'd0) & (tmp_25_fu_2101_p2 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_9_reg_2682 <= grp_nbread_fu_315_p3_0;
        tmp_data_V_reg_2686 <= device_dram_read_resp_V_data_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_1520_p2 == 1'd1) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_reg_2669 <= app_is_write_mode_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_21_fu_1750_p1 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_15_10_fu_182 <= tmp_len_3_fu_1722_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_21_fu_1750_p1 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_15_11_fu_186 <= tmp_len_3_fu_1722_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_21_fu_1750_p1 == 4'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_15_12_fu_190 <= tmp_len_3_fu_1722_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_21_fu_1750_p1 == 4'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_15_13_fu_194 <= tmp_len_3_fu_1722_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_21_fu_1750_p1 == 4'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_15_14_fu_198 <= tmp_len_3_fu_1722_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_21_fu_1750_p1 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_15_1_fu_146 <= tmp_len_3_fu_1722_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_21_fu_1750_p1 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_15_2_fu_150 <= tmp_len_3_fu_1722_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_21_fu_1750_p1 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_15_3_fu_154 <= tmp_len_3_fu_1722_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_21_fu_1750_p1 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_15_4_fu_158 <= tmp_len_3_fu_1722_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_21_fu_1750_p1 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_15_5_fu_162 <= tmp_len_3_fu_1722_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_21_fu_1750_p1 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_15_6_fu_166 <= tmp_len_3_fu_1722_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_21_fu_1750_p1 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_15_7_fu_170 <= tmp_len_3_fu_1722_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_21_fu_1750_p1 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_15_8_fu_174 <= tmp_len_3_fu_1722_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_21_fu_1750_p1 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_15_9_fu_178 <= tmp_len_3_fu_1722_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_21_fu_1750_p1 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_len_arr_15_fu_142 <= tmp_len_3_fu_1722_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_15_10_fu_242 <= tmp_start_3_fu_1870_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_15_11_fu_246 <= tmp_start_3_fu_1870_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_15_12_fu_250 <= tmp_start_3_fu_1870_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_15_13_fu_254 <= tmp_start_3_fu_1870_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_15_14_fu_258 <= tmp_start_3_fu_1870_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_15_1_fu_206 <= tmp_start_3_fu_1870_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_15_2_fu_210 <= tmp_start_3_fu_1870_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_15_3_fu_214 <= tmp_start_3_fu_1870_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_15_4_fu_218 <= tmp_start_3_fu_1870_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_15_5_fu_222 <= tmp_start_3_fu_1870_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_15_6_fu_226 <= tmp_start_3_fu_1870_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_15_7_fu_230 <= tmp_start_3_fu_1870_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_15_8_fu_234 <= tmp_start_3_fu_1870_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_15_9_fu_238 <= tmp_start_3_fu_1870_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_start_arr_15_fu_202 <= tmp_start_3_fu_1870_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_fu_1544_p2 == 1'd1) & (tmp_10_fu_1555_p2 == 1'd0) & (tmp_7_fu_1538_p2 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        full_n_1_reg_2566 <= grp_nbwrite_fu_292_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_10_fu_1555_p2 == 1'd1) & (tmp_2_fu_1544_p2 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        full_n_reg_2594 <= grp_nbwrite_fu_292_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_fu_2008_p1 == 1'd1) & (tmp_6_fu_1520_p2 == 1'd1) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        not_is_write_mode_reg_2673 <= not_is_write_mode_fu_2016_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_9_fu_2107_p1 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_25_fu_2101_p2 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_not_reg_2691 <= p_not_fu_2124_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_fu_1544_p2 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_10_reg_2557 <= tmp_10_fu_1555_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_fu_1544_p2 == 1'd1) & (tmp_10_fu_1555_p2 == 1'd0) & (tmp_7_fu_1538_p2 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_12_reg_2561 <= {{r_V_fu_1565_p2[12:6]}};
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_10_reg_2532 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_25_reg_2678 <= tmp_25_fu_2101_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_7_fu_1538_p2 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_2_reg_2553 <= tmp_2_fu_1544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_6_reg_2537 <= tmp_6_fu_1520_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_7_reg_2549 <= tmp_7_fu_1538_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_8_reg_2541 <= tmp_8_fu_1526_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_s_reg_2545 <= tmp_s_fu_1532_p2;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((full_n_1_reg_2566 == 1'd1) & (tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_10_reg_2557 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_extents_arr_load_idx_7_phi_fu_969_p26 = extents_arr_load_idx_1_reg_2579;
    end else if ((((tmp_6_reg_2537 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (empty_n_reg_2669 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_reg_2669 == 1'd1) & (tmp_6_reg_2537 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_8_reg_2541 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_s_reg_2545 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (empty_n_7_reg_2654 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_2654 == 1'd1) & (tmp_s_reg_2545 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (ap_phi_mux_first_length_half_phi_fu_436_p4 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_phi_mux_first_length_half_phi_fu_436_p4 == 1'd1) & (empty_n_7_reg_2654 == 1'd1) & (tmp_s_reg_2545 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_10_reg_2532 == 1'd0) & (tmp_2_reg_2553 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (full_n_1_reg_2566 == 1'd0) & (tmp_10_reg_2557 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_10_reg_2557 == 1'd1) & (tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (full_n_reg_2594 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((full_n_reg_2594 == 1'd1) & (tmp_10_reg_2557 == 1'd1) & (tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_7_reg_2549 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (empty_n_8_reg_2608 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_extents_arr_load_idx_7_phi_fu_969_p26 = extents_arr_load_idx_reg_384;
    end else begin
        ap_phi_mux_extents_arr_load_idx_7_phi_fu_969_p26 = ap_phi_reg_pp0_iter1_extents_arr_load_idx_7_reg_966;
    end
end

always @ (*) begin
    if ((((tmp_25_fu_2101_p2 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_10_reg_2532 == 1'd0) & (empty_n_9_fu_2107_p1 == 1'd0) & (tmp_25_fu_2101_p2 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_9_fu_2107_p1 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_25_fu_2101_p2 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_extents_arr_load_idx_8_phi_fu_1330_p8 = ap_phi_mux_extents_arr_load_idx_7_phi_fu_969_p26;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & ((empty_n_10_reg_2532 == 1'd1) | (reset_reg_360 == 1'd1)))) begin
        ap_phi_mux_extents_arr_load_idx_8_phi_fu_1330_p8 = 8'd0;
    end else begin
        ap_phi_mux_extents_arr_load_idx_8_phi_fu_1330_p8 = ap_phi_reg_pp0_iter1_extents_arr_load_idx_8_reg_1326;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_extents_arr_load_idx_phi_fu_388_p4 = ap_phi_mux_extents_arr_load_idx_8_phi_fu_1330_p8;
    end else begin
        ap_phi_mux_extents_arr_load_idx_phi_fu_388_p4 = extents_arr_load_idx_reg_384;
    end
end

always @ (*) begin
    if (((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (should_read_start_reg_408 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_extents_arr_store_idx_2_phi_fu_611_p38 = extents_arr_store_idx_1_reg_2620;
    end else if ((((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (first_extents_half_reg_420 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_extents_arr_store_idx_2_phi_fu_611_p38 = extents_arr_store_idx_reg_372;
    end else begin
        ap_phi_mux_extents_arr_store_idx_2_phi_fu_611_p38 = ap_phi_reg_pp0_iter1_extents_arr_store_idx_2_reg_608;
    end
end

always @ (*) begin
    if (((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_extents_arr_store_idx_7_phi_fu_881_p26 = ap_phi_mux_extents_arr_store_idx_2_phi_fu_611_p38;
    end else if ((((tmp_6_reg_2537 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (empty_n_reg_2669 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_reg_2669 == 1'd1) & (tmp_6_reg_2537 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_8_reg_2541 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_s_reg_2545 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (empty_n_7_reg_2654 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_2654 == 1'd1) & (tmp_s_reg_2545 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (ap_phi_mux_first_length_half_phi_fu_436_p4 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_phi_mux_first_length_half_phi_fu_436_p4 == 1'd1) & (empty_n_7_reg_2654 == 1'd1) & (tmp_s_reg_2545 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_10_reg_2532 == 1'd0) & (tmp_2_reg_2553 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (full_n_1_reg_2566 == 1'd0) & (tmp_10_reg_2557 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((full_n_1_reg_2566 == 1'd1) & (tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_10_reg_2557 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_10_reg_2557 == 1'd1) & (tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (full_n_reg_2594 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((full_n_reg_2594 == 1'd1) & (tmp_10_reg_2557 == 1'd1) & (tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_7_reg_2549 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (empty_n_8_reg_2608 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_extents_arr_store_idx_7_phi_fu_881_p26 = extents_arr_store_idx_reg_372;
    end else begin
        ap_phi_mux_extents_arr_store_idx_7_phi_fu_881_p26 = ap_phi_reg_pp0_iter1_extents_arr_store_idx_7_reg_878;
    end
end

always @ (*) begin
    if ((((tmp_25_fu_2101_p2 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_10_reg_2532 == 1'd0) & (empty_n_9_fu_2107_p1 == 1'd0) & (tmp_25_fu_2101_p2 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_9_fu_2107_p1 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_25_fu_2101_p2 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_extents_arr_store_idx_8_phi_fu_1292_p8 = ap_phi_mux_extents_arr_store_idx_7_phi_fu_881_p26;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & ((empty_n_10_reg_2532 == 1'd1) | (reset_reg_360 == 1'd1)))) begin
        ap_phi_mux_extents_arr_store_idx_8_phi_fu_1292_p8 = 8'd0;
    end else begin
        ap_phi_mux_extents_arr_store_idx_8_phi_fu_1292_p8 = ap_phi_reg_pp0_iter1_extents_arr_store_idx_8_reg_1288;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_extents_arr_store_idx_phi_fu_376_p4 = ap_phi_mux_extents_arr_store_idx_8_phi_fu_1292_p8;
    end else begin
        ap_phi_mux_extents_arr_store_idx_phi_fu_376_p4 = extents_arr_store_idx_reg_372;
    end
end

always @ (*) begin
    if (((full_n_1_reg_2566 == 1'd1) & (tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_10_reg_2557 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_finish_issuing_8_phi_fu_1181_p26 = p_finish_issuing_fu_2037_p2;
    end else if ((((tmp_6_reg_2537 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (empty_n_reg_2669 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_reg_2669 == 1'd1) & (tmp_6_reg_2537 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_8_reg_2541 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_s_reg_2545 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (empty_n_7_reg_2654 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_2654 == 1'd1) & (tmp_s_reg_2545 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (ap_phi_mux_first_length_half_phi_fu_436_p4 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_phi_mux_first_length_half_phi_fu_436_p4 == 1'd1) & (empty_n_7_reg_2654 == 1'd1) & (tmp_s_reg_2545 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_10_reg_2532 == 1'd0) & (tmp_2_reg_2553 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (full_n_1_reg_2566 == 1'd0) & (tmp_10_reg_2557 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_10_reg_2557 == 1'd1) & (tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (full_n_reg_2594 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((full_n_reg_2594 == 1'd1) & (tmp_10_reg_2557 == 1'd1) & (tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_7_reg_2549 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (empty_n_8_reg_2608 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_finish_issuing_8_phi_fu_1181_p26 = ap_phi_mux_finish_issuing_phi_fu_459_p4;
    end else begin
        ap_phi_mux_finish_issuing_8_phi_fu_1181_p26 = ap_phi_reg_pp0_iter1_finish_issuing_8_reg_1178;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_finish_issuing_phi_fu_459_p4 = finish_issuing_9_reg_1421;
    end else begin
        ap_phi_mux_finish_issuing_phi_fu_459_p4 = finish_issuing_reg_455;
    end
end

always @ (*) begin
    if (((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_first_extents_half_5_phi_fu_1096_p26 = first_extents_half_1_fu_2055_p2;
    end else if ((((tmp_6_reg_2537 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (empty_n_reg_2669 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_reg_2669 == 1'd1) & (tmp_6_reg_2537 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_8_reg_2541 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_s_reg_2545 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (empty_n_7_reg_2654 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_2654 == 1'd1) & (tmp_s_reg_2545 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (ap_phi_mux_first_length_half_phi_fu_436_p4 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_phi_mux_first_length_half_phi_fu_436_p4 == 1'd1) & (empty_n_7_reg_2654 == 1'd1) & (tmp_s_reg_2545 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_10_reg_2532 == 1'd0) & (tmp_2_reg_2553 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (full_n_1_reg_2566 == 1'd0) & (tmp_10_reg_2557 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((full_n_1_reg_2566 == 1'd1) & (tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_10_reg_2557 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_10_reg_2557 == 1'd1) & (tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (full_n_reg_2594 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((full_n_reg_2594 == 1'd1) & (tmp_10_reg_2557 == 1'd1) & (tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_7_reg_2549 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (empty_n_8_reg_2608 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_first_extents_half_5_phi_fu_1096_p26 = first_extents_half_reg_420;
    end else begin
        ap_phi_mux_first_extents_half_5_phi_fu_1096_p26 = ap_phi_reg_pp0_iter1_first_extents_half_5_reg_1093;
    end
end

always @ (*) begin
    if ((((tmp_25_fu_2101_p2 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_10_reg_2532 == 1'd0) & (empty_n_9_fu_2107_p1 == 1'd0) & (tmp_25_fu_2101_p2 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_9_fu_2107_p1 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_25_fu_2101_p2 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_first_extents_half_6_phi_fu_1387_p8 = ap_phi_mux_first_extents_half_5_phi_fu_1096_p26;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & ((empty_n_10_reg_2532 == 1'd1) | (reset_reg_360 == 1'd1)))) begin
        ap_phi_mux_first_extents_half_6_phi_fu_1387_p8 = 1'd1;
    end else begin
        ap_phi_mux_first_extents_half_6_phi_fu_1387_p8 = ap_phi_reg_pp0_iter1_first_extents_half_6_reg_1383;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_first_extents_half_phi_fu_424_p4 = ap_phi_mux_first_extents_half_6_phi_fu_1387_p8;
    end else begin
        ap_phi_mux_first_extents_half_phi_fu_424_p4 = first_extents_half_reg_420;
    end
end

always @ (*) begin
    if ((((empty_n_7_reg_2654 == 1'd1) & (tmp_s_reg_2545 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (ap_phi_mux_first_length_half_phi_fu_436_p4 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_phi_mux_first_length_half_phi_fu_436_p4 == 1'd1) & (empty_n_7_reg_2654 == 1'd1) & (tmp_s_reg_2545 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_first_length_half_5_phi_fu_925_p26 = 1'd0;
    end else if ((((tmp_6_reg_2537 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (empty_n_reg_2669 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_reg_2669 == 1'd1) & (tmp_6_reg_2537 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_8_reg_2541 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_s_reg_2545 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (empty_n_7_reg_2654 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_10_reg_2532 == 1'd0) & (tmp_2_reg_2553 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (full_n_1_reg_2566 == 1'd0) & (tmp_10_reg_2557 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((full_n_1_reg_2566 == 1'd1) & (tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_10_reg_2557 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_10_reg_2557 == 1'd1) & (tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (full_n_reg_2594 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((full_n_reg_2594 == 1'd1) & (tmp_10_reg_2557 == 1'd1) & (tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_7_reg_2549 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (empty_n_8_reg_2608 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_first_length_half_5_phi_fu_925_p26 = ap_phi_mux_first_length_half_phi_fu_436_p4;
    end else begin
        ap_phi_mux_first_length_half_5_phi_fu_925_p26 = ap_phi_reg_pp0_iter1_first_length_half_5_reg_922;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_first_length_half_phi_fu_436_p4 = first_length_half_6_reg_1307;
    end else begin
        ap_phi_mux_first_length_half_phi_fu_436_p4 = first_length_half_reg_432;
    end
end

always @ (*) begin
    if (((full_n_1_reg_2566 == 1'd1) & (tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_10_reg_2557 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_num_issued_8_phi_fu_1139_p26 = num_issued_2_fu_2025_p2;
    end else if (((full_n_reg_2594 == 1'd1) & (tmp_10_reg_2557 == 1'd1) & (tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_num_issued_8_phi_fu_1139_p26 = num_issued_1_fu_2043_p2;
    end else if ((((tmp_6_reg_2537 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (empty_n_reg_2669 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_reg_2669 == 1'd1) & (tmp_6_reg_2537 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_8_reg_2541 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_s_reg_2545 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (empty_n_7_reg_2654 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_2654 == 1'd1) & (tmp_s_reg_2545 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (ap_phi_mux_first_length_half_phi_fu_436_p4 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_phi_mux_first_length_half_phi_fu_436_p4 == 1'd1) & (empty_n_7_reg_2654 == 1'd1) & (tmp_s_reg_2545 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_10_reg_2532 == 1'd0) & (tmp_2_reg_2553 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (full_n_1_reg_2566 == 1'd0) & (tmp_10_reg_2557 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_10_reg_2557 == 1'd1) & (tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (full_n_reg_2594 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_7_reg_2549 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (empty_n_8_reg_2608 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_num_issued_8_phi_fu_1139_p26 = ap_phi_mux_num_issued_phi_fu_448_p4;
    end else begin
        ap_phi_mux_num_issued_8_phi_fu_1139_p26 = ap_phi_reg_pp0_iter1_num_issued_8_reg_1136;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_num_issued_phi_fu_448_p4 = num_issued_9_reg_1402;
    end else begin
        ap_phi_mux_num_issued_phi_fu_448_p4 = num_issued_reg_444;
    end
end

always @ (*) begin
    if ((((tmp_25_fu_2101_p2 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_10_reg_2532 == 1'd0) & (empty_n_9_fu_2107_p1 == 1'd0) & (tmp_25_fu_2101_p2 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_9_fu_2107_p1 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_25_fu_2101_p2 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_p_0130_1_phi_fu_1255_p8 = ap_phi_mux_p_0130_s_phi_fu_839_p26;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & ((empty_n_10_reg_2532 == 1'd1) | (reset_reg_360 == 1'd1)))) begin
        ap_phi_mux_p_0130_1_phi_fu_1255_p8 = 36'd0;
    end else begin
        ap_phi_mux_p_0130_1_phi_fu_1255_p8 = ap_phi_reg_pp0_iter1_p_0130_1_reg_1251;
    end
end

always @ (*) begin
    if (((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (should_read_start_reg_408 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_p_0130_3_phi_fu_550_p38 = cur_extent_len_left_V_1_reg_2612;
    end else if ((((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (first_extents_half_reg_420 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_p_0130_3_phi_fu_550_p38 = p_3_reg_348;
    end else begin
        ap_phi_mux_p_0130_3_phi_fu_550_p38 = ap_phi_reg_pp0_iter1_p_0130_3_reg_547;
    end
end

always @ (*) begin
    if (((full_n_1_reg_2566 == 1'd1) & (tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_10_reg_2557 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_p_0130_s_phi_fu_839_p26 = cur_extent_len_left_V_3_reg_2574;
    end else if (((full_n_reg_2594 == 1'd1) & (tmp_10_reg_2557 == 1'd1) & (tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_p_0130_s_phi_fu_839_p26 = cur_extent_len_left_V_2_reg_2603;
    end else if (((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_p_0130_s_phi_fu_839_p26 = ap_phi_mux_p_0130_3_phi_fu_550_p38;
    end else if ((((tmp_6_reg_2537 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (empty_n_reg_2669 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_reg_2669 == 1'd1) & (tmp_6_reg_2537 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_8_reg_2541 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_s_reg_2545 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (empty_n_7_reg_2654 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_2654 == 1'd1) & (tmp_s_reg_2545 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (ap_phi_mux_first_length_half_phi_fu_436_p4 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_phi_mux_first_length_half_phi_fu_436_p4 == 1'd1) & (empty_n_7_reg_2654 == 1'd1) & (tmp_s_reg_2545 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_10_reg_2532 == 1'd0) & (tmp_2_reg_2553 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (full_n_1_reg_2566 == 1'd0) & (tmp_10_reg_2557 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_10_reg_2557 == 1'd1) & (tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (full_n_reg_2594 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_7_reg_2549 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (empty_n_8_reg_2608 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_p_0130_s_phi_fu_839_p26 = p_3_reg_348;
    end else begin
        ap_phi_mux_p_0130_s_phi_fu_839_p26 = ap_phi_reg_pp0_iter1_p_0130_s_reg_836;
    end
end

always @ (*) begin
    if ((((tmp_25_fu_2101_p2 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_10_reg_2532 == 1'd0) & (empty_n_9_fu_2107_p1 == 1'd0) & (tmp_25_fu_2101_p2 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_9_fu_2107_p1 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_25_fu_2101_p2 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_p_0157_1_phi_fu_1236_p8 = ap_phi_mux_p_0157_s_phi_fu_797_p26;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & ((empty_n_10_reg_2532 == 1'd1) | (reset_reg_360 == 1'd1)))) begin
        ap_phi_mux_p_0157_1_phi_fu_1236_p8 = 36'd0;
    end else begin
        ap_phi_mux_p_0157_1_phi_fu_1236_p8 = ap_phi_reg_pp0_iter1_p_0157_1_reg_1232;
    end
end

always @ (*) begin
    if ((((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (should_read_start_reg_408 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (first_extents_half_reg_420 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_p_0157_3_phi_fu_504_p38 = p_2_reg_336;
    end else if ((((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_p_0157_3_phi_fu_504_p38 = cur_extent_V_1_reg_2630;
    end else begin
        ap_phi_mux_p_0157_3_phi_fu_504_p38 = ap_phi_reg_pp0_iter1_p_0157_3_reg_501;
    end
end

always @ (*) begin
    if (((full_n_1_reg_2566 == 1'd1) & (tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_10_reg_2557 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_p_0157_s_phi_fu_797_p26 = cur_extent_V_3_fu_2032_p1;
    end else if (((full_n_reg_2594 == 1'd1) & (tmp_10_reg_2557 == 1'd1) & (tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_p_0157_s_phi_fu_797_p26 = cur_extent_V_2_reg_2598;
    end else if (((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_p_0157_s_phi_fu_797_p26 = ap_phi_mux_p_0157_3_phi_fu_504_p38;
    end else if ((((tmp_6_reg_2537 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (empty_n_reg_2669 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_reg_2669 == 1'd1) & (tmp_6_reg_2537 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_8_reg_2541 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_s_reg_2545 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (empty_n_7_reg_2654 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_2654 == 1'd1) & (tmp_s_reg_2545 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (ap_phi_mux_first_length_half_phi_fu_436_p4 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_phi_mux_first_length_half_phi_fu_436_p4 == 1'd1) & (empty_n_7_reg_2654 == 1'd1) & (tmp_s_reg_2545 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_10_reg_2532 == 1'd0) & (tmp_2_reg_2553 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (full_n_1_reg_2566 == 1'd0) & (tmp_10_reg_2557 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_10_reg_2557 == 1'd1) & (tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (full_n_reg_2594 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_7_reg_2549 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (empty_n_8_reg_2608 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_p_0157_s_phi_fu_797_p26 = p_2_reg_336;
    end else begin
        ap_phi_mux_p_0157_s_phi_fu_797_p26 = ap_phi_reg_pp0_iter1_p_0157_s_reg_794;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_p_2_phi_fu_340_p4 = ap_phi_mux_p_0157_1_phi_fu_1236_p8;
    end else begin
        ap_phi_mux_p_2_phi_fu_340_p4 = p_2_reg_336;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_p_3_phi_fu_352_p4 = ap_phi_mux_p_0130_1_phi_fu_1255_p8;
    end else begin
        ap_phi_mux_p_3_phi_fu_352_p4 = p_3_reg_348;
    end
end

always @ (*) begin
    if ((((tmp_25_fu_2101_p2 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_10_reg_2532 == 1'd0) & (empty_n_9_fu_2107_p1 == 1'd0) & (tmp_25_fu_2101_p2 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_9_fu_2107_p1 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_25_fu_2101_p2 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_reset_3_phi_fu_1274_p8 = 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & ((empty_n_10_reg_2532 == 1'd1) | (reset_reg_360 == 1'd1)))) begin
        ap_phi_mux_reset_3_phi_fu_1274_p8 = p_reset_1_fu_2156_p2;
    end else begin
        ap_phi_mux_reset_3_phi_fu_1274_p8 = ap_phi_reg_pp0_iter1_reset_3_reg_1270;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_reset_phi_fu_364_p4 = ap_phi_mux_reset_3_phi_fu_1274_p8;
    end else begin
        ap_phi_mux_reset_phi_fu_364_p4 = reset_reg_360;
    end
end

always @ (*) begin
    if ((((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (should_read_start_reg_408 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (first_extents_half_reg_420 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_should_read_start_3_phi_fu_735_p38 = 1'd1;
    end else if ((((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_should_read_start_3_phi_fu_735_p38 = 1'd0;
    end else begin
        ap_phi_mux_should_read_start_3_phi_fu_735_p38 = ap_phi_reg_pp0_iter1_should_read_start_3_reg_731;
    end
end

always @ (*) begin
    if (((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_should_read_start_8_phi_fu_1052_p26 = ap_phi_mux_should_read_start_3_phi_fu_735_p38;
    end else if ((((tmp_6_reg_2537 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (empty_n_reg_2669 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_reg_2669 == 1'd1) & (tmp_6_reg_2537 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_8_reg_2541 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_s_reg_2545 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (empty_n_7_reg_2654 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_7_reg_2654 == 1'd1) & (tmp_s_reg_2545 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (ap_phi_mux_first_length_half_phi_fu_436_p4 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_phi_mux_first_length_half_phi_fu_436_p4 == 1'd1) & (empty_n_7_reg_2654 == 1'd1) & (tmp_s_reg_2545 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_10_reg_2532 == 1'd0) & (tmp_2_reg_2553 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (full_n_1_reg_2566 == 1'd0) & (tmp_10_reg_2557 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((full_n_1_reg_2566 == 1'd1) & (tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_10_reg_2557 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_10_reg_2557 == 1'd1) & (tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (full_n_reg_2594 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((full_n_reg_2594 == 1'd1) & (tmp_10_reg_2557 == 1'd1) & (tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_7_reg_2549 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (empty_n_8_reg_2608 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_should_read_start_8_phi_fu_1052_p26 = should_read_start_reg_408;
    end else begin
        ap_phi_mux_should_read_start_8_phi_fu_1052_p26 = ap_phi_reg_pp0_iter1_should_read_start_8_reg_1049;
    end
end

always @ (*) begin
    if ((((tmp_25_fu_2101_p2 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_10_reg_2532 == 1'd0) & (empty_n_9_fu_2107_p1 == 1'd0) & (tmp_25_fu_2101_p2 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_9_fu_2107_p1 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_25_fu_2101_p2 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_should_read_start_9_phi_fu_1368_p8 = ap_phi_mux_should_read_start_8_phi_fu_1052_p26;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & ((empty_n_10_reg_2532 == 1'd1) | (reset_reg_360 == 1'd1)))) begin
        ap_phi_mux_should_read_start_9_phi_fu_1368_p8 = 1'd1;
    end else begin
        ap_phi_mux_should_read_start_9_phi_fu_1368_p8 = ap_phi_reg_pp0_iter1_should_read_start_9_reg_1364;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_should_read_start_phi_fu_412_p4 = ap_phi_mux_should_read_start_9_phi_fu_1368_p8;
    end else begin
        ap_phi_mux_should_read_start_phi_fu_412_p4 = should_read_start_reg_408;
    end
end

always @ (*) begin
    if ((((tmp_25_fu_2101_p2 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_10_reg_2532 == 1'd0) & (empty_n_9_fu_2107_p1 == 1'd0) & (tmp_25_fu_2101_p2 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_9_fu_2107_p1 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_25_fu_2101_p2 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_state_1_phi_fu_1349_p8 = ap_phi_mux_state_s_phi_fu_1012_p26;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & ((empty_n_10_reg_2532 == 1'd1) | (reset_reg_360 == 1'd1)))) begin
        ap_phi_mux_state_1_phi_fu_1349_p8 = 8'd0;
    end else begin
        ap_phi_mux_state_1_phi_fu_1349_p8 = ap_phi_reg_pp0_iter1_state_1_reg_1345;
    end
end

always @ (*) begin
    if (((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (should_read_start_reg_408 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_state_8_phi_fu_673_p38 = p_state_reg_2625;
    end else if ((((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (first_extents_half_reg_420 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (should_read_start_reg_408 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (first_extents_half_reg_420 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_16_reg_2650 == 4'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_state_8_phi_fu_673_p38 = 3'd3;
    end else begin
        ap_phi_mux_state_8_phi_fu_673_p38 = ap_phi_reg_pp0_iter1_state_8_reg_669;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_state_phi_fu_400_p4 = ap_phi_mux_state_1_phi_fu_1349_p8;
    end else begin
        ap_phi_mux_state_phi_fu_400_p4 = state_reg_396;
    end
end

always @ (*) begin
    if (((empty_n_10_reg_2532 == 1'd0) & (tmp_2_reg_2553 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_state_s_phi_fu_1012_p26 = state_reg_396;
    end else if (((full_n_1_reg_2566 == 1'd1) & (tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_10_reg_2557 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_state_s_phi_fu_1012_p26 = p_state_cast_cast_reg_2589;
    end else if ((((tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (full_n_1_reg_2566 == 1'd0) & (tmp_10_reg_2557 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_10_reg_2557 == 1'd1) & (tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (full_n_reg_2594 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((full_n_reg_2594 == 1'd1) & (tmp_10_reg_2557 == 1'd1) & (tmp_2_reg_2553 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_7_reg_2549 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_state_s_phi_fu_1012_p26 = 8'd4;
    end else if (((empty_n_8_reg_2608 == 1'd1) & (tmp_7_reg_2549 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_state_s_phi_fu_1012_p26 = state_8_cast_fu_2050_p1;
    end else if ((((empty_n_7_reg_2654 == 1'd1) & (tmp_s_reg_2545 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (ap_phi_mux_first_length_half_phi_fu_436_p4 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_7_reg_2549 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (empty_n_8_reg_2608 == 1'd0) & (tmp_s_reg_2545 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_state_s_phi_fu_1012_p26 = 8'd3;
    end else if ((((tmp_s_reg_2545 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (empty_n_7_reg_2654 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_phi_mux_first_length_half_phi_fu_436_p4 == 1'd1) & (empty_n_7_reg_2654 == 1'd1) & (tmp_s_reg_2545 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_state_s_phi_fu_1012_p26 = 8'd2;
    end else if (((tmp_8_reg_2541 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_state_s_phi_fu_1012_p26 = state_3_cast_cast_fu_2089_p3;
    end else if (((tmp_6_reg_2537 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (empty_n_reg_2669 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_state_s_phi_fu_1012_p26 = 8'd0;
    end else if (((empty_n_reg_2669 == 1'd1) & (tmp_6_reg_2537 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_state_s_phi_fu_1012_p26 = state_0_cast_fu_2097_p1;
    end else begin
        ap_phi_mux_state_s_phi_fu_1012_p26 = ap_phi_reg_pp0_iter1_state_s_reg_1009;
    end
end

always @ (*) begin
    if (((app_file_infos_V_empty_n == 1'b1) & (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((ap_phi_mux_reset_phi_fu_364_p4 == 1'd1) | (empty_n_10_fu_1516_p1 == 1'd1))) | ((app_file_infos_V_empty_n == 1'b1) & (((tmp_8_fu_1526_p2 == 1'd1) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((app_file_infos_V_empty_n == 1'b1) & (((tmp_s_fu_1532_p2 == 1'd1) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_7_fu_1538_p2 == 1'd1) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (app_file_infos_V_empty_n == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))))))))) begin
        app_file_infos_V_read = 1'b1;
    end else begin
        app_file_infos_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((empty_n_9_reg_2682 == 1'd1) & (tmp_25_reg_2678 == 1'd0) & (ap_reg_pp0_iter1_empty_n_10_reg_2532 == 1'd0) & (ap_reg_pp0_iter1_reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        app_input_data_V_data_V_blk_n = app_input_data_V_data_V_full_n;
    end else begin
        app_input_data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((empty_n_9_reg_2682 == 1'd1) & (tmp_25_reg_2678 == 1'd0) & (ap_reg_pp0_iter1_empty_n_10_reg_2532 == 1'd0) & (ap_reg_pp0_iter1_reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        app_input_data_V_eop_blk_n = app_input_data_V_eop_full_n;
    end else begin
        app_input_data_V_eop_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op375_write_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        app_input_data_V_len1_update = 1'b1;
    end else begin
        app_input_data_V_len1_update = 1'b0;
    end
end

always @ (*) begin
    if (((empty_n_9_reg_2682 == 1'd1) & (tmp_25_reg_2678 == 1'd0) & (ap_reg_pp0_iter1_empty_n_10_reg_2532 == 1'd0) & (ap_reg_pp0_iter1_reset_reg_360 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        app_input_data_V_len_blk_n = app_input_data_V_len_full_n;
    end else begin
        app_input_data_V_len_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((app_is_write_mode_V_empty_n == 1'b1) & (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((ap_phi_mux_reset_phi_fu_364_p4 == 1'd1) | (empty_n_10_fu_1516_p1 == 1'd1))) | ((tmp_6_fu_1520_p2 == 1'd1) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (app_is_write_mode_V_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        app_is_write_mode_V_read = 1'b1;
    end else begin
        app_is_write_mode_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((device_dram_read_req_V_num_full_n & device_dram_read_req_V_addr_full_n) == 1'b1) & (((tmp_10_fu_1555_p2 == 1'd1) & (tmp_2_fu_1544_p2 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_2_fu_1544_p2 == 1'd1) & (tmp_10_fu_1555_p2 == 1'd0) & (tmp_7_fu_1538_p2 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        device_dram_read_req_V_num1_update = 1'b1;
    end else begin
        device_dram_read_req_V_num1_update = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1543)) begin
        if ((tmp_10_fu_1555_p2 == 1'd1)) begin
            device_dram_read_req_V_num_din = 8'd64;
        end else if ((tmp_10_fu_1555_p2 == 1'd0)) begin
            device_dram_read_req_V_num_din = read_req_num_fu_1581_p1;
        end else begin
            device_dram_read_req_V_num_din = 'bx;
        end
    end else begin
        device_dram_read_req_V_num_din = 'bx;
    end
end

always @ (*) begin
    if ((((device_dram_read_resp_V_last_empty_n & device_dram_read_resp_V_data_V_empty_n) == 1'b1) & (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((empty_n_10_reg_2532 == 1'd1) | (reset_reg_360 == 1'd1))) | ((empty_n_10_reg_2532 == 1'd0) & (tmp_25_fu_2101_p2 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        device_dram_read_resp_V_last0_update = 1'b1;
    end else begin
        device_dram_read_resp_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_dram_helper_app_V_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reset_dram_helper_app_V_read = 1'b1;
    end else begin
        reset_dram_helper_app_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((app_input_data_V_len1_status == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op375_write_state4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((app_input_data_V_len1_status == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op375_write_state4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((app_input_data_V_len1_status == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op375_write_state4 == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter2 = ((app_input_data_V_len1_status == 1'b0) & (ap_predicate_op375_write_state4 == 1'b1));
end

always @ (*) begin
    ap_condition_1543 = ((1'b0 == ap_block_pp0_stage0_01001) & (tmp_2_fu_1544_p2 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_1550 = ((empty_n_7_reg_2654 == 1'd1) & (tmp_s_reg_2545 == 1'd1) & (empty_n_10_reg_2532 == 1'd0) & (tmp_8_reg_2541 == 1'd0) & (tmp_6_reg_2537 == 1'd0) & (reset_reg_360 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_1554 = ((grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_272 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_409 = ((grp_nbwrite_fu_292_p5 == 1'd1) & (tmp_2_fu_1544_p2 == 1'd1) & (tmp_10_fu_1555_p2 == 1'd0) & (tmp_7_fu_1538_p2 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_22_fu_1586_p1 == 4'd1));
end

always @ (*) begin
    ap_condition_413 = ((grp_nbwrite_fu_292_p5 == 1'd1) & (tmp_2_fu_1544_p2 == 1'd1) & (tmp_10_fu_1555_p2 == 1'd0) & (tmp_7_fu_1538_p2 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_22_fu_1586_p1 == 4'd2));
end

always @ (*) begin
    ap_condition_417 = ((grp_nbwrite_fu_292_p5 == 1'd1) & (tmp_2_fu_1544_p2 == 1'd1) & (tmp_10_fu_1555_p2 == 1'd0) & (tmp_7_fu_1538_p2 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_22_fu_1586_p1 == 4'd3));
end

always @ (*) begin
    ap_condition_421 = ((grp_nbwrite_fu_292_p5 == 1'd1) & (tmp_2_fu_1544_p2 == 1'd1) & (tmp_10_fu_1555_p2 == 1'd0) & (tmp_7_fu_1538_p2 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_22_fu_1586_p1 == 4'd4));
end

always @ (*) begin
    ap_condition_425 = ((grp_nbwrite_fu_292_p5 == 1'd1) & (tmp_2_fu_1544_p2 == 1'd1) & (tmp_10_fu_1555_p2 == 1'd0) & (tmp_7_fu_1538_p2 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_22_fu_1586_p1 == 4'd5));
end

always @ (*) begin
    ap_condition_429 = ((grp_nbwrite_fu_292_p5 == 1'd1) & (tmp_2_fu_1544_p2 == 1'd1) & (tmp_10_fu_1555_p2 == 1'd0) & (tmp_7_fu_1538_p2 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_22_fu_1586_p1 == 4'd6));
end

always @ (*) begin
    ap_condition_433 = ((grp_nbwrite_fu_292_p5 == 1'd1) & (tmp_2_fu_1544_p2 == 1'd1) & (tmp_10_fu_1555_p2 == 1'd0) & (tmp_7_fu_1538_p2 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_22_fu_1586_p1 == 4'd7));
end

always @ (*) begin
    ap_condition_437 = ((grp_nbwrite_fu_292_p5 == 1'd1) & (tmp_2_fu_1544_p2 == 1'd1) & (tmp_10_fu_1555_p2 == 1'd0) & (tmp_7_fu_1538_p2 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_22_fu_1586_p1 == 4'd8));
end

always @ (*) begin
    ap_condition_441 = ((grp_nbwrite_fu_292_p5 == 1'd1) & (tmp_2_fu_1544_p2 == 1'd1) & (tmp_10_fu_1555_p2 == 1'd0) & (tmp_7_fu_1538_p2 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_22_fu_1586_p1 == 4'd9));
end

always @ (*) begin
    ap_condition_445 = ((grp_nbwrite_fu_292_p5 == 1'd1) & (tmp_2_fu_1544_p2 == 1'd1) & (tmp_10_fu_1555_p2 == 1'd0) & (tmp_7_fu_1538_p2 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_22_fu_1586_p1 == 4'd10));
end

always @ (*) begin
    ap_condition_449 = ((grp_nbwrite_fu_292_p5 == 1'd1) & (tmp_2_fu_1544_p2 == 1'd1) & (tmp_10_fu_1555_p2 == 1'd0) & (tmp_7_fu_1538_p2 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_22_fu_1586_p1 == 4'd11));
end

always @ (*) begin
    ap_condition_453 = ((grp_nbwrite_fu_292_p5 == 1'd1) & (tmp_2_fu_1544_p2 == 1'd1) & (tmp_10_fu_1555_p2 == 1'd0) & (tmp_7_fu_1538_p2 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_22_fu_1586_p1 == 4'd12));
end

always @ (*) begin
    ap_condition_457 = ((grp_nbwrite_fu_292_p5 == 1'd1) & (tmp_2_fu_1544_p2 == 1'd1) & (tmp_10_fu_1555_p2 == 1'd0) & (tmp_7_fu_1538_p2 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_22_fu_1586_p1 == 4'd13));
end

always @ (*) begin
    ap_condition_465 = (((grp_nbwrite_fu_292_p5 == 1'd1) & (tmp_2_fu_1544_p2 == 1'd1) & (tmp_10_fu_1555_p2 == 1'd0) & (tmp_7_fu_1538_p2 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_22_fu_1586_p1 == 4'd15)) | ((grp_nbwrite_fu_292_p5 == 1'd1) & (tmp_2_fu_1544_p2 == 1'd1) & (tmp_10_fu_1555_p2 == 1'd0) & (tmp_7_fu_1538_p2 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_22_fu_1586_p1 == 4'd14)));
end

always @ (*) begin
    ap_condition_477 = ((grp_nbwrite_fu_292_p5 == 1'd1) & (tmp_2_fu_1544_p2 == 1'd1) & (tmp_10_fu_1555_p2 == 1'd0) & (tmp_7_fu_1538_p2 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_22_fu_1586_p1 == 4'd0));
end

always @ (*) begin
    ap_condition_483 = ((ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0) & (tmp_16_fu_1899_p1 == 4'd0));
end

always @ (*) begin
    ap_condition_592 = ((ap_phi_mux_first_extents_half_phi_fu_424_p4 == 1'd1) & (grp_fu_1448_p1 == 1'd1) & (tmp_7_fu_1538_p2 == 1'd1) & (ap_phi_mux_should_read_start_phi_fu_412_p4 == 1'd0) & (tmp_s_fu_1532_p2 == 1'd0) & (tmp_8_fu_1526_p2 == 1'd0) & (tmp_6_fu_1520_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_364_p4 == 1'd0) & (empty_n_10_fu_1516_p1 == 1'd0));
end

assign ap_done = 1'b0;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_extents_arr_store_idx_2_reg_608 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0130_3_reg_547 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0157_3_reg_501 = 'bx;

assign ap_phi_reg_pp0_iter0_reset_1_reg_1222 = 'bx;

assign ap_phi_reg_pp0_iter0_should_read_start_3_reg_731 = 'bx;

assign ap_phi_reg_pp0_iter0_state_8_reg_669 = 'bx;

assign ap_phi_reg_pp0_iter0_val_assign_reg_466 = 'bx;

assign ap_phi_reg_pp0_iter1_extents_arr_load_idx_7_reg_966 = 'bx;

assign ap_phi_reg_pp0_iter1_extents_arr_load_idx_8_reg_1326 = 'bx;

assign ap_phi_reg_pp0_iter1_extents_arr_store_idx_7_reg_878 = 'bx;

assign ap_phi_reg_pp0_iter1_extents_arr_store_idx_8_reg_1288 = 'bx;

assign ap_phi_reg_pp0_iter1_finish_issuing_8_reg_1178 = 'bx;

assign ap_phi_reg_pp0_iter1_finish_issuing_9_reg_1421 = 'bx;

assign ap_phi_reg_pp0_iter1_first_extents_half_5_reg_1093 = 'bx;

assign ap_phi_reg_pp0_iter1_first_extents_half_6_reg_1383 = 'bx;

assign ap_phi_reg_pp0_iter1_first_length_half_5_reg_922 = 'bx;

assign ap_phi_reg_pp0_iter1_first_length_half_6_reg_1307 = 'bx;

assign ap_phi_reg_pp0_iter1_num_issued_8_reg_1136 = 'bx;

assign ap_phi_reg_pp0_iter1_num_issued_9_reg_1402 = 'bx;

assign ap_phi_reg_pp0_iter1_p_0130_1_reg_1251 = 'bx;

assign ap_phi_reg_pp0_iter1_p_0130_s_reg_836 = 'bx;

assign ap_phi_reg_pp0_iter1_p_0157_1_reg_1232 = 'bx;

assign ap_phi_reg_pp0_iter1_p_0157_s_reg_794 = 'bx;

assign ap_phi_reg_pp0_iter1_reset_3_reg_1270 = 'bx;

assign ap_phi_reg_pp0_iter1_should_read_start_8_reg_1049 = 'bx;

assign ap_phi_reg_pp0_iter1_should_read_start_9_reg_1364 = 'bx;

assign ap_phi_reg_pp0_iter1_state_1_reg_1345 = 'bx;

assign ap_phi_reg_pp0_iter1_state_s_reg_1009 = 'bx;

always @ (*) begin
    ap_predicate_op375_write_state4 = ((empty_n_9_reg_2682 == 1'd1) & (tmp_25_reg_2678 == 1'd0) & (ap_reg_pp0_iter1_empty_n_10_reg_2532 == 1'd0) & (ap_reg_pp0_iter1_reset_reg_360 == 1'd0));
end

assign ap_ready = 1'b0;

assign app_input_data_V_data_V_din = tmp_data_V_reg_2686;

assign app_input_data_V_data_V_write = app_input_data_V_len1_update;

assign app_input_data_V_eop_din = (p_not_not_fu_2223_p2 & finish_issuing_8_reg_1178);

assign app_input_data_V_eop_write = app_input_data_V_len1_update;

assign app_input_data_V_len1_status = (app_input_data_V_len_full_n & app_input_data_V_eop_full_n & app_input_data_V_data_V_full_n);

assign app_input_data_V_len_din = tmp_len_23_fu_2210_p3;

assign app_input_data_V_len_write = app_input_data_V_len1_update;

assign brmerge_fu_2185_p2 = (p_not_reg_2691 | finish_issuing_8_not_fu_2179_p2);

assign cur_extent_V_1_fu_1891_p3 = ((grp_fu_1456_p2[0:0] === 1'b1) ? cur_extent_V_fu_1883_p3 : ap_phi_mux_p_2_phi_fu_340_p4);

assign cur_extent_V_2_fu_1703_p2 = (ap_phi_mux_p_2_phi_fu_340_p4 + 36'd4096);

assign cur_extent_V_3_fu_2032_p1 = ap_phi_reg_pp0_iter1_val_assign_reg_466[35:0];

assign cur_extent_V_fu_1883_p3 = {{tmp_15_fu_1879_p1}, {app_file_infos_V_dout}};

assign cur_extent_len_left_V_1_fu_1742_p3 = ((grp_fu_1456_p2[0:0] === 1'b1) ? cur_extent_len_left_V_fu_1734_p3 : ap_phi_mux_p_3_phi_fu_352_p4);

assign cur_extent_len_left_V_2_fu_1709_p2 = ($signed(ap_phi_mux_p_3_phi_fu_352_p4) + $signed(36'd68719472640));

assign cur_extent_len_left_V_3_fu_1679_p1 = val_assign_2_fu_1641_p18[35:0];

assign cur_extent_len_left_V_fu_1734_p3 = {{tmp_20_fu_1730_p1}, {app_file_infos_V_dout}};

assign data_len_cast_fu_2194_p1 = data_len_fu_2190_p1;

assign data_len_fu_2190_p1 = length_fu_274[5:0];

assign device_dram_read_req_V_addr_din = ap_phi_mux_p_2_phi_fu_340_p4;

assign device_dram_read_req_V_addr_write = device_dram_read_req_V_num1_update;

assign device_dram_read_req_V_num_write = device_dram_read_req_V_num1_update;

assign device_dram_read_resp_V_data_V_read = device_dram_read_resp_V_last0_update;

assign device_dram_read_resp_V_last_read = device_dram_read_resp_V_last0_update;

assign empty_n_10_fu_1516_p1 = reset_dram_helper_app_V_empty_n;

assign empty_n_9_fu_2107_p1 = grp_nbread_fu_315_p3_0;

assign empty_n_fu_2008_p1 = app_is_write_mode_V_empty_n;

assign extents_arr_load_idx_1_fu_1683_p2 = (8'd1 + ap_phi_mux_extents_arr_load_idx_phi_fu_388_p4);

assign extents_arr_store_idx_1_fu_1829_p2 = (ap_phi_mux_extents_arr_store_idx_phi_fu_376_p4 + 8'd1);

assign finish_issuing_8_not_fu_2179_p2 = (finish_issuing_8_reg_1178 ^ 1'd1);

assign first_extents_half_1_fu_2055_p2 = (first_extents_half_reg_420 ^ 1'd1);

assign grp_fu_1448_p1 = app_file_infos_V_empty_n;

assign grp_fu_1456_p2 = ((ap_phi_mux_extents_arr_store_idx_phi_fu_376_p4 == 8'd0) ? 1'b1 : 1'b0);

assign grp_nbread_fu_315_p3_0 = (device_dram_read_resp_V_last_empty_n & device_dram_read_resp_V_data_V_empty_n);

assign grp_nbwrite_fu_292_p5 = (device_dram_read_req_V_num_full_n & device_dram_read_req_V_addr_full_n);

assign length_1_fu_2081_p1 = tmp_3_reg_2658;

assign length_2_fu_2069_p3 = {{tmp_9_fu_2065_p1}, {tmp_3_reg_2658}};

assign not_is_write_mode_fu_2016_p0 = app_is_write_mode_V_dout;

assign not_is_write_mode_fu_2016_p2 = (not_is_write_mode_fu_2016_p0 ^ 1'd1);

assign not_s_fu_2150_p2 = (tmp_5_fu_2144_p2 ^ 1'd1);

assign num_extents_1_fu_1995_p0 = app_file_infos_V_empty_n;

assign num_extents_1_fu_1995_p3 = ((num_extents_1_fu_1995_p0[0:0] === 1'b1) ? num_extents_2_fu_1991_p1 : num_extents_fu_270);

assign num_extents_2_fu_1991_p1 = app_file_infos_V_dout[7:0];

assign num_issued_1_fu_2043_p2 = (ap_phi_mux_num_issued_phi_fu_448_p4 + 32'd64);

assign num_issued_2_fu_2025_p2 = (ap_phi_mux_num_issued_phi_fu_448_p4 + tmp_18_fu_2022_p1);

assign num_read_1_fu_2118_p2 = (32'd1 + num_read_fu_282);

assign p_finish_issuing_fu_2037_p2 = (tmp_24_reg_2584 | ap_phi_mux_finish_issuing_phi_fu_459_p4);

assign p_not_fu_2124_p2 = ((ap_phi_mux_num_issued_8_phi_fu_1139_p26 != num_read_1_fu_2118_p2) ? 1'b1 : 1'b0);

assign p_not_not_fu_2223_p2 = (p_not_reg_2691 ^ 1'd1);

assign p_reset_1_fu_2156_p2 = (not_s_fu_2150_p2 & ap_phi_reg_pp0_iter1_reset_1_reg_1222);

assign p_s_fu_2163_p3 = ((tmp_5_fu_2144_p2[0:0] === 1'b1) ? 32'd0 : reset_cnt_1_fu_2138_p2);

assign p_state_cast_cast_fu_1695_p3 = ((tmp_24_fu_1689_p2[0:0] === 1'b1) ? 8'd5 : 8'd4);

assign p_state_fu_1841_p3 = ((tmp_23_fu_1835_p2[0:0] === 1'b1) ? 3'd4 : 3'd3);

assign r_V_fu_1565_p2 = (13'd63 + tmp_11_fu_1561_p1);

assign read_req_num_fu_1581_p1 = tmp_12_fu_1571_p4;

assign reset_cnt_1_fu_2138_p2 = (reset_cnt_fu_278 + 32'd1);

assign state_0_cast_fu_2097_p1 = not_is_write_mode_reg_2673;

assign state_3_cast_cast_fu_2089_p3 = ((empty_n_6_reg_2664[0:0] === 1'b1) ? 8'd2 : 8'd1);

assign state_8_cast_fu_2050_p1 = ap_phi_mux_state_8_phi_fu_673_p38;

assign tmp_10_fu_1555_p2 = ((ap_phi_mux_p_3_phi_fu_352_p4 > 36'd4096) ? 1'b1 : 1'b0);

assign tmp_11_fu_1561_p1 = ap_phi_mux_p_3_phi_fu_352_p4[12:0];

assign tmp_12_fu_1571_p4 = {{r_V_fu_1565_p2[12:6]}};

assign tmp_13_fu_1866_p1 = tmp_start_fu_266[31:0];

assign tmp_15_fu_1879_p1 = tmp_start_fu_266[3:0];

assign tmp_16_fu_1899_p1 = ap_phi_mux_extents_arr_store_idx_phi_fu_376_p4[3:0];

assign tmp_18_fu_2022_p1 = tmp_12_reg_2561;

assign tmp_19_fu_1718_p1 = tmp_len_fu_262[31:0];

assign tmp_20_fu_1730_p1 = tmp_len_fu_262[3:0];

assign tmp_21_fu_1750_p1 = ap_phi_mux_extents_arr_store_idx_phi_fu_376_p4[3:0];

assign tmp_22_fu_1586_p1 = ap_phi_mux_extents_arr_load_idx_phi_fu_388_p4[3:0];

assign tmp_23_fu_1835_p2 = ((extents_arr_store_idx_1_fu_1829_p2 == num_extents_fu_270) ? 1'b1 : 1'b0);

assign tmp_24_fu_1689_p2 = ((extents_arr_load_idx_1_fu_1683_p2 == num_extents_fu_270) ? 1'b1 : 1'b0);

assign tmp_25_fu_2101_p2 = ((ap_phi_mux_state_s_phi_fu_1012_p26 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_26_fu_2198_p2 = ((data_len_fu_2190_p1 == 6'd0) ? 1'b1 : 1'b0);

assign tmp_27_fu_2204_p2 = (tmp_26_fu_2198_p2 | brmerge_fu_2185_p2);

assign tmp_2_fu_1544_p2 = ((ap_phi_mux_state_phi_fu_400_p4 == 8'd4) ? 1'b1 : 1'b0);

assign tmp_5_fu_2144_p2 = ((reset_cnt_1_fu_2138_p2 == 32'd2048) ? 1'b1 : 1'b0);

assign tmp_6_fu_1520_p2 = ((ap_phi_mux_state_phi_fu_400_p4 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_7_fu_1538_p2 = ((ap_phi_mux_state_phi_fu_400_p4 == 8'd3) ? 1'b1 : 1'b0);

assign tmp_8_fu_1526_p2 = ((ap_phi_mux_state_phi_fu_400_p4 == 8'd1) ? 1'b1 : 1'b0);

assign tmp_9_fu_2065_p1 = length_fu_274[31:0];

assign tmp_len_1_fu_1854_p1 = app_file_infos_V_dout;

assign tmp_len_23_fu_2210_p3 = ((tmp_27_fu_2204_p2[0:0] === 1'b1) ? 7'd64 : data_len_cast_fu_2194_p1);

assign tmp_len_3_fu_1722_p3 = {{tmp_19_fu_1718_p1}, {app_file_infos_V_dout}};

assign tmp_s_fu_1532_p2 = ((ap_phi_mux_state_phi_fu_400_p4 == 8'd2) ? 1'b1 : 1'b0);

assign tmp_start_1_fu_1978_p1 = app_file_infos_V_dout;

assign tmp_start_3_fu_1870_p3 = {{tmp_13_fu_1866_p1}, {app_file_infos_V_dout}};

assign val_assign_2_fu_1641_p17 = (4'd1 + tmp_22_fu_1586_p1);

always @ (posedge ap_clk) begin
    p_state_cast_cast_reg_2589[7:1] <= 7'b0000010;
end

endmodule //read_mode_dram_helper_app
