#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Nov 28 13:12:31 2021
# Process ID: 20180
# Current directory: C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.runs/synth_1
# Command line: vivado.exe -log Platform_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Platform_top.tcl
# Log file: C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.runs/synth_1/Platform_top.vds
# Journal file: C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Platform_top.tcl -notrace
Command: synth_design -top Platform_top -part xc7a50tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29752 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 683.168 ; gain = 176.148
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Platform_top' [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/sources_1/new/Platform_top.vhd:17]
INFO: [Synth 8-3491] module 'ClkDiv' declared at 'C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/sources_1/imports/blocks/ClkDiv.vhd:6' bound to instance 'U1' of component 'ClkDiv' [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/sources_1/new/Platform_top.vhd:45]
INFO: [Synth 8-638] synthesizing module 'ClkDiv' [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/sources_1/imports/blocks/ClkDiv.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'ClkDiv' (1#1) [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/sources_1/imports/blocks/ClkDiv.vhd:36]
INFO: [Synth 8-3491] module 'vga_640x480' declared at 'C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/sources_1/imports/new/vga_640x480.vhd:6' bound to instance 'U2' of component 'vga_640x480' [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/sources_1/new/Platform_top.vhd:50]
INFO: [Synth 8-638] synthesizing module 'vga_640x480' [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/sources_1/imports/new/vga_640x480.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'vga_640x480' (2#1) [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/sources_1/imports/new/vga_640x480.vhd:16]
INFO: [Synth 8-3491] module 'Platform_Motion' declared at 'C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/sources_1/new/Motion.vhd:5' bound to instance 'U3' of component 'Platform_Motion' [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/sources_1/new/Platform_top.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Platform_Motion' [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/sources_1/new/Motion.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Platform_Motion' (3#1) [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/sources_1/new/Motion.vhd:14]
INFO: [Synth 8-3491] module 'vga_control' declared at 'C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/sources_1/new/vga_control.vhd:5' bound to instance 'U4' of component 'vga_control' [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/sources_1/new/Platform_top.vhd:59]
INFO: [Synth 8-638] synthesizing module 'vga_control' [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/sources_1/new/vga_control.vhd:20]
WARNING: [Synth 8-614] signal 'B_spriteon' is read in the process but is not in the sensitivity list [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/sources_1/new/vga_control.vhd:95]
WARNING: [Synth 8-3848] Net rom_addr16 in module/entity vga_control does not have driver. [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/sources_1/new/vga_control.vhd:13]
WARNING: [Synth 8-3848] Net B_spriteon in module/entity vga_control does not have driver. [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/sources_1/new/vga_control.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'vga_control' (4#1) [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/sources_1/new/vga_control.vhd:20]
INFO: [Synth 8-3491] module 'Pl_Rom' declared at 'C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.runs/synth_1/.Xil/Vivado-20180-DESKTOP-6SKI903/realtime/Pl_Rom_stub.vhdl:5' bound to instance 'PL' of component 'Pl_Rom' [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/sources_1/new/Platform_top.vhd:65]
INFO: [Synth 8-638] synthesizing module 'Pl_Rom' [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.runs/synth_1/.Xil/Vivado-20180-DESKTOP-6SKI903/realtime/Pl_Rom_stub.vhdl:14]
INFO: [Synth 8-3491] module 'W_ROM' declared at 'C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/sources_1/new/W_ROM.vhd:5' bound to instance 'LWALL' of component 'W_ROM' [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/sources_1/new/Platform_top.vhd:73]
INFO: [Synth 8-638] synthesizing module 'W_ROM' [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/sources_1/new/W_ROM.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'W_ROM' (5#1) [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/sources_1/new/W_ROM.vhd:10]
INFO: [Synth 8-3491] module 'W_ROM' declared at 'C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/sources_1/new/W_ROM.vhd:5' bound to instance 'RWALL' of component 'W_ROM' [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/sources_1/new/Platform_top.vhd:77]
WARNING: [Synth 8-3848] Net BM in module/entity Platform_top does not have driver. [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/sources_1/new/Platform_top.vhd:36]
WARNING: [Synth 8-3848] Net BC1 in module/entity Platform_top does not have driver. [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/sources_1/new/Platform_top.vhd:35]
WARNING: [Synth 8-3848] Net BR1 in module/entity Platform_top does not have driver. [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/sources_1/new/Platform_top.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Platform_top' (6#1) [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/sources_1/new/Platform_top.vhd:17]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[13]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[12]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[11]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[10]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[9]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[8]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[7]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[6]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[5]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[4]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[3]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[2]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[1]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[0]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[15]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[14]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[13]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[12]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[11]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[10]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[9]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[8]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[7]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[6]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[5]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[4]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[3]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[2]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[1]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[0]
WARNING: [Synth 8-3331] design vga_control has unconnected port BC1[9]
WARNING: [Synth 8-3331] design vga_control has unconnected port BC1[8]
WARNING: [Synth 8-3331] design vga_control has unconnected port BC1[7]
WARNING: [Synth 8-3331] design vga_control has unconnected port BC1[6]
WARNING: [Synth 8-3331] design vga_control has unconnected port BC1[5]
WARNING: [Synth 8-3331] design vga_control has unconnected port BC1[4]
WARNING: [Synth 8-3331] design vga_control has unconnected port BC1[3]
WARNING: [Synth 8-3331] design vga_control has unconnected port BC1[2]
WARNING: [Synth 8-3331] design vga_control has unconnected port BC1[1]
WARNING: [Synth 8-3331] design vga_control has unconnected port BC1[0]
WARNING: [Synth 8-3331] design vga_control has unconnected port BR1[9]
WARNING: [Synth 8-3331] design vga_control has unconnected port BR1[8]
WARNING: [Synth 8-3331] design vga_control has unconnected port BR1[7]
WARNING: [Synth 8-3331] design vga_control has unconnected port BR1[6]
WARNING: [Synth 8-3331] design vga_control has unconnected port BR1[5]
WARNING: [Synth 8-3331] design vga_control has unconnected port BR1[4]
WARNING: [Synth 8-3331] design vga_control has unconnected port BR1[3]
WARNING: [Synth 8-3331] design vga_control has unconnected port BR1[2]
WARNING: [Synth 8-3331] design vga_control has unconnected port BR1[1]
WARNING: [Synth 8-3331] design vga_control has unconnected port BR1[0]
WARNING: [Synth 8-3331] design Platform_top has unconnected port BTND
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 756.949 ; gain = 249.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 757.801 ; gain = 250.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 757.801 ; gain = 250.781
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/sources_1/ip/Pl_Rom/Pl_Rom/Pl_Rom_in_context.xdc] for cell 'PL'
Finished Parsing XDC File [c:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/sources_1/ip/Pl_Rom/Pl_Rom/Pl_Rom_in_context.xdc] for cell 'PL'
Parsing XDC File [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/constrs_1/imports/blocks/Nexys-A7-50T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/constrs_1/imports/blocks/Nexys-A7-50T-Master.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/constrs_1/imports/blocks/Nexys-A7-50T-Master.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'red[3]'. [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/constrs_1/imports/blocks/Nexys-A7-50T-Master.xdc:137]
WARNING: [Vivado 12-584] No ports matched 'green[3]'. [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/constrs_1/imports/blocks/Nexys-A7-50T-Master.xdc:141]
WARNING: [Vivado 12-584] No ports matched 'blue[2]'. [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/constrs_1/imports/blocks/Nexys-A7-50T-Master.xdc:144]
WARNING: [Vivado 12-584] No ports matched 'blue[3]'. [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/constrs_1/imports/blocks/Nexys-A7-50T-Master.xdc:145]
Finished Parsing XDC File [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/constrs_1/imports/blocks/Nexys-A7-50T-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/constrs_1/imports/blocks/Nexys-A7-50T-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Platform_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/constrs_1/imports/blocks/Nexys-A7-50T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Platform_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Platform_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 882.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 882.680 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 882.680 ; gain = 375.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 882.680 ; gain = 375.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for PL. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 882.680 ; gain = 375.660
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'r1v_reg' [C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.srcs/sources_1/new/Motion.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 882.680 ; gain = 375.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   5 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 11    
	   3 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_640x480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module Platform_Motion 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module vga_control 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   5 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 7     
	   3 Input     10 Bit       Adders := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Platform_top has unconnected port BTND
INFO: [Synth 8-3886] merging instance 'U3/r1v_reg[0]' (LD) to 'U3/r1v_reg[8]'
INFO: [Synth 8-3886] merging instance 'U3/r1v_reg[8]' (LD) to 'U3/r1v_reg[7]'
INFO: [Synth 8-3886] merging instance 'U3/r1v_reg[7]' (LD) to 'U3/r1v_reg[6]'
INFO: [Synth 8-3886] merging instance 'U3/r1v_reg[6]' (LD) to 'U3/r1v_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U3/r1v_reg[4] )
INFO: [Synth 8-3886] merging instance 'U3/r1v_reg[1]' (LD) to 'U3/r1v_reg[9]'
INFO: [Synth 8-3886] merging instance 'U3/r1v_reg[2]' (LD) to 'U3/r1v_reg[9]'
INFO: [Synth 8-3886] merging instance 'U3/r1v_reg[3]' (LD) to 'U3/r1v_reg[9]'
INFO: [Synth 8-3886] merging instance 'U3/r1v_reg[5]' (LD) to 'U3/r1v_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U3/r1v_reg[9] )
WARNING: [Synth 8-3332] Sequential element (U3/r1v_reg[9]) is unused and will be removed from module Platform_top.
WARNING: [Synth 8-3332] Sequential element (U3/r1v_reg[4]) is unused and will be removed from module Platform_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 882.680 ; gain = 375.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 882.680 ; gain = 375.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 882.680 ; gain = 375.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 882.680 ; gain = 375.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 882.680 ; gain = 375.660
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 882.680 ; gain = 375.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 882.680 ; gain = 375.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 882.680 ; gain = 375.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 882.680 ; gain = 375.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 882.680 ; gain = 375.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Pl_Rom        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |Pl_Rom_bbox_0 |     1|
|2     |BUFG          |     1|
|3     |CARRY4        |    25|
|4     |LUT1          |     4|
|5     |LUT2          |    40|
|6     |LUT3          |    21|
|7     |LUT4          |    31|
|8     |LUT5          |    27|
|9     |LUT6          |    38|
|10    |FDCE          |    45|
|11    |FDPE          |     3|
|12    |FDRE          |     1|
|13    |IBUF          |     4|
|14    |OBUF          |    10|
+------+--------------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |   258|
|2     |  U1     |ClkDiv          |    24|
|3     |  U2     |vga_640x480     |    91|
|4     |  U3     |Platform_Motion |    67|
|5     |  U4     |vga_control     |    53|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 882.680 ; gain = 375.660
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 882.680 ; gain = 250.781
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 882.680 ; gain = 375.660
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 891.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 891.039 ; gain = 599.910
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 891.039 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dima/OneDrive/Documents/ECE4710/project/platform/platform/platform.runs/synth_1/Platform_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Platform_top_utilization_synth.rpt -pb Platform_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 28 13:13:06 2021...
