$comment
	File created using the following command:
		vcd file four_bit_full_adder.msim.vcd -direction
$end
$date
	Wed Oct 31 14:20:51 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module four_bit_full_adder_vlg_vec_tst $end
$var reg 1 ! buttun $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 4 $ swx [3:0] $end
$var reg 4 % swy [3:0] $end
$var wire 1 & LED_N5_R $end
$var wire 1 ' LED_T6_G $end
$var wire 1 ( digit_cath [1] $end
$var wire 1 ) digit_cath [0] $end
$var wire 1 * digit_seg [7] $end
$var wire 1 + digit_seg [6] $end
$var wire 1 , digit_seg [5] $end
$var wire 1 - digit_seg [4] $end
$var wire 1 . digit_seg [3] $end
$var wire 1 / digit_seg [2] $end
$var wire 1 0 digit_seg [1] $end
$var wire 1 1 digit_seg [0] $end
$var wire 1 2 little_led [7] $end
$var wire 1 3 little_led [6] $end
$var wire 1 4 little_led [5] $end
$var wire 1 5 little_led [4] $end
$var wire 1 6 little_led [3] $end
$var wire 1 7 little_led [2] $end
$var wire 1 8 little_led [1] $end
$var wire 1 9 little_led [0] $end

$scope module i1 $end
$var wire 1 : gnd $end
$var wire 1 ; vcc $end
$var wire 1 < unknown $end
$var tri1 1 = devclrn $end
$var tri1 1 > devpor $end
$var tri1 1 ? devoe $end
$var wire 1 @ digit_seg[0]~output_o $end
$var wire 1 A digit_seg[1]~output_o $end
$var wire 1 B digit_seg[2]~output_o $end
$var wire 1 C digit_seg[3]~output_o $end
$var wire 1 D digit_seg[4]~output_o $end
$var wire 1 E digit_seg[5]~output_o $end
$var wire 1 F digit_seg[6]~output_o $end
$var wire 1 G digit_seg[7]~output_o $end
$var wire 1 H digit_cath[0]~output_o $end
$var wire 1 I digit_cath[1]~output_o $end
$var wire 1 J little_led[0]~output_o $end
$var wire 1 K little_led[1]~output_o $end
$var wire 1 L little_led[2]~output_o $end
$var wire 1 M little_led[3]~output_o $end
$var wire 1 N little_led[4]~output_o $end
$var wire 1 O little_led[5]~output_o $end
$var wire 1 P little_led[6]~output_o $end
$var wire 1 Q little_led[7]~output_o $end
$var wire 1 R LED_N5_R~output_o $end
$var wire 1 S LED_T6_G~output_o $end
$var wire 1 T clk~input_o $end
$var wire 1 U clk~inputclkctrl_outclk $end
$var wire 1 V buttun~input_o $end
$var wire 1 W u1|cnt[0]~18_combout $end
$var wire 1 X rst~input_o $end
$var wire 1 Y u1|key_rst[0]~feeder_combout $end
$var wire 1 Z u1|cnt[0]~19 $end
$var wire 1 [ u1|cnt[1]~20_combout $end
$var wire 1 \ u1|cnt[1]~21 $end
$var wire 1 ] u1|cnt[2]~22_combout $end
$var wire 1 ^ u1|cnt[2]~23 $end
$var wire 1 _ u1|cnt[3]~24_combout $end
$var wire 1 ` u1|cnt[3]~25 $end
$var wire 1 a u1|cnt[4]~26_combout $end
$var wire 1 b u1|cnt[4]~27 $end
$var wire 1 c u1|cnt[5]~28_combout $end
$var wire 1 d u1|cnt[5]~29 $end
$var wire 1 e u1|cnt[6]~30_combout $end
$var wire 1 f u1|cnt[6]~31 $end
$var wire 1 g u1|cnt[7]~32_combout $end
$var wire 1 h u1|cnt[7]~33 $end
$var wire 1 i u1|cnt[8]~34_combout $end
$var wire 1 j u1|cnt[8]~35 $end
$var wire 1 k u1|cnt[9]~36_combout $end
$var wire 1 l u1|cnt[9]~37 $end
$var wire 1 m u1|cnt[10]~38_combout $end
$var wire 1 n u1|cnt[10]~39 $end
$var wire 1 o u1|cnt[11]~40_combout $end
$var wire 1 p u1|cnt[11]~41 $end
$var wire 1 q u1|cnt[12]~42_combout $end
$var wire 1 r u1|cnt[12]~43 $end
$var wire 1 s u1|cnt[13]~44_combout $end
$var wire 1 t u1|cnt[13]~45 $end
$var wire 1 u u1|cnt[14]~46_combout $end
$var wire 1 v u1|cnt[14]~47 $end
$var wire 1 w u1|cnt[15]~48_combout $end
$var wire 1 x u1|cnt[15]~49 $end
$var wire 1 y u1|cnt[16]~50_combout $end
$var wire 1 z u1|cnt[16]~51 $end
$var wire 1 { u1|cnt[17]~52_combout $end
$var wire 1 | u1|Equal0~0_combout $end
$var wire 1 } u1|Equal0~3_combout $end
$var wire 1 ~ u1|Equal0~4_combout $end
$var wire 1 !! u1|Equal0~1_combout $end
$var wire 1 "! u1|Equal0~2_combout $end
$var wire 1 #! u1|Equal0~5_combout $end
$var wire 1 $! u1|key_sec[0]~0_combout $end
$var wire 1 %! u1|key_sec_pre[0]~feeder_combout $end
$var wire 1 &! view_chose~0_combout $end
$var wire 1 '! view_chose~q $end
$var wire 1 (! div_count[0]~30_combout $end
$var wire 1 )! div_count[1]~10_combout $end
$var wire 1 *! div_count[1]~11 $end
$var wire 1 +! div_count[2]~12_combout $end
$var wire 1 ,! div_count[2]~13 $end
$var wire 1 -! div_count[3]~14_combout $end
$var wire 1 .! div_count[3]~15 $end
$var wire 1 /! div_count[4]~16_combout $end
$var wire 1 0! div_count[4]~17 $end
$var wire 1 1! div_count[5]~18_combout $end
$var wire 1 2! div_count[5]~19 $end
$var wire 1 3! div_count[6]~20_combout $end
$var wire 1 4! div_count[6]~21 $end
$var wire 1 5! div_count[7]~22_combout $end
$var wire 1 6! div_count[7]~23 $end
$var wire 1 7! div_count[8]~24_combout $end
$var wire 1 8! div_count[8]~25 $end
$var wire 1 9! div_count[9]~26_combout $end
$var wire 1 :! div_count[9]~27 $end
$var wire 1 ;! div_count[10]~28_combout $end
$var wire 1 <! segcath_holdtime~0_combout $end
$var wire 1 =! segcath_holdtime~q $end
$var wire 1 >! swy[3]~input_o $end
$var wire 1 ?! swx[3]~input_o $end
$var wire 1 @! swx[2]~input_o $end
$var wire 1 A! swy[1]~input_o $end
$var wire 1 B! swx[1]~input_o $end
$var wire 1 C! swx[0]~input_o $end
$var wire 1 D! swy[0]~input_o $end
$var wire 1 E! add|a1|Add1~0_combout $end
$var wire 1 F! swy[2]~input_o $end
$var wire 1 G! add|a2|Add1~0_combout $end
$var wire 1 H! digit[3]~8_combout $end
$var wire 1 I! digit[3]~9_combout $end
$var wire 1 J! digit[2]~6_combout $end
$var wire 1 K! digit[2]~7_combout $end
$var wire 1 L! digit[0]~2_combout $end
$var wire 1 M! digit[0]~0_combout $end
$var wire 1 N! digit[0]~1_combout $end
$var wire 1 O! digit[0]~3_combout $end
$var wire 1 P! add|a1|Add1~1_combout $end
$var wire 1 Q! digit[1]~4_combout $end
$var wire 1 R! digit[1]~5_combout $end
$var wire 1 S! WideOr6~0_combout $end
$var wire 1 T! WideOr5~0_combout $end
$var wire 1 U! WideOr4~0_combout $end
$var wire 1 V! WideOr3~0_combout $end
$var wire 1 W! WideOr2~0_combout $end
$var wire 1 X! WideOr1~0_combout $end
$var wire 1 Y! WideOr0~0_combout $end
$var wire 1 Z! digit[1]~10_combout $end
$var wire 1 [! digit[2]~11_combout $end
$var wire 1 \! digit[3]~12_combout $end
$var wire 1 ]! div_count [31] $end
$var wire 1 ^! div_count [30] $end
$var wire 1 _! div_count [29] $end
$var wire 1 `! div_count [28] $end
$var wire 1 a! div_count [27] $end
$var wire 1 b! div_count [26] $end
$var wire 1 c! div_count [25] $end
$var wire 1 d! div_count [24] $end
$var wire 1 e! div_count [23] $end
$var wire 1 f! div_count [22] $end
$var wire 1 g! div_count [21] $end
$var wire 1 h! div_count [20] $end
$var wire 1 i! div_count [19] $end
$var wire 1 j! div_count [18] $end
$var wire 1 k! div_count [17] $end
$var wire 1 l! div_count [16] $end
$var wire 1 m! div_count [15] $end
$var wire 1 n! div_count [14] $end
$var wire 1 o! div_count [13] $end
$var wire 1 p! div_count [12] $end
$var wire 1 q! div_count [11] $end
$var wire 1 r! div_count [10] $end
$var wire 1 s! div_count [9] $end
$var wire 1 t! div_count [8] $end
$var wire 1 u! div_count [7] $end
$var wire 1 v! div_count [6] $end
$var wire 1 w! div_count [5] $end
$var wire 1 x! div_count [4] $end
$var wire 1 y! div_count [3] $end
$var wire 1 z! div_count [2] $end
$var wire 1 {! div_count [1] $end
$var wire 1 |! div_count [0] $end
$var wire 1 }! u1|cnt [17] $end
$var wire 1 ~! u1|cnt [16] $end
$var wire 1 !" u1|cnt [15] $end
$var wire 1 "" u1|cnt [14] $end
$var wire 1 #" u1|cnt [13] $end
$var wire 1 $" u1|cnt [12] $end
$var wire 1 %" u1|cnt [11] $end
$var wire 1 &" u1|cnt [10] $end
$var wire 1 '" u1|cnt [9] $end
$var wire 1 (" u1|cnt [8] $end
$var wire 1 )" u1|cnt [7] $end
$var wire 1 *" u1|cnt [6] $end
$var wire 1 +" u1|cnt [5] $end
$var wire 1 ," u1|cnt [4] $end
$var wire 1 -" u1|cnt [3] $end
$var wire 1 ." u1|cnt [2] $end
$var wire 1 /" u1|cnt [1] $end
$var wire 1 0" u1|cnt [0] $end
$var wire 1 1" u1|key_sec [0] $end
$var wire 1 2" u1|key_sec_pre [0] $end
$var wire 1 3" u1|key_rst [0] $end
$var wire 1 4" u1|key_rst_pre [0] $end
$var wire 1 5" u1|key_edge [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
b0 $
b0 %
1&
0'
1)
0(
01
00
1/
1.
1-
1,
1+
1*
09
08
07
06
05
04
03
02
0:
1;
x<
1=
1>
1?
0@
0A
1B
1C
1D
1E
1F
1G
1H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
1R
0S
0T
0U
0V
1W
0X
0Y
0Z
0[
1\
0]
0^
0_
1`
0a
0b
0c
1d
0e
0f
0g
1h
0i
0j
0k
1l
0m
0n
0o
1p
0q
0r
0s
1t
0u
0v
0w
1x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
1(!
0)!
0*!
0+!
1,!
0-!
0.!
0/!
10!
01!
02!
03!
14!
05!
06!
07!
18!
09!
0:!
0;!
1<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
zq!
zp!
zo!
zn!
zm!
zl!
zk!
zj!
zi!
zh!
zg!
zf!
ze!
zd!
zc!
zb!
za!
z`!
z_!
z^!
z]!
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
01"
02"
03"
04"
05"
$end
#20000
b1000 $
b1100 $
b1110 $
b1111 $
b1000 %
b1100 %
b1110 %
b1111 %
1D!
1A!
1F!
1>!
1C!
1B!
1@!
1?!
1P!
1E!
1G!
1M!
1N!
1L!
1Z!
1[!
1J!
1\!
1H!
1Q!
1K
1M
1Q
1L
1P
1O
1J
1N
1O!
1K!
1I!
1R!
15
19
14
13
17
12
16
18
1X!
1W!
1V!
1S!
1A
0D
0E
0F
0+
0,
0-
10
#840000
b111 $
b11 $
b1 $
b0 $
b111 %
b11 %
b1 %
b0 %
0D!
0A!
0F!
0>!
0C!
0B!
0@!
0?!
0P!
0E!
0G!
0M!
0N!
0L!
0Z!
0[!
0J!
0\!
0H!
0Q!
0K
0M
0Q
0L
0P
0O
0J
0N
0O!
0K!
0I!
0R!
05
09
04
03
07
02
06
08
0X!
0W!
0V!
0S!
0A
1D
1E
1F
1+
1,
1-
00
#1000000
