TITLE           XOR Gate: 5 inputs
PATTERN         vmh
REVISION        5.0.0
AUTHOR          Patrick Phung 
COMPANY         Xilinx EPLD
DATE            7/23/93

CHIP            XOR5  COMPONENT
 
;Inputs
i0 i1 i2 i3 i4

;Outputs
o

EQUATIONS 

o.d1 = i0*/i1*/i2 + /i0*i1*/i2 + /i0*/i1*i2 + i0*i1*i2
o.d2 = i3*/i4 + /i3*i4 
o    = o.d1 xor o.d2
