; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"

@global_smem = external addrspace(3) global [0 x i8]
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton__0d1d2d3d4de5de(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !10
  %8 = lshr i32 %7, 5, !dbg !10
  %urem = and i32 %7, 255, !dbg !10
  %9 = shl nuw nsw i32 %urem, 3, !dbg !10
  %10 = or i32 %9, 4, !dbg !10
  %11 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #6, !dbg !11
  %12 = mul i32 %11, 2304, !dbg !12
  %13 = add i32 %12, %10
  %14 = add i32 %9, %12, !dbg !13
  %15 = sext i32 %14 to i64, !dbg !14
  %16 = getelementptr float, ptr addrspace(1) %0, i64 %15, !dbg !14
  %17 = sext i32 %13 to i64, !dbg !14
  %18 = getelementptr float, ptr addrspace(1) %0, i64 %17, !dbg !14
  %19 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %16, i1 true, i32 0, i1 true, i32 0, i1 true, i32 0, i1 true, i32 0, i1 true) #6, !dbg !15
  %20 = extractvalue { i32, i32, i32, i32 } %19, 0, !dbg !15
  %21 = extractvalue { i32, i32, i32, i32 } %19, 1, !dbg !15
  %22 = extractvalue { i32, i32, i32, i32 } %19, 2, !dbg !15
  %23 = extractvalue { i32, i32, i32, i32 } %19, 3, !dbg !15
  %24 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %18, i1 true, i32 0, i1 true, i32 0, i1 true, i32 0, i1 true, i32 0, i1 true) #6, !dbg !15
  %25 = extractvalue { i32, i32, i32, i32 } %24, 0, !dbg !15
  %26 = extractvalue { i32, i32, i32, i32 } %24, 1, !dbg !15
  %27 = extractvalue { i32, i32, i32, i32 } %24, 2, !dbg !15
  %28 = extractvalue { i32, i32, i32, i32 } %24, 3, !dbg !15
  %29 = or i32 %9, 2048, !dbg !16
  %30 = icmp ult i32 %29, 2304, !dbg !17
  %31 = add i32 %29, %12, !dbg !13
  %32 = add i32 %13, 2048, !dbg !13
  %33 = sext i32 %31 to i64, !dbg !14
  %34 = getelementptr float, ptr addrspace(1) %0, i64 %33, !dbg !14
  %35 = sext i32 %32 to i64, !dbg !14
  %36 = getelementptr float, ptr addrspace(1) %0, i64 %35, !dbg !14
  %37 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %34, i1 %30, i32 0, i1 %30, i32 0, i1 %30, i32 0, i1 %30, i32 0, i1 %30) #6, !dbg !15
  %38 = extractvalue { i32, i32, i32, i32 } %37, 0, !dbg !15
  %39 = extractvalue { i32, i32, i32, i32 } %37, 1, !dbg !15
  %40 = extractvalue { i32, i32, i32, i32 } %37, 2, !dbg !15
  %41 = extractvalue { i32, i32, i32, i32 } %37, 3, !dbg !15
  %42 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %36, i1 %30, i32 0, i1 %30, i32 0, i1 %30, i32 0, i1 %30, i32 0, i1 %30) #6, !dbg !15
  %43 = extractvalue { i32, i32, i32, i32 } %42, 0, !dbg !15
  %44 = extractvalue { i32, i32, i32, i32 } %42, 1, !dbg !15
  %45 = extractvalue { i32, i32, i32, i32 } %42, 2, !dbg !15
  %46 = extractvalue { i32, i32, i32, i32 } %42, 3, !dbg !15
  %47 = insertelement <2 x i32> poison, i32 %20, i64 0, !dbg !15
  %48 = insertelement <2 x i32> %47, i32 %21, i64 1, !dbg !15
  %49 = bitcast <2 x i32> %48 to <2 x float>, !dbg !15
  %50 = fmul <2 x float> %49, %49, !dbg !18
  %51 = insertelement <2 x i32> poison, i32 %38, i64 0, !dbg !15
  %52 = insertelement <2 x i32> %51, i32 %39, i64 1, !dbg !15
  %53 = bitcast <2 x i32> %52 to <2 x float>, !dbg !15
  %54 = fmul <2 x float> %53, %53, !dbg !18
  %55 = insertelement <2 x i1> poison, i1 %30, i64 0, !dbg !19
  %56 = shufflevector <2 x i1> %55, <2 x i1> poison, <2 x i32> zeroinitializer, !dbg !19
  %57 = select <2 x i1> %56, <2 x float> %54, <2 x float> <float -0.000000e+00, float -0.000000e+00>, !dbg !19
  %58 = fadd <2 x float> %50, %57, !dbg !19
  %59 = insertelement <2 x i32> poison, i32 %23, i64 0, !dbg !15
  %60 = insertelement <2 x i32> %59, i32 %22, i64 1, !dbg !15
  %61 = bitcast <2 x i32> %60 to <2 x float>, !dbg !15
  %62 = fmul <2 x float> %61, %61, !dbg !18
  %63 = insertelement <2 x i32> poison, i32 %41, i64 0, !dbg !15
  %64 = insertelement <2 x i32> %63, i32 %40, i64 1, !dbg !15
  %65 = bitcast <2 x i32> %64 to <2 x float>, !dbg !15
  %66 = fmul <2 x float> %65, %65, !dbg !18
  %67 = select <2 x i1> %56, <2 x float> %66, <2 x float> <float -0.000000e+00, float -0.000000e+00>, !dbg !19
  %68 = fadd <2 x float> %62, %67, !dbg !19
  %69 = insertelement <2 x i32> poison, i32 %26, i64 0, !dbg !15
  %70 = insertelement <2 x i32> %69, i32 %25, i64 1, !dbg !15
  %71 = bitcast <2 x i32> %70 to <2 x float>, !dbg !15
  %72 = fmul <2 x float> %71, %71, !dbg !18
  %73 = insertelement <2 x i32> poison, i32 %44, i64 0, !dbg !15
  %74 = insertelement <2 x i32> %73, i32 %43, i64 1, !dbg !15
  %75 = bitcast <2 x i32> %74 to <2 x float>, !dbg !15
  %76 = fmul <2 x float> %75, %75, !dbg !18
  %77 = select <2 x i1> %56, <2 x float> %76, <2 x float> <float -0.000000e+00, float -0.000000e+00>, !dbg !19
  %78 = fadd <2 x float> %72, %77, !dbg !19
  %79 = insertelement <2 x i32> poison, i32 %28, i64 0, !dbg !15
  %80 = insertelement <2 x i32> %79, i32 %27, i64 1, !dbg !15
  %81 = bitcast <2 x i32> %80 to <2 x float>, !dbg !15
  %82 = fmul <2 x float> %81, %81, !dbg !18
  %83 = insertelement <2 x i32> poison, i32 %46, i64 0, !dbg !15
  %84 = insertelement <2 x i32> %83, i32 %45, i64 1, !dbg !15
  %85 = bitcast <2 x i32> %84 to <2 x float>, !dbg !15
  %86 = fmul <2 x float> %85, %85, !dbg !18
  %87 = select <2 x i1> %56, <2 x float> %86, <2 x float> <float -0.000000e+00, float -0.000000e+00>, !dbg !19
  %88 = fadd <2 x float> %82, %87, !dbg !19
  %89 = and i32 %7, 31, !dbg !10
  %90 = and i32 %8, 7, !dbg !10
  %shift = shufflevector <2 x float> %58, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !20
  %91 = fadd <2 x float> %58, %shift, !dbg !20
  %shift30 = shufflevector <2 x float> %68, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !20
  %92 = fadd <2 x float> %shift30, %91, !dbg !20
  %93 = fadd <2 x float> %68, %92, !dbg !20
  %shift31 = shufflevector <2 x float> %78, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !20
  %94 = fadd <2 x float> %shift31, %93, !dbg !20
  %95 = fadd <2 x float> %78, %94, !dbg !20
  %shift32 = shufflevector <2 x float> %88, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !20
  %96 = fadd <2 x float> %shift32, %95, !dbg !20
  %97 = fadd <2 x float> %88, %96, !dbg !20
  %98 = extractelement <2 x float> %97, i64 0, !dbg !20
  %99 = bitcast float %98 to i32, !dbg !26
  %100 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %99, i32 16, i32 31), !dbg !26
  %101 = bitcast i32 %100 to float, !dbg !26
  %102 = fadd float %98, %101, !dbg !20
  %103 = bitcast float %102 to i32, !dbg !26
  %104 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %103, i32 8, i32 31), !dbg !26
  %105 = bitcast i32 %104 to float, !dbg !26
  %106 = fadd float %102, %105, !dbg !20
  %107 = bitcast float %106 to i32, !dbg !26
  %108 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %107, i32 4, i32 31), !dbg !26
  %109 = bitcast i32 %108 to float, !dbg !26
  %110 = fadd float %106, %109, !dbg !20
  %111 = bitcast float %110 to i32, !dbg !26
  %112 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %111, i32 2, i32 31), !dbg !26
  %113 = bitcast i32 %112 to float, !dbg !26
  %114 = fadd float %110, %113, !dbg !20
  %115 = bitcast float %114 to i32, !dbg !26
  %116 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %115, i32 1, i32 31), !dbg !26
  %117 = bitcast i32 %116 to float, !dbg !26
  %118 = fadd float %114, %117, !dbg !20
  %119 = icmp eq i32 %89, 0, !dbg !26
  %120 = zext nneg i32 %90 to i64, !dbg !26
  %121 = getelementptr float, ptr addrspace(3) @global_smem, i64 %120, !dbg !26
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %121, float %118, i1 %119) #6, !dbg !26
  tail call void @llvm.nvvm.barrier0(), !dbg !26
  %122 = icmp slt i32 %7, 8, !dbg !26
  %123 = sext i32 %7 to i64, !dbg !26
  %124 = getelementptr float, ptr addrspace(3) @global_smem, i64 %123, !dbg !26
  %125 = tail call float asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %124, i1 %122) #6, !dbg !26
  %126 = bitcast float %125 to i32, !dbg !26
  %127 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %126, i32 4, i32 31), !dbg !26
  %128 = bitcast i32 %127 to float, !dbg !26
  %129 = fadd float %125, %128, !dbg !20
  %130 = bitcast float %129 to i32, !dbg !26
  %131 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %130, i32 2, i32 31), !dbg !26
  %132 = bitcast i32 %131 to float, !dbg !26
  %133 = fadd float %129, %132, !dbg !20
  %134 = bitcast float %133 to i32, !dbg !26
  %135 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %134, i32 1, i32 31), !dbg !26
  %136 = bitcast i32 %135 to float, !dbg !26
  %137 = fadd float %133, %136, !dbg !20
  %138 = and i32 %7, 7, !dbg !26
  %139 = icmp eq i32 %138, 0, !dbg !26
  %140 = and i1 %122, %139, !dbg !26
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %124, float %137, i1 %140) #6, !dbg !26
  tail call void @llvm.nvvm.barrier0(), !dbg !26
  %141 = load float, ptr addrspace(3) @global_smem, align 4, !dbg !26
  tail call void @llvm.nvvm.barrier0(), !dbg !28
  %142 = insertelement <1 x float> undef, float %141, i64 0, !dbg !28
  store <1 x float> %142, ptr addrspace(3) @global_smem, align 4, !dbg !28
  tail call void @llvm.nvvm.barrier0(), !dbg !28
  %143 = load i32, ptr addrspace(3) @global_smem, align 4, !dbg !28
  %144 = sext i32 %11 to i64, !dbg !29
  %145 = getelementptr float, ptr addrspace(1) %2, i64 %144, !dbg !29
  %146 = icmp eq i32 %urem, 0, !dbg !30
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %143, ptr addrspace(1) %145, i1 %146) #6, !dbg !30
  %147 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %141, float 2.304000e+03) #6, !dbg !31
  %148 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %141, float 2.304000e+03) #6, !dbg !31
  %149 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %141, float 2.304000e+03) #6, !dbg !31
  %150 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %141, float 2.304000e+03) #6, !dbg !31
  %151 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %141, float 2.304000e+03) #6, !dbg !31
  %152 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %141, float 2.304000e+03) #6, !dbg !31
  %153 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %141, float 2.304000e+03) #6, !dbg !31
  %154 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %141, float 2.304000e+03) #6, !dbg !31
  %155 = fadd float %147, 0x3EE4F8B580000000, !dbg !32
  br label %156, !dbg !33

156:                                              ; preds = %6, %__nv_rsqrtf.exit
  %157 = phi i1 [ true, %6 ], [ false, %__nv_rsqrtf.exit ]
  %158 = phi i32 [ 0, %6 ], [ 2048, %__nv_rsqrtf.exit ]
  %159 = or i32 %158, %9, !dbg !34
  %160 = or i32 %158, %10, !dbg !34
  %161 = icmp ult i32 %159, 2304, !dbg !35
  %162 = add i32 %159, %12, !dbg !36
  %163 = add i32 %160, %12, !dbg !36
  %164 = sext i32 %162 to i64, !dbg !37
  %165 = getelementptr float, ptr addrspace(1) %0, i64 %164, !dbg !37
  %166 = sext i32 %163 to i64, !dbg !37
  %167 = getelementptr float, ptr addrspace(1) %0, i64 %166, !dbg !37
  %168 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_first.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %165, i1 %161, i32 0, i1 %161, i32 0, i1 %161, i32 0, i1 %161, i32 0, i1 %161) #6, !dbg !38
  %169 = extractvalue { i32, i32, i32, i32 } %168, 0, !dbg !38
  %170 = extractvalue { i32, i32, i32, i32 } %168, 1, !dbg !38
  %171 = extractvalue { i32, i32, i32, i32 } %168, 2, !dbg !38
  %172 = extractvalue { i32, i32, i32, i32 } %168, 3, !dbg !38
  %173 = bitcast i32 %169 to float, !dbg !38
  %174 = bitcast i32 %170 to float, !dbg !38
  %175 = bitcast i32 %171 to float, !dbg !38
  %176 = bitcast i32 %172 to float, !dbg !38
  %177 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_first.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %167, i1 %161, i32 0, i1 %161, i32 0, i1 %161, i32 0, i1 %161, i32 0, i1 %161) #6, !dbg !38
  %178 = extractvalue { i32, i32, i32, i32 } %177, 0, !dbg !38
  %179 = extractvalue { i32, i32, i32, i32 } %177, 1, !dbg !38
  %180 = extractvalue { i32, i32, i32, i32 } %177, 2, !dbg !38
  %181 = extractvalue { i32, i32, i32, i32 } %177, 3, !dbg !38
  %182 = bitcast i32 %178 to float, !dbg !38
  %183 = bitcast i32 %179 to float, !dbg !38
  %184 = bitcast i32 %180 to float, !dbg !38
  %185 = bitcast i32 %181 to float, !dbg !38
  %186 = zext nneg i32 %159 to i64, !dbg !39
  %187 = getelementptr float, ptr addrspace(1) %1, i64 %186, !dbg !39
  %188 = zext nneg i32 %160 to i64, !dbg !39
  %189 = getelementptr float, ptr addrspace(1) %1, i64 %188, !dbg !39
  %190 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %187, i1 %161, i32 0, i1 %161, i32 0, i1 %161, i32 0, i1 %161, i32 0, i1 %161) #6, !dbg !40
  %191 = extractvalue { i32, i32, i32, i32 } %190, 0, !dbg !40
  %192 = extractvalue { i32, i32, i32, i32 } %190, 1, !dbg !40
  %193 = extractvalue { i32, i32, i32, i32 } %190, 2, !dbg !40
  %194 = extractvalue { i32, i32, i32, i32 } %190, 3, !dbg !40
  %195 = bitcast i32 %191 to float, !dbg !40
  %196 = bitcast i32 %192 to float, !dbg !40
  %197 = bitcast i32 %193 to float, !dbg !40
  %198 = bitcast i32 %194 to float, !dbg !40
  %199 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %189, i1 %161, i32 0, i1 %161, i32 0, i1 %161, i32 0, i1 %161, i32 0, i1 %161) #6, !dbg !40
  %200 = extractvalue { i32, i32, i32, i32 } %199, 0, !dbg !40
  %201 = extractvalue { i32, i32, i32, i32 } %199, 1, !dbg !40
  %202 = extractvalue { i32, i32, i32, i32 } %199, 2, !dbg !40
  %203 = extractvalue { i32, i32, i32, i32 } %199, 3, !dbg !40
  %204 = bitcast i32 %200 to float, !dbg !40
  %205 = bitcast i32 %201 to float, !dbg !40
  %206 = bitcast i32 %202 to float, !dbg !40
  %207 = bitcast i32 %203 to float, !dbg !40
  %208 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !41
  %.not.i = icmp eq i32 %208, 0, !dbg !41
  br i1 %.not.i, label %211, label %209, !dbg !41

209:                                              ; preds = %156
  %210 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %155), !dbg !41
  br label %__nv_rsqrtf.exit, !dbg !41

211:                                              ; preds = %156
  %212 = tail call float @llvm.nvvm.rsqrt.approx.f(float %155), !dbg !41
  br label %__nv_rsqrtf.exit, !dbg !41

__nv_rsqrtf.exit:                                 ; preds = %209, %211
  %.0.i = phi float [ %210, %209 ], [ %212, %211 ], !dbg !41
  %213 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !41
  %214 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !41
  %215 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !41
  %216 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !41
  %217 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !41
  %218 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !41
  %219 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !41
  %220 = fmul float %.0.i, %173, !dbg !42
  %221 = fmul float %.0.i, %174, !dbg !42
  %222 = fmul float %.0.i, %175, !dbg !42
  %223 = fmul float %.0.i, %176, !dbg !42
  %224 = fmul float %.0.i, %182, !dbg !42
  %225 = fmul float %.0.i, %183, !dbg !42
  %226 = fmul float %.0.i, %184, !dbg !42
  %227 = fmul float %.0.i, %185, !dbg !42
  %228 = fadd float %195, 1.000000e+00, !dbg !43
  %229 = fadd float %196, 1.000000e+00, !dbg !43
  %230 = fadd float %197, 1.000000e+00, !dbg !43
  %231 = fadd float %198, 1.000000e+00, !dbg !43
  %232 = fadd float %204, 1.000000e+00, !dbg !43
  %233 = fadd float %205, 1.000000e+00, !dbg !43
  %234 = fadd float %206, 1.000000e+00, !dbg !43
  %235 = fadd float %207, 1.000000e+00, !dbg !43
  %236 = fmul float %228, %220, !dbg !44
  %237 = fmul float %229, %221, !dbg !44
  %238 = fmul float %230, %222, !dbg !44
  %239 = fmul float %231, %223, !dbg !44
  %240 = fmul float %232, %224, !dbg !44
  %241 = fmul float %233, %225, !dbg !44
  %242 = fmul float %234, %226, !dbg !44
  %243 = fmul float %235, %227, !dbg !44
  %244 = getelementptr i16, ptr addrspace(1) %3, i64 %164, !dbg !45
  %245 = tail call i16 asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %236) #6, !dbg !46
  %246 = tail call i16 asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %237) #6, !dbg !46
  %247 = tail call i16 asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %238) #6, !dbg !46
  %248 = tail call i16 asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %239) #6, !dbg !46
  %249 = tail call i16 asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %240) #6, !dbg !46
  %250 = tail call i16 asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %241) #6, !dbg !46
  %251 = tail call i16 asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %242) #6, !dbg !46
  %252 = tail call i16 asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %243) #6, !dbg !46
  %253 = insertelement <2 x i16> undef, i16 %245, i64 0, !dbg !46
  %254 = insertelement <2 x i16> %253, i16 %246, i64 1, !dbg !46
  %255 = bitcast <2 x i16> %254 to i32, !dbg !46
  %256 = insertelement <2 x i16> undef, i16 %247, i64 0, !dbg !46
  %257 = insertelement <2 x i16> %256, i16 %248, i64 1, !dbg !46
  %258 = bitcast <2 x i16> %257 to i32, !dbg !46
  %259 = insertelement <2 x i16> undef, i16 %249, i64 0, !dbg !46
  %260 = insertelement <2 x i16> %259, i16 %250, i64 1, !dbg !46
  %261 = bitcast <2 x i16> %260 to i32, !dbg !46
  %262 = insertelement <2 x i16> undef, i16 %251, i64 0, !dbg !46
  %263 = insertelement <2 x i16> %262, i16 %252, i64 1, !dbg !46
  %264 = bitcast <2 x i16> %263 to i32, !dbg !46
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %255, i32 %258, i32 %261, i32 %264, ptr addrspace(1) %244, i1 %161) #6, !dbg !46
  br i1 %157, label %156, label %265, !dbg !33

265:                                              ; preds = %__nv_rsqrtf.exit
  ret void, !dbg !47
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

; Function Attrs: alwaysinline nounwind
define float @__nv_rsqrtf(float %x) local_unnamed_addr #3 {
  %1 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6
  %.not = icmp eq i32 %1, 0
  br i1 %.not, label %4, label %2

2:                                                ; preds = %0
  %3 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %x)
  br label %6

4:                                                ; preds = %0
  %5 = tail call float @llvm.nvvm.rsqrt.approx.f(float %x)
  br label %6

6:                                                ; preds = %4, %2
  %.0 = phi float [ %3, %2 ], [ %5, %4 ]
  ret float %.0
}

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #5

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #5

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { alwaysinline nounwind "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #5 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #6 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5, !5, !4}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: FullDebug)
!3 = !DIFile(filename: "c7bsgam6s4qqc3kvwuvt25ttnygff3jkgd636t7mj4k24zbqtbte.py", directory: "/tmp/torchinductor_zeus/7b")
!4 = !{ptr @triton__0d1d2d3d4de5de, !"kernel", i32 1}
!5 = !{ptr @triton__0d1d2d3d4de5de, !"maxntidx", i32 256}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton__0d1d2d3d4de5de", linkageName: "triton__0d1d2d3d4de5de", scope: !3, file: !3, line: 18, type: !8, scopeLine: 18, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 24, column: 33, scope: !7)
!11 = !DILocation(line: 21, column: 28, scope: !7)
!12 = !DILocation(line: 31, column: 45, scope: !7)
!13 = !DILocation(line: 31, column: 40, scope: !7)
!14 = !DILocation(line: 31, column: 34, scope: !7)
!15 = !DILocation(line: 31, column: 51, scope: !7)
!16 = !DILocation(line: 28, column: 27, scope: !7)
!17 = !DILocation(line: 29, column: 25, scope: !7)
!18 = !DILocation(line: 32, column: 22, scope: !7)
!19 = !DILocation(line: 35, column: 38, scope: !7)
!20 = !DILocation(line: 233, column: 15, scope: !21, inlinedAt: !24)
!21 = distinct !DILexicalBlockFile(scope: !23, file: !22, discriminator: 0)
!22 = !DIFile(filename: "standard.py", directory: "/home/zeus/miniconda3/envs/cloudspace/lib/python3.10/site-packages/triton/language")
!23 = distinct !DILexicalBlockFile(scope: !7, file: !22, discriminator: 0)
!24 = !DILocation(line: 243, column: 36, scope: !21, inlinedAt: !25)
!25 = !DILocation(line: 36, column: 25, scope: !21)
!26 = !DILocation(line: 243, column: 36, scope: !23, inlinedAt: !27)
!27 = !DILocation(line: 36, column: 25, scope: !23)
!28 = !DILocation(line: 36, column: 28, scope: !7)
!29 = !DILocation(line: 37, column: 25, scope: !7)
!30 = !DILocation(line: 37, column: 36, scope: !7)
!31 = !DILocation(line: 45, column: 22, scope: !7)
!32 = !DILocation(line: 47, column: 22, scope: !7)
!33 = !DILocation(line: 38, column: 36, scope: !7)
!34 = !DILocation(line: 39, column: 27, scope: !7)
!35 = !DILocation(line: 40, column: 25, scope: !7)
!36 = !DILocation(line: 42, column: 40, scope: !7)
!37 = !DILocation(line: 42, column: 34, scope: !7)
!38 = !DILocation(line: 42, column: 51, scope: !7)
!39 = !DILocation(line: 43, column: 35, scope: !7)
!40 = !DILocation(line: 43, column: 40, scope: !7)
!41 = !DILocation(line: 48, column: 30, scope: !7)
!42 = !DILocation(line: 49, column: 23, scope: !7)
!43 = !DILocation(line: 51, column: 24, scope: !7)
!44 = !DILocation(line: 52, column: 24, scope: !7)
!45 = !DILocation(line: 54, column: 29, scope: !7)
!46 = !DILocation(line: 54, column: 53, scope: !7)
!47 = !DILocation(line: 38, column: 4, scope: !7)
