$date
  Sun Sep 18 21:07:32 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mux4 $end
$var reg 4 ! d0[3:0] $end
$var reg 4 " d1[3:0] $end
$var reg 4 # d2[3:0] $end
$var reg 4 $ d3[3:0] $end
$var reg 2 % s[1:0] $end
$var reg 4 & y[3:0] $end
$upscope $end
$enddefinitions $end
#0
b0001 !
b0010 "
b0011 #
b0100 $
b01 %
b0010 &
#1000000
b00 %
b0001 &
#2000000
