# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../C.srcs/sources_1/new/additional_out.vhd" \

# Do not sort compile order
nosort
