
*** Running vivado
    with args -log cpu_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source cpu_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source cpu_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top cpu_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/saverio/saverio/zybo/prova_zybo_os/prova_zybo_os.srcs/sources_1/bd/cpu/ip/cpu_axi_gpio_0_0/cpu_axi_gpio_0_0.dcp' for cell 'cpu_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/saverio/saverio/zybo/prova_zybo_os/prova_zybo_os.srcs/sources_1/bd/cpu/ip/cpu_processing_system7_0_0/cpu_processing_system7_0_0.dcp' for cell 'cpu_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/saverio/saverio/zybo/prova_zybo_os/prova_zybo_os.srcs/sources_1/bd/cpu/ip/cpu_rst_ps7_0_100M_0/cpu_rst_ps7_0_100M_0.dcp' for cell 'cpu_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/saverio/saverio/zybo/prova_zybo_os/prova_zybo_os.srcs/sources_1/bd/cpu/ip/cpu_auto_pc_0/cpu_auto_pc_0.dcp' for cell 'cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/saverio/saverio/zybo/prova_zybo_os/prova_zybo_os.srcs/sources_1/bd/cpu/ip/cpu_processing_system7_0_0/cpu_processing_system7_0_0.xdc] for cell 'cpu_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/saverio/saverio/zybo/prova_zybo_os/prova_zybo_os.srcs/sources_1/bd/cpu/ip/cpu_processing_system7_0_0/cpu_processing_system7_0_0.xdc] for cell 'cpu_i/processing_system7_0/inst'
Parsing XDC File [/home/saverio/saverio/zybo/prova_zybo_os/prova_zybo_os.srcs/sources_1/bd/cpu/ip/cpu_axi_gpio_0_0/cpu_axi_gpio_0_0_board.xdc] for cell 'cpu_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/saverio/saverio/zybo/prova_zybo_os/prova_zybo_os.srcs/sources_1/bd/cpu/ip/cpu_axi_gpio_0_0/cpu_axi_gpio_0_0_board.xdc] for cell 'cpu_i/axi_gpio_0/U0'
Parsing XDC File [/home/saverio/saverio/zybo/prova_zybo_os/prova_zybo_os.srcs/sources_1/bd/cpu/ip/cpu_axi_gpio_0_0/cpu_axi_gpio_0_0.xdc] for cell 'cpu_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/saverio/saverio/zybo/prova_zybo_os/prova_zybo_os.srcs/sources_1/bd/cpu/ip/cpu_axi_gpio_0_0/cpu_axi_gpio_0_0.xdc] for cell 'cpu_i/axi_gpio_0/U0'
Parsing XDC File [/home/saverio/saverio/zybo/prova_zybo_os/prova_zybo_os.srcs/sources_1/bd/cpu/ip/cpu_rst_ps7_0_100M_0/cpu_rst_ps7_0_100M_0_board.xdc] for cell 'cpu_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/saverio/saverio/zybo/prova_zybo_os/prova_zybo_os.srcs/sources_1/bd/cpu/ip/cpu_rst_ps7_0_100M_0/cpu_rst_ps7_0_100M_0_board.xdc] for cell 'cpu_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/saverio/saverio/zybo/prova_zybo_os/prova_zybo_os.srcs/sources_1/bd/cpu/ip/cpu_rst_ps7_0_100M_0/cpu_rst_ps7_0_100M_0.xdc] for cell 'cpu_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/saverio/saverio/zybo/prova_zybo_os/prova_zybo_os.srcs/sources_1/bd/cpu/ip/cpu_rst_ps7_0_100M_0/cpu_rst_ps7_0_100M_0.xdc] for cell 'cpu_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 1610.402 ; gain = 405.605 ; free physical = 8593 ; free virtual = 13524
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1610.402 ; gain = 0.000 ; free physical = 8531 ; free virtual = 13460

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1f7ebcdcc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 1988.934 ; gain = 378.531 ; free physical = 8132 ; free virtual = 13110

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12d3847f2

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1988.934 ; gain = 0.000 ; free physical = 8139 ; free virtual = 13117
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1811cd27e

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1988.934 ; gain = 0.000 ; free physical = 8132 ; free virtual = 13110
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1653999a5

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.80 . Memory (MB): peak = 1988.934 ; gain = 0.000 ; free physical = 8135 ; free virtual = 13119
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 258 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1653999a5

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.90 . Memory (MB): peak = 1988.934 ; gain = 0.000 ; free physical = 8140 ; free virtual = 13124
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 229093c34

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1988.934 ; gain = 0.000 ; free physical = 8136 ; free virtual = 13119
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 229093c34

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1988.934 ; gain = 0.000 ; free physical = 8123 ; free virtual = 13105
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1988.934 ; gain = 0.000 ; free physical = 8120 ; free virtual = 13103
Ending Logic Optimization Task | Checksum: 229093c34

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1988.934 ; gain = 0.000 ; free physical = 8116 ; free virtual = 13099

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 229093c34

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1988.934 ; gain = 0.000 ; free physical = 8108 ; free virtual = 13091

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 229093c34

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1988.934 ; gain = 0.000 ; free physical = 8107 ; free virtual = 13090
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 1988.934 ; gain = 378.531 ; free physical = 8107 ; free virtual = 13090
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2020.949 ; gain = 0.000 ; free physical = 8092 ; free virtual = 13077
INFO: [Common 17-1381] The checkpoint '/home/saverio/saverio/zybo/prova_zybo_os/prova_zybo_os.runs/impl_1/cpu_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cpu_wrapper_drc_opted.rpt -pb cpu_wrapper_drc_opted.pb -rpx cpu_wrapper_drc_opted.rpx
Command: report_drc -file cpu_wrapper_drc_opted.rpt -pb cpu_wrapper_drc_opted.pb -rpx cpu_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/saverio/saverio/zybo/prova_zybo_os/prova_zybo_os.runs/impl_1/cpu_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2076.977 ; gain = 0.000 ; free physical = 8055 ; free virtual = 13048
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a0ed95ad

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2076.977 ; gain = 0.000 ; free physical = 8055 ; free virtual = 13048
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2076.977 ; gain = 0.000 ; free physical = 8053 ; free virtual = 13046

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1adb6e501

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2076.977 ; gain = 0.000 ; free physical = 7976 ; free virtual = 13096

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1eb1c1e55

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2076.977 ; gain = 0.000 ; free physical = 8015 ; free virtual = 13135

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1eb1c1e55

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2076.977 ; gain = 0.000 ; free physical = 8012 ; free virtual = 13133
Phase 1 Placer Initialization | Checksum: 1eb1c1e55

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2076.977 ; gain = 0.000 ; free physical = 8007 ; free virtual = 13128

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1cf73df69

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2076.977 ; gain = 0.000 ; free physical = 7977 ; free virtual = 13098

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2076.977 ; gain = 0.000 ; free physical = 8106 ; free virtual = 13076

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 24261f172

Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2076.977 ; gain = 0.000 ; free physical = 8100 ; free virtual = 13071
Phase 2 Global Placement | Checksum: 197c8d1e1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2076.977 ; gain = 0.000 ; free physical = 8078 ; free virtual = 13073

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 197c8d1e1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2076.977 ; gain = 0.000 ; free physical = 8060 ; free virtual = 13071

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 240056b6a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2076.977 ; gain = 0.000 ; free physical = 8114 ; free virtual = 13100

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 232cd1f41

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2076.977 ; gain = 0.000 ; free physical = 8084 ; free virtual = 13070

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 232cd1f41

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2076.977 ; gain = 0.000 ; free physical = 8084 ; free virtual = 13070

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: ab486267

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2076.977 ; gain = 0.000 ; free physical = 8035 ; free virtual = 13061

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17a3fe019

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2076.977 ; gain = 0.000 ; free physical = 8021 ; free virtual = 13054

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 17a3fe019

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2076.977 ; gain = 0.000 ; free physical = 8019 ; free virtual = 13052
Phase 3 Detail Placement | Checksum: 17a3fe019

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2076.977 ; gain = 0.000 ; free physical = 8066 ; free virtual = 13099

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1222b3fbd

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1222b3fbd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2076.977 ; gain = 0.000 ; free physical = 8084 ; free virtual = 13117
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.167. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1843615ae

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2076.977 ; gain = 0.000 ; free physical = 8080 ; free virtual = 13113
Phase 4.1 Post Commit Optimization | Checksum: 1843615ae

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2076.977 ; gain = 0.000 ; free physical = 8078 ; free virtual = 13111

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1843615ae

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2076.977 ; gain = 0.000 ; free physical = 8124 ; free virtual = 13158

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1843615ae

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2076.977 ; gain = 0.000 ; free physical = 8124 ; free virtual = 13157

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1bce9778e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2076.977 ; gain = 0.000 ; free physical = 8123 ; free virtual = 13157
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1bce9778e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2076.977 ; gain = 0.000 ; free physical = 8120 ; free virtual = 13153
Ending Placer Task | Checksum: 13d6c9dd5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2076.977 ; gain = 0.000 ; free physical = 8119 ; free virtual = 13153
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2076.977 ; gain = 0.000 ; free physical = 8118 ; free virtual = 13152
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2076.977 ; gain = 0.000 ; free physical = 8074 ; free virtual = 13111
INFO: [Common 17-1381] The checkpoint '/home/saverio/saverio/zybo/prova_zybo_os/prova_zybo_os.runs/impl_1/cpu_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file cpu_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2076.977 ; gain = 0.000 ; free physical = 8071 ; free virtual = 13097
INFO: [runtcl-4] Executing : report_utilization -file cpu_wrapper_utilization_placed.rpt -pb cpu_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2076.977 ; gain = 0.000 ; free physical = 8083 ; free virtual = 13109
INFO: [runtcl-4] Executing : report_control_sets -verbose -file cpu_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2076.977 ; gain = 0.000 ; free physical = 8043 ; free virtual = 13070
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: ece45fdf ConstDB: 0 ShapeSum: 50883df6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b1934e1e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2085.152 ; gain = 8.176 ; free physical = 8061 ; free virtual = 13040
Post Restoration Checksum: NetGraph: 87aa0460 NumContArr: 29e949be Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b1934e1e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2085.152 ; gain = 8.176 ; free physical = 8044 ; free virtual = 13023

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b1934e1e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2100.152 ; gain = 23.176 ; free physical = 8015 ; free virtual = 12994

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b1934e1e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2100.152 ; gain = 23.176 ; free physical = 8014 ; free virtual = 12993
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 10cf16584

Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2111.152 ; gain = 34.176 ; free physical = 7963 ; free virtual = 12943
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.282  | TNS=0.000  | WHS=-0.174 | THS=-13.822|

Phase 2 Router Initialization | Checksum: f12b71d3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2111.152 ; gain = 34.176 ; free physical = 8007 ; free virtual = 12986

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a6da027f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2111.152 ; gain = 34.176 ; free physical = 8041 ; free virtual = 13021

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.182  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2d0dafdf8

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2111.152 ; gain = 34.176 ; free physical = 8066 ; free virtual = 13048

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.182  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 26b2c52c3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2111.152 ; gain = 34.176 ; free physical = 8035 ; free virtual = 13017
Phase 4 Rip-up And Reroute | Checksum: 26b2c52c3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2111.152 ; gain = 34.176 ; free physical = 8035 ; free virtual = 13017

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 26b2c52c3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2111.152 ; gain = 34.176 ; free physical = 8045 ; free virtual = 13026

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 26b2c52c3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2111.152 ; gain = 34.176 ; free physical = 8043 ; free virtual = 13025
Phase 5 Delay and Skew Optimization | Checksum: 26b2c52c3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2111.152 ; gain = 34.176 ; free physical = 8042 ; free virtual = 13024

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c02b7f0b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2111.152 ; gain = 34.176 ; free physical = 8009 ; free virtual = 12991
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.182  | TNS=0.000  | WHS=0.038  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1adb9ed82

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2111.152 ; gain = 34.176 ; free physical = 8009 ; free virtual = 12990
Phase 6 Post Hold Fix | Checksum: 1adb9ed82

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2111.152 ; gain = 34.176 ; free physical = 8008 ; free virtual = 12989

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.328829 %
  Global Horizontal Routing Utilization  = 0.590533 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1cddba040

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2111.152 ; gain = 34.176 ; free physical = 7982 ; free virtual = 12964

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1cddba040

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2111.152 ; gain = 34.176 ; free physical = 7980 ; free virtual = 12962

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18c12c3cc

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 2111.152 ; gain = 34.176 ; free physical = 7999 ; free virtual = 12981

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.182  | TNS=0.000  | WHS=0.038  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18c12c3cc

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 2111.152 ; gain = 34.176 ; free physical = 8039 ; free virtual = 13021
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 2111.152 ; gain = 34.176 ; free physical = 8055 ; free virtual = 13036

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2111.152 ; gain = 34.176 ; free physical = 8027 ; free virtual = 13009
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2111.152 ; gain = 0.000 ; free physical = 8029 ; free virtual = 13015
INFO: [Common 17-1381] The checkpoint '/home/saverio/saverio/zybo/prova_zybo_os/prova_zybo_os.runs/impl_1/cpu_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cpu_wrapper_drc_routed.rpt -pb cpu_wrapper_drc_routed.pb -rpx cpu_wrapper_drc_routed.rpx
Command: report_drc -file cpu_wrapper_drc_routed.rpt -pb cpu_wrapper_drc_routed.pb -rpx cpu_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/saverio/saverio/zybo/prova_zybo_os/prova_zybo_os.runs/impl_1/cpu_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file cpu_wrapper_methodology_drc_routed.rpt -pb cpu_wrapper_methodology_drc_routed.pb -rpx cpu_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file cpu_wrapper_methodology_drc_routed.rpt -pb cpu_wrapper_methodology_drc_routed.pb -rpx cpu_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/saverio/saverio/zybo/prova_zybo_os/prova_zybo_os.runs/impl_1/cpu_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file cpu_wrapper_power_routed.rpt -pb cpu_wrapper_power_summary_routed.pb -rpx cpu_wrapper_power_routed.rpx
Command: report_power -file cpu_wrapper_power_routed.rpt -pb cpu_wrapper_power_summary_routed.pb -rpx cpu_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file cpu_wrapper_route_status.rpt -pb cpu_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file cpu_wrapper_timing_summary_routed.rpt -pb cpu_wrapper_timing_summary_routed.pb -rpx cpu_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file cpu_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file cpu_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file cpu_wrapper_bus_skew_routed.rpt -pb cpu_wrapper_bus_skew_routed.pb -rpx cpu_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force cpu_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./cpu_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:02:24 . Memory (MB): peak = 2460.652 ; gain = 291.445 ; free physical = 7307 ; free virtual = 12669
INFO: [Common 17-206] Exiting Vivado at Thu Apr  4 00:07:24 2019...
