// Seed: 1874759847
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    input logic id_4
    , id_6,
    input id_5
);
  assign id_0 = ~id_1 * id_5;
  logic id_7;
  type_13(
      id_3, 1
  );
  logic id_8;
endmodule
