{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 30 15:11:42 2021 " "Info: Processing started: Fri Apr 30 15:11:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off newcounter -c newcounter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off newcounter -c newcounter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "newcounter.bdf" "" { Schematic "D:/wangyi/task/newcounter/newcounter.bdf" { { -328 24 192 -312 "clk" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "74161:inst\|f74161:sub\|104 " "Info: Detected gated clock \"74161:inst\|f74161:sub\|104\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst\|f74161:sub\|104" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "74161:inst\|f74161:sub\|110 " "Info: Detected ripple clock \"74161:inst\|f74161:sub\|110\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst\|f74161:sub\|110" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "74161:inst\|f74161:sub\|99 " "Info: Detected ripple clock \"74161:inst\|f74161:sub\|99\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst\|f74161:sub\|99" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "74161:inst\|f74161:sub\|87 " "Info: Detected ripple clock \"74161:inst\|f74161:sub\|87\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst\|f74161:sub\|87" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "74161:inst\|f74161:sub\|9 " "Info: Detected ripple clock \"74161:inst\|f74161:sub\|9\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst\|f74161:sub\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register 74161:inst4\|f74161:sub\|99 74161:inst4\|f74161:sub\|110 360.1 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 360.1 MHz between source register \"74161:inst4\|f74161:sub\|99\" and destination register \"74161:inst4\|f74161:sub\|110\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.732 ns + Longest register register " "Info: + Longest register to register delay is 1.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst4\|f74161:sub\|99 1 REG LCFF_X1_Y9_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y9_N29; Fanout = 3; REG Node = '74161:inst4\|f74161:sub\|99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst4|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.589 ns) 1.045 ns 74161:inst4\|f74161:sub\|94 2 COMB LCCOMB_X1_Y9_N6 1 " "Info: 2: + IC(0.456 ns) + CELL(0.589 ns) = 1.045 ns; Loc. = LCCOMB_X1_Y9_N6; Fanout = 1; COMB Node = '74161:inst4\|f74161:sub\|94'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { 74161:inst4|f74161:sub|99 74161:inst4|f74161:sub|94 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 664 320 384 704 "94" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 1.624 ns 74161:inst4\|f74161:sub\|109~118 3 COMB LCCOMB_X1_Y9_N22 1 " "Info: 3: + IC(0.373 ns) + CELL(0.206 ns) = 1.624 ns; Loc. = LCCOMB_X1_Y9_N22; Fanout = 1; COMB Node = '74161:inst4\|f74161:sub\|109~118'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { 74161:inst4|f74161:sub|94 74161:inst4|f74161:sub|109~118 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 528 592 792 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.732 ns 74161:inst4\|f74161:sub\|110 4 REG LCFF_X1_Y9_N23 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.732 ns; Loc. = LCFF_X1_Y9_N23; Fanout = 2; REG Node = '74161:inst4\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74161:inst4|f74161:sub|109~118 74161:inst4|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.903 ns ( 52.14 % ) " "Info: Total cell delay = 0.903 ns ( 52.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.829 ns ( 47.86 % ) " "Info: Total interconnect delay = 0.829 ns ( 47.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.732 ns" { 74161:inst4|f74161:sub|99 74161:inst4|f74161:sub|94 74161:inst4|f74161:sub|109~118 74161:inst4|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.732 ns" { 74161:inst4|f74161:sub|99 {} 74161:inst4|f74161:sub|94 {} 74161:inst4|f74161:sub|109~118 {} 74161:inst4|f74161:sub|110 {} } { 0.000ns 0.456ns 0.373ns 0.000ns } { 0.000ns 0.589ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.460 ns - Smallest " "Info: - Smallest clock skew is -0.460 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.234 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.234 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns clk 1 CLK PIN_35 4 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_35; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "newcounter.bdf" "" { Schematic "D:/wangyi/task/newcounter/newcounter.bdf" { { -328 24 192 -312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.970 ns) 3.294 ns 74161:inst\|f74161:sub\|87 2 REG LCFF_X1_Y9_N27 5 " "Info: 2: + IC(1.339 ns) + CELL(0.970 ns) = 3.294 ns; Loc. = LCFF_X1_Y9_N27; Fanout = 5; REG Node = '74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.309 ns" { clk 74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.206 ns) 3.957 ns 74161:inst\|f74161:sub\|104 3 COMB LCCOMB_X1_Y9_N8 1 " "Info: 3: + IC(0.457 ns) + CELL(0.206 ns) = 3.957 ns; Loc. = LCCOMB_X1_Y9_N8; Fanout = 1; COMB Node = '74161:inst\|f74161:sub\|104'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { 74161:inst|f74161:sub|87 74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.000 ns) 4.697 ns 74161:inst\|f74161:sub\|104~clkctrl 4 COMB CLKCTRL_G0 4 " "Info: 4: + IC(0.740 ns) + CELL(0.000 ns) = 4.697 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = '74161:inst\|f74161:sub\|104~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.666 ns) 6.234 ns 74161:inst4\|f74161:sub\|110 5 REG LCFF_X1_Y9_N23 2 " "Info: 5: + IC(0.871 ns) + CELL(0.666 ns) = 6.234 ns; Loc. = LCFF_X1_Y9_N23; Fanout = 2; REG Node = '74161:inst4\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { 74161:inst|f74161:sub|104~clkctrl 74161:inst4|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.827 ns ( 45.35 % ) " "Info: Total cell delay = 2.827 ns ( 45.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.407 ns ( 54.65 % ) " "Info: Total interconnect delay = 3.407 ns ( 54.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.234 ns" { clk 74161:inst|f74161:sub|87 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst4|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.234 ns" { clk {} clk~combout {} 74161:inst|f74161:sub|87 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst4|f74161:sub|110 {} } { 0.000ns 0.000ns 1.339ns 0.457ns 0.740ns 0.871ns } { 0.000ns 0.985ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.694 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns clk 1 CLK PIN_35 4 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_35; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "newcounter.bdf" "" { Schematic "D:/wangyi/task/newcounter/newcounter.bdf" { { -328 24 192 -312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.970 ns) 3.294 ns 74161:inst\|f74161:sub\|9 2 REG LCFF_X1_Y9_N17 6 " "Info: 2: + IC(1.339 ns) + CELL(0.970 ns) = 3.294 ns; Loc. = LCFF_X1_Y9_N17; Fanout = 6; REG Node = '74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.309 ns" { clk 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.614 ns) 4.417 ns 74161:inst\|f74161:sub\|104 3 COMB LCCOMB_X1_Y9_N8 1 " "Info: 3: + IC(0.509 ns) + CELL(0.614 ns) = 4.417 ns; Loc. = LCCOMB_X1_Y9_N8; Fanout = 1; COMB Node = '74161:inst\|f74161:sub\|104'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { 74161:inst|f74161:sub|9 74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.000 ns) 5.157 ns 74161:inst\|f74161:sub\|104~clkctrl 4 COMB CLKCTRL_G0 4 " "Info: 4: + IC(0.740 ns) + CELL(0.000 ns) = 5.157 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = '74161:inst\|f74161:sub\|104~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.666 ns) 6.694 ns 74161:inst4\|f74161:sub\|99 5 REG LCFF_X1_Y9_N29 3 " "Info: 5: + IC(0.871 ns) + CELL(0.666 ns) = 6.694 ns; Loc. = LCFF_X1_Y9_N29; Fanout = 3; REG Node = '74161:inst4\|f74161:sub\|99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { 74161:inst|f74161:sub|104~clkctrl 74161:inst4|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.235 ns ( 48.33 % ) " "Info: Total cell delay = 3.235 ns ( 48.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.459 ns ( 51.67 % ) " "Info: Total interconnect delay = 3.459 ns ( 51.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.694 ns" { clk 74161:inst|f74161:sub|9 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst4|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.694 ns" { clk {} clk~combout {} 74161:inst|f74161:sub|9 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst4|f74161:sub|99 {} } { 0.000ns 0.000ns 1.339ns 0.509ns 0.740ns 0.871ns } { 0.000ns 0.985ns 0.970ns 0.614ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.234 ns" { clk 74161:inst|f74161:sub|87 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst4|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.234 ns" { clk {} clk~combout {} 74161:inst|f74161:sub|87 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst4|f74161:sub|110 {} } { 0.000ns 0.000ns 1.339ns 0.457ns 0.740ns 0.871ns } { 0.000ns 0.985ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.694 ns" { clk 74161:inst|f74161:sub|9 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst4|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.694 ns" { clk {} clk~combout {} 74161:inst|f74161:sub|9 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst4|f74161:sub|99 {} } { 0.000ns 0.000ns 1.339ns 0.509ns 0.740ns 0.871ns } { 0.000ns 0.985ns 0.970ns 0.614ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.732 ns" { 74161:inst4|f74161:sub|99 74161:inst4|f74161:sub|94 74161:inst4|f74161:sub|109~118 74161:inst4|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.732 ns" { 74161:inst4|f74161:sub|99 {} 74161:inst4|f74161:sub|94 {} 74161:inst4|f74161:sub|109~118 {} 74161:inst4|f74161:sub|110 {} } { 0.000ns 0.456ns 0.373ns 0.000ns } { 0.000ns 0.589ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.234 ns" { clk 74161:inst|f74161:sub|87 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst4|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.234 ns" { clk {} clk~combout {} 74161:inst|f74161:sub|87 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst4|f74161:sub|110 {} } { 0.000ns 0.000ns 1.339ns 0.457ns 0.740ns 0.871ns } { 0.000ns 0.985ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.694 ns" { clk 74161:inst|f74161:sub|9 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst4|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.694 ns" { clk {} clk~combout {} 74161:inst|f74161:sub|9 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst4|f74161:sub|99 {} } { 0.000ns 0.000ns 1.339ns 0.509ns 0.740ns 0.871ns } { 0.000ns 0.985ns 0.970ns 0.614ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst4|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { 74161:inst4|f74161:sub|110 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "74161:inst\|f74161:sub\|99 d2 clk 4.961 ns register " "Info: tsu for register \"74161:inst\|f74161:sub\|99\" (data pin = \"d2\", clock pin = \"clk\") is 4.961 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.991 ns + Longest pin register " "Info: + Longest pin to register delay is 7.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns d2 1 PIN PIN_8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_8; Fanout = 1; PIN Node = 'd2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d2 } "NODE_NAME" } } { "newcounter.bdf" "" { Schematic "D:/wangyi/task/newcounter/newcounter.bdf" { { 72 40 208 88 "d2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.284 ns) + CELL(0.624 ns) 7.883 ns 74161:inst\|f74161:sub\|102~88 2 COMB LCCOMB_X1_Y9_N4 1 " "Info: 2: + IC(6.284 ns) + CELL(0.624 ns) = 7.883 ns; Loc. = LCCOMB_X1_Y9_N4; Fanout = 1; COMB Node = '74161:inst\|f74161:sub\|102~88'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.908 ns" { d2 74161:inst|f74161:sub|102~88 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 528 592 584 "102" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.991 ns 74161:inst\|f74161:sub\|99 3 REG LCFF_X1_Y9_N5 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.991 ns; Loc. = LCFF_X1_Y9_N5; Fanout = 4; REG Node = '74161:inst\|f74161:sub\|99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74161:inst|f74161:sub|102~88 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.707 ns ( 21.36 % ) " "Info: Total cell delay = 1.707 ns ( 21.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.284 ns ( 78.64 % ) " "Info: Total interconnect delay = 6.284 ns ( 78.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.991 ns" { d2 74161:inst|f74161:sub|102~88 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.991 ns" { d2 {} d2~combout {} 74161:inst|f74161:sub|102~88 {} 74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 6.284ns 0.000ns } { 0.000ns 0.975ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.990 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.990 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns clk 1 CLK PIN_35 4 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_35; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "newcounter.bdf" "" { Schematic "D:/wangyi/task/newcounter/newcounter.bdf" { { -328 24 192 -312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.666 ns) 2.990 ns 74161:inst\|f74161:sub\|99 2 REG LCFF_X1_Y9_N5 4 " "Info: 2: + IC(1.339 ns) + CELL(0.666 ns) = 2.990 ns; Loc. = LCFF_X1_Y9_N5; Fanout = 4; REG Node = '74161:inst\|f74161:sub\|99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.005 ns" { clk 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.651 ns ( 55.22 % ) " "Info: Total cell delay = 1.651 ns ( 55.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.339 ns ( 44.78 % ) " "Info: Total interconnect delay = 1.339 ns ( 44.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.990 ns" { clk 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.990 ns" { clk {} clk~combout {} 74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 1.339ns } { 0.000ns 0.985ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.991 ns" { d2 74161:inst|f74161:sub|102~88 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.991 ns" { d2 {} d2~combout {} 74161:inst|f74161:sub|102~88 {} 74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 6.284ns 0.000ns } { 0.000ns 0.975ns 0.624ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.990 ns" { clk 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.990 ns" { clk {} clk~combout {} 74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 1.339ns } { 0.000ns 0.985ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q7 74161:inst4\|f74161:sub\|110 13.096 ns register " "Info: tco from clock \"clk\" to destination pin \"q7\" through register \"74161:inst4\|f74161:sub\|110\" is 13.096 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.694 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns clk 1 CLK PIN_35 4 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_35; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "newcounter.bdf" "" { Schematic "D:/wangyi/task/newcounter/newcounter.bdf" { { -328 24 192 -312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.970 ns) 3.294 ns 74161:inst\|f74161:sub\|9 2 REG LCFF_X1_Y9_N17 6 " "Info: 2: + IC(1.339 ns) + CELL(0.970 ns) = 3.294 ns; Loc. = LCFF_X1_Y9_N17; Fanout = 6; REG Node = '74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.309 ns" { clk 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.614 ns) 4.417 ns 74161:inst\|f74161:sub\|104 3 COMB LCCOMB_X1_Y9_N8 1 " "Info: 3: + IC(0.509 ns) + CELL(0.614 ns) = 4.417 ns; Loc. = LCCOMB_X1_Y9_N8; Fanout = 1; COMB Node = '74161:inst\|f74161:sub\|104'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { 74161:inst|f74161:sub|9 74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.000 ns) 5.157 ns 74161:inst\|f74161:sub\|104~clkctrl 4 COMB CLKCTRL_G0 4 " "Info: 4: + IC(0.740 ns) + CELL(0.000 ns) = 5.157 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = '74161:inst\|f74161:sub\|104~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.666 ns) 6.694 ns 74161:inst4\|f74161:sub\|110 5 REG LCFF_X1_Y9_N23 2 " "Info: 5: + IC(0.871 ns) + CELL(0.666 ns) = 6.694 ns; Loc. = LCFF_X1_Y9_N23; Fanout = 2; REG Node = '74161:inst4\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { 74161:inst|f74161:sub|104~clkctrl 74161:inst4|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.235 ns ( 48.33 % ) " "Info: Total cell delay = 3.235 ns ( 48.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.459 ns ( 51.67 % ) " "Info: Total interconnect delay = 3.459 ns ( 51.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.694 ns" { clk 74161:inst|f74161:sub|9 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst4|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.694 ns" { clk {} clk~combout {} 74161:inst|f74161:sub|9 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst4|f74161:sub|110 {} } { 0.000ns 0.000ns 1.339ns 0.509ns 0.740ns 0.871ns } { 0.000ns 0.985ns 0.970ns 0.614ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.098 ns + Longest register pin " "Info: + Longest register to pin delay is 6.098 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst4\|f74161:sub\|110 1 REG LCFF_X1_Y9_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y9_N23; Fanout = 2; REG Node = '74161:inst4\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst4|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.812 ns) + CELL(3.286 ns) 6.098 ns q7 2 PIN PIN_67 0 " "Info: 2: + IC(2.812 ns) + CELL(3.286 ns) = 6.098 ns; Loc. = PIN_67; Fanout = 0; PIN Node = 'q7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.098 ns" { 74161:inst4|f74161:sub|110 q7 } "NODE_NAME" } } { "newcounter.bdf" "" { Schematic "D:/wangyi/task/newcounter/newcounter.bdf" { { -152 536 712 -136 "q7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.286 ns ( 53.89 % ) " "Info: Total cell delay = 3.286 ns ( 53.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.812 ns ( 46.11 % ) " "Info: Total interconnect delay = 2.812 ns ( 46.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.098 ns" { 74161:inst4|f74161:sub|110 q7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.098 ns" { 74161:inst4|f74161:sub|110 {} q7 {} } { 0.000ns 2.812ns } { 0.000ns 3.286ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.694 ns" { clk 74161:inst|f74161:sub|9 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst4|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.694 ns" { clk {} clk~combout {} 74161:inst|f74161:sub|9 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst4|f74161:sub|110 {} } { 0.000ns 0.000ns 1.339ns 0.509ns 0.740ns 0.871ns } { 0.000ns 0.985ns 0.970ns 0.614ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.098 ns" { 74161:inst4|f74161:sub|110 q7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.098 ns" { 74161:inst4|f74161:sub|110 {} q7 {} } { 0.000ns 2.812ns } { 0.000ns 3.286ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "74161:inst4\|f74161:sub\|9 d4 clk 4.987 ns register " "Info: th for register \"74161:inst4\|f74161:sub\|9\" (data pin = \"d4\", clock pin = \"clk\") is 4.987 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.694 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns clk 1 CLK PIN_35 4 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_35; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "newcounter.bdf" "" { Schematic "D:/wangyi/task/newcounter/newcounter.bdf" { { -328 24 192 -312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.970 ns) 3.294 ns 74161:inst\|f74161:sub\|9 2 REG LCFF_X1_Y9_N17 6 " "Info: 2: + IC(1.339 ns) + CELL(0.970 ns) = 3.294 ns; Loc. = LCFF_X1_Y9_N17; Fanout = 6; REG Node = '74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.309 ns" { clk 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.614 ns) 4.417 ns 74161:inst\|f74161:sub\|104 3 COMB LCCOMB_X1_Y9_N8 1 " "Info: 3: + IC(0.509 ns) + CELL(0.614 ns) = 4.417 ns; Loc. = LCCOMB_X1_Y9_N8; Fanout = 1; COMB Node = '74161:inst\|f74161:sub\|104'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { 74161:inst|f74161:sub|9 74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.000 ns) 5.157 ns 74161:inst\|f74161:sub\|104~clkctrl 4 COMB CLKCTRL_G0 4 " "Info: 4: + IC(0.740 ns) + CELL(0.000 ns) = 5.157 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = '74161:inst\|f74161:sub\|104~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.666 ns) 6.694 ns 74161:inst4\|f74161:sub\|9 5 REG LCFF_X1_Y9_N25 5 " "Info: 5: + IC(0.871 ns) + CELL(0.666 ns) = 6.694 ns; Loc. = LCFF_X1_Y9_N25; Fanout = 5; REG Node = '74161:inst4\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { 74161:inst|f74161:sub|104~clkctrl 74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.235 ns ( 48.33 % ) " "Info: Total cell delay = 3.235 ns ( 48.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.459 ns ( 51.67 % ) " "Info: Total interconnect delay = 3.459 ns ( 51.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.694 ns" { clk 74161:inst|f74161:sub|9 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.694 ns" { clk {} clk~combout {} 74161:inst|f74161:sub|9 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst4|f74161:sub|9 {} } { 0.000ns 0.000ns 1.339ns 0.509ns 0.740ns 0.871ns } { 0.000ns 0.985ns 0.970ns 0.614ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.013 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.013 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns d4 1 PIN PIN_27 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 1; PIN Node = 'd4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d4 } "NODE_NAME" } } { "newcounter.bdf" "" { Schematic "D:/wangyi/task/newcounter/newcounter.bdf" { { -96 56 224 -80 "d4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(0.206 ns) 1.905 ns 74161:inst4\|f74161:sub\|75~10 2 COMB LCCOMB_X1_Y9_N24 1 " "Info: 2: + IC(0.569 ns) + CELL(0.206 ns) = 1.905 ns; Loc. = LCCOMB_X1_Y9_N24; Fanout = 1; COMB Node = '74161:inst4\|f74161:sub\|75~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.775 ns" { d4 74161:inst4|f74161:sub|75~10 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.013 ns 74161:inst4\|f74161:sub\|9 3 REG LCFF_X1_Y9_N25 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.013 ns; Loc. = LCFF_X1_Y9_N25; Fanout = 5; REG Node = '74161:inst4\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74161:inst4|f74161:sub|75~10 74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.444 ns ( 71.73 % ) " "Info: Total cell delay = 1.444 ns ( 71.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.569 ns ( 28.27 % ) " "Info: Total interconnect delay = 0.569 ns ( 28.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { d4 74161:inst4|f74161:sub|75~10 74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.013 ns" { d4 {} d4~combout {} 74161:inst4|f74161:sub|75~10 {} 74161:inst4|f74161:sub|9 {} } { 0.000ns 0.000ns 0.569ns 0.000ns } { 0.000ns 1.130ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.694 ns" { clk 74161:inst|f74161:sub|9 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.694 ns" { clk {} clk~combout {} 74161:inst|f74161:sub|9 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst4|f74161:sub|9 {} } { 0.000ns 0.000ns 1.339ns 0.509ns 0.740ns 0.871ns } { 0.000ns 0.985ns 0.970ns 0.614ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { d4 74161:inst4|f74161:sub|75~10 74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.013 ns" { d4 {} d4~combout {} 74161:inst4|f74161:sub|75~10 {} 74161:inst4|f74161:sub|9 {} } { 0.000ns 0.000ns 0.569ns 0.000ns } { 0.000ns 1.130ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 30 15:11:43 2021 " "Info: Processing ended: Fri Apr 30 15:11:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
