# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
# File: C:\Users\Eduardo Castro\Documents\Quartus\Projeto_2\topo\topo.csv
# Generated on: Thu Jul 20 13:36:45 2023

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
HEX_addr[6],Output,PIN_C17,7,B7_N0,PIN_C17,3.3-V LVTTL,,,,,
HEX_addr[5],Output,PIN_D17,7,B7_N0,PIN_D17,3.3-V LVTTL,,,,,
HEX_addr[4],Output,PIN_E16,7,B7_N0,PIN_E16,3.3-V LVTTL,,,,,
HEX_addr[3],Output,PIN_C16,7,B7_N0,PIN_C16,3.3-V LVTTL,,,,,
HEX_addr[2],Output,PIN_C15,7,B7_N0,PIN_C15,3.3-V LVTTL,,,,,
HEX_addr[1],Output,PIN_E15,7,B7_N0,PIN_E15,3.3-V LVTTL,,,,,
HEX_addr[0],Output,PIN_C14,7,B7_N0,PIN_C14,3.3-V LVTTL,,,,,
HEX_oper[6],Output,PIN_B17,7,B7_N0,PIN_B17,3.3-V LVTTL,,,,,
HEX_oper[5],Output,PIN_A18,7,B7_N0,PIN_A18,3.3-V LVTTL,,,,,
HEX_oper[4],Output,PIN_A17,7,B7_N0,PIN_A17,3.3-V LVTTL,,,,,
HEX_oper[3],Output,PIN_B16,7,B7_N0,PIN_B16,3.3-V LVTTL,,,,,
HEX_oper[2],Output,PIN_E18,6,B6_N0,PIN_E18,3.3-V LVTTL,,,,,
HEX_oper[1],Output,PIN_D18,6,B6_N0,PIN_D18,3.3-V LVTTL,,,,,
HEX_oper[0],Output,PIN_C18,7,B7_N0,PIN_C18,3.3-V LVTTL,,,,,
HEX_reg_a[6],Output,PIN_B22,6,B6_N0,PIN_B22,3.3-V LVTTL,,,,,
HEX_reg_a[5],Output,PIN_C22,6,B6_N0,PIN_C22,3.3-V LVTTL,,,,,
HEX_reg_a[4],Output,PIN_B21,6,B6_N0,PIN_B21,3.3-V LVTTL,,,,,
HEX_reg_a[3],Output,PIN_A21,6,B6_N0,PIN_A21,3.3-V LVTTL,,,,,
HEX_reg_a[2],Output,PIN_B19,7,B7_N0,PIN_B19,3.3-V LVTTL,,,,,
HEX_reg_a[1],Output,PIN_A20,7,B7_N0,PIN_A20,3.3-V LVTTL,,,,,
HEX_reg_a[0],Output,PIN_B20,6,B6_N0,PIN_B20,3.3-V LVTTL,,,,,
HEX_reg_b[6],Output,PIN_E17,6,B6_N0,PIN_E17,3.3-V LVTTL,,,,,
HEX_reg_b[5],Output,PIN_D19,6,B6_N0,PIN_D19,3.3-V LVTTL,,,,,
HEX_reg_b[4],Output,PIN_C20,6,B6_N0,PIN_C20,3.3-V LVTTL,,,,,
HEX_reg_b[3],Output,PIN_C19,7,B7_N0,PIN_C19,3.3-V LVTTL,,,,,
HEX_reg_b[2],Output,PIN_E21,6,B6_N0,PIN_E21,3.3-V LVTTL,,,,,
HEX_reg_b[1],Output,PIN_E22,6,B6_N0,PIN_E22,3.3-V LVTTL,,,,,
HEX_reg_b[0],Output,PIN_F21,6,B6_N0,PIN_F21,3.3-V LVTTL,,,,,
HEX_reg_c[6],Output,PIN_F20,6,B6_N0,PIN_F20,3.3-V LVTTL,,,,,
HEX_reg_c[5],Output,PIN_F19,6,B6_N0,PIN_F19,3.3-V LVTTL,,,,,
HEX_reg_c[4],Output,PIN_H19,6,B6_N0,PIN_H19,3.3-V LVTTL,,,,,
HEX_reg_c[3],Output,PIN_J18,6,B6_N0,PIN_J18,3.3-V LVTTL,,,,,
HEX_reg_c[2],Output,PIN_E19,6,B6_N0,PIN_E19,3.3-V LVTTL,,,,,
HEX_reg_c[1],Output,PIN_E20,6,B6_N0,PIN_E20,3.3-V LVTTL,,,,,
HEX_reg_c[0],Output,PIN_F18,6,B6_N0,PIN_F18,3.3-V LVTTL,,,,,
clk,Input,PIN_P11,3,B3_N0,PIN_P11,3.3-V LVTTL,,,,,
rst,Input,PIN_C10,7,B7_N0,PIN_C10,3.3-V LVTTL,,,,,
state[1],Output,PIN_A10,7,B7_N0,PIN_A10,3.3-V LVTTL,,,,,
state[0],Output,PIN_A9,7,B7_N0,PIN_A9,3.3-V LVTTL,,,,,
