

================================================================
== Vivado HLS Report for 'xDBL'
================================================================
* Date:           Mon Dec 14 20:27:09 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        sikehls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.374|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1000|  1000|  1000|  1000|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+---------+
        |                     |          |  Latency  |  Interval | Pipeline|
        |       Instance      |  Module  | min | max | min | max |   Type  |
        +---------------------+----------+-----+-----+-----+-----+---------+
        |grp_mp_mul_fu_202    |mp_mul    |   33|   33|   33|   33|   none  |
        |grp_rdc_mont_fu_265  |rdc_mont  |   68|   68|   68|   68|   none  |
        +---------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|    140|   69502|  12184|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    420|    -|
|Register         |        -|      -|   20477|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|    140|   89979|  12606|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     63|      84|     23|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+-------+------+-----+
    |grp_mp_mul_fu_202         |mp_mul                |        0|     70|  26242|  4091|    0|
    |grp_rdc_mont_fu_265       |rdc_mont              |        0|     70|  26440|  4265|    0|
    |xDBL_add_448ns_44mb6_U49  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U50  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U51  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U52  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U53  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U55  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U57  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U58  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U60  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U61  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U63  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U65  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U66  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U68  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U70  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U71  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U72  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U73  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U74  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_sub_448ns_44lbW_U47  |xDBL_sub_448ns_44lbW  |        0|      0|    580|   132|    0|
    |xDBL_sub_448ns_44lbW_U48  |xDBL_sub_448ns_44lbW  |        0|      0|    580|   132|    0|
    |xDBL_sub_448ns_44lbW_U54  |xDBL_sub_448ns_44lbW  |        0|      0|    580|   132|    0|
    |xDBL_sub_448ns_44lbW_U56  |xDBL_sub_448ns_44lbW  |        0|      0|    580|   132|    0|
    |xDBL_sub_448ns_44lbW_U59  |xDBL_sub_448ns_44lbW  |        0|      0|    580|   132|    0|
    |xDBL_sub_448ns_44lbW_U62  |xDBL_sub_448ns_44lbW  |        0|      0|    580|   132|    0|
    |xDBL_sub_836ns_83ncg_U64  |xDBL_sub_836ns_83ncg  |        0|      0|    580|   132|    0|
    |xDBL_sub_836ns_83ncg_U67  |xDBL_sub_836ns_83ncg  |        0|      0|    580|   132|    0|
    |xDBL_sub_836ns_83ncg_U69  |xDBL_sub_836ns_83ncg  |        0|      0|    580|   132|    0|
    |xDBL_sub_836ns_83ncg_U75  |xDBL_sub_836ns_83ncg  |        0|      0|    580|   132|    0|
    +--------------------------+----------------------+---------+-------+-------+------+-----+
    |Total                     |                      |        0|    140|  69502| 12184|    0|
    +--------------------------+----------------------+---------+-------+-------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state12_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |A24plus_V_address0        |   15|          3|    1|          3|
    |C24_V_address0            |   15|          3|    1|          3|
    |Q_X_V_address0            |   15|          3|    1|          3|
    |Q_Z_V_address0            |   21|          4|    1|          4|
    |Q_Z_V_address1            |   21|          4|    1|          4|
    |Q_Z_V_d0                  |   21|          4|  448|       1792|
    |Q_Z_V_d1                  |   21|          4|  448|       1792|
    |ap_NS_fsm                 |  109|         23|    1|         23|
    |grp_mp_mul_fu_202_a_V     |   85|         17|  448|       7616|
    |grp_mp_mul_fu_202_b_V     |   53|         12|  448|       5376|
    |grp_rdc_mont_fu_265_ma_V  |   44|          9|  837|       7533|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  420|         86| 2635|      24149|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |A24plus_V_load_1_reg_811          |  448|   0|  448|          0|
    |A24plus_V_load_reg_828            |  448|   0|  448|          0|
    |C24_V_load_1_reg_753              |  448|   0|  448|          0|
    |C24_V_load_reg_759                |  448|   0|  448|          0|
    |add_ln209_10_reg_891              |  448|   0|  448|          0|
    |add_ln209_11_reg_898              |  448|   0|  448|          0|
    |add_ln209_1_reg_656               |  448|   0|  448|          0|
    |add_ln214_1_reg_674               |  448|   0|  448|          0|
    |add_ln214_2_reg_716               |  448|   0|  448|          0|
    |add_ln214_3_reg_711               |  448|   0|  448|          0|
    |add_ln214_4_reg_822               |  448|   0|  448|          0|
    |add_ln214_5_reg_805               |  448|   0|  448|          0|
    |ap_CS_fsm                         |   22|   0|   22|          0|
    |call_ret3_reg_746                 |  448|   0|  448|          0|
    |grp_mp_mul_fu_202_ap_start_reg    |    1|   0|    1|          0|
    |grp_rdc_mont_fu_265_ap_start_reg  |    1|   0|    1|          0|
    |reg_316                           |  835|   0|  835|          0|
    |reg_320                           |  448|   0|  448|          0|
    |reg_325                           |  448|   0|  448|          0|
    |reg_331                           |  448|   0|  448|          0|
    |sext_ln183_1_reg_881              |  837|   0|  837|          0|
    |sext_ln183_2_reg_849              |  837|   0|  837|          0|
    |sext_ln183_3_reg_930              |  837|   0|  837|          0|
    |sext_ln183_reg_817                |  837|   0|  837|          0|
    |t1_V_1_reg_686                    |  448|   0|  448|          0|
    |t1_V_2_reg_780                    |  448|   0|  448|          0|
    |t1_V_3_reg_854                    |  448|   0|  448|          0|
    |t1_V_4_reg_834                    |  448|   0|  448|          0|
    |t1_V_5_reg_910                    |  448|   0|  448|          0|
    |t1_V_reg_701                      |  448|   0|  448|          0|
    |t2_V_1_reg_886                    |  448|   0|  448|          0|
    |t2_V_2_reg_905                    |  448|   0|  448|          0|
    |t2_V_reg_785                      |  448|   0|  448|          0|
    |t3_V_1_reg_663                    |  447|   0|  448|          1|
    |t3_V_reg_681                      |  447|   0|  448|          1|
    |tt3_V_3_reg_925                   |  836|   0|  836|          0|
    |zext_ln87_1_reg_721               |  835|   0|  837|          2|
    |zext_ln87_2_reg_726               |  835|   0|  837|          2|
    |zext_ln87_3_reg_696               |  835|   0|  837|          2|
    |zext_ln87_reg_741                 |  835|   0|  837|          2|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |20477|   0|20487|         10|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |     xDBL     | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |     xDBL     | return value |
|ap_start            |  in |    1| ap_ctrl_hs |     xDBL     | return value |
|ap_done             | out |    1| ap_ctrl_hs |     xDBL     | return value |
|ap_idle             | out |    1| ap_ctrl_hs |     xDBL     | return value |
|ap_ready            | out |    1| ap_ctrl_hs |     xDBL     | return value |
|P_X_V_address0      | out |    1|  ap_memory |     P_X_V    |     array    |
|P_X_V_ce0           | out |    1|  ap_memory |     P_X_V    |     array    |
|P_X_V_q0            |  in |  448|  ap_memory |     P_X_V    |     array    |
|P_X_V_address1      | out |    1|  ap_memory |     P_X_V    |     array    |
|P_X_V_ce1           | out |    1|  ap_memory |     P_X_V    |     array    |
|P_X_V_q1            |  in |  448|  ap_memory |     P_X_V    |     array    |
|P_Z_V_address0      | out |    1|  ap_memory |     P_Z_V    |     array    |
|P_Z_V_ce0           | out |    1|  ap_memory |     P_Z_V    |     array    |
|P_Z_V_q0            |  in |  448|  ap_memory |     P_Z_V    |     array    |
|P_Z_V_address1      | out |    1|  ap_memory |     P_Z_V    |     array    |
|P_Z_V_ce1           | out |    1|  ap_memory |     P_Z_V    |     array    |
|P_Z_V_q1            |  in |  448|  ap_memory |     P_Z_V    |     array    |
|Q_X_V_address0      | out |    1|  ap_memory |     Q_X_V    |     array    |
|Q_X_V_ce0           | out |    1|  ap_memory |     Q_X_V    |     array    |
|Q_X_V_we0           | out |    1|  ap_memory |     Q_X_V    |     array    |
|Q_X_V_d0            | out |  448|  ap_memory |     Q_X_V    |     array    |
|Q_Z_V_address0      | out |    1|  ap_memory |     Q_Z_V    |     array    |
|Q_Z_V_ce0           | out |    1|  ap_memory |     Q_Z_V    |     array    |
|Q_Z_V_we0           | out |    1|  ap_memory |     Q_Z_V    |     array    |
|Q_Z_V_d0            | out |  448|  ap_memory |     Q_Z_V    |     array    |
|Q_Z_V_address1      | out |    1|  ap_memory |     Q_Z_V    |     array    |
|Q_Z_V_ce1           | out |    1|  ap_memory |     Q_Z_V    |     array    |
|Q_Z_V_we1           | out |    1|  ap_memory |     Q_Z_V    |     array    |
|Q_Z_V_d1            | out |  448|  ap_memory |     Q_Z_V    |     array    |
|A24plus_V_address0  | out |    1|  ap_memory |   A24plus_V  |     array    |
|A24plus_V_ce0       | out |    1|  ap_memory |   A24plus_V  |     array    |
|A24plus_V_q0        |  in |  448|  ap_memory |   A24plus_V  |     array    |
|C24_V_address0      | out |    1|  ap_memory |     C24_V    |     array    |
|C24_V_ce0           | out |    1|  ap_memory |     C24_V    |     array    |
|C24_V_q0            |  in |  448|  ap_memory |     C24_V    |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%P_X_V_addr = getelementptr [2 x i448]* %P_X_V, i64 0, i64 0" [sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:21]   --->   Operation 23 'getelementptr' 'P_X_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%P_X_V_addr_1 = getelementptr [2 x i448]* %P_X_V, i64 0, i64 1" [sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:21]   --->   Operation 24 'getelementptr' 'P_X_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%P_Z_V_addr = getelementptr [2 x i448]* %P_Z_V, i64 0, i64 0" [sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:21]   --->   Operation 25 'getelementptr' 'P_Z_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%P_Z_V_addr_1 = getelementptr [2 x i448]* %P_Z_V, i64 0, i64 1" [sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:21]   --->   Operation 26 'getelementptr' 'P_Z_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.32ns)   --->   "%P_X_V_load = load i448* %P_X_V_addr, align 8" [sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:21]   --->   Operation 27 'load' 'P_X_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_1 : Operation 28 [2/2] (2.32ns)   --->   "%P_Z_V_load = load i448* %P_Z_V_addr, align 8" [sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:21]   --->   Operation 28 'load' 'P_Z_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_1 : Operation 29 [2/2] (2.32ns)   --->   "%P_X_V_load_1 = load i448* %P_X_V_addr_1, align 8" [sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:21]   --->   Operation 29 'load' 'P_X_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%P_Z_V_load_1 = load i448* %P_Z_V_addr_1, align 8" [sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:21]   --->   Operation 30 'load' 'P_Z_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>

State 2 <SV = 1> <Delay = 5.76>
ST_2 : Operation 31 [1/2] (2.32ns)   --->   "%P_X_V_load = load i448* %P_X_V_addr, align 8" [sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:21]   --->   Operation 31 'load' 'P_X_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_2 : Operation 32 [1/2] (2.32ns)   --->   "%P_Z_V_load = load i448* %P_Z_V_addr, align 8" [sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:21]   --->   Operation 32 'load' 'P_Z_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_2 : Operation 33 [2/2] (3.44ns)   --->   "%sub_ln214 = sub i448 %P_X_V_load, %P_Z_V_load" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:21]   --->   Operation 33 'sub' 'sub_ln214' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/2] (2.32ns)   --->   "%P_X_V_load_1 = load i448* %P_X_V_addr_1, align 8" [sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:21]   --->   Operation 34 'load' 'P_X_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_2 : Operation 35 [1/2] (2.32ns)   --->   "%P_Z_V_load_1 = load i448* %P_Z_V_addr_1, align 8" [sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:21]   --->   Operation 35 'load' 'P_Z_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_2 : Operation 36 [2/2] (3.44ns)   --->   "%sub_ln214_1 = sub i448 %P_X_V_load_1, %P_Z_V_load_1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:21]   --->   Operation 36 'sub' 'sub_ln214_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [2/2] (3.44ns)   --->   "%add_ln209 = add i448 %P_X_V_load, %P_Z_V_load" [sikehls/fpx.cpp:134->sikehls/ec_isogeny.cpp:22]   --->   Operation 37 'add' 'add_ln209' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [2/2] (3.44ns)   --->   "%add_ln209_1 = add i448 %P_X_V_load_1, %P_Z_V_load_1" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:22]   --->   Operation 38 'add' 'add_ln209_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 39 [1/2] (3.44ns)   --->   "%sub_ln214 = sub i448 %P_X_V_load, %P_Z_V_load" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:21]   --->   Operation 39 'sub' 'sub_ln214' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [2/2] (3.44ns)   --->   "%add_ln214 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:21]   --->   Operation 40 'add' 'add_ln214' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/2] (3.44ns)   --->   "%sub_ln214_1 = sub i448 %P_X_V_load_1, %P_Z_V_load_1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:21]   --->   Operation 41 'sub' 'sub_ln214_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [2/2] (3.44ns)   --->   "%add_ln214_1 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214_1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:21]   --->   Operation 42 'add' 'add_ln214_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/2] (3.44ns)   --->   "%add_ln209 = add i448 %P_X_V_load, %P_Z_V_load" [sikehls/fpx.cpp:134->sikehls/ec_isogeny.cpp:22]   --->   Operation 43 'add' 'add_ln209' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/2] (3.44ns)   --->   "%add_ln209_1 = add i448 %P_X_V_load_1, %P_Z_V_load_1" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:22]   --->   Operation 44 'add' 'add_ln209_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [2/2] (3.44ns)   --->   "%t1_V_1 = add i448 %add_ln209, %add_ln209_1" [sikehls/fpx.cpp:161->sikehls/ec_isogeny.cpp:24]   --->   Operation 45 'add' 't1_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [2/2] (3.44ns)   --->   "%sub_ln214_3 = sub i448 %add_ln209, %add_ln209_1" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:24]   --->   Operation 46 'sub' 'sub_ln214_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%t3_V_1 = shl i448 %add_ln209, 1" [sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:24]   --->   Operation 47 'shl' 't3_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (3.26ns)   --->   "%temp_V_3 = call fastcc i835 @mp_mul(i448 %t3_V_1, i448 %add_ln209_1)" [sikehls/fpx.cpp:86->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:24]   --->   Operation 48 'call' 'temp_V_3' <Predicate = true> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 8.37>
ST_4 : Operation 49 [1/2] (3.44ns)   --->   "%add_ln214 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:21]   --->   Operation 49 'add' 'add_ln214' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/2] (3.44ns)   --->   "%add_ln214_1 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214_1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:21]   --->   Operation 50 'add' 'add_ln214_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [2/2] (3.44ns)   --->   "%t1_V = add i448 %add_ln214, %add_ln214_1" [sikehls/fpx.cpp:161->sikehls/ec_isogeny.cpp:23]   --->   Operation 51 'add' 't1_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [2/2] (3.44ns)   --->   "%sub_ln214_2 = sub i448 %add_ln214, %add_ln214_1" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:23]   --->   Operation 52 'sub' 'sub_ln214_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%t3_V = shl i448 %add_ln214, 1" [sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:23]   --->   Operation 53 'shl' 't3_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (3.26ns)   --->   "%temp_V_1 = call fastcc i835 @mp_mul(i448 %t3_V, i448 %add_ln214_1)" [sikehls/fpx.cpp:86->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:23]   --->   Operation 54 'call' 'temp_V_1' <Predicate = true> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 55 [1/2] (3.44ns)   --->   "%t1_V_1 = add i448 %add_ln209, %add_ln209_1" [sikehls/fpx.cpp:161->sikehls/ec_isogeny.cpp:24]   --->   Operation 55 'add' 't1_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/2] (3.44ns)   --->   "%sub_ln214_3 = sub i448 %add_ln209, %add_ln209_1" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:24]   --->   Operation 56 'sub' 'sub_ln214_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [2/2] (3.44ns)   --->   "%add_ln214_3 = add i448 97757694645380886207636580045829974476343120975046386045303229344820884957327906903880866687314473783594876106771539757369258934268, %sub_ln214_3" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:24]   --->   Operation 57 'add' 'add_ln214_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/2] (3.44ns)   --->   "%temp_V_3 = call fastcc i835 @mp_mul(i448 %t3_V_1, i448 %add_ln209_1)" [sikehls/fpx.cpp:86->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:24]   --->   Operation 58 'call' 'temp_V_3' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln87_3 = zext i835 %temp_V_3 to i837" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:24]   --->   Operation 59 'zext' 'zext_ln87_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (4.93ns)   --->   "%call_ret4 = call fastcc i448 @rdc_mont(i837 %zext_ln87_3)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:24]   --->   Operation 60 'call' 'call_ret4' <Predicate = true> <Delay = 4.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 6.88>
ST_5 : Operation 61 [1/2] (3.44ns)   --->   "%t1_V = add i448 %add_ln214, %add_ln214_1" [sikehls/fpx.cpp:161->sikehls/ec_isogeny.cpp:23]   --->   Operation 61 'add' 't1_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/2] (3.44ns)   --->   "%sub_ln214_2 = sub i448 %add_ln214, %add_ln214_1" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:23]   --->   Operation 62 'sub' 'sub_ln214_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [2/2] (3.44ns)   --->   "%add_ln214_2 = add i448 97757694645380886207636580045829974476343120975046386045303229344820884957327906903880866687314473783594876106771539757369258934268, %sub_ln214_2" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:23]   --->   Operation 63 'add' 'add_ln214_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/2] (3.44ns)   --->   "%temp_V_1 = call fastcc i835 @mp_mul(i448 %t3_V, i448 %add_ln214_1)" [sikehls/fpx.cpp:86->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:23]   --->   Operation 64 'call' 'temp_V_1' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 65 [1/2] (3.44ns)   --->   "%add_ln214_3 = add i448 97757694645380886207636580045829974476343120975046386045303229344820884957327906903880866687314473783594876106771539757369258934268, %sub_ln214_3" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:24]   --->   Operation 65 'add' 'add_ln214_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [2/2] (3.26ns)   --->   "%temp_V_2 = call fastcc i835 @mp_mul(i448 %t1_V_1, i448 %add_ln214_3)" [sikehls/fpx.cpp:86->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:24]   --->   Operation 66 'call' 'temp_V_2' <Predicate = true> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 67 [1/2] (3.44ns)   --->   "%call_ret4 = call fastcc i448 @rdc_mont(i837 %zext_ln87_3)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:24]   --->   Operation 67 'call' 'call_ret4' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 6.70>
ST_6 : Operation 68 [1/2] (3.44ns)   --->   "%add_ln214_2 = add i448 97757694645380886207636580045829974476343120975046386045303229344820884957327906903880866687314473783594876106771539757369258934268, %sub_ln214_2" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:23]   --->   Operation 68 'add' 'add_ln214_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [2/2] (3.26ns)   --->   "%temp_V = call fastcc i835 @mp_mul(i448 %t1_V, i448 %add_ln214_2)" [sikehls/fpx.cpp:86->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:23]   --->   Operation 69 'call' 'temp_V' <Predicate = true> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln87_1 = zext i835 %temp_V_1 to i837" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:23]   --->   Operation 70 'zext' 'zext_ln87_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [2/2] (4.93ns)   --->   "%call_ret2 = call fastcc i448 @rdc_mont(i837 %zext_ln87_1)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:23]   --->   Operation 71 'call' 'call_ret2' <Predicate = true> <Delay = 4.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 72 [1/2] (3.44ns)   --->   "%temp_V_2 = call fastcc i835 @mp_mul(i448 %t1_V_1, i448 %add_ln214_3)" [sikehls/fpx.cpp:86->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:24]   --->   Operation 72 'call' 'temp_V_2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.93>
ST_7 : Operation 73 [1/2] (3.44ns)   --->   "%temp_V = call fastcc i835 @mp_mul(i448 %t1_V, i448 %add_ln214_2)" [sikehls/fpx.cpp:86->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:23]   --->   Operation 73 'call' 'temp_V' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 74 [1/2] (3.44ns)   --->   "%call_ret2 = call fastcc i448 @rdc_mont(i837 %zext_ln87_1)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:23]   --->   Operation 74 'call' 'call_ret2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln87_2 = zext i835 %temp_V_2 to i837" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:24]   --->   Operation 75 'zext' 'zext_ln87_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [2/2] (4.93ns)   --->   "%call_ret3 = call fastcc i448 @rdc_mont(i837 %zext_ln87_2)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:24]   --->   Operation 76 'call' 'call_ret3' <Predicate = true> <Delay = 4.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%C24_V_addr_1 = getelementptr [2 x i448]* %C24_V, i64 0, i64 1" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:25]   --->   Operation 77 'getelementptr' 'C24_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [2/2] (2.32ns)   --->   "%C24_V_load_1 = load i448* %C24_V_addr_1, align 8" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:25]   --->   Operation 78 'load' 'C24_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>

State 8 <SV = 7> <Delay = 5.58>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%C24_V_addr = getelementptr [2 x i448]* %C24_V, i64 0, i64 0" [sikehls/ec_isogeny.cpp:8]   --->   Operation 79 'getelementptr' 'C24_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i835 %temp_V to i837" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:23]   --->   Operation 80 'zext' 'zext_ln87' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [2/2] (4.93ns)   --->   "%call_ret1 = call fastcc i448 @rdc_mont(i837 %zext_ln87)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:23]   --->   Operation 81 'call' 'call_ret1' <Predicate = true> <Delay = 4.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 82 [1/2] (3.44ns)   --->   "%call_ret3 = call fastcc i448 @rdc_mont(i837 %zext_ln87_2)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:24]   --->   Operation 82 'call' 'call_ret3' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 83 [2/2] (2.32ns)   --->   "%C24_V_load = load i448* %C24_V_addr, align 8" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:25]   --->   Operation 83 'load' 'C24_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_8 : Operation 84 [1/2] (2.32ns)   --->   "%C24_V_load_1 = load i448* %C24_V_addr_1, align 8" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:25]   --->   Operation 84 'load' 'C24_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_8 : Operation 85 [2/2] (3.26ns)   --->   "%tt2_V = call fastcc i835 @mp_mul(i448 %C24_V_load_1, i448 %call_ret2)" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:25]   --->   Operation 85 'call' 'tt2_V' <Predicate = true> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 86 [2/2] (3.44ns)   --->   "%sub_ln214_7 = sub i448 %call_ret4, %call_ret2" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:27]   --->   Operation 86 'sub' 'sub_ln214_7' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.88>
ST_9 : Operation 87 [1/2] (3.44ns)   --->   "%call_ret1 = call fastcc i448 @rdc_mont(i837 %zext_ln87)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:23]   --->   Operation 87 'call' 'call_ret1' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 88 [1/2] (2.32ns)   --->   "%C24_V_load = load i448* %C24_V_addr, align 8" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:25]   --->   Operation 88 'load' 'C24_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_9 : Operation 89 [2/2] (3.44ns)   --->   "%t1_V_2 = add i448 %C24_V_load, %C24_V_load_1" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:25]   --->   Operation 89 'add' 't1_V_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [2/2] (3.44ns)   --->   "%t2_V = add i448 %call_ret1, %call_ret2" [sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:25]   --->   Operation 90 'add' 't2_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [2/2] (3.26ns)   --->   "%tt1_V = call fastcc i835 @mp_mul(i448 %C24_V_load, i448 %call_ret1)" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:25]   --->   Operation 91 'call' 'tt1_V' <Predicate = true> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 92 [1/2] (3.44ns)   --->   "%tt2_V = call fastcc i835 @mp_mul(i448 %C24_V_load_1, i448 %call_ret2)" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:25]   --->   Operation 92 'call' 'tt2_V' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 93 [2/2] (3.44ns)   --->   "%sub_ln214_6 = sub i448 %call_ret3, %call_ret1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:27]   --->   Operation 93 'sub' 'sub_ln214_6' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/2] (3.44ns)   --->   "%sub_ln214_7 = sub i448 %call_ret4, %call_ret2" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:27]   --->   Operation 94 'sub' 'sub_ln214_7' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [2/2] (3.44ns)   --->   "%add_ln214_5 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214_7" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:27]   --->   Operation 95 'add' 'add_ln214_5' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%A24plus_V_addr_1 = getelementptr [2 x i448]* %A24plus_V, i64 0, i64 1" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:28]   --->   Operation 96 'getelementptr' 'A24plus_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [2/2] (2.32ns)   --->   "%A24plus_V_load_1 = load i448* %A24plus_V_addr_1, align 8" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:28]   --->   Operation 97 'load' 'A24plus_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>

State 10 <SV = 9> <Delay = 6.88>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%A24plus_V_addr = getelementptr [2 x i448]* %A24plus_V, i64 0, i64 0" [sikehls/ec_isogeny.cpp:8]   --->   Operation 98 'getelementptr' 'A24plus_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/2] (3.44ns)   --->   "%t1_V_2 = add i448 %C24_V_load, %C24_V_load_1" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:25]   --->   Operation 99 'add' 't1_V_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/2] (3.44ns)   --->   "%t2_V = add i448 %call_ret1, %call_ret2" [sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:25]   --->   Operation 100 'add' 't2_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/2] (3.44ns)   --->   "%tt1_V = call fastcc i835 @mp_mul(i448 %C24_V_load, i448 %call_ret1)" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:25]   --->   Operation 101 'call' 'tt1_V' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i835 %tt1_V to i836" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:25]   --->   Operation 102 'zext' 'zext_ln178' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i835 %tt2_V to i836" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:25]   --->   Operation 103 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [2/2] (3.44ns)   --->   "%tt3_V = sub i836 %zext_ln178, %zext_ln179" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:25]   --->   Operation 104 'sub' 'tt3_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/2] (3.44ns)   --->   "%sub_ln214_6 = sub i448 %call_ret3, %call_ret1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:27]   --->   Operation 105 'sub' 'sub_ln214_6' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [2/2] (3.44ns)   --->   "%add_ln214_4 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214_6" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:27]   --->   Operation 106 'add' 'add_ln214_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/2] (3.44ns)   --->   "%add_ln214_5 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214_7" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:27]   --->   Operation 107 'add' 'add_ln214_5' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [2/2] (2.32ns)   --->   "%A24plus_V_load = load i448* %A24plus_V_addr, align 8" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:28]   --->   Operation 108 'load' 'A24plus_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_10 : Operation 109 [1/2] (2.32ns)   --->   "%A24plus_V_load_1 = load i448* %A24plus_V_addr_1, align 8" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:28]   --->   Operation 109 'load' 'A24plus_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_10 : Operation 110 [2/2] (3.26ns)   --->   "%tt2_V_2 = call fastcc i835 @mp_mul(i448 %A24plus_V_load_1, i448 %add_ln214_5)" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:28]   --->   Operation 110 'call' 'tt2_V_2' <Predicate = true> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 8.37>
ST_11 : Operation 111 [1/2] (3.44ns)   --->   "%tt3_V = sub i836 %zext_ln178, %zext_ln179" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:25]   --->   Operation 111 'sub' 'tt3_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln183 = sext i836 %tt3_V to i837" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:25]   --->   Operation 112 'sext' 'sext_ln183' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [2/2] (4.93ns)   --->   "%call_ret5 = call fastcc i448 @rdc_mont(i837 %sext_ln183)" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:25]   --->   Operation 113 'call' 'call_ret5' <Predicate = true> <Delay = 4.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 114 [1/2] (3.44ns)   --->   "%add_ln214_4 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214_6" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:27]   --->   Operation 114 'add' 'add_ln214_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/2] (2.32ns)   --->   "%A24plus_V_load = load i448* %A24plus_V_addr, align 8" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:28]   --->   Operation 115 'load' 'A24plus_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_11 : Operation 116 [2/2] (3.44ns)   --->   "%t1_V_4 = add i448 %A24plus_V_load, %A24plus_V_load_1" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:28]   --->   Operation 116 'add' 't1_V_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [2/2] (3.26ns)   --->   "%tt1_V_4 = call fastcc i835 @mp_mul(i448 %A24plus_V_load, i448 %add_ln214_4)" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:28]   --->   Operation 117 'call' 'tt1_V_4' <Predicate = true> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 118 [1/2] (3.44ns)   --->   "%tt2_V_2 = call fastcc i835 @mp_mul(i448 %A24plus_V_load_1, i448 %add_ln214_5)" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:28]   --->   Operation 118 'call' 'tt2_V_2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 6.88>
ST_12 : Operation 119 [1/2] (3.44ns)   --->   "%call_ret5 = call fastcc i448 @rdc_mont(i837 %sext_ln183)" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:25]   --->   Operation 119 'call' 'call_ret5' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 120 [2/2] (4.93ns)   --->   "%call_ret6 = call fastcc i448 @rdc_mont(i837 %sext_ln183)" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:25]   --->   Operation 120 'call' 'call_ret6' <Predicate = true> <Delay = 4.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 121 [2/2] (3.26ns)   --->   "%tt2_V_1 = call fastcc i835 @mp_mul(i448 %call_ret4, i448 %call_ret5)" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:26]   --->   Operation 121 'call' 'tt2_V_1' <Predicate = true> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 122 [1/2] (3.44ns)   --->   "%t1_V_4 = add i448 %A24plus_V_load, %A24plus_V_load_1" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:28]   --->   Operation 122 'add' 't1_V_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 123 [1/2] (3.44ns)   --->   "%tt1_V_4 = call fastcc i835 @mp_mul(i448 %A24plus_V_load, i448 %add_ln214_4)" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:28]   --->   Operation 123 'call' 'tt1_V_4' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln178_2 = zext i835 %tt1_V_4 to i836" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:28]   --->   Operation 124 'zext' 'zext_ln178_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln179_2 = zext i835 %tt2_V_2 to i836" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:28]   --->   Operation 125 'zext' 'zext_ln179_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [2/2] (3.44ns)   --->   "%tt3_V_2 = sub i836 %zext_ln178_2, %zext_ln179_2" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:28]   --->   Operation 126 'sub' 'tt3_V_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.37>
ST_13 : Operation 127 [1/2] (3.44ns)   --->   "%call_ret6 = call fastcc i448 @rdc_mont(i837 %sext_ln183)" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:25]   --->   Operation 127 'call' 'call_ret6' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 128 [2/2] (3.44ns)   --->   "%t1_V_3 = add i448 %call_ret3, %call_ret4" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:26]   --->   Operation 128 'add' 't1_V_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 129 [2/2] (3.26ns)   --->   "%tt1_V_2 = call fastcc i835 @mp_mul(i448 %call_ret3, i448 %call_ret6)" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:26]   --->   Operation 129 'call' 'tt1_V_2' <Predicate = true> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 130 [1/2] (3.44ns)   --->   "%tt2_V_1 = call fastcc i835 @mp_mul(i448 %call_ret4, i448 %call_ret5)" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:26]   --->   Operation 130 'call' 'tt2_V_1' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 131 [1/2] (3.44ns)   --->   "%tt3_V_2 = sub i836 %zext_ln178_2, %zext_ln179_2" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:28]   --->   Operation 131 'sub' 'tt3_V_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln183_2 = sext i836 %tt3_V_2 to i837" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:28]   --->   Operation 132 'sext' 'sext_ln183_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [2/2] (4.93ns)   --->   "%call_ret9 = call fastcc i448 @rdc_mont(i837 %sext_ln183_2)" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:28]   --->   Operation 133 'call' 'call_ret9' <Predicate = true> <Delay = 4.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 6.88>
ST_14 : Operation 134 [1/2] (3.44ns)   --->   "%t1_V_3 = add i448 %call_ret3, %call_ret4" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:26]   --->   Operation 134 'add' 't1_V_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 135 [1/2] (3.44ns)   --->   "%tt1_V_2 = call fastcc i835 @mp_mul(i448 %call_ret3, i448 %call_ret6)" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:26]   --->   Operation 135 'call' 'tt1_V_2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln178_1 = zext i835 %tt1_V_2 to i836" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:26]   --->   Operation 136 'zext' 'zext_ln178_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln179_1 = zext i835 %tt2_V_1 to i836" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:26]   --->   Operation 137 'zext' 'zext_ln179_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 138 [2/2] (3.44ns)   --->   "%tt3_V_1 = sub i836 %zext_ln178_1, %zext_ln179_1" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:26]   --->   Operation 138 'sub' 'tt3_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [1/2] (3.44ns)   --->   "%call_ret9 = call fastcc i448 @rdc_mont(i837 %sext_ln183_2)" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:28]   --->   Operation 139 'call' 'call_ret9' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 8.37>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%Q_Z_V_addr = getelementptr [2 x i448]* %Q_Z_V, i64 0, i64 0" [sikehls/ec_isogeny.cpp:25]   --->   Operation 140 'getelementptr' 'Q_Z_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%Q_Z_V_addr_1 = getelementptr [2 x i448]* %Q_Z_V, i64 0, i64 1" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:25]   --->   Operation 141 'getelementptr' 'Q_Z_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 142 [2/2] (3.26ns)   --->   "%empty = call fastcc i835 @mp_mul(i448 %t1_V_2, i448 %t2_V)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:25]   --->   Operation 142 'call' 'empty' <Predicate = true> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 143 [1/1] (2.32ns)   --->   "store i448 %call_ret5, i448* %Q_Z_V_addr_1, align 8" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:25]   --->   Operation 143 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_15 : Operation 144 [1/1] (2.32ns)   --->   "store i448 %call_ret6, i448* %Q_Z_V_addr, align 8" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:25]   --->   Operation 144 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_15 : Operation 145 [2/2] (3.44ns)   --->   "%t2_V_1 = add i448 %call_ret6, %call_ret5" [sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:26]   --->   Operation 145 'add' 't2_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 146 [1/2] (3.44ns)   --->   "%tt3_V_1 = sub i836 %zext_ln178_1, %zext_ln179_1" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:26]   --->   Operation 146 'sub' 'tt3_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln183_1 = sext i836 %tt3_V_1 to i837" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:26]   --->   Operation 147 'sext' 'sext_ln183_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 148 [2/2] (4.93ns)   --->   "%call_ret7 = call fastcc i448 @rdc_mont(i837 %sext_ln183_1)" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:26]   --->   Operation 148 'call' 'call_ret7' <Predicate = true> <Delay = 4.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 149 [2/2] (3.44ns)   --->   "%add_ln209_10 = add i448 %call_ret6, %call_ret9" [sikehls/fpx.cpp:134->sikehls/ec_isogeny.cpp:29]   --->   Operation 149 'add' 'add_ln209_10' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 150 [2/2] (3.44ns)   --->   "%add_ln209_11 = add i448 %call_ret5, %call_ret9" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:29]   --->   Operation 150 'add' 'add_ln209_11' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.70>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%Q_X_V_addr_1 = getelementptr [2 x i448]* %Q_X_V, i64 0, i64 1" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:26]   --->   Operation 151 'getelementptr' 'Q_X_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 152 [1/2] (3.44ns)   --->   "%empty = call fastcc i835 @mp_mul(i448 %t1_V_2, i448 %t2_V)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:25]   --->   Operation 152 'call' 'empty' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 153 [1/2] (3.44ns)   --->   "%t2_V_1 = add i448 %call_ret6, %call_ret5" [sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:26]   --->   Operation 153 'add' 't2_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 154 [1/2] (3.44ns)   --->   "%call_ret7 = call fastcc i448 @rdc_mont(i837 %sext_ln183_1)" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:26]   --->   Operation 154 'call' 'call_ret7' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 155 [1/1] (2.32ns)   --->   "store i448 %call_ret7, i448* %Q_X_V_addr_1, align 8" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:26]   --->   Operation 155 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_16 : Operation 156 [1/2] (3.44ns)   --->   "%add_ln209_10 = add i448 %call_ret6, %call_ret9" [sikehls/fpx.cpp:134->sikehls/ec_isogeny.cpp:29]   --->   Operation 156 'add' 'add_ln209_10' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 157 [1/2] (3.44ns)   --->   "%add_ln209_11 = add i448 %call_ret5, %call_ret9" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:29]   --->   Operation 157 'add' 'add_ln209_11' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 158 [2/2] (3.26ns)   --->   "%tt1_V_6 = call fastcc i835 @mp_mul(i448 %add_ln209_10, i448 %add_ln214_4)" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:30]   --->   Operation 158 'call' 'tt1_V_6' <Predicate = true> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 3.44>
ST_17 : Operation 159 [2/2] (3.44ns)   --->   "%t2_V_2 = add i448 %add_ln214_4, %add_ln214_5" [sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:28]   --->   Operation 159 'add' 't2_V_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 160 [1/1] (2.32ns)   --->   "store i448 %add_ln209_10, i448* %Q_Z_V_addr, align 8" [sikehls/fpx.cpp:134->sikehls/ec_isogeny.cpp:29]   --->   Operation 160 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_17 : Operation 161 [1/1] (2.32ns)   --->   "store i448 %add_ln209_11, i448* %Q_Z_V_addr_1, align 8" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:29]   --->   Operation 161 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_17 : Operation 162 [2/2] (3.44ns)   --->   "%t1_V_5 = add i448 %add_ln209_10, %add_ln209_11" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:30]   --->   Operation 162 'add' 't1_V_5' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 163 [1/2] (3.44ns)   --->   "%tt1_V_6 = call fastcc i835 @mp_mul(i448 %add_ln209_10, i448 %add_ln214_4)" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:30]   --->   Operation 163 'call' 'tt1_V_6' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 164 [2/2] (3.26ns)   --->   "%tt2_V_3 = call fastcc i835 @mp_mul(i448 %add_ln209_11, i448 %add_ln214_5)" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:30]   --->   Operation 164 'call' 'tt2_V_3' <Predicate = true> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 6.88>
ST_18 : Operation 165 [1/2] (3.44ns)   --->   "%t2_V_2 = add i448 %add_ln214_4, %add_ln214_5" [sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:28]   --->   Operation 165 'add' 't2_V_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 166 [2/2] (3.26ns)   --->   "%empty_8 = call fastcc i835 @mp_mul(i448 %t1_V_4, i448 %t2_V_2)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:28]   --->   Operation 166 'call' 'empty_8' <Predicate = true> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 167 [1/2] (3.44ns)   --->   "%t1_V_5 = add i448 %add_ln209_10, %add_ln209_11" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:30]   --->   Operation 167 'add' 't1_V_5' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln178_3 = zext i835 %tt1_V_6 to i836" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:30]   --->   Operation 168 'zext' 'zext_ln178_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 169 [1/2] (3.44ns)   --->   "%tt2_V_3 = call fastcc i835 @mp_mul(i448 %add_ln209_11, i448 %add_ln214_5)" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:30]   --->   Operation 169 'call' 'tt2_V_3' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln179_3 = zext i835 %tt2_V_3 to i836" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:30]   --->   Operation 170 'zext' 'zext_ln179_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 171 [2/2] (3.44ns)   --->   "%tt3_V_3 = sub i836 %zext_ln178_3, %zext_ln179_3" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:30]   --->   Operation 171 'sub' 'tt3_V_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.93>
ST_19 : Operation 172 [2/2] (3.26ns)   --->   "%empty_7 = call fastcc i835 @mp_mul(i448 %t1_V_3, i448 %t2_V_1)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:26]   --->   Operation 172 'call' 'empty_7' <Predicate = true> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 173 [2/2] (4.93ns)   --->   "%call_ret8 = call fastcc i448 @rdc_mont(i837 %sext_ln183_1)" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:26]   --->   Operation 173 'call' 'call_ret8' <Predicate = true> <Delay = 4.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 174 [1/2] (3.44ns)   --->   "%empty_8 = call fastcc i835 @mp_mul(i448 %t1_V_4, i448 %t2_V_2)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:28]   --->   Operation 174 'call' 'empty_8' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 175 [1/2] (3.44ns)   --->   "%tt3_V_3 = sub i836 %zext_ln178_3, %zext_ln179_3" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:30]   --->   Operation 175 'sub' 'tt3_V_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.76>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%Q_X_V_addr = getelementptr [2 x i448]* %Q_X_V, i64 0, i64 0" [sikehls/ec_isogeny.cpp:26]   --->   Operation 176 'getelementptr' 'Q_X_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 177 [1/2] (3.44ns)   --->   "%empty_7 = call fastcc i835 @mp_mul(i448 %t1_V_3, i448 %t2_V_1)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:26]   --->   Operation 177 'call' 'empty_7' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 178 [1/2] (3.44ns)   --->   "%call_ret8 = call fastcc i448 @rdc_mont(i837 %sext_ln183_1)" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:26]   --->   Operation 178 'call' 'call_ret8' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 179 [1/1] (2.32ns)   --->   "store i448 %call_ret8, i448* %Q_X_V_addr, align 8" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:26]   --->   Operation 179 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_20 : Operation 180 [2/2] (3.26ns)   --->   "%empty_9 = call fastcc i835 @mp_mul(i448 %t1_V_5, i448 %t2_V_2)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:30]   --->   Operation 180 'call' 'empty_9' <Predicate = true> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln183_3 = sext i836 %tt3_V_3 to i837" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:30]   --->   Operation 181 'sext' 'sext_ln183_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 182 [2/2] (4.93ns)   --->   "%call_ret10 = call fastcc i448 @rdc_mont(i837 %sext_ln183_3)" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:30]   --->   Operation 182 'call' 'call_ret10' <Predicate = true> <Delay = 4.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 5.76>
ST_21 : Operation 183 [1/2] (3.44ns)   --->   "%empty_9 = call fastcc i835 @mp_mul(i448 %t1_V_5, i448 %t2_V_2)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:30]   --->   Operation 183 'call' 'empty_9' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 184 [1/2] (3.44ns)   --->   "%call_ret10 = call fastcc i448 @rdc_mont(i837 %sext_ln183_3)" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:30]   --->   Operation 184 'call' 'call_ret10' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 185 [1/1] (2.32ns)   --->   "store i448 %call_ret10, i448* %Q_Z_V_addr_1, align 8" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:30]   --->   Operation 185 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_21 : Operation 186 [2/2] (4.93ns)   --->   "%call_ret = call fastcc i448 @rdc_mont(i837 %sext_ln183_3)" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:30]   --->   Operation 186 'call' 'call_ret' <Predicate = true> <Delay = 4.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 5.76>
ST_22 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i448]* %P_X_V), !map !336"   --->   Operation 187 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i448]* %P_Z_V), !map !342"   --->   Operation 188 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i448]* %Q_X_V), !map !346"   --->   Operation 189 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i448]* %Q_Z_V), !map !350"   --->   Operation 190 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i448]* %A24plus_V), !map !354"   --->   Operation 191 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i448]* %C24_V), !map !359"   --->   Operation 192 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @xDBL_str) nounwind"   --->   Operation 193 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 2, [1 x i8]* @p_str931, [1 x i8]* @p_str931, [12 x i8]* @p_str1032, [1 x i8]* @p_str931) nounwind" [sikehls/ec_isogeny.cpp:13]   --->   Operation 194 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str931, [1 x i8]* @p_str931, [7 x i8]* @p_str1133, [1 x i8]* @p_str931) nounwind" [sikehls/ec_isogeny.cpp:14]   --->   Operation 195 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str931, [1 x i8]* @p_str931, [9 x i8]* @p_str1234, [1 x i8]* @p_str931) nounwind" [sikehls/ec_isogeny.cpp:15]   --->   Operation 196 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 110, [1 x i8]* @p_str931, [4 x i8]* @p_str1335, [1 x i8]* @p_str931, [1 x i8]* @p_str931) nounwind" [sikehls/ec_isogeny.cpp:16]   --->   Operation 197 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 110, [1 x i8]* @p_str931, [6 x i8]* @p_str1436, [1 x i8]* @p_str931, [1 x i8]* @p_str931) nounwind" [sikehls/ec_isogeny.cpp:17]   --->   Operation 198 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 199 [1/2] (3.44ns)   --->   "%call_ret = call fastcc i448 @rdc_mont(i837 %sext_ln183_3)" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:30]   --->   Operation 199 'call' 'call_ret' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 200 [1/1] (2.32ns)   --->   "store i448 %call_ret, i448* %Q_Z_V_addr, align 8" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:30]   --->   Operation 200 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_22 : Operation 201 [1/1] (0.00ns)   --->   "ret void" [sikehls/ec_isogeny.cpp:31]   --->   Operation 201 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ P_X_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ P_Z_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Q_X_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Q_Z_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ A24plus_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C24_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
P_X_V_addr             (getelementptr    ) [ 00100000000000000000000]
P_X_V_addr_1           (getelementptr    ) [ 00100000000000000000000]
P_Z_V_addr             (getelementptr    ) [ 00100000000000000000000]
P_Z_V_addr_1           (getelementptr    ) [ 00100000000000000000000]
P_X_V_load             (load             ) [ 00010000000000000000000]
P_Z_V_load             (load             ) [ 00010000000000000000000]
P_X_V_load_1           (load             ) [ 00010000000000000000000]
P_Z_V_load_1           (load             ) [ 00010000000000000000000]
sub_ln214              (sub              ) [ 00001000000000000000000]
sub_ln214_1            (sub              ) [ 00001000000000000000000]
add_ln209              (add              ) [ 00001000000000000000000]
add_ln209_1            (add              ) [ 00001000000000000000000]
t3_V_1                 (shl              ) [ 00001000000000000000000]
add_ln214              (add              ) [ 00000100000000000000000]
add_ln214_1            (add              ) [ 00000100000000000000000]
t3_V                   (shl              ) [ 00000100000000000000000]
t1_V_1                 (add              ) [ 00000110000000000000000]
sub_ln214_3            (sub              ) [ 00000100000000000000000]
temp_V_3               (call             ) [ 00000000000000000000000]
zext_ln87_3            (zext             ) [ 00000100000000000000000]
t1_V                   (add              ) [ 00000011000000000000000]
sub_ln214_2            (sub              ) [ 00000010000000000000000]
temp_V_1               (call             ) [ 00000010000000000000000]
add_ln214_3            (add              ) [ 00000010000000000000000]
call_ret4              (call             ) [ 00000011111111100000000]
add_ln214_2            (add              ) [ 00000001000000000000000]
zext_ln87_1            (zext             ) [ 00000001000000000000000]
temp_V_2               (call             ) [ 00000001000000000000000]
temp_V                 (call             ) [ 00000000100000000000000]
call_ret2              (call             ) [ 00000000111000000000000]
zext_ln87_2            (zext             ) [ 00000000100000000000000]
C24_V_addr_1           (getelementptr    ) [ 00000000100000000000000]
C24_V_addr             (getelementptr    ) [ 00000000010000000000000]
zext_ln87              (zext             ) [ 00000000010000000000000]
call_ret3              (call             ) [ 00000000011111100000000]
C24_V_load_1           (load             ) [ 00000000011000000000000]
call_ret1              (call             ) [ 00000000001000000000000]
C24_V_load             (load             ) [ 00000000001000000000000]
tt2_V                  (call             ) [ 00000000001000000000000]
sub_ln214_7            (sub              ) [ 00000000001000000000000]
A24plus_V_addr_1       (getelementptr    ) [ 00000000001000000000000]
A24plus_V_addr         (getelementptr    ) [ 00000000000100000000000]
t1_V_2                 (add              ) [ 00000000000111111000000]
t2_V                   (add              ) [ 00000000000111111000000]
tt1_V                  (call             ) [ 00000000000000000000000]
zext_ln178             (zext             ) [ 00000000000100000000000]
zext_ln179             (zext             ) [ 00000000000100000000000]
sub_ln214_6            (sub              ) [ 00000000000100000000000]
add_ln214_5            (add              ) [ 00000000000111111110000]
A24plus_V_load_1       (load             ) [ 00000000000110000000000]
tt3_V                  (sub              ) [ 00000000000000000000000]
sext_ln183             (sext             ) [ 00000000000011000000000]
add_ln214_4            (add              ) [ 00000000000011111110000]
A24plus_V_load         (load             ) [ 00000000000010000000000]
tt2_V_2                (call             ) [ 00000000000010000000000]
call_ret5              (call             ) [ 00000000000001111000000]
t1_V_4                 (add              ) [ 00000000000001111111000]
tt1_V_4                (call             ) [ 00000000000000000000000]
zext_ln178_2           (zext             ) [ 00000000000001000000000]
zext_ln179_2           (zext             ) [ 00000000000001000000000]
call_ret6              (call             ) [ 00000000000000111000000]
tt2_V_1                (call             ) [ 00000000000000100000000]
tt3_V_2                (sub              ) [ 00000000000000000000000]
sext_ln183_2           (sext             ) [ 00000000000000100000000]
t1_V_3                 (add              ) [ 00000000000000011111100]
tt1_V_2                (call             ) [ 00000000000000000000000]
zext_ln178_1           (zext             ) [ 00000000000000010000000]
zext_ln179_1           (zext             ) [ 00000000000000010000000]
call_ret9              (call             ) [ 00000000000000011000000]
Q_Z_V_addr             (getelementptr    ) [ 00000000000000001111111]
Q_Z_V_addr_1           (getelementptr    ) [ 00000000000000001111110]
store_ln183            (store            ) [ 00000000000000000000000]
store_ln184            (store            ) [ 00000000000000000000000]
tt3_V_1                (sub              ) [ 00000000000000000000000]
sext_ln183_1           (sext             ) [ 00000000000000001111100]
Q_X_V_addr_1           (getelementptr    ) [ 00000000000000000000000]
empty                  (call             ) [ 00000000000000000000000]
t2_V_1                 (add              ) [ 00000000000000000111100]
call_ret7              (call             ) [ 00000000000000000000000]
store_ln183            (store            ) [ 00000000000000000000000]
add_ln209_10           (add              ) [ 00000000000000000110000]
add_ln209_11           (add              ) [ 00000000000000000110000]
store_ln134            (store            ) [ 00000000000000000000000]
store_ln135            (store            ) [ 00000000000000000000000]
tt1_V_6                (call             ) [ 00000000000000000010000]
t2_V_2                 (add              ) [ 00000000000000000001110]
t1_V_5                 (add              ) [ 00000000000000000001110]
zext_ln178_3           (zext             ) [ 00000000000000000001000]
tt2_V_3                (call             ) [ 00000000000000000000000]
zext_ln179_3           (zext             ) [ 00000000000000000001000]
empty_8                (call             ) [ 00000000000000000000000]
tt3_V_3                (sub              ) [ 00000000000000000000100]
Q_X_V_addr             (getelementptr    ) [ 00000000000000000000000]
empty_7                (call             ) [ 00000000000000000000000]
call_ret8              (call             ) [ 00000000000000000000000]
store_ln184            (store            ) [ 00000000000000000000000]
sext_ln183_3           (sext             ) [ 00000000000000000000011]
empty_9                (call             ) [ 00000000000000000000000]
call_ret10             (call             ) [ 00000000000000000000000]
store_ln183            (store            ) [ 00000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000]
spectopmodule_ln0      (spectopmodule    ) [ 00000000000000000000000]
specresourcelimit_ln13 (specresourcelimit) [ 00000000000000000000000]
specresourcelimit_ln14 (specresourcelimit) [ 00000000000000000000000]
specresourcelimit_ln15 (specresourcelimit) [ 00000000000000000000000]
specresourcelimit_ln16 (specresourcelimit) [ 00000000000000000000000]
specresourcelimit_ln17 (specresourcelimit) [ 00000000000000000000000]
call_ret               (call             ) [ 00000000000000000000000]
store_ln184            (store            ) [ 00000000000000000000000]
ret_ln31               (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="P_X_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_X_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="P_Z_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_Z_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Q_X_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Q_X_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Q_Z_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Q_Z_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A24plus_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A24plus_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C24_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C24_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mp_mul"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdc_mont"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xDBL_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str931"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1032"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1133"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1234"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1335"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1436"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="P_X_V_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="448" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="1" slack="0"/>
<pin id="56" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_X_V_addr/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="P_X_V_addr_1_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="448" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_X_V_addr_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="P_Z_V_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="448" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_Z_V_addr/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="P_Z_V_addr_1_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="448" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_Z_V_addr_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="448" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="0"/>
<pin id="96" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="97" dir="0" index="5" bw="448" slack="2147483647"/>
<pin id="98" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="448" slack="0"/>
<pin id="99" dir="1" index="7" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="P_X_V_load/1 P_X_V_load_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="448" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="0"/>
<pin id="101" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="102" dir="0" index="5" bw="448" slack="2147483647"/>
<pin id="103" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="448" slack="0"/>
<pin id="104" dir="1" index="7" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="P_Z_V_load/1 P_Z_V_load_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="C24_V_addr_1_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="448" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C24_V_addr_1/7 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="448" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C24_V_load_1/7 C24_V_load/8 "/>
</bind>
</comp>

<comp id="120" class="1004" name="C24_V_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="448" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C24_V_addr/8 "/>
</bind>
</comp>

<comp id="129" class="1004" name="A24plus_V_addr_1_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="448" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="1" slack="0"/>
<pin id="133" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A24plus_V_addr_1/9 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="448" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A24plus_V_load_1/9 A24plus_V_load/10 "/>
</bind>
</comp>

<comp id="143" class="1004" name="A24plus_V_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="448" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A24plus_V_addr/10 "/>
</bind>
</comp>

<comp id="152" class="1004" name="Q_Z_V_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="448" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_Z_V_addr/15 "/>
</bind>
</comp>

<comp id="160" class="1004" name="Q_Z_V_addr_1_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="448" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_Z_V_addr_1/15 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="448" slack="0"/>
<pin id="171" dir="0" index="2" bw="0" slack="0"/>
<pin id="174" dir="0" index="4" bw="1" slack="0"/>
<pin id="175" dir="0" index="5" bw="448" slack="2147483647"/>
<pin id="176" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="448" slack="2147483647"/>
<pin id="177" dir="1" index="7" bw="448" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln183/15 store_ln184/15 store_ln134/17 store_ln135/17 store_ln183/21 store_ln184/22 "/>
</bind>
</comp>

<comp id="179" class="1004" name="Q_X_V_addr_1_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="448" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_X_V_addr_1/16 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="448" slack="0"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="448" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln183/16 store_ln184/20 "/>
</bind>
</comp>

<comp id="193" class="1004" name="Q_X_V_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="448" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_X_V_addr/20 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_mp_mul_fu_202">
<pin_list>
<pin id="208" dir="0" index="0" bw="835" slack="0"/>
<pin id="209" dir="0" index="1" bw="448" slack="0"/>
<pin id="210" dir="0" index="2" bw="448" slack="0"/>
<pin id="211" dir="1" index="3" bw="835" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="temp_V_3/3 temp_V_1/4 temp_V_2/5 temp_V/6 tt2_V/8 tt1_V/9 tt2_V_2/10 tt1_V_4/11 tt2_V_1/12 tt1_V_2/13 empty/15 tt1_V_6/16 tt2_V_3/17 empty_8/18 empty_7/19 empty_9/20 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_rdc_mont_fu_265">
<pin_list>
<pin id="270" dir="0" index="0" bw="448" slack="0"/>
<pin id="271" dir="0" index="1" bw="836" slack="0"/>
<pin id="272" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4/4 call_ret2/6 call_ret3/7 call_ret1/8 call_ret5/11 call_ret6/12 call_ret9/13 call_ret7/15 call_ret8/19 call_ret10/20 call_ret/21 "/>
</bind>
</comp>

<comp id="316" class="1005" name="reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="835" slack="1"/>
<pin id="318" dir="1" index="1" bw="835" slack="1"/>
</pin_list>
<bind>
<opset="temp_V_1 temp_V_2 temp_V tt2_V tt2_V_2 tt2_V_1 tt1_V_6 "/>
</bind>
</comp>

<comp id="320" class="1005" name="reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="448" slack="1"/>
<pin id="322" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="call_ret4 call_ret9 "/>
</bind>
</comp>

<comp id="325" class="1005" name="reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="448" slack="1"/>
<pin id="327" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="call_ret2 call_ret5 "/>
</bind>
</comp>

<comp id="331" class="1005" name="reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="448" slack="1"/>
<pin id="333" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="call_ret1 call_ret6 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="448" slack="0"/>
<pin id="339" dir="0" index="1" bw="448" slack="0"/>
<pin id="340" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln214/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="448" slack="0"/>
<pin id="345" dir="0" index="1" bw="448" slack="0"/>
<pin id="346" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln214_1/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="448" slack="0"/>
<pin id="351" dir="0" index="1" bw="448" slack="0"/>
<pin id="352" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="448" slack="0"/>
<pin id="357" dir="0" index="1" bw="448" slack="0"/>
<pin id="358" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_1/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="436" slack="0"/>
<pin id="364" dir="0" index="1" bw="448" slack="0"/>
<pin id="365" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="436" slack="0"/>
<pin id="370" dir="0" index="1" bw="448" slack="0"/>
<pin id="371" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214_1/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="448" slack="0"/>
<pin id="377" dir="0" index="1" bw="448" slack="0"/>
<pin id="378" dir="1" index="2" bw="448" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t1_V_1/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="448" slack="0"/>
<pin id="383" dir="0" index="1" bw="448" slack="0"/>
<pin id="384" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln214_3/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="t3_V_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="448" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="t3_V_1/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="448" slack="0"/>
<pin id="396" dir="0" index="1" bw="448" slack="0"/>
<pin id="397" dir="1" index="2" bw="448" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t1_V/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="448" slack="0"/>
<pin id="402" dir="0" index="1" bw="448" slack="0"/>
<pin id="403" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln214_2/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="t3_V_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="448" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="t3_V/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="grp_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="437" slack="0"/>
<pin id="415" dir="0" index="1" bw="448" slack="0"/>
<pin id="416" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214_3/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln87_3_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="835" slack="0"/>
<pin id="422" dir="1" index="1" bw="837" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87_3/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="437" slack="0"/>
<pin id="427" dir="0" index="1" bw="448" slack="0"/>
<pin id="428" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214_2/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln87_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="835" slack="1"/>
<pin id="434" dir="1" index="1" bw="837" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87_1/6 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln87_2_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="835" slack="1"/>
<pin id="439" dir="1" index="1" bw="837" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87_2/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln87_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="835" slack="1"/>
<pin id="444" dir="1" index="1" bw="837" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/8 "/>
</bind>
</comp>

<comp id="447" class="1004" name="grp_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="448" slack="3"/>
<pin id="449" dir="0" index="1" bw="448" slack="1"/>
<pin id="450" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln214_7/8 "/>
</bind>
</comp>

<comp id="453" class="1004" name="grp_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="448" slack="0"/>
<pin id="455" dir="0" index="1" bw="448" slack="1"/>
<pin id="456" dir="1" index="2" bw="448" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t1_V_2/9 "/>
</bind>
</comp>

<comp id="458" class="1004" name="grp_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="448" slack="0"/>
<pin id="460" dir="0" index="1" bw="448" slack="2"/>
<pin id="461" dir="1" index="2" bw="448" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t2_V/9 "/>
</bind>
</comp>

<comp id="464" class="1004" name="grp_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="448" slack="1"/>
<pin id="466" dir="0" index="1" bw="448" slack="0"/>
<pin id="467" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln214_6/9 "/>
</bind>
</comp>

<comp id="469" class="1004" name="grp_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="436" slack="0"/>
<pin id="471" dir="0" index="1" bw="448" slack="0"/>
<pin id="472" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214_5/9 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln178_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="835" slack="0"/>
<pin id="478" dir="1" index="1" bw="836" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178/10 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln179_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="835" slack="1"/>
<pin id="482" dir="1" index="1" bw="836" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/10 "/>
</bind>
</comp>

<comp id="484" class="1004" name="grp_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="835" slack="0"/>
<pin id="486" dir="0" index="1" bw="835" slack="0"/>
<pin id="487" dir="1" index="2" bw="836" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tt3_V/10 "/>
</bind>
</comp>

<comp id="490" class="1004" name="grp_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="436" slack="0"/>
<pin id="492" dir="0" index="1" bw="448" slack="0"/>
<pin id="493" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214_4/10 "/>
</bind>
</comp>

<comp id="497" class="1004" name="sext_ln183_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="836" slack="0"/>
<pin id="499" dir="1" index="1" bw="837" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln183/11 "/>
</bind>
</comp>

<comp id="502" class="1004" name="grp_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="448" slack="0"/>
<pin id="504" dir="0" index="1" bw="448" slack="1"/>
<pin id="505" dir="1" index="2" bw="448" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t1_V_4/11 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln178_2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="835" slack="0"/>
<pin id="509" dir="1" index="1" bw="836" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178_2/12 "/>
</bind>
</comp>

<comp id="511" class="1004" name="zext_ln179_2_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="835" slack="1"/>
<pin id="513" dir="1" index="1" bw="836" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_2/12 "/>
</bind>
</comp>

<comp id="515" class="1004" name="grp_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="835" slack="0"/>
<pin id="517" dir="0" index="1" bw="835" slack="0"/>
<pin id="518" dir="1" index="2" bw="836" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tt3_V_2/12 "/>
</bind>
</comp>

<comp id="521" class="1004" name="grp_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="448" slack="5"/>
<pin id="523" dir="0" index="1" bw="448" slack="8"/>
<pin id="524" dir="1" index="2" bw="448" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t1_V_3/13 "/>
</bind>
</comp>

<comp id="526" class="1004" name="sext_ln183_2_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="836" slack="0"/>
<pin id="528" dir="1" index="1" bw="837" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln183_2/13 "/>
</bind>
</comp>

<comp id="531" class="1004" name="zext_ln178_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="835" slack="0"/>
<pin id="533" dir="1" index="1" bw="836" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178_1/14 "/>
</bind>
</comp>

<comp id="535" class="1004" name="zext_ln179_1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="835" slack="1"/>
<pin id="537" dir="1" index="1" bw="836" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_1/14 "/>
</bind>
</comp>

<comp id="539" class="1004" name="grp_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="835" slack="0"/>
<pin id="541" dir="0" index="1" bw="835" slack="0"/>
<pin id="542" dir="1" index="2" bw="836" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tt3_V_1/14 "/>
</bind>
</comp>

<comp id="545" class="1004" name="grp_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="448" slack="2"/>
<pin id="547" dir="0" index="1" bw="448" slack="3"/>
<pin id="548" dir="1" index="2" bw="448" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t2_V_1/15 "/>
</bind>
</comp>

<comp id="551" class="1004" name="sext_ln183_1_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="836" slack="0"/>
<pin id="553" dir="1" index="1" bw="837" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln183_1/15 "/>
</bind>
</comp>

<comp id="556" class="1004" name="grp_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="448" slack="2"/>
<pin id="558" dir="0" index="1" bw="448" slack="1"/>
<pin id="559" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_10/15 "/>
</bind>
</comp>

<comp id="563" class="1004" name="grp_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="448" slack="3"/>
<pin id="565" dir="0" index="1" bw="448" slack="1"/>
<pin id="566" dir="1" index="2" bw="448" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_11/15 "/>
</bind>
</comp>

<comp id="569" class="1004" name="grp_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="448" slack="6"/>
<pin id="571" dir="0" index="1" bw="448" slack="7"/>
<pin id="572" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t2_V_2/17 "/>
</bind>
</comp>

<comp id="574" class="1004" name="grp_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="448" slack="1"/>
<pin id="576" dir="0" index="1" bw="448" slack="1"/>
<pin id="577" dir="1" index="2" bw="448" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t1_V_5/17 "/>
</bind>
</comp>

<comp id="578" class="1004" name="zext_ln178_3_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="835" slack="1"/>
<pin id="580" dir="1" index="1" bw="836" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178_3/18 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln179_3_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="835" slack="0"/>
<pin id="584" dir="1" index="1" bw="836" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_3/18 "/>
</bind>
</comp>

<comp id="586" class="1004" name="grp_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="835" slack="0"/>
<pin id="588" dir="0" index="1" bw="835" slack="0"/>
<pin id="589" dir="1" index="2" bw="836" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tt3_V_3/18 "/>
</bind>
</comp>

<comp id="592" class="1004" name="sext_ln183_3_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="836" slack="1"/>
<pin id="594" dir="1" index="1" bw="837" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln183_3/20 "/>
</bind>
</comp>

<comp id="596" class="1005" name="P_X_V_addr_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="1"/>
<pin id="598" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="P_X_V_addr "/>
</bind>
</comp>

<comp id="601" class="1005" name="P_X_V_addr_1_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="1"/>
<pin id="603" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="P_X_V_addr_1 "/>
</bind>
</comp>

<comp id="606" class="1005" name="P_Z_V_addr_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="1"/>
<pin id="608" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="P_Z_V_addr "/>
</bind>
</comp>

<comp id="611" class="1005" name="P_Z_V_addr_1_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="1"/>
<pin id="613" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="P_Z_V_addr_1 "/>
</bind>
</comp>

<comp id="616" class="1005" name="P_X_V_load_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="448" slack="1"/>
<pin id="618" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="P_X_V_load "/>
</bind>
</comp>

<comp id="622" class="1005" name="P_Z_V_load_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="448" slack="1"/>
<pin id="624" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="P_Z_V_load "/>
</bind>
</comp>

<comp id="628" class="1005" name="P_X_V_load_1_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="448" slack="1"/>
<pin id="630" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="P_X_V_load_1 "/>
</bind>
</comp>

<comp id="634" class="1005" name="P_Z_V_load_1_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="448" slack="1"/>
<pin id="636" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="P_Z_V_load_1 "/>
</bind>
</comp>

<comp id="640" class="1005" name="sub_ln214_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="448" slack="1"/>
<pin id="642" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln214 "/>
</bind>
</comp>

<comp id="645" class="1005" name="sub_ln214_1_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="448" slack="1"/>
<pin id="647" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln214_1 "/>
</bind>
</comp>

<comp id="650" class="1005" name="add_ln209_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="448" slack="1"/>
<pin id="652" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209 "/>
</bind>
</comp>

<comp id="656" class="1005" name="add_ln209_1_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="448" slack="1"/>
<pin id="658" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209_1 "/>
</bind>
</comp>

<comp id="663" class="1005" name="t3_V_1_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="448" slack="1"/>
<pin id="665" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="t3_V_1 "/>
</bind>
</comp>

<comp id="668" class="1005" name="add_ln214_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="448" slack="1"/>
<pin id="670" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="add_ln214 "/>
</bind>
</comp>

<comp id="674" class="1005" name="add_ln214_1_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="448" slack="1"/>
<pin id="676" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="add_ln214_1 "/>
</bind>
</comp>

<comp id="681" class="1005" name="t3_V_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="448" slack="1"/>
<pin id="683" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="t3_V "/>
</bind>
</comp>

<comp id="686" class="1005" name="t1_V_1_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="448" slack="1"/>
<pin id="688" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="t1_V_1 "/>
</bind>
</comp>

<comp id="691" class="1005" name="sub_ln214_3_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="448" slack="1"/>
<pin id="693" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln214_3 "/>
</bind>
</comp>

<comp id="696" class="1005" name="zext_ln87_3_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="837" slack="1"/>
<pin id="698" dir="1" index="1" bw="837" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln87_3 "/>
</bind>
</comp>

<comp id="701" class="1005" name="t1_V_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="448" slack="1"/>
<pin id="703" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="t1_V "/>
</bind>
</comp>

<comp id="706" class="1005" name="sub_ln214_2_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="448" slack="1"/>
<pin id="708" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln214_2 "/>
</bind>
</comp>

<comp id="711" class="1005" name="add_ln214_3_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="448" slack="1"/>
<pin id="713" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="add_ln214_3 "/>
</bind>
</comp>

<comp id="716" class="1005" name="add_ln214_2_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="448" slack="1"/>
<pin id="718" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="add_ln214_2 "/>
</bind>
</comp>

<comp id="721" class="1005" name="zext_ln87_1_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="837" slack="1"/>
<pin id="723" dir="1" index="1" bw="837" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln87_1 "/>
</bind>
</comp>

<comp id="726" class="1005" name="zext_ln87_2_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="837" slack="1"/>
<pin id="728" dir="1" index="1" bw="837" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln87_2 "/>
</bind>
</comp>

<comp id="731" class="1005" name="C24_V_addr_1_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="1"/>
<pin id="733" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="C24_V_addr_1 "/>
</bind>
</comp>

<comp id="736" class="1005" name="C24_V_addr_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="1"/>
<pin id="738" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="C24_V_addr "/>
</bind>
</comp>

<comp id="741" class="1005" name="zext_ln87_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="837" slack="1"/>
<pin id="743" dir="1" index="1" bw="837" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln87 "/>
</bind>
</comp>

<comp id="746" class="1005" name="call_ret3_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="448" slack="1"/>
<pin id="748" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="call_ret3 "/>
</bind>
</comp>

<comp id="753" class="1005" name="C24_V_load_1_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="448" slack="1"/>
<pin id="755" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="C24_V_load_1 "/>
</bind>
</comp>

<comp id="759" class="1005" name="C24_V_load_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="448" slack="1"/>
<pin id="761" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="C24_V_load "/>
</bind>
</comp>

<comp id="765" class="1005" name="sub_ln214_7_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="448" slack="1"/>
<pin id="767" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln214_7 "/>
</bind>
</comp>

<comp id="770" class="1005" name="A24plus_V_addr_1_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="1"/>
<pin id="772" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="A24plus_V_addr_1 "/>
</bind>
</comp>

<comp id="775" class="1005" name="A24plus_V_addr_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="1"/>
<pin id="777" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="A24plus_V_addr "/>
</bind>
</comp>

<comp id="780" class="1005" name="t1_V_2_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="448" slack="5"/>
<pin id="782" dir="1" index="1" bw="448" slack="5"/>
</pin_list>
<bind>
<opset="t1_V_2 "/>
</bind>
</comp>

<comp id="785" class="1005" name="t2_V_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="448" slack="5"/>
<pin id="787" dir="1" index="1" bw="448" slack="5"/>
</pin_list>
<bind>
<opset="t2_V "/>
</bind>
</comp>

<comp id="790" class="1005" name="zext_ln178_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="836" slack="1"/>
<pin id="792" dir="1" index="1" bw="836" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln178 "/>
</bind>
</comp>

<comp id="795" class="1005" name="zext_ln179_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="836" slack="1"/>
<pin id="797" dir="1" index="1" bw="836" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln179 "/>
</bind>
</comp>

<comp id="800" class="1005" name="sub_ln214_6_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="448" slack="1"/>
<pin id="802" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln214_6 "/>
</bind>
</comp>

<comp id="805" class="1005" name="add_ln214_5_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="448" slack="1"/>
<pin id="807" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="add_ln214_5 "/>
</bind>
</comp>

<comp id="811" class="1005" name="A24plus_V_load_1_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="448" slack="1"/>
<pin id="813" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="A24plus_V_load_1 "/>
</bind>
</comp>

<comp id="817" class="1005" name="sext_ln183_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="837" slack="1"/>
<pin id="819" dir="1" index="1" bw="837" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln183 "/>
</bind>
</comp>

<comp id="822" class="1005" name="add_ln214_4_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="448" slack="1"/>
<pin id="824" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="add_ln214_4 "/>
</bind>
</comp>

<comp id="828" class="1005" name="A24plus_V_load_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="448" slack="1"/>
<pin id="830" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="A24plus_V_load "/>
</bind>
</comp>

<comp id="834" class="1005" name="t1_V_4_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="448" slack="6"/>
<pin id="836" dir="1" index="1" bw="448" slack="6"/>
</pin_list>
<bind>
<opset="t1_V_4 "/>
</bind>
</comp>

<comp id="839" class="1005" name="zext_ln178_2_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="836" slack="1"/>
<pin id="841" dir="1" index="1" bw="836" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln178_2 "/>
</bind>
</comp>

<comp id="844" class="1005" name="zext_ln179_2_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="836" slack="1"/>
<pin id="846" dir="1" index="1" bw="836" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln179_2 "/>
</bind>
</comp>

<comp id="849" class="1005" name="sext_ln183_2_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="837" slack="1"/>
<pin id="851" dir="1" index="1" bw="837" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln183_2 "/>
</bind>
</comp>

<comp id="854" class="1005" name="t1_V_3_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="448" slack="5"/>
<pin id="856" dir="1" index="1" bw="448" slack="5"/>
</pin_list>
<bind>
<opset="t1_V_3 "/>
</bind>
</comp>

<comp id="859" class="1005" name="zext_ln178_1_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="836" slack="1"/>
<pin id="861" dir="1" index="1" bw="836" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln178_1 "/>
</bind>
</comp>

<comp id="864" class="1005" name="zext_ln179_1_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="836" slack="1"/>
<pin id="866" dir="1" index="1" bw="836" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln179_1 "/>
</bind>
</comp>

<comp id="869" class="1005" name="Q_Z_V_addr_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="2"/>
<pin id="871" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="Q_Z_V_addr "/>
</bind>
</comp>

<comp id="875" class="1005" name="Q_Z_V_addr_1_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="2"/>
<pin id="877" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="Q_Z_V_addr_1 "/>
</bind>
</comp>

<comp id="881" class="1005" name="sext_ln183_1_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="837" slack="1"/>
<pin id="883" dir="1" index="1" bw="837" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln183_1 "/>
</bind>
</comp>

<comp id="886" class="1005" name="t2_V_1_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="448" slack="3"/>
<pin id="888" dir="1" index="1" bw="448" slack="3"/>
</pin_list>
<bind>
<opset="t2_V_1 "/>
</bind>
</comp>

<comp id="891" class="1005" name="add_ln209_10_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="448" slack="1"/>
<pin id="893" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209_10 "/>
</bind>
</comp>

<comp id="898" class="1005" name="add_ln209_11_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="448" slack="1"/>
<pin id="900" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209_11 "/>
</bind>
</comp>

<comp id="905" class="1005" name="t2_V_2_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="448" slack="1"/>
<pin id="907" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="t2_V_2 "/>
</bind>
</comp>

<comp id="910" class="1005" name="t1_V_5_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="448" slack="2"/>
<pin id="912" dir="1" index="1" bw="448" slack="2"/>
</pin_list>
<bind>
<opset="t1_V_5 "/>
</bind>
</comp>

<comp id="915" class="1005" name="zext_ln178_3_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="836" slack="1"/>
<pin id="917" dir="1" index="1" bw="836" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln178_3 "/>
</bind>
</comp>

<comp id="920" class="1005" name="zext_ln179_3_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="836" slack="1"/>
<pin id="922" dir="1" index="1" bw="836" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln179_3 "/>
</bind>
</comp>

<comp id="925" class="1005" name="tt3_V_3_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="836" slack="1"/>
<pin id="927" dir="1" index="1" bw="836" slack="1"/>
</pin_list>
<bind>
<opset="tt3_V_3 "/>
</bind>
</comp>

<comp id="930" class="1005" name="sext_ln183_3_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="837" slack="1"/>
<pin id="932" dir="1" index="1" bw="837" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln183_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="12" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="89"><net_src comp="52" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="68" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="60" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="105"><net_src comp="76" pin="3"/><net_sink comp="90" pin=2"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="106" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="128"><net_src comp="120" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="142"><net_src comp="129" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="151"><net_src comp="143" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="173"><net_src comp="160" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="152" pin="3"/><net_sink comp="168" pin=2"/></net>

<net id="184"><net_src comp="4" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="192"><net_src comp="179" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="4" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="12" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="201"><net_src comp="193" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="226"><net_src comp="114" pin="3"/><net_sink comp="202" pin=1"/></net>

<net id="234"><net_src comp="137" pin="3"/><net_sink comp="202" pin=1"/></net>

<net id="273"><net_src comp="24" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="284"><net_src comp="265" pin="2"/><net_sink comp="202" pin=2"/></net>

<net id="298"><net_src comp="265" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="306"><net_src comp="265" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="311"><net_src comp="265" pin="2"/><net_sink comp="168" pin=4"/></net>

<net id="319"><net_src comp="202" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="265" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="328"><net_src comp="265" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="334"><net_src comp="265" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="168" pin=4"/></net>

<net id="341"><net_src comp="84" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="90" pin="3"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="84" pin="7"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="90" pin="7"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="84" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="90" pin="3"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="355" pin="2"/><net_sink comp="202" pin=2"/></net>

<net id="360"><net_src comp="84" pin="7"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="90" pin="7"/><net_sink comp="355" pin=1"/></net>

<net id="366"><net_src comp="16" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="337" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="368" pin="2"/><net_sink comp="202" pin=2"/></net>

<net id="373"><net_src comp="16" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="343" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="349" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="355" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="349" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="355" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="349" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="18" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="393"><net_src comp="387" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="398"><net_src comp="362" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="368" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="362" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="368" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="362" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="18" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="412"><net_src comp="406" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="417"><net_src comp="413" pin="2"/><net_sink comp="202" pin=2"/></net>

<net id="418"><net_src comp="22" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="381" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="202" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="429"><net_src comp="425" pin="2"/><net_sink comp="202" pin=2"/></net>

<net id="430"><net_src comp="22" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="400" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="316" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="440"><net_src comp="316" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="445"><net_src comp="316" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="451"><net_src comp="320" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="325" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="114" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="265" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="325" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="265" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="473"><net_src comp="469" pin="2"/><net_sink comp="202" pin=2"/></net>

<net id="474"><net_src comp="16" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="447" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="202" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="316" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="476" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="480" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="490" pin="2"/><net_sink comp="202" pin=2"/></net>

<net id="495"><net_src comp="16" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="464" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="484" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="506"><net_src comp="137" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="202" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="316" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="507" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="511" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="320" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="529"><net_src comp="515" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="534"><net_src comp="202" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="316" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="531" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="535" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="331" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="325" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="554"><net_src comp="539" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="560"><net_src comp="556" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="561"><net_src comp="331" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="320" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="567"><net_src comp="325" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="320" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="569" pin="2"/><net_sink comp="202" pin=2"/></net>

<net id="581"><net_src comp="316" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="202" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="578" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="582" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="595"><net_src comp="592" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="599"><net_src comp="52" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="604"><net_src comp="60" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="609"><net_src comp="68" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="614"><net_src comp="76" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="619"><net_src comp="84" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="625"><net_src comp="90" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="627"><net_src comp="622" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="631"><net_src comp="84" pin="7"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="637"><net_src comp="90" pin="7"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="643"><net_src comp="337" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="648"><net_src comp="343" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="653"><net_src comp="349" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="659"><net_src comp="355" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="661"><net_src comp="656" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="662"><net_src comp="656" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="666"><net_src comp="387" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="671"><net_src comp="362" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="673"><net_src comp="668" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="677"><net_src comp="368" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="680"><net_src comp="674" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="684"><net_src comp="406" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="689"><net_src comp="375" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="694"><net_src comp="381" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="699"><net_src comp="420" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="704"><net_src comp="394" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="709"><net_src comp="400" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="714"><net_src comp="413" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="719"><net_src comp="425" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="724"><net_src comp="432" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="729"><net_src comp="437" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="734"><net_src comp="106" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="739"><net_src comp="120" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="744"><net_src comp="442" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="749"><net_src comp="265" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="752"><net_src comp="746" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="756"><net_src comp="114" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="758"><net_src comp="753" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="762"><net_src comp="114" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="764"><net_src comp="759" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="768"><net_src comp="447" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="773"><net_src comp="129" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="778"><net_src comp="143" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="783"><net_src comp="453" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="788"><net_src comp="458" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="793"><net_src comp="476" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="798"><net_src comp="480" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="803"><net_src comp="464" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="808"><net_src comp="469" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="814"><net_src comp="137" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="816"><net_src comp="811" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="820"><net_src comp="497" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="825"><net_src comp="490" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="827"><net_src comp="822" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="831"><net_src comp="137" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="833"><net_src comp="828" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="837"><net_src comp="502" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="842"><net_src comp="507" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="847"><net_src comp="511" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="852"><net_src comp="526" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="857"><net_src comp="521" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="862"><net_src comp="531" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="867"><net_src comp="535" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="872"><net_src comp="152" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="878"><net_src comp="160" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="884"><net_src comp="551" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="889"><net_src comp="545" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="894"><net_src comp="556" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="896"><net_src comp="891" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="897"><net_src comp="891" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="901"><net_src comp="563" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="168" pin=4"/></net>

<net id="903"><net_src comp="898" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="904"><net_src comp="898" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="908"><net_src comp="569" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="913"><net_src comp="574" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="918"><net_src comp="578" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="923"><net_src comp="582" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="928"><net_src comp="586" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="933"><net_src comp="592" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="265" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Q_X_V | {16 20 }
	Port: Q_Z_V | {15 17 21 22 }
 - Input state : 
	Port: xDBL : P_X_V | {1 2 }
	Port: xDBL : P_Z_V | {1 2 }
	Port: xDBL : A24plus_V | {9 10 11 }
	Port: xDBL : C24_V | {7 8 9 }
  - Chain level:
	State 1
		P_X_V_load : 1
		P_Z_V_load : 1
		P_X_V_load_1 : 1
		P_Z_V_load_1 : 1
	State 2
		sub_ln214 : 1
		sub_ln214_1 : 1
		add_ln209 : 1
		add_ln209_1 : 1
	State 3
		add_ln214 : 1
		add_ln214_1 : 1
		t1_V_1 : 1
		sub_ln214_3 : 1
		t3_V_1 : 1
		temp_V_3 : 1
	State 4
		t1_V : 1
		sub_ln214_2 : 1
		t3_V : 1
		temp_V_1 : 1
		add_ln214_3 : 1
		zext_ln87_3 : 1
		call_ret4 : 2
	State 5
		add_ln214_2 : 1
		temp_V_2 : 1
	State 6
		temp_V : 1
		call_ret2 : 1
	State 7
		call_ret3 : 1
		C24_V_load_1 : 1
	State 8
		call_ret1 : 1
		C24_V_load : 1
		tt2_V : 1
	State 9
		t1_V_2 : 1
		t2_V : 1
		tt1_V : 1
		sub_ln214_6 : 1
		add_ln214_5 : 1
		A24plus_V_load_1 : 1
	State 10
		zext_ln178 : 1
		tt3_V : 2
		add_ln214_4 : 1
		A24plus_V_load : 1
		tt2_V_2 : 1
	State 11
		sext_ln183 : 1
		call_ret5 : 2
		t1_V_4 : 1
		tt1_V_4 : 1
	State 12
		tt2_V_1 : 1
		zext_ln178_2 : 1
		tt3_V_2 : 2
	State 13
		tt1_V_2 : 1
		sext_ln183_2 : 1
		call_ret9 : 2
	State 14
		zext_ln178_1 : 1
		tt3_V_1 : 2
	State 15
		store_ln183 : 1
		store_ln184 : 1
		sext_ln183_1 : 1
		call_ret7 : 2
	State 16
		store_ln183 : 1
		tt1_V_6 : 1
	State 17
	State 18
		empty_8 : 1
		zext_ln179_3 : 1
		tt3_V_3 : 2
	State 19
	State 20
		store_ln184 : 1
		call_ret10 : 1
	State 21
		store_ln183 : 1
	State 22
		store_ln184 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|---------|
|   call   |  grp_mp_mul_fu_202  |    70   |  56.608 |  55082  |   4158  |
|          | grp_rdc_mont_fu_265 |    70   | 58.4685 |  57336  |   4302  |
|----------|---------------------|---------|---------|---------|---------|
|          |      grp_fu_349     |    0    |    0    |   580   |   132   |
|          |      grp_fu_355     |    0    |    0    |   580   |   132   |
|          |      grp_fu_362     |    0    |    0    |   580   |   132   |
|          |      grp_fu_368     |    0    |    0    |   580   |   132   |
|          |      grp_fu_375     |    0    |    0    |   580   |   132   |
|          |      grp_fu_394     |    0    |    0    |   580   |   132   |
|          |      grp_fu_413     |    0    |    0    |   580   |   132   |
|          |      grp_fu_425     |    0    |    0    |   580   |   132   |
|          |      grp_fu_453     |    0    |    0    |   580   |   132   |
|    add   |      grp_fu_458     |    0    |    0    |   580   |   132   |
|          |      grp_fu_469     |    0    |    0    |   580   |   132   |
|          |      grp_fu_490     |    0    |    0    |   580   |   132   |
|          |      grp_fu_502     |    0    |    0    |   580   |   132   |
|          |      grp_fu_521     |    0    |    0    |   580   |   132   |
|          |      grp_fu_545     |    0    |    0    |   580   |   132   |
|          |      grp_fu_556     |    0    |    0    |   580   |   132   |
|          |      grp_fu_563     |    0    |    0    |   580   |   132   |
|          |      grp_fu_569     |    0    |    0    |   580   |   132   |
|          |      grp_fu_574     |    0    |    0    |   580   |   132   |
|----------|---------------------|---------|---------|---------|---------|
|          |      grp_fu_337     |    0    |    0    |   580   |   132   |
|          |      grp_fu_343     |    0    |    0    |   580   |   132   |
|          |      grp_fu_381     |    0    |    0    |   580   |   132   |
|          |      grp_fu_400     |    0    |    0    |   580   |   132   |
|    sub   |      grp_fu_447     |    0    |    0    |   580   |   132   |
|          |      grp_fu_464     |    0    |    0    |   580   |   132   |
|          |      grp_fu_484     |    0    |    0    |   580   |   132   |
|          |      grp_fu_515     |    0    |    0    |   580   |   132   |
|          |      grp_fu_539     |    0    |    0    |   580   |   132   |
|          |      grp_fu_586     |    0    |    0    |   580   |   132   |
|----------|---------------------|---------|---------|---------|---------|
|    shl   |    t3_V_1_fu_387    |    0    |    0    |    0    |    0    |
|          |     t3_V_fu_406     |    0    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|---------|
|          |  zext_ln87_3_fu_420 |    0    |    0    |    0    |    0    |
|          |  zext_ln87_1_fu_432 |    0    |    0    |    0    |    0    |
|          |  zext_ln87_2_fu_437 |    0    |    0    |    0    |    0    |
|          |   zext_ln87_fu_442  |    0    |    0    |    0    |    0    |
|          |  zext_ln178_fu_476  |    0    |    0    |    0    |    0    |
|   zext   |  zext_ln179_fu_480  |    0    |    0    |    0    |    0    |
|          | zext_ln178_2_fu_507 |    0    |    0    |    0    |    0    |
|          | zext_ln179_2_fu_511 |    0    |    0    |    0    |    0    |
|          | zext_ln178_1_fu_531 |    0    |    0    |    0    |    0    |
|          | zext_ln179_1_fu_535 |    0    |    0    |    0    |    0    |
|          | zext_ln178_3_fu_578 |    0    |    0    |    0    |    0    |
|          | zext_ln179_3_fu_582 |    0    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|---------|
|          |  sext_ln183_fu_497  |    0    |    0    |    0    |    0    |
|   sext   | sext_ln183_2_fu_526 |    0    |    0    |    0    |    0    |
|          | sext_ln183_1_fu_551 |    0    |    0    |    0    |    0    |
|          | sext_ln183_3_fu_592 |    0    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|---------|
|   Total  |                     |   140   | 115.076 |  129238 |  12288  |
|----------|---------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|A24plus_V_addr_1_reg_770|    1   |
| A24plus_V_addr_reg_775 |    1   |
|A24plus_V_load_1_reg_811|   448  |
| A24plus_V_load_reg_828 |   448  |
|  C24_V_addr_1_reg_731  |    1   |
|   C24_V_addr_reg_736   |    1   |
|  C24_V_load_1_reg_753  |   448  |
|   C24_V_load_reg_759   |   448  |
|  P_X_V_addr_1_reg_601  |    1   |
|   P_X_V_addr_reg_596   |    1   |
|  P_X_V_load_1_reg_628  |   448  |
|   P_X_V_load_reg_616   |   448  |
|  P_Z_V_addr_1_reg_611  |    1   |
|   P_Z_V_addr_reg_606   |    1   |
|  P_Z_V_load_1_reg_634  |   448  |
|   P_Z_V_load_reg_622   |   448  |
|  Q_Z_V_addr_1_reg_875  |    1   |
|   Q_Z_V_addr_reg_869   |    1   |
|  add_ln209_10_reg_891  |   448  |
|  add_ln209_11_reg_898  |   448  |
|   add_ln209_1_reg_656  |   448  |
|    add_ln209_reg_650   |   448  |
|   add_ln214_1_reg_674  |   448  |
|   add_ln214_2_reg_716  |   448  |
|   add_ln214_3_reg_711  |   448  |
|   add_ln214_4_reg_822  |   448  |
|   add_ln214_5_reg_805  |   448  |
|    add_ln214_reg_668   |   448  |
|    call_ret3_reg_746   |   448  |
|         reg_316        |   835  |
|         reg_320        |   448  |
|         reg_325        |   448  |
|         reg_331        |   448  |
|  sext_ln183_1_reg_881  |   837  |
|  sext_ln183_2_reg_849  |   837  |
|  sext_ln183_3_reg_930  |   837  |
|   sext_ln183_reg_817   |   837  |
|   sub_ln214_1_reg_645  |   448  |
|   sub_ln214_2_reg_706  |   448  |
|   sub_ln214_3_reg_691  |   448  |
|   sub_ln214_6_reg_800  |   448  |
|   sub_ln214_7_reg_765  |   448  |
|    sub_ln214_reg_640   |   448  |
|     t1_V_1_reg_686     |   448  |
|     t1_V_2_reg_780     |   448  |
|     t1_V_3_reg_854     |   448  |
|     t1_V_4_reg_834     |   448  |
|     t1_V_5_reg_910     |   448  |
|      t1_V_reg_701      |   448  |
|     t2_V_1_reg_886     |   448  |
|     t2_V_2_reg_905     |   448  |
|      t2_V_reg_785      |   448  |
|     t3_V_1_reg_663     |   448  |
|      t3_V_reg_681      |   448  |
|     tt3_V_3_reg_925    |   836  |
|  zext_ln178_1_reg_859  |   836  |
|  zext_ln178_2_reg_839  |   836  |
|  zext_ln178_3_reg_915  |   836  |
|   zext_ln178_reg_790   |   836  |
|  zext_ln179_1_reg_864  |   836  |
|  zext_ln179_2_reg_844  |   836  |
|  zext_ln179_3_reg_920  |   836  |
|   zext_ln179_reg_795   |   836  |
|   zext_ln87_1_reg_721  |   837  |
|   zext_ln87_2_reg_726  |   837  |
|   zext_ln87_3_reg_696  |   837  |
|    zext_ln87_reg_741   |   837  |
+------------------------+--------+
|          Total         |  32537 |
+------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_84  |  p0  |   2  |   1  |    2   ||    9    |
|   grp_access_fu_84  |  p2  |   2  |   0  |    0   ||    9    |
|   grp_access_fu_90  |  p0  |   2  |   1  |    2   ||    9    |
|   grp_access_fu_90  |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_114  |  p0  |   4  |   1  |    4   ||    21   |
|  grp_access_fu_137  |  p0  |   4  |   1  |    4   ||    21   |
|  grp_access_fu_168  |  p0  |   3  |   1  |    3   ||    15   |
|  grp_access_fu_168  |  p1  |   3  |  448 |  1344  ||    15   |
|  grp_access_fu_168  |  p2  |   3  |   0  |    0   ||    15   |
|  grp_access_fu_168  |  p4  |   3  |   1  |    3   ||    15   |
|  grp_access_fu_187  |  p0  |   2  |   1  |    2   ||    9    |
|  grp_mp_mul_fu_202  |  p1  |  21  |  448 |  9408  ||   101   |
|  grp_mp_mul_fu_202  |  p2  |  19  |  448 |  8512  ||    93   |
| grp_rdc_mont_fu_265 |  p1  |  16  |  836 |  13376 ||    65   |
|      grp_fu_337     |  p0  |   2  |  448 |   896  ||    9    |
|      grp_fu_337     |  p1  |   2  |  448 |   896  ||    9    |
|      grp_fu_343     |  p0  |   2  |  448 |   896  ||    9    |
|      grp_fu_343     |  p1  |   2  |  448 |   896  ||    9    |
|      grp_fu_349     |  p0  |   2  |  448 |   896  ||    9    |
|      grp_fu_349     |  p1  |   2  |  448 |   896  ||    9    |
|      grp_fu_355     |  p0  |   2  |  448 |   896  ||    9    |
|      grp_fu_355     |  p1  |   2  |  448 |   896  ||    9    |
|      grp_fu_362     |  p1  |   2  |  448 |   896  ||    9    |
|      grp_fu_368     |  p1  |   2  |  448 |   896  ||    9    |
|      grp_fu_375     |  p0  |   2  |  448 |   896  ||    9    |
|      grp_fu_375     |  p1  |   2  |  448 |   896  ||    9    |
|      grp_fu_381     |  p0  |   2  |  448 |   896  ||    9    |
|      grp_fu_381     |  p1  |   2  |  448 |   896  ||    9    |
|      grp_fu_394     |  p0  |   2  |  448 |   896  ||    9    |
|      grp_fu_394     |  p1  |   2  |  448 |   896  ||    9    |
|      grp_fu_400     |  p0  |   2  |  448 |   896  ||    9    |
|      grp_fu_400     |  p1  |   2  |  448 |   896  ||    9    |
|      grp_fu_413     |  p1  |   2  |  448 |   896  ||    9    |
|      grp_fu_425     |  p1  |   2  |  448 |   896  ||    9    |
|      grp_fu_453     |  p0  |   2  |  448 |   896  ||    9    |
|      grp_fu_469     |  p1  |   2  |  448 |   896  ||    9    |
|      grp_fu_484     |  p0  |   2  |  835 |  1670  ||    9    |
|      grp_fu_484     |  p1  |   2  |  835 |  1670  ||    9    |
|      grp_fu_490     |  p1  |   2  |  448 |   896  ||    9    |
|      grp_fu_502     |  p0  |   2  |  448 |   896  ||    9    |
|      grp_fu_515     |  p0  |   2  |  835 |  1670  ||    9    |
|      grp_fu_515     |  p1  |   2  |  835 |  1670  ||    9    |
|      grp_fu_539     |  p0  |   2  |  835 |  1670  ||    9    |
|      grp_fu_539     |  p1  |   2  |  835 |  1670  ||    9    |
|      grp_fu_586     |  p0  |   2  |  835 |  1670  ||    9    |
|      grp_fu_586     |  p1  |   2  |  835 |  1670  ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |  67524 ||  83.298 ||   694   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   140  |   115  | 129238 |  12288 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   83   |    -   |   694  |
|  Register |    -   |    -   |  32537 |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   140  |   198  | 161775 |  12982 |
+-----------+--------+--------+--------+--------+
