
Circuit 1 cell nfet_03v3 and Circuit 2 cell nfet_03v3 are black boxes.
Warning: Equate pins:  cell nfet_03v3 is a placeholder, treated as a black box.
Warning: Equate pins:  cell nfet_03v3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: nfet_03v3                                                         |Circuit 2: nfet_03v3                                                         
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
1                                                                            |1                                                                            
2                                                                            |2                                                                            
3                                                                            |3                                                                            
4                                                                            |4                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nfet_03v3 and nfet_03v3 are equivalent.

Circuit 1 cell pfet_03v3 and Circuit 2 cell pfet_03v3 are black boxes.
Warning: Equate pins:  cell pfet_03v3 is a placeholder, treated as a black box.
Warning: Equate pins:  cell pfet_03v3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: pfet_03v3                                                         |Circuit 2: pfet_03v3                                                         
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
1                                                                            |1                                                                            
2                                                                            |2                                                                            
3                                                                            |3                                                                            
4                                                                            |4                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pfet_03v3 and pfet_03v3 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_as_sc_mcu7t3v3__fillcap_4                                |Circuit 2: gf180mcu_as_sc_mcu7t3v3__fillcap_4                                
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
nfet_03v3 (1)                                                                |nfet_03v3 (1)                                                                
pfet_03v3 (1)                                                                |pfet_03v3 (1)                                                                
Number of devices: 2                                                         |Number of devices: 2                                                         
Number of nets: 6                                                            |Number of nets: 6                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_as_sc_mcu7t3v3__fillcap_4                                |Circuit 2: gf180mcu_as_sc_mcu7t3v3__fillcap_4                                
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
VSS                                                                          |VSS                                                                          
VPW                                                                          |VPW                                                                          
VDD                                                                          |VDD                                                                          
VNW                                                                          |VNW                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_as_sc_mcu7t3v3__fillcap_4 and gf180mcu_as_sc_mcu7t3v3__fillcap_4 are equivalent.

Class gf180mcu_as_sc_mcu7t3v3__inv_2 (1):  Merged 2 parallel devices.
Class gf180mcu_as_sc_mcu7t3v3__inv_2 (0):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_as_sc_mcu7t3v3__inv_2                                    |Circuit 2: gf180mcu_as_sc_mcu7t3v3__inv_2                                    
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
pfet_03v3 (2->1)                                                             |pfet_03v3 (2->1)                                                             
nfet_03v3 (2->1)                                                             |nfet_03v3 (2->1)                                                             
Number of devices: 2                                                         |Number of devices: 2                                                         
Number of nets: 6                                                            |Number of nets: 6                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_as_sc_mcu7t3v3__inv_2                                    |Circuit 2: gf180mcu_as_sc_mcu7t3v3__inv_2                                    
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
A                                                                            |A                                                                            
Y                                                                            |Y                                                                            
VDD                                                                          |VDD                                                                          
VNW                                                                          |VNW                                                                          
VSS                                                                          |VSS                                                                          
VPW                                                                          |VPW                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_as_sc_mcu7t3v3__inv_2 and gf180mcu_as_sc_mcu7t3v3__inv_2 are equivalent.

Cell gf180mcu_as_sc_mcu7t3v3__diode_2 (1) disconnected node: VDD
Cell gf180mcu_as_sc_mcu7t3v3__diode_2 (1) disconnected node: VSS
Cell gf180mcu_as_sc_mcu7t3v3__diode_2 (0) disconnected node: VDD
Cell gf180mcu_as_sc_mcu7t3v3__diode_2 (0) disconnected node: VSS
Subcircuit summary:
Circuit 1: gf180mcu_as_sc_mcu7t3v3__diode_2                                  |Circuit 2: gf180mcu_as_sc_mcu7t3v3__diode_2                                  
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
diode_pd2nw_03v3 (1)                                                         |diode_pd2nw_03v3 (1)                                                         
diode_nd2ps_03v3 (1)                                                         |diode_nd2ps_03v3 (1)                                                         
Number of devices: 2                                                         |Number of devices: 2                                                         
Number of nets: 3                                                            |Number of nets: 3                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_as_sc_mcu7t3v3__diode_2                                  |Circuit 2: gf180mcu_as_sc_mcu7t3v3__diode_2                                  
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
VNW                                                                          |VNW                                                                          
VPW                                                                          |VPW                                                                          
DIODE                                                                        |DIODE                                                                        
VDD                                                                          |VDD                                                                          
VSS                                                                          |VSS                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_as_sc_mcu7t3v3__diode_2 and gf180mcu_as_sc_mcu7t3v3__diode_2 are equivalent.

Class gf180mcu_as_sc_mcu7t3v3__invz_2 (1):  Merged 2 parallel devices.
Class gf180mcu_as_sc_mcu7t3v3__invz_2 (0):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_as_sc_mcu7t3v3__invz_2                                   |Circuit 2: gf180mcu_as_sc_mcu7t3v3__invz_2                                   
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
pfet_03v3 (7->6)                                                             |pfet_03v3 (7->6)                                                             
nfet_03v3 (7->6)                                                             |nfet_03v3 (7->6)                                                             
Number of devices: 12                                                        |Number of devices: 12                                                        
Number of nets: 11                                                           |Number of nets: 11                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_as_sc_mcu7t3v3__invz_2                                   |Circuit 2: gf180mcu_as_sc_mcu7t3v3__invz_2                                   
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
EN                                                                           |EN                                                                           
VNW                                                                          |VNW                                                                          
VPW                                                                          |VPW                                                                          
Y                                                                            |Y                                                                            
A                                                                            |A                                                                            
VDD                                                                          |VDD                                                                          
VSS                                                                          |VSS                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_as_sc_mcu7t3v3__invz_2 and gf180mcu_as_sc_mcu7t3v3__invz_2 are equivalent.

Class gf180mcu_as_sc_mcu7t3v3__clkbuff_4 (1):  Merged 6 parallel devices.
Class gf180mcu_as_sc_mcu7t3v3__clkbuff_4 (0):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_as_sc_mcu7t3v3__clkbuff_4                                |Circuit 2: gf180mcu_as_sc_mcu7t3v3__clkbuff_4                                
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
pfet_03v3 (5->2)                                                             |pfet_03v3 (5->2)                                                             
nfet_03v3 (5->2)                                                             |nfet_03v3 (5->2)                                                             
Number of devices: 4                                                         |Number of devices: 4                                                         
Number of nets: 7                                                            |Number of nets: 7                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_as_sc_mcu7t3v3__clkbuff_4                                |Circuit 2: gf180mcu_as_sc_mcu7t3v3__clkbuff_4                                
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
Y                                                                            |Y                                                                            
VDD                                                                          |VDD                                                                          
VNW                                                                          |VNW                                                                          
VSS                                                                          |VSS                                                                          
A                                                                            |A                                                                            
VPW                                                                          |VPW                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_as_sc_mcu7t3v3__clkbuff_4 and gf180mcu_as_sc_mcu7t3v3__clkbuff_4 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_as_sc_mcu7t3v3__tieh_4                                   |Circuit 2: gf180mcu_as_sc_mcu7t3v3__tieh_4                                   
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
nfet_03v3 (1)                                                                |nfet_03v3 (1)                                                                
pfet_03v3 (1)                                                                |pfet_03v3 (1)                                                                
Number of devices: 2                                                         |Number of devices: 2                                                         
Number of nets: 6                                                            |Number of nets: 6                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_as_sc_mcu7t3v3__tieh_4                                   |Circuit 2: gf180mcu_as_sc_mcu7t3v3__tieh_4                                   
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
VSS                                                                          |VSS                                                                          
VPW                                                                          |VPW                                                                          
VDD                                                                          |VDD                                                                          
ONE                                                                          |ONE                                                                          
VNW                                                                          |VNW                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_as_sc_mcu7t3v3__tieh_4 and gf180mcu_as_sc_mcu7t3v3__tieh_4 are equivalent.

Class gf180mcu_as_sc_mcu7t3v3__nor2_2 (1):  Merged 4 parallel devices.
Class gf180mcu_as_sc_mcu7t3v3__nor2_2 (0):  Merged 4 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_as_sc_mcu7t3v3__nor2_2                                   |Circuit 2: gf180mcu_as_sc_mcu7t3v3__nor2_2                                   
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
pfet_03v3 (4->2)                                                             |pfet_03v3 (4->2)                                                             
nfet_03v3 (4->2)                                                             |nfet_03v3 (4->2)                                                             
Number of devices: 4                                                         |Number of devices: 4                                                         
Number of nets: 8                                                            |Number of nets: 8                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_as_sc_mcu7t3v3__nor2_2                                   |Circuit 2: gf180mcu_as_sc_mcu7t3v3__nor2_2                                   
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
Y                                                                            |Y                                                                            
VDD                                                                          |VDD                                                                          
A                                                                            |A                                                                            
VNW                                                                          |VNW                                                                          
VSS                                                                          |VSS                                                                          
VPW                                                                          |VPW                                                                          
B                                                                            |B                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_as_sc_mcu7t3v3__nor2_2 and gf180mcu_as_sc_mcu7t3v3__nor2_2 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_as_sc_mcu7t3v3__fillcap_8                                |Circuit 2: gf180mcu_as_sc_mcu7t3v3__fillcap_8                                
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
nfet_03v3 (1)                                                                |nfet_03v3 (1)                                                                
pfet_03v3 (1)                                                                |pfet_03v3 (1)                                                                
Number of devices: 2                                                         |Number of devices: 2                                                         
Number of nets: 6                                                            |Number of nets: 6                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_as_sc_mcu7t3v3__fillcap_8                                |Circuit 2: gf180mcu_as_sc_mcu7t3v3__fillcap_8                                
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
VSS                                                                          |VSS                                                                          
VPW                                                                          |VPW                                                                          
VDD                                                                          |VDD                                                                          
VNW                                                                          |VNW                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_as_sc_mcu7t3v3__fillcap_8 and gf180mcu_as_sc_mcu7t3v3__fillcap_8 are equivalent.

Class delay_stage (1):  Merged 3 parallel devices.
Class delay_stage (0):  Merged 3 parallel devices.
Subcircuit summary:
Circuit 1: delay_stage                                                       |Circuit 2: delay_stage                                                       
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
gf180mcu_as_sc_mcu7t3v3__fillcap_4 (4->1)                                    |gf180mcu_as_sc_mcu7t3v3__fillcap_4 (4->1)                                    
gf180mcu_as_sc_mcu7t3v3__inv_2 (3)                                           |gf180mcu_as_sc_mcu7t3v3__inv_2 (3)                                           
gf180mcu_as_sc_mcu7t3v3__diode_2 (2)                                         |gf180mcu_as_sc_mcu7t3v3__diode_2 (2)                                         
gf180mcu_as_sc_mcu7t3v3__invz_2 (4)                                          |gf180mcu_as_sc_mcu7t3v3__invz_2 (4)                                          
gf180mcu_as_sc_mcu7t3v3__clkbuff_4 (2)                                       |gf180mcu_as_sc_mcu7t3v3__clkbuff_4 (2)                                       
Number of devices: 12                                                        |Number of devices: 12                                                        
Number of nets: 12                                                           |Number of nets: 12                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: delay_stage                                                       |Circuit 2: delay_stage                                                       
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
in                                                                           |in                                                                           
trim[0]                                                                      |trim[0]                                                                      
trim[1]                                                                      |trim[1]                                                                      
out                                                                          |out                                                                          
vdd                                                                          |vdd                                                                          
vss                                                                          |vss                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes delay_stage and delay_stage are equivalent.

Class gf180mcu_as_sc_mcu7t3v3__inv_6 (1):  Merged 10 parallel devices.
Class gf180mcu_as_sc_mcu7t3v3__inv_6 (0):  Merged 10 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_as_sc_mcu7t3v3__inv_6                                    |Circuit 2: gf180mcu_as_sc_mcu7t3v3__inv_6                                    
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
nfet_03v3 (6->1)                                                             |nfet_03v3 (6->1)                                                             
pfet_03v3 (6->1)                                                             |pfet_03v3 (6->1)                                                             
Number of devices: 2                                                         |Number of devices: 2                                                         
Number of nets: 6                                                            |Number of nets: 6                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_as_sc_mcu7t3v3__inv_6                                    |Circuit 2: gf180mcu_as_sc_mcu7t3v3__inv_6                                    
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
A                                                                            |A                                                                            
Y                                                                            |Y                                                                            
VSS                                                                          |VSS                                                                          
VPW                                                                          |VPW                                                                          
VDD                                                                          |VDD                                                                          
VNW                                                                          |VNW                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_as_sc_mcu7t3v3__inv_6 and gf180mcu_as_sc_mcu7t3v3__inv_6 are equivalent.

Subcircuit summary:
Circuit 1: start_stage                                                       |Circuit 2: start_stage                                                       
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
gf180mcu_as_sc_mcu7t3v3__tieh_4 (1)                                          |gf180mcu_as_sc_mcu7t3v3__tieh_4 (1)                                          
gf180mcu_as_sc_mcu7t3v3__diode_2 (2)                                         |gf180mcu_as_sc_mcu7t3v3__diode_2 (2)                                         
gf180mcu_as_sc_mcu7t3v3__inv_2 (2)                                           |gf180mcu_as_sc_mcu7t3v3__inv_2 (2)                                           
gf180mcu_as_sc_mcu7t3v3__invz_2 (5)                                          |gf180mcu_as_sc_mcu7t3v3__invz_2 (5)                                          
gf180mcu_as_sc_mcu7t3v3__clkbuff_4 (1)                                       |gf180mcu_as_sc_mcu7t3v3__clkbuff_4 (1)                                       
gf180mcu_as_sc_mcu7t3v3__nor2_2 (1)                                          |gf180mcu_as_sc_mcu7t3v3__nor2_2 (1)                                          
Number of devices: 12                                                        |Number of devices: 12                                                        
Number of nets: 13                                                           |Number of nets: 13                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: start_stage                                                       |Circuit 2: start_stage                                                       
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
trim[1]                                                                      |trim[1]                                                                      
in                                                                           |in                                                                           
trim[0]                                                                      |trim[0]                                                                      
out                                                                          |out                                                                          
reset                                                                        |reset                                                                        
vdd                                                                          |vdd                                                                          
vss                                                                          |vss                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes start_stage and start_stage are equivalent.

Class ring_osc2x13 (1):  Merged 8 parallel devices.
Class ring_osc2x13 (0):  Merged 8 parallel devices.
Subcircuit summary:
Circuit 1: ring_osc2x13                                                      |Circuit 2: ring_osc2x13                                                      
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
gf180mcu_as_sc_mcu7t3v3__fillcap_8 (9->1)                                    |gf180mcu_as_sc_mcu7t3v3__fillcap_8 (9->1)                                    
delay_stage (12)                                                             |delay_stage (12)                                                             
gf180mcu_as_sc_mcu7t3v3__fillcap_4 (1)                                       |gf180mcu_as_sc_mcu7t3v3__fillcap_4 (1)                                       
gf180mcu_as_sc_mcu7t3v3__diode_2 (1)                                         |gf180mcu_as_sc_mcu7t3v3__diode_2 (1)                                         
gf180mcu_as_sc_mcu7t3v3__inv_2 (2)                                           |gf180mcu_as_sc_mcu7t3v3__inv_2 (2)                                           
gf180mcu_as_sc_mcu7t3v3__inv_6 (2)                                           |gf180mcu_as_sc_mcu7t3v3__inv_6 (2)                                           
start_stage (1)                                                              |start_stage (1)                                                              
Number of devices: 20                                                        |Number of devices: 20                                                        
Number of nets: 46                                                           |Number of nets: 46                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: ring_osc2x13                                                      |Circuit 2: ring_osc2x13                                                      
-----------------------------------------------------------------------------|-----------------------------------------------------------------------------
trim[18]                                                                     |trim[18]                                                                     
trim[5]                                                                      |trim[5]                                                                      
trim[19]                                                                     |trim[19]                                                                     
trim[13]                                                                     |trim[13]                                                                     
trim[6]                                                                      |trim[6]                                                                      
trim[0]                                                                      |trim[0]                                                                      
trim[16]                                                                     |trim[16]                                                                     
trim[15]                                                                     |trim[15]                                                                     
trim[21]                                                                     |trim[21]                                                                     
trim[22]                                                                     |trim[22]                                                                     
trim[23]                                                                     |trim[23]                                                                     
trim[17]                                                                     |trim[17]                                                                     
trim[24]                                                                     |trim[24]                                                                     
trim[14]                                                                     |trim[14]                                                                     
trim[20]                                                                     |trim[20]                                                                     
trim[3]                                                                      |trim[3]                                                                      
trim[2]                                                                      |trim[2]                                                                      
trim[8]                                                                      |trim[8]                                                                      
trim[9]                                                                      |trim[9]                                                                      
trim[10]                                                                     |trim[10]                                                                     
trim[4]                                                                      |trim[4]                                                                      
trim[11]                                                                     |trim[11]                                                                     
trim[1]                                                                      |trim[1]                                                                      
trim[7]                                                                      |trim[7]                                                                      
trim[25]                                                                     |trim[25]                                                                     
trim[12]                                                                     |trim[12]                                                                     
clockp[0]                                                                    |clockp[0]                                                                    
clockp[1]                                                                    |clockp[1]                                                                    
reset                                                                        |reset                                                                        
vdd                                                                          |vdd                                                                          
vss                                                                          |vss                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes ring_osc2x13 and ring_osc2x13 are equivalent.

Final result: Circuits match uniquely.
.
