Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 11:17:06 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 130 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 87 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.686        0.000                      0                 1153        0.161        0.000                      0                 1153        3.000        0.000                       0                   393  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.686        0.000                      0                 1153        0.161        0.000                      0                 1153        3.000        0.000                       0                   393  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 fsm7/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/out_tmp_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.780ns  (logic 0.952ns (16.472%)  route 4.828ns (83.528%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=394, unset)          0.973     0.973    fsm7/clk
    SLICE_X53Y53         FDRE                                         r  fsm7/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm7/out_reg[1]/Q
                         net (fo=13, routed)          0.858     2.287    fsm7/fsm7_out[1]
    SLICE_X52Y52         LUT5 (Prop_lut5_I1_O)        0.124     2.411 f  fsm7/out[31]_i_7__1/O
                         net (fo=12, routed)          0.585     2.996    fsm6/out_reg[0]_9
    SLICE_X52Y50         LUT4 (Prop_lut4_I0_O)        0.124     3.120 f  fsm6/done_buf[0]_i_3/O
                         net (fo=4, routed)           1.379     4.499    fsm5/out_reg[31]_0
    SLICE_X88Y45         LUT6 (Prop_lut6_I0_O)        0.124     4.623 f  fsm5/y_write_data[31]_INST_0_i_3/O
                         net (fo=99, routed)          1.590     6.213    fsm6/out_tmp_reg__0
    SLICE_X94Y41         LUT3 (Prop_lut3_I2_O)        0.124     6.337 r  fsm6/out_tmp_reg_i_13/O
                         net (fo=1, routed)           0.416     6.753    multp1/I2[20]
    DSP48_X3Y16          DSP48E1                                      r  multp1/out_tmp_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=394, unset)          0.924     7.924    multp1/clk
    DSP48_X3Y16          DSP48E1                                      r  multp1/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y16          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.450     7.439    multp1/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 fsm7/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/out_tmp0/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 0.952ns (16.506%)  route 4.816ns (83.494%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=394, unset)          0.973     0.973    fsm7/clk
    SLICE_X53Y53         FDRE                                         r  fsm7/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm7/out_reg[1]/Q
                         net (fo=13, routed)          0.858     2.287    fsm7/fsm7_out[1]
    SLICE_X52Y52         LUT5 (Prop_lut5_I1_O)        0.124     2.411 f  fsm7/out[31]_i_7__1/O
                         net (fo=12, routed)          0.585     2.996    fsm6/out_reg[0]_9
    SLICE_X52Y50         LUT4 (Prop_lut4_I0_O)        0.124     3.120 f  fsm6/done_buf[0]_i_3/O
                         net (fo=4, routed)           1.379     4.499    fsm5/out_reg[31]_0
    SLICE_X88Y45         LUT6 (Prop_lut6_I0_O)        0.124     4.623 f  fsm5/y_write_data[31]_INST_0_i_3/O
                         net (fo=99, routed)          1.319     5.942    fsm6/out_tmp_reg__0
    SLICE_X92Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.066 r  fsm6/out_tmp_reg_i_24/O
                         net (fo=2, routed)           0.674     6.741    multp1/I1[9]
    DSP48_X3Y18          DSP48E1                                      r  multp1/out_tmp0/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=394, unset)          0.924     7.924    multp1/clk
    DSP48_X3Y18          DSP48E1                                      r  multp1/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y18          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450     7.439    multp1/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 fsm7/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/out_tmp0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.757ns  (logic 0.952ns (16.536%)  route 4.805ns (83.464%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=394, unset)          0.973     0.973    fsm7/clk
    SLICE_X53Y53         FDRE                                         r  fsm7/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm7/out_reg[1]/Q
                         net (fo=13, routed)          0.858     2.287    fsm7/fsm7_out[1]
    SLICE_X52Y52         LUT5 (Prop_lut5_I1_O)        0.124     2.411 f  fsm7/out[31]_i_7__1/O
                         net (fo=12, routed)          0.585     2.996    fsm6/out_reg[0]_9
    SLICE_X52Y50         LUT4 (Prop_lut4_I0_O)        0.124     3.120 f  fsm6/done_buf[0]_i_3/O
                         net (fo=4, routed)           1.379     4.499    fsm5/out_reg[31]_0
    SLICE_X88Y45         LUT6 (Prop_lut6_I0_O)        0.124     4.623 f  fsm5/y_write_data[31]_INST_0_i_3/O
                         net (fo=99, routed)          1.316     5.939    fsm6/out_tmp_reg__0
    SLICE_X92Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.063 r  fsm6/out_tmp_reg_i_27/O
                         net (fo=2, routed)           0.667     6.730    multp1/I1[6]
    DSP48_X3Y18          DSP48E1                                      r  multp1/out_tmp0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=394, unset)          0.924     7.924    multp1/clk
    DSP48_X3Y18          DSP48E1                                      r  multp1/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y18          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450     7.439    multp1/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.730    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 fsm7/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/out_tmp_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 0.952ns (16.603%)  route 4.782ns (83.397%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=394, unset)          0.973     0.973    fsm7/clk
    SLICE_X53Y53         FDRE                                         r  fsm7/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm7/out_reg[1]/Q
                         net (fo=13, routed)          0.858     2.287    fsm7/fsm7_out[1]
    SLICE_X52Y52         LUT5 (Prop_lut5_I1_O)        0.124     2.411 f  fsm7/out[31]_i_7__1/O
                         net (fo=12, routed)          0.585     2.996    fsm6/out_reg[0]_9
    SLICE_X52Y50         LUT4 (Prop_lut4_I0_O)        0.124     3.120 f  fsm6/done_buf[0]_i_3/O
                         net (fo=4, routed)           1.379     4.499    fsm5/out_reg[31]_0
    SLICE_X88Y45         LUT6 (Prop_lut6_I0_O)        0.124     4.623 f  fsm5/y_write_data[31]_INST_0_i_3/O
                         net (fo=99, routed)          1.368     5.991    fsm6/out_tmp_reg__0
    SLICE_X93Y41         LUT3 (Prop_lut3_I2_O)        0.124     6.115 r  fsm6/out_tmp_reg_i_9/O
                         net (fo=1, routed)           0.592     6.707    multp1/I2[24]
    DSP48_X3Y16          DSP48E1                                      r  multp1/out_tmp_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=394, unset)          0.924     7.924    multp1/clk
    DSP48_X3Y16          DSP48E1                                      r  multp1/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y16          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450     7.439    multp1/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 fsm5/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm5/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 2.644ns (42.425%)  route 3.588ns (57.575%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=394, unset)          0.973     0.973    fsm5/clk
    SLICE_X80Y53         FDRE                                         r  fsm5/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm5/out_reg[31]/Q
                         net (fo=2, routed)           0.827     2.256    fsm5/fsm5_out[31]
    SLICE_X81Y53         LUT4 (Prop_lut4_I1_O)        0.124     2.380 r  fsm5/y_addr0[3]_INST_0_i_39/O
                         net (fo=1, routed)           0.721     3.101    fsm5/y_addr0[3]_INST_0_i_39_n_0
    SLICE_X82Y50         LUT4 (Prop_lut4_I2_O)        0.124     3.225 f  fsm5/y_addr0[3]_INST_0_i_26/O
                         net (fo=5, routed)           0.683     3.907    fsm5/y_addr0[3]_INST_0_i_26_n_0
    SLICE_X79Y47         LUT6 (Prop_lut6_I2_O)        0.124     4.031 f  fsm5/done_buf[0]_i_2/O
                         net (fo=6, routed)           0.535     4.567    fsm5/out_reg[2]_2
    SLICE_X78Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.691 f  fsm5/out[31]_i_5/O
                         net (fo=66, routed)          0.822     5.513    fsm5/out[31]_i_5_n_0
    SLICE_X80Y46         LUT2 (Prop_lut2_I1_O)        0.124     5.637 r  fsm5/out[3]_i_8__0/O
                         net (fo=1, routed)           0.000     5.637    fsm5/out[3]_i_8__0_n_0
    SLICE_X80Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.187 r  fsm5/out_reg[3]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.187    fsm5/out_reg[3]_i_1__4_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.301 r  fsm5/out_reg[7]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.301    fsm5/out_reg[7]_i_1__4_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.415 r  fsm5/out_reg[11]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.415    fsm5/out_reg[11]_i_1__4_n_0
    SLICE_X80Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.529 r  fsm5/out_reg[15]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     6.529    fsm5/out_reg[15]_i_1__4_n_0
    SLICE_X80Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.643 r  fsm5/out_reg[19]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.643    fsm5/out_reg[19]_i_1__4_n_0
    SLICE_X80Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.757 r  fsm5/out_reg[23]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.757    fsm5/out_reg[23]_i_1__4_n_0
    SLICE_X80Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.871 r  fsm5/out_reg[27]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.871    fsm5/out_reg[27]_i_1__4_n_0
    SLICE_X80Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.205 r  fsm5/out_reg[31]_i_3__4/O[1]
                         net (fo=1, routed)           0.000     7.205    fsm5/incr5_out[29]
    SLICE_X80Y53         FDRE                                         r  fsm5/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=394, unset)          0.924     7.924    fsm5/clk
    SLICE_X80Y53         FDRE                                         r  fsm5/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X80Y53         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm5/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 fsm7/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/out_tmp_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.952ns (16.654%)  route 4.764ns (83.346%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=394, unset)          0.973     0.973    fsm7/clk
    SLICE_X53Y53         FDRE                                         r  fsm7/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm7/out_reg[1]/Q
                         net (fo=13, routed)          0.858     2.287    fsm7/fsm7_out[1]
    SLICE_X52Y52         LUT5 (Prop_lut5_I1_O)        0.124     2.411 f  fsm7/out[31]_i_7__1/O
                         net (fo=12, routed)          0.585     2.996    fsm6/out_reg[0]_9
    SLICE_X52Y50         LUT4 (Prop_lut4_I0_O)        0.124     3.120 f  fsm6/done_buf[0]_i_3/O
                         net (fo=4, routed)           1.379     4.499    fsm5/out_reg[31]_0
    SLICE_X88Y45         LUT6 (Prop_lut6_I0_O)        0.124     4.623 f  fsm5/y_write_data[31]_INST_0_i_3/O
                         net (fo=99, routed)          1.352     5.975    fsm6/out_tmp_reg__0
    SLICE_X94Y42         LUT3 (Prop_lut3_I2_O)        0.124     6.099 r  fsm6/out_tmp_reg_i_5/O
                         net (fo=1, routed)           0.591     6.689    multp1/I2[28]
    DSP48_X3Y16          DSP48E1                                      r  multp1/out_tmp_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=394, unset)          0.924     7.924    multp1/clk
    DSP48_X3Y16          DSP48E1                                      r  multp1/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y16          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450     7.439    multp1/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.689    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 fsm7/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm4/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.213ns  (logic 2.502ns (40.268%)  route 3.711ns (59.732%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=394, unset)          0.973     0.973    fsm7/clk
    SLICE_X53Y53         FDRE                                         r  fsm7/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm7/out_reg[1]/Q
                         net (fo=13, routed)          0.858     2.287    fsm7/fsm7_out[1]
    SLICE_X52Y52         LUT5 (Prop_lut5_I1_O)        0.124     2.411 f  fsm7/out[31]_i_7__1/O
                         net (fo=12, routed)          0.585     2.996    fsm6/out_reg[0]_9
    SLICE_X52Y50         LUT4 (Prop_lut4_I0_O)        0.124     3.120 f  fsm6/done_buf[0]_i_3/O
                         net (fo=4, routed)           1.379     4.499    fsm5/out_reg[31]_0
    SLICE_X88Y45         LUT6 (Prop_lut6_I0_O)        0.124     4.623 f  fsm5/y_write_data[31]_INST_0_i_3/O
                         net (fo=99, routed)          0.889     5.512    fsm5/out_reg[2]_0
    SLICE_X85Y43         LUT3 (Prop_lut3_I1_O)        0.124     5.636 r  fsm5/out[3]_i_6__5/O
                         net (fo=1, routed)           0.000     5.636    fsm5/out[3]_i_6__5_n_0
    SLICE_X85Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.168 r  fsm5/out_reg[3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.168    fsm5/out_reg[3]_i_1__3_n_0
    SLICE_X85Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  fsm5/out_reg[7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.282    fsm5/out_reg[7]_i_1__3_n_0
    SLICE_X85Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.396 r  fsm5/out_reg[11]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.396    fsm5/out_reg[11]_i_1__3_n_0
    SLICE_X85Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.510 r  fsm5/out_reg[15]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.510    fsm5/out_reg[15]_i_1__3_n_0
    SLICE_X85Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.624 r  fsm5/out_reg[19]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.624    fsm5/out_reg[19]_i_1__3_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.738 r  fsm5/out_reg[23]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.738    fsm5/out_reg[23]_i_1__3_n_0
    SLICE_X85Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.852 r  fsm5/out_reg[27]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     6.852    fsm5/out_reg[27]_i_1__3_n_0
    SLICE_X85Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.186 r  fsm5/out_reg[31]_i_3__3/O[1]
                         net (fo=1, routed)           0.000     7.186    fsm4/incr4_out[29]
    SLICE_X85Y50         FDRE                                         r  fsm4/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=394, unset)          0.924     7.924    fsm4/clk
    SLICE_X85Y50         FDRE                                         r  fsm4/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X85Y50         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm4/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.186    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 fsm5/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm5/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 2.623ns (42.230%)  route 3.588ns (57.770%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=394, unset)          0.973     0.973    fsm5/clk
    SLICE_X80Y53         FDRE                                         r  fsm5/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm5/out_reg[31]/Q
                         net (fo=2, routed)           0.827     2.256    fsm5/fsm5_out[31]
    SLICE_X81Y53         LUT4 (Prop_lut4_I1_O)        0.124     2.380 r  fsm5/y_addr0[3]_INST_0_i_39/O
                         net (fo=1, routed)           0.721     3.101    fsm5/y_addr0[3]_INST_0_i_39_n_0
    SLICE_X82Y50         LUT4 (Prop_lut4_I2_O)        0.124     3.225 f  fsm5/y_addr0[3]_INST_0_i_26/O
                         net (fo=5, routed)           0.683     3.907    fsm5/y_addr0[3]_INST_0_i_26_n_0
    SLICE_X79Y47         LUT6 (Prop_lut6_I2_O)        0.124     4.031 f  fsm5/done_buf[0]_i_2/O
                         net (fo=6, routed)           0.535     4.567    fsm5/out_reg[2]_2
    SLICE_X78Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.691 f  fsm5/out[31]_i_5/O
                         net (fo=66, routed)          0.822     5.513    fsm5/out[31]_i_5_n_0
    SLICE_X80Y46         LUT2 (Prop_lut2_I1_O)        0.124     5.637 r  fsm5/out[3]_i_8__0/O
                         net (fo=1, routed)           0.000     5.637    fsm5/out[3]_i_8__0_n_0
    SLICE_X80Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.187 r  fsm5/out_reg[3]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.187    fsm5/out_reg[3]_i_1__4_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.301 r  fsm5/out_reg[7]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.301    fsm5/out_reg[7]_i_1__4_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.415 r  fsm5/out_reg[11]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.415    fsm5/out_reg[11]_i_1__4_n_0
    SLICE_X80Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.529 r  fsm5/out_reg[15]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     6.529    fsm5/out_reg[15]_i_1__4_n_0
    SLICE_X80Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.643 r  fsm5/out_reg[19]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.643    fsm5/out_reg[19]_i_1__4_n_0
    SLICE_X80Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.757 r  fsm5/out_reg[23]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.757    fsm5/out_reg[23]_i_1__4_n_0
    SLICE_X80Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.871 r  fsm5/out_reg[27]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.871    fsm5/out_reg[27]_i_1__4_n_0
    SLICE_X80Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.184 r  fsm5/out_reg[31]_i_3__4/O[3]
                         net (fo=1, routed)           0.000     7.184    fsm5/incr5_out[31]
    SLICE_X80Y53         FDRE                                         r  fsm5/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=394, unset)          0.924     7.924    fsm5/clk
    SLICE_X80Y53         FDRE                                         r  fsm5/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X80Y53         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm5/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.184    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 fsm7/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/out_tmp_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.681ns  (logic 0.952ns (16.758%)  route 4.729ns (83.242%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=394, unset)          0.973     0.973    fsm7/clk
    SLICE_X53Y53         FDRE                                         r  fsm7/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm7/out_reg[1]/Q
                         net (fo=13, routed)          0.858     2.287    fsm7/fsm7_out[1]
    SLICE_X52Y52         LUT5 (Prop_lut5_I1_O)        0.124     2.411 f  fsm7/out[31]_i_7__1/O
                         net (fo=12, routed)          0.585     2.996    fsm6/out_reg[0]_9
    SLICE_X52Y50         LUT4 (Prop_lut4_I0_O)        0.124     3.120 f  fsm6/done_buf[0]_i_3/O
                         net (fo=4, routed)           1.379     4.499    fsm5/out_reg[31]_0
    SLICE_X88Y45         LUT6 (Prop_lut6_I0_O)        0.124     4.623 f  fsm5/y_write_data[31]_INST_0_i_3/O
                         net (fo=99, routed)          1.378     6.001    fsm6/out_tmp_reg__0
    SLICE_X93Y42         LUT3 (Prop_lut3_I2_O)        0.124     6.125 r  fsm6/out_tmp_reg_i_7/O
                         net (fo=1, routed)           0.529     6.654    multp1/I2[26]
    DSP48_X3Y16          DSP48E1                                      r  multp1/out_tmp_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=394, unset)          0.924     7.924    multp1/clk
    DSP48_X3Y16          DSP48E1                                      r  multp1/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y16          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450     7.439    multp1/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.654    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 fsm7/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm4/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.192ns  (logic 2.481ns (40.066%)  route 3.711ns (59.934%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=394, unset)          0.973     0.973    fsm7/clk
    SLICE_X53Y53         FDRE                                         r  fsm7/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm7/out_reg[1]/Q
                         net (fo=13, routed)          0.858     2.287    fsm7/fsm7_out[1]
    SLICE_X52Y52         LUT5 (Prop_lut5_I1_O)        0.124     2.411 f  fsm7/out[31]_i_7__1/O
                         net (fo=12, routed)          0.585     2.996    fsm6/out_reg[0]_9
    SLICE_X52Y50         LUT4 (Prop_lut4_I0_O)        0.124     3.120 f  fsm6/done_buf[0]_i_3/O
                         net (fo=4, routed)           1.379     4.499    fsm5/out_reg[31]_0
    SLICE_X88Y45         LUT6 (Prop_lut6_I0_O)        0.124     4.623 f  fsm5/y_write_data[31]_INST_0_i_3/O
                         net (fo=99, routed)          0.889     5.512    fsm5/out_reg[2]_0
    SLICE_X85Y43         LUT3 (Prop_lut3_I1_O)        0.124     5.636 r  fsm5/out[3]_i_6__5/O
                         net (fo=1, routed)           0.000     5.636    fsm5/out[3]_i_6__5_n_0
    SLICE_X85Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.168 r  fsm5/out_reg[3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.168    fsm5/out_reg[3]_i_1__3_n_0
    SLICE_X85Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  fsm5/out_reg[7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.282    fsm5/out_reg[7]_i_1__3_n_0
    SLICE_X85Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.396 r  fsm5/out_reg[11]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.396    fsm5/out_reg[11]_i_1__3_n_0
    SLICE_X85Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.510 r  fsm5/out_reg[15]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.510    fsm5/out_reg[15]_i_1__3_n_0
    SLICE_X85Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.624 r  fsm5/out_reg[19]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.624    fsm5/out_reg[19]_i_1__3_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.738 r  fsm5/out_reg[23]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.738    fsm5/out_reg[23]_i_1__3_n_0
    SLICE_X85Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.852 r  fsm5/out_reg[27]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     6.852    fsm5/out_reg[27]_i_1__3_n_0
    SLICE_X85Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.165 r  fsm5/out_reg[31]_i_3__3/O[3]
                         net (fo=1, routed)           0.000     7.165    fsm4/incr4_out[31]
    SLICE_X85Y50         FDRE                                         r  fsm4/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=394, unset)          0.924     7.924    fsm4/clk
    SLICE_X85Y50         FDRE                                         r  fsm4/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X85Y50         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm4/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.165    
  -------------------------------------------------------------------
                         slack                                  0.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 multp0/done_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/done_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=394, unset)          0.410     0.410    multp0/clk
    SLICE_X39Y48         FDRE                                         r  multp0/done_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp0/done_buf_reg[0]/Q
                         net (fo=1, routed)           0.101     0.652    multp0/done_buf_reg[0]_0
    SLICE_X36Y48         FDRE                                         r  multp0/done_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=394, unset)          0.432     0.432    multp0/clk
    SLICE_X36Y48         FDRE                                         r  multp0/done_buf_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.059     0.491    multp0/done_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 multp1/out_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=394, unset)          0.410     0.410    multp1/clk
    SLICE_X89Y46         FDRE                                         r  multp1/out_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y46         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  multp1/out_tmp_reg[7]/Q
                         net (fo=1, routed)           0.055     0.593    multp1/p_1_in[7]
    SLICE_X89Y46         FDRE                                         r  multp1/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=394, unset)          0.432     0.432    multp1/clk
    SLICE_X89Y46         FDRE                                         r  multp1/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X89Y46         FDRE (Hold_fdre_C_D)        -0.006     0.426    multp1/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 multp1/out_tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.443%)  route 0.062ns (32.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=394, unset)          0.410     0.410    multp1/clk
    SLICE_X88Y47         FDRE                                         r  multp1/out_tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y47         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  multp1/out_tmp_reg[10]/Q
                         net (fo=1, routed)           0.062     0.600    multp1/p_1_in[10]
    SLICE_X88Y47         FDRE                                         r  multp1/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=394, unset)          0.432     0.432    multp1/clk
    SLICE_X88Y47         FDRE                                         r  multp1/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X88Y47         FDRE (Hold_fdre_C_D)        -0.008     0.424    multp1/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           0.600    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 multp1/out_tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.266%)  route 0.065ns (33.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=394, unset)          0.410     0.410    multp1/clk
    SLICE_X88Y47         FDRE                                         r  multp1/out_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y47         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  multp1/out_tmp_reg[13]/Q
                         net (fo=1, routed)           0.065     0.603    multp1/p_1_in[13]
    SLICE_X88Y47         FDRE                                         r  multp1/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=394, unset)          0.432     0.432    multp1/clk
    SLICE_X88Y47         FDRE                                         r  multp1/out_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X88Y47         FDRE (Hold_fdre_C_D)        -0.006     0.426    multp1/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 multp1/out_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.815%)  route 0.107ns (43.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=394, unset)          0.410     0.410    multp1/clk
    SLICE_X89Y48         FDRE                                         r  multp1/out_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y48         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp1/out_tmp_reg[15]/Q
                         net (fo=1, routed)           0.107     0.658    multp1/p_1_in[15]
    SLICE_X89Y47         FDRE                                         r  multp1/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=394, unset)          0.432     0.432    multp1/clk
    SLICE_X89Y47         FDRE                                         r  multp1/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X89Y47         FDRE (Hold_fdre_C_D)         0.047     0.479    multp1/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 multp0/out_tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.227%)  route 0.118ns (41.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=394, unset)          0.410     0.410    multp0/clk
    SLICE_X38Y50         FDRE                                         r  multp0/out_tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  multp0/out_tmp_reg[10]/Q
                         net (fo=1, routed)           0.118     0.692    multp0/p_1_in[10]
    SLICE_X39Y50         FDRE                                         r  multp0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=394, unset)          0.432     0.432    multp0/clk
    SLICE_X39Y50         FDRE                                         r  multp0/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.070     0.502    multp0/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.692    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 multp0/out_tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=394, unset)          0.410     0.410    multp0/clk
    SLICE_X36Y49         FDRE                                         r  multp0/out_tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  multp0/out_tmp_reg[6]/Q
                         net (fo=1, routed)           0.116     0.690    multp0/p_1_in[6]
    SLICE_X37Y49         FDRE                                         r  multp0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=394, unset)          0.432     0.432    multp0/clk
    SLICE_X37Y49         FDRE                                         r  multp0/out_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.066     0.498    multp0/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 multp0/out_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=394, unset)          0.410     0.410    multp0/clk
    SLICE_X38Y50         FDRE                                         r  multp0/out_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  multp0/out_tmp_reg[1]/Q
                         net (fo=1, routed)           0.116     0.690    multp0/p_1_in[1]
    SLICE_X38Y50         FDRE                                         r  multp0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=394, unset)          0.432     0.432    multp0/clk
    SLICE_X38Y50         FDRE                                         r  multp0/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.059     0.491    multp0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 done_reg0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm7/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.048%)  route 0.107ns (33.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=394, unset)          0.410     0.410    done_reg0/clk
    SLICE_X50Y53         FDRE                                         r  done_reg0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  done_reg0/out_reg[0]/Q
                         net (fo=3, routed)           0.107     0.682    fsm7/done_reg0_out
    SLICE_X51Y53         LUT6 (Prop_lut6_I0_O)        0.045     0.727 r  fsm7/out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.727    fsm7/out[2]_i_1_n_0
    SLICE_X51Y53         FDRE                                         r  fsm7/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=394, unset)          0.432     0.432    fsm7/clk
    SLICE_X51Y53         FDRE                                         r  fsm7/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X51Y53         FDRE (Hold_fdre_C_D)         0.092     0.524    fsm7/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.727    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 multp1/done_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/done_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=394, unset)          0.410     0.410    multp1/clk
    SLICE_X84Y47         FDRE                                         r  multp1/done_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp1/done_buf_reg[0]/Q
                         net (fo=1, routed)           0.157     0.708    multp1/done_buf_reg[0]_0
    SLICE_X83Y47         FDRE                                         r  multp1/done_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=394, unset)          0.432     0.432    multp1/clk
    SLICE_X83Y47         FDRE                                         r  multp1/done_buf_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X83Y47         FDRE (Hold_fdre_C_D)         0.070     0.502    multp1/done_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y18   multp0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X3Y16   multp1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y21   multp0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X3Y19   multp1/out_tmp_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X36Y50  multp0/out_tmp_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X38Y50  multp0/out_tmp_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X36Y51  multp0/out_tmp_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X36Y51  multp0/out_tmp_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X36Y51  multp0/out_tmp_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y50  multp0/out_tmp_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y50  multp0/out_tmp_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y50  multp0/out_tmp_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y51  multp0/out_tmp_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y51  multp0/out_tmp_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y51  multp0/out_tmp_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y50  multp0/out_tmp_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y51  multp0/out_tmp_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y50  multp0/out_tmp_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y50  multp0/out_tmp_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y48  multp0/out_tmp_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y50  multp0/out_tmp_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y50  multp0/out_tmp_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y51  multp0/out_tmp_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y51  multp0/out_tmp_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y51  multp0/out_tmp_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y50  multp0/out_tmp_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y51  multp0/out_tmp_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y50  multp0/out_tmp_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y50  multp0/out_tmp_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y48  multp0/out_tmp_reg[2]/C



