# 2D Convolution Engine for FPGA

[![License](https://img.shields.io/badge/license-MIT-blue.svg)](LICENSE)
[![SystemVerilog](https://img.shields.io/badge/HDL-SystemVerilog-orange.svg)]()
[![FPGA](https://img.shields.io/badge/target-FPGA-green.svg)]()
[![Repo](https://img.shields.io/badge/repo-GitHub-black.svg)](https://github.com/ManoelIvisson/convulucao-2d-FPGA-Litex)

## ğŸ“‹ Table of Contents

- [English Documentation](#english-documentation)
  - [Overview](#overview)
  - [Features](#features)
  - [Architecture](#architecture)
  - [Module Descriptions](#module-descriptions)
  - [Parameters](#parameters)
  - [Usage Examples](#usage-examples)
  - [Getting Started](#getting-started)
  - [Simulation](#simulation)
  - [Performance](#performance)
  - [Applications](#applications)
- [DocumentaÃ§Ã£o em PortuguÃªs](#documentaÃ§Ã£o-em-portuguÃªs)
  - [VisÃ£o Geral](#visÃ£o-geral)
  - [CaracterÃ­sticas](#caracterÃ­sticas)
  - [Arquitetura](#arquitetura)
  - [DescriÃ§Ã£o dos MÃ³dulos](#descriÃ§Ã£o-dos-mÃ³dulos)
  - [ParÃ¢metros](#parÃ¢metros)
  - [Exemplos de Uso](#exemplos-de-uso)
  - [Como ComeÃ§ar](#como-comeÃ§ar)
  - [SimulaÃ§Ã£o](#simulaÃ§Ã£o)
  - [Desempenho](#desempenho)
  - [AplicaÃ§Ãµes](#aplicaÃ§Ãµes)

---

# English Documentation

## Overview

This project implements a **high-performance 2D convolution engine** designed for FPGA platforms. It processes 8-bit grayscale images using configurable 3Ã—3 convolution kernels, ideal for real-time image processing applications such as edge detection, blurring, sharpening, and other computer vision tasks.

The design uses a streaming architecture with line buffers, enabling efficient processing of images of arbitrary height with minimal memory overhead.

## Features

- âœ… **3Ã—3 Convolution Kernel**: Fully configurable coefficients
- âœ… **Streaming Architecture**: Processes one pixel per clock cycle
- âœ… **Parameterizable Design**: Configurable bit widths and image dimensions
- âœ… **Line Buffer**: Efficient memory usage for arbitrary image heights
- âœ… **Edge Handling**: Zero-padding for border pixels
- âœ… **Optional Absolute Value**: For gradient magnitude (Sobel, etc.)
- âœ… **Configurable Normalization**: Programmable bit-shift for output scaling
- âœ… **Pipeline Architecture**: Optimized for high clock frequencies
- âœ… **Overflow Protection**: Automatic clamping to valid pixel range

## Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                         conv_top                            â”‚
â”‚                                                             â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚   Kernel     â”‚    â”‚ Line Buffer â”‚    â”‚     MAC9     â”‚  â”‚
â”‚  â”‚   Storage    â”‚â”€â”€â”€â–¶â”‚   (3x3)     â”‚â”€â”€â”€â–¶â”‚  Multiply &  â”‚  â”‚
â”‚  â”‚   (9 coefs)  â”‚    â”‚  Window     â”‚    â”‚  Accumulate  â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚         â–²                   â–²                    â”‚         â”‚
â”‚         â”‚                   â”‚                    â–¼         â”‚
â”‚    kernel_wr           valid_in             â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚    kernel_addr          px_in               â”‚ Norm & â”‚    â”‚
â”‚    kernel_data                              â”‚ Clamp  â”‚    â”‚
â”‚                                             â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                                                  â”‚         â”‚
â”‚                                                  â–¼         â”‚
â”‚                                            valid_out       â”‚
â”‚                                            px_out          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Data Flow

1. **Input Stream**: Pixels arrive sequentially (left-to-right, top-to-bottom)
2. **Line Buffer**: Maintains a 3Ã—3 sliding window across rows
3. **MAC Unit**: Performs 9 multiply-accumulate operations in parallel
4. **Normalization**: Applies optional absolute value and bit-shift
5. **Clamping**: Ensures output stays within valid range [0, 255]
6. **Output Stream**: Processed pixels output with `valid_out` signal

## Module Descriptions

### conv_top

**Top-level module** integrating all submodules and controlling the convolution pipeline.

**Ports:**

- `clk`, `rstn`: Clock and active-low reset
- `valid_in`, `px_in`: Input pixel stream
- `kernel_wr`, `kernel_addr`, `kernel_data`: Kernel programming interface
- `valid_out`, `px_out`: Output pixel stream

### linebuffer_3x3

**Line buffer implementation** that maintains the sliding 3Ã—3 window across image rows.

**Key Features:**

- Stores two previous rows in internal RAM
- Uses shift registers for current row
- Handles edge cases with zero-padding
- Outputs valid window signals

### mac9

**Multiply-Accumulate Unit** performing the convolution computation.

**Operation:**

```
result = Î£(pixel[i] Ã— kernel[i])  for i = 0 to 8
```

**Features:**

- Parallel multiplication of 9 pixel-coefficient pairs
- Pipelined adder tree for accumulation
- Signed arithmetic for negative kernels

## Parameters

| Parameter | Default | Description                                 |
| --------- | ------- | ------------------------------------------- |
| `PIX_W`   | 8       | Pixel bit width (typically 8 for grayscale) |
| `COEF_W`  | 16      | Coefficient bit width (signed)              |
| `ACC_W`   | 32      | Accumulator bit width                       |
| `IMG_W`   | 128     | Image width in pixels                       |
| `USE_ABS` | 1       | Enable absolute value (1=yes, 0=no)         |
| `SHIFT`   | 0       | Right shift for normalization               |

## Usage Examples

### Example 1: Gaussian Blur (3Ã—3)

```
Kernel:
â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”
â”‚ 1 â”‚ 2 â”‚ 1 â”‚
â”œâ”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”¤
â”‚ 2 â”‚ 4 â”‚ 2 â”‚
â”œâ”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”¤
â”‚ 1 â”‚ 2 â”‚ 1 â”‚
â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”˜
Total: 16 â†’ Use SHIFT=4
```

**Configuration:**

```systemverilog
conv_top #(
  .PIX_W(8),
  .IMG_W(640),
  .USE_ABS(0),
  .SHIFT(4)
) blur_inst (...);
```

**Kernel Programming:**

```systemverilog
kernel[0] = 1; kernel[1] = 2; kernel[2] = 1;
kernel[3] = 2; kernel[4] = 4; kernel[5] = 2;
kernel[6] = 1; kernel[7] = 2; kernel[8] = 1;
```

**Effect:** Smooths the image by averaging neighboring pixels

### Example 2: Sobel Edge Detection (Horizontal)

```
Kernel:
â”Œâ”€â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”
â”‚ -1 â”‚ 0 â”‚  1 â”‚
â”œâ”€â”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”€â”¤
â”‚ -2 â”‚ 0 â”‚  2 â”‚
â”œâ”€â”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”€â”¤
â”‚ -1 â”‚ 0 â”‚  1 â”‚
â””â”€â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”˜
```

**Configuration:**

```systemverilog
conv_top #(
  .PIX_W(8),
  .IMG_W(640),
  .USE_ABS(1),  // Use absolute value
  .SHIFT(8)
) sobel_x_inst (...);
```

**Kernel Programming:**

```systemverilog
kernel[0] = -1; kernel[1] = 0; kernel[2] = 1;
kernel[3] = -2; kernel[4] = 0; kernel[5] = 2;
kernel[6] = -1; kernel[7] = 0; kernel[8] = 1;
```

**Effect:** Detects vertical edges in the image

### Example 3: Sharpen Filter

```
Kernel:
â”Œâ”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”
â”‚  0 â”‚ -1 â”‚  0 â”‚
â”œâ”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¤
â”‚ -1 â”‚  5 â”‚ -1 â”‚
â”œâ”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¤
â”‚  0 â”‚ -1 â”‚  0 â”‚
â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜
```

**Configuration:**

```systemverilog
conv_top #(
  .PIX_W(8),
  .IMG_W(640),
  .USE_ABS(0),
  .SHIFT(0)
) sharpen_inst (...);
```

**Effect:** Enhances edges and details in the image

### Example 4: Laplacian Edge Detection

```
Kernel:
â”Œâ”€â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”
â”‚  0 â”‚ -1 â”‚  0 â”‚
â”œâ”€â”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”€â”¤
â”‚ -1 â”‚  4 â”‚ -1 â”‚
â”œâ”€â”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”€â”¤
â”‚  0 â”‚ -1 â”‚  0 â”‚
â””â”€â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”˜
```

**Configuration:**

```systemverilog
conv_top #(
  .PIX_W(8),
  .IMG_W(640),
  .USE_ABS(1),  // Use absolute value
  .SHIFT(0)
) laplacian_inst (...);
```

**Effect:** Detects edges by highlighting regions of rapid intensity change

## Getting Started

### Prerequisites

- **HDL Simulator**: ModelSim, Vivado Simulator, or Verilator
- **FPGA Tools**: Xilinx Vivado or Intel Quartus (for synthesis)
- **Python**: For image preprocessing (optional)

### Quick Start

1. **Clone the repository**

```bash
git clone https://github.com/ManoelIvisson/convulucao-2d-FPGA-Litex.git
cd convulucao-2d-FPGA-Litex
```

2. **Prepare input image**

```python
# convert_image.py
from PIL import Image
import numpy as np

img = Image.open('input.png').convert('L')
img = img.resize((640, 480))
pixels = np.array(img)

with open('image_in.hex', 'w') as f:
    for pixel in pixels.flatten():
        f.write(f'{pixel:02x}\n')
```

3. **Run simulation**

```bash
# Using ModelSim
vlog conv_top.sv linebuffer_3x3.sv mac9.sv tb_conv.sv
vsim -c tb_conv -do "run -all"

# Using Vivado
vivado -mode batch -source sim_script.tcl
```

4. **View results**

```python
# view_output.py
import numpy as np
from PIL import Image

pixels = []
with open('out_pixels.hex', 'r') as f:
    for line in f:
        pixels.append(int(line.strip(), 16))

img_array = np.array(pixels).reshape(480, 640)
img = Image.fromarray(img_array.astype('uint8'))
img.save('output.png')
img.show()
```

## Scripts and Tools

The repository includes Python scripts for image processing:

- `convert_image.py`: Converts a PNG image to hex format for simulation input
  ```bash
  python convert_image.py input.png image_in.hex
  ```

- `view_output.py`: Converts hex output from simulation to PNG image
  ```bash
  python view_output.py out_pixels.hex output.png
  ```

Install dependencies: `pip install pillow numpy`

## Simulation

### Prerequisites

- **FPGA Tools**: Xilinx Vivado (recommended) or Intel Quartus Prime
- **Target Device**: Any modern FPGA (e.g., Xilinx Artix-7, Kintex-7, or equivalent)

### Steps for Vivado

1. **Create a new project in Vivado**

   - Open Vivado and select "Create Project"
   - Set project name and location
   - Choose "RTL Project" and add the RTL files: `rtl/conv_top.sv`, `rtl/linebuffer_3x3.sv`, `rtl/mac9.sv`

2. **Configure synthesis settings**

   - In Project Settings > Synthesis, set target language to SystemVerilog
   - Add any necessary constraints (e.g., clock constraints in a .xdc file)

3. **Run synthesis and implementation**

   ```bash
   # In Vivado Tcl console or batch mode
   synth_design -top conv_top -part xc7a35tcpg236-1
   opt_design
   place_design
   route_design
   write_bitstream -force conv_top.bit
   ```

4. **Generate reports**

   - Check timing reports for clock frequency
   - Verify resource utilization matches estimates

### For Quartus (Intel FPGA)

1. Create a new project in Quartus Prime
2. Add RTL files and set top-level entity to `conv_top`
3. Configure device family (e.g., Cyclone V)
4. Run compilation and generate .sof file

### Tips

- Monitor timing closure; adjust pipeline if needed
- Use DSP blocks for multipliers to optimize resource usage
- Test on hardware with a simple test pattern before full images

## Performance

### Throughput

- **1 pixel per clock cycle** (after pipeline fill)
- For 100 MHz clock: **100 Megapixels/second**
- 640Ã—480 image @ 100 MHz: **3.2 ms** (312 FPS)

### Latency

- Pipeline latency: **~5-7 clock cycles**
- Initial startup: **2 rows + 2 columns** before first valid output

### Resource Utilization (Typical for Xilinx 7-series)

| Resource | Usage    | Notes                        |
| -------- | -------- | ---------------------------- |
| LUTs     | ~500-800 | Varies with parameters       |
| FFs      | ~300-500 | Pipeline registers           |
| BRAMs    | 2        | Line buffers (for IMG_W=640) |
| DSPs     | 9        | Multipliers (MAC unit)       |

## Applications

### Computer Vision

- **Edge Detection**: Sobel, Prewitt, Laplacian
- **Image Smoothing**: Gaussian blur, average filter
- **Image Sharpening**: Unsharp mask, high-pass filters

### Video Processing

- Real-time video filtering
- Motion detection preprocessing
- Feature extraction

### Machine Learning

- Convolutional layer implementation
- Feature map generation
- CNN acceleration

### Scientific Imaging

- Medical image enhancement
- Microscopy image processing
- Satellite image analysis

## Troubleshooting

### Common Issues

- **Simulation fails with overflow**: Check kernel coefficients and SHIFT parameter. Ensure coefficients sum appropriately for normalization.
- **Timing violations in synthesis**: Reduce clock frequency or add pipeline stages. Monitor critical path in Vivado reports.
- **Incorrect output pixels**: Verify kernel programming order (row-major). Check image dimensions match IMG_W parameter.
- **BRAM usage high**: For larger IMG_W, consider external memory or adjust buffer size.
- **Python scripts fail**: Install dependencies: `pip install pillow numpy`. Ensure input image is grayscale.

### Debugging Tips

- Use waveform viewer to inspect `window_valid` and pixel streams
- Add debug signals for intermediate MAC results
- Test with simple kernels (e.g., identity) first

---

# DocumentaÃ§Ã£o em PortuguÃªs

## VisÃ£o Geral

Este projeto implementa um **motor de convoluÃ§Ã£o 2D de alto desempenho** projetado para plataformas FPGA. Ele processa imagens em escala de cinza de 8 bits usando kernels de convoluÃ§Ã£o 3Ã—3 configurÃ¡veis, ideal para aplicaÃ§Ãµes de processamento de imagem em tempo real, como detecÃ§Ã£o de bordas, desfoque, nitidez e outras tarefas de visÃ£o computacional.

O design usa uma arquitetura de streaming com buffers de linha, permitindo o processamento eficiente de imagens de altura arbitrÃ¡ria com overhead mÃ­nimo de memÃ³ria.

## CaracterÃ­sticas

- âœ… **Kernel de ConvoluÃ§Ã£o 3Ã—3**: Coeficientes totalmente configurÃ¡veis
- âœ… **Arquitetura de Streaming**: Processa um pixel por ciclo de clock
- âœ… **Design ParametrizÃ¡vel**: Larguras de bits e dimensÃµes de imagem configurÃ¡veis
- âœ… **Buffer de Linha**: Uso eficiente de memÃ³ria para alturas de imagem arbitrÃ¡rias
- âœ… **Tratamento de Bordas**: Zero-padding para pixels de borda
- âœ… **Valor Absoluto Opcional**: Para magnitude de gradiente (Sobel, etc.)
- âœ… **NormalizaÃ§Ã£o ConfigurÃ¡vel**: Deslocamento de bits programÃ¡vel para escalonamento de saÃ­da
- âœ… **Arquitetura Pipeline**: Otimizada para altas frequÃªncias de clock
- âœ… **ProteÃ§Ã£o contra Overflow**: LimitaÃ§Ã£o automÃ¡tica para faixa vÃ¡lida de pixels

## Arquitetura

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                         conv_top                            â”‚
â”‚                                                             â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚ Armazenamentoâ”‚    â”‚   Buffer    â”‚    â”‚     MAC9     â”‚  â”‚
â”‚  â”‚   de Kernel  â”‚â”€â”€â”€â–¶â”‚  de Linha   â”‚â”€â”€â”€â–¶â”‚ Multiplica & â”‚  â”‚
â”‚  â”‚  (9 coefs)   â”‚    â”‚   (3x3)     â”‚    â”‚   Acumula    â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚         â–²                   â–²                    â”‚         â”‚
â”‚         â”‚                   â”‚                    â–¼         â”‚
â”‚    kernel_wr           valid_in             â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚    kernel_addr          px_in               â”‚ Norm & â”‚    â”‚
â”‚    kernel_data                              â”‚ Clamp  â”‚    â”‚
â”‚                                             â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                                                  â”‚         â”‚
â”‚                                                  â–¼         â”‚
â”‚                                            valid_out       â”‚
â”‚                                            px_out          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Fluxo de Dados

1. **Stream de Entrada**: Pixels chegam sequencialmente (esquerda-direita, cima-baixo)
2. **Buffer de Linha**: MantÃ©m uma janela deslizante 3Ã—3 atravÃ©s das linhas
3. **Unidade MAC**: Realiza 9 operaÃ§Ãµes de multiplicaÃ§Ã£o-acumulaÃ§Ã£o em paralelo
4. **NormalizaÃ§Ã£o**: Aplica valor absoluto opcional e deslocamento de bits
5. **LimitaÃ§Ã£o**: Garante que a saÃ­da permaneÃ§a dentro da faixa vÃ¡lida [0, 255]
6. **Stream de SaÃ­da**: Pixels processados com sinal `valid_out`

## DescriÃ§Ã£o dos MÃ³dulos

### conv_top

**MÃ³dulo de nÃ­vel superior** integrando todos os submÃ³dulos e controlando o pipeline de convoluÃ§Ã£o.

**Portas:**

- `clk`, `rstn`: Clock e reset ativo-baixo
- `valid_in`, `px_in`: Stream de pixels de entrada
- `kernel_wr`, `kernel_addr`, `kernel_data`: Interface de programaÃ§Ã£o do kernel
- `valid_out`, `px_out`: Stream de pixels de saÃ­da

### linebuffer_3x3

**ImplementaÃ§Ã£o do buffer de linha** que mantÃ©m a janela deslizante 3Ã—3 atravÃ©s das linhas da imagem.

**CaracterÃ­sticas Principais:**

- Armazena duas linhas anteriores em RAM interna
- Usa registradores de deslocamento para a linha atual
- Trata casos de borda com zero-padding
- Gera sinais de janela vÃ¡lida

### mac9

**Unidade de MultiplicaÃ§Ã£o-AcumulaÃ§Ã£o** realizando a computaÃ§Ã£o da convoluÃ§Ã£o.

**OperaÃ§Ã£o:**

```
resultado = Î£(pixel[i] Ã— kernel[i])  para i = 0 atÃ© 8
```

**CaracterÃ­sticas:**

- MultiplicaÃ§Ã£o paralela de 9 pares pixel-coeficiente
- Ãrvore de somadores pipelined para acumulaÃ§Ã£o
- AritmÃ©tica com sinal para kernels negativos

## ParÃ¢metros

| ParÃ¢metro | PadrÃ£o | DescriÃ§Ã£o                                                     |
| --------- | ------ | ------------------------------------------------------------- |
| `PIX_W`   | 8      | Largura de bits do pixel (tipicamente 8 para escala de cinza) |
| `COEF_W`  | 16     | Largura de bits do coeficiente (com sinal)                    |
| `ACC_W`   | 32     | Largura de bits do acumulador                                 |
| `IMG_W`   | 128    | Largura da imagem em pixels                                   |
| `USE_ABS` | 1      | Habilita valor absoluto (1=sim, 0=nÃ£o)                        |
| `SHIFT`   | 0      | Deslocamento Ã  direita para normalizaÃ§Ã£o                      |

## Exemplos de Uso

### Exemplo 1: Desfoque Gaussiano (3Ã—3)

```
Kernel:
â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”
â”‚ 1 â”‚ 2 â”‚ 1 â”‚
â”œâ”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”¤
â”‚ 2 â”‚ 4 â”‚ 2 â”‚
â”œâ”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”¤
â”‚ 1 â”‚ 2 â”‚ 1 â”‚
â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”˜
Total: 16 â†’ Use SHIFT=4
```

**ConfiguraÃ§Ã£o:**

```systemverilog
conv_top #(
  .PIX_W(8),
  .IMG_W(640),
  .USE_ABS(0),
  .SHIFT(4)
) blur_inst (...);
```

**ProgramaÃ§Ã£o do Kernel:**

```systemverilog
kernel[0] = 1; kernel[1] = 2; kernel[2] = 1;
kernel[3] = 2; kernel[4] = 4; kernel[5] = 2;
kernel[6] = 1; kernel[7] = 2; kernel[8] = 1;
```

**Efeito:** Suaviza a imagem fazendo mÃ©dia dos pixels vizinhos

### Exemplo 2: DetecÃ§Ã£o de Bordas Sobel (Horizontal)

```
Kernel:
â”Œâ”€â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”
â”‚ -1 â”‚ 0 â”‚  1 â”‚
â”œâ”€â”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”€â”¤
â”‚ -2 â”‚ 0 â”‚  2 â”‚
â”œâ”€â”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”€â”¤
â”‚ -1 â”‚ 0 â”‚  1 â”‚
â””â”€â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”˜
```

**ConfiguraÃ§Ã£o:**

```systemverilog
conv_top #(
  .PIX_W(8),
  .IMG_W(640),
  .USE_ABS(1),  // Usa valor absoluto
  .SHIFT(8)
) sobel_x_inst (...);
```

**ProgramaÃ§Ã£o do Kernel:**

```systemverilog
kernel[0] = -1; kernel[1] = 0; kernel[2] = 1;
kernel[3] = -2; kernel[4] = 0; kernel[5] = 2;
kernel[6] = -1; kernel[7] = 0; kernel[8] = 1;
```

**Efeito:** Detecta bordas verticais na imagem

### Exemplo 3: Filtro de Nitidez

```
Kernel:
â”Œâ”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”
â”‚  0 â”‚ -1 â”‚  0 â”‚
â”œâ”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¤
â”‚ -1 â”‚  5 â”‚ -1 â”‚
â”œâ”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¤
â”‚  0 â”‚ -1 â”‚  0 â”‚
â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜
```

**ConfiguraÃ§Ã£o:**

```systemverilog
conv_top #(
  .PIX_W(8),
  .IMG_W(640),
  .USE_ABS(0),
  .SHIFT(0)
) sharpen_inst (...);
```

**Efeito:** RealÃ§a bordas e detalhes na imagem

### Exemplo 4: DetecÃ§Ã£o de Bordas Laplaciano

```
Kernel:
â”Œâ”€â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”
â”‚  0 â”‚ -1 â”‚  0 â”‚
â”œâ”€â”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”€â”¤
â”‚ -1 â”‚  4 â”‚ -1 â”‚
â”œâ”€â”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”€â”¤
â”‚  0 â”‚ -1 â”‚  0 â”‚
â””â”€â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”˜
```

**ConfiguraÃ§Ã£o:**

```systemverilog
conv_top #(
  .PIX_W(8),
  .IMG_W(640),
  .USE_ABS(1),  // Usa valor absoluto
  .SHIFT(0)
) laplacian_inst (...);
```

**Efeito:** Detecta bordas destacando regiÃµes de mudanÃ§a rÃ¡pida de intensidade

## Como ComeÃ§ar

### PrÃ©-requisitos

- **Simulador HDL**: ModelSim, Vivado Simulator ou Verilator
- **Ferramentas FPGA**: Xilinx Vivado ou Intel Quartus (para sÃ­ntese)
- **Python**: Para prÃ©-processamento de imagem (opcional)

### InÃ­cio RÃ¡pido

1. **Clone o repositÃ³rio**

```bash
git clone https://github.com/ManoelIvisson/convulucao-2d-FPGA-Litex.git
cd convulucao-2d-FPGA-Litex
```

2. **Prepare a imagem de entrada**

```python
# convert_image.py
from PIL import Image
import numpy as np

img = Image.open('entrada.png').convert('L')
img = img.resize((640, 480))
pixels = np.array(img)

with open('image_in.hex', 'w') as f:
    for pixel in pixels.flatten():
        f.write(f'{pixel:02x}\n')
```

3. **Execute a simulaÃ§Ã£o**

```bash
# Usando ModelSim
vlog conv_top.sv linebuffer_3x3.sv mac9.sv tb_conv.sv
vsim -c tb_conv -do "run -all"

# Usando Vivado
vivado -mode batch -source sim_script.tcl
```

4. **Visualize os resultados**

```python
# view_output.py
import numpy as np
from PIL import Image

pixels = []
with open('out_pixels.hex', 'r') as f:
    for line in f:
        pixels.append(int(line.strip(), 16))

img_array = np.array(pixels).reshape(480, 640)
img = Image.fromarray(img_array.astype('uint8'))
img.save('saida.png')
img.show()
```

## Scripts e Ferramentas

O repositÃ³rio inclui scripts Python para processamento de imagem:

- `convert_image.py`: Converte uma imagem PNG para formato hex para entrada de simulaÃ§Ã£o
  ```bash
  python convert_image.py entrada.png image_in.hex
  ```

- `view_output.py`: Converte saÃ­da hex da simulaÃ§Ã£o para imagem PNG
  ```bash
  python view_output.py out_pixels.hex saida.png
  ```

Instale dependÃªncias: `pip install pillow numpy`

## SimulaÃ§Ã£o

### PrÃ©-requisitos

- **Ferramentas FPGA**: Xilinx Vivado (recomendado) ou Intel Quartus Prime
- **Dispositivo Alvo**: Qualquer FPGA moderno (ex.: Xilinx Artix-7, Kintex-7 ou equivalente)

### Passos para Vivado

1. **Crie um novo projeto no Vivado**

   - Abra o Vivado e selecione "Create Project"
   - Defina nome e localizaÃ§Ã£o do projeto
   - Escolha "RTL Project" e adicione os arquivos RTL: `rtl/conv_top.sv`, `rtl/linebuffer_3x3.sv`, `rtl/mac9.sv`

2. **Configure as configuraÃ§Ãµes de sÃ­ntese**

   - Em Project Settings > Synthesis, defina a linguagem alvo como SystemVerilog
   - Adicione constraints necessÃ¡rios (ex.: constraints de clock em um arquivo .xdc)

3. **Execute sÃ­ntese e implementaÃ§Ã£o**

   ```bash
   # No console Tcl do Vivado ou modo batch
   synth_design -top conv_top -part xc7a35tcpg236-1
   opt_design
   place_design
   route_design
   write_bitstream -force conv_top.bit
   ```

4. **Gere relatÃ³rios**

   - Verifique relatÃ³rios de timing para frequÃªncia de clock
   - Confirme utilizaÃ§Ã£o de recursos com as estimativas

### Para Quartus (Intel FPGA)

1. Crie um novo projeto no Quartus Prime
2. Adicione arquivos RTL e defina entidade de nÃ­vel superior como `conv_top`
3. Configure famÃ­lia de dispositivo (ex.: Cyclone V)
4. Execute compilaÃ§Ã£o e gere arquivo .sof

### Dicas

- Monitore fechamento de timing; ajuste pipeline se necessÃ¡rio
- Use blocos DSP para multiplicadores para otimizar uso de recursos
- Teste em hardware com um padrÃ£o simples antes de imagens completas

## Desempenho

### Taxa de Processamento

- **1 pixel por ciclo de clock** (apÃ³s preenchimento do pipeline)
- Para clock de 100 MHz: **100 Megapixels/segundo**
- Imagem 640Ã—480 @ 100 MHz: **3,2 ms** (312 FPS)

### LatÃªncia

- LatÃªncia do pipeline: **~5-7 ciclos de clock**
- InicializaÃ§Ã£o: **2 linhas + 2 colunas** antes da primeira saÃ­da vÃ¡lida

### UtilizaÃ§Ã£o de Recursos (TÃ­pico para Xilinx sÃ©rie-7)

| Recurso | Uso      | Notas                             |
| ------- | -------- | --------------------------------- |
| LUTs    | ~500-800 | Varia com parÃ¢metros              |
| FFs     | ~300-500 | Registradores de pipeline         |
| BRAMs   | 2        | Buffers de linha (para IMG_W=640) |
| DSPs    | 9        | Multiplicadores (unidade MAC)     |

## AplicaÃ§Ãµes

### VisÃ£o Computacional

- **DetecÃ§Ã£o de Bordas**: Sobel, Prewitt, Laplaciano
- **SuavizaÃ§Ã£o de Imagem**: Desfoque gaussiano, filtro de mÃ©dia
- **Nitidez de Imagem**: MÃ¡scara de nitidez, filtros passa-alta

### Processamento de VÃ­deo

- Filtragem de vÃ­deo em tempo real
- PrÃ©-processamento para detecÃ§Ã£o de movimento
- ExtraÃ§Ã£o de caracterÃ­sticas

### Aprendizado de MÃ¡quina

- ImplementaÃ§Ã£o de camada convolucional
- GeraÃ§Ã£o de mapas de caracterÃ­sticas
- AceleraÃ§Ã£o de CNN

### Imagem CientÃ­fica

- Realce de imagem mÃ©dica
- Processamento de imagem de microscopia
- AnÃ¡lise de imagem de satÃ©lite

## SoluÃ§Ã£o de Problemas

### Problemas Comuns

- **SimulaÃ§Ã£o falha com overflow**: Verifique coeficientes do kernel e parÃ¢metro SHIFT. Garanta que coeficientes somem adequadamente para normalizaÃ§Ã£o.
- **ViolaÃ§Ãµes de timing na sÃ­ntese**: Reduza frequÃªncia de clock ou adicione estÃ¡gios de pipeline. Monitore caminho crÃ­tico em relatÃ³rios do Vivado.
- **Pixels de saÃ­da incorretos**: Verifique ordem de programaÃ§Ã£o do kernel (linha-principal). Confirme dimensÃµes da imagem correspondem ao parÃ¢metro IMG_W.
- **Uso alto de BRAM**: Para IMG_W maior, considere memÃ³ria externa ou ajuste tamanho do buffer.
- **Scripts Python falham**: Instale dependÃªncias: `pip install pillow numpy`. Garanta que imagem de entrada seja em escala de cinza.

### Dicas de DepuraÃ§Ã£o

- Use visualizador de formas de onda para inspecionar `window_valid` e streams de pixels
- Adicione sinais de debug para resultados intermediÃ¡rios do MAC
- Teste com kernels simples (ex.: identidade) primeiro

---

## ğŸ“ Project Structure

```
convulucao-2d-FPGA-Litex/
â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ conv_top.sv          # Top-level module
â”‚   â”œâ”€â”€ linebuffer_3x3.sv    # Line buffer implementation
â”‚   â””â”€â”€ mac9.sv              # MAC unit
â”œâ”€â”€ testbench/
â”‚   â””â”€â”€ tb_conv.sv           # Testbench
â”œâ”€â”€ convert_image.py         # Image to hex converter
â”œâ”€â”€ view_output.py           # Output visualizer
â””â”€â”€ README.md                # This file
```

## ğŸ¤ Contributing

Contributions are welcome! Please feel free to submit a Pull Request.

## ğŸ“„ License

This project is licensed under the MIT License - see the LICENSE file for details.

## ğŸ“§ Contact

For questions or suggestions, please open an issue on GitHub.

## ğŸ™ Acknowledgments

- Inspired by classical image processing techniques
- Optimized for FPGA implementation efficiency
- Community feedback and contributions

---

**Note**: This is a hardware description, not software. Synthesis and implementation results will vary based on target FPGA device and tool settings.
