/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [23:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  wire [8:0] celloutsig_0_23z;
  wire [15:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [11:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_31z;
  wire [3:0] celloutsig_0_33z;
  wire celloutsig_0_37z;
  wire [18:0] celloutsig_0_38z;
  wire [8:0] celloutsig_0_3z;
  reg [45:0] celloutsig_0_43z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [6:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [12:0] celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_54z = ~(celloutsig_0_31z[3] & celloutsig_0_37z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z[11] & in_data[130]);
  assign celloutsig_0_9z = ~(celloutsig_0_4z[2] & celloutsig_0_2z);
  assign celloutsig_0_11z = ~(celloutsig_0_6z[3] & celloutsig_0_7z[0]);
  assign celloutsig_0_2z = ~(celloutsig_0_0z & in_data[36]);
  assign celloutsig_0_26z = ~(celloutsig_0_5z[6] & celloutsig_0_19z[18]);
  assign celloutsig_0_0z = ~(in_data[58] | in_data[22]);
  assign celloutsig_0_37z = ~(celloutsig_0_10z[4] | celloutsig_0_2z);
  assign celloutsig_1_8z = ~(celloutsig_1_0z[3] | celloutsig_1_0z[5]);
  assign celloutsig_0_21z = ~(celloutsig_0_14z | celloutsig_0_10z[4]);
  assign celloutsig_1_18z = celloutsig_1_8z ^ celloutsig_1_14z[1];
  assign celloutsig_0_13z = celloutsig_0_2z ^ celloutsig_0_6z[1];
  assign celloutsig_0_17z = celloutsig_0_5z[4] ^ celloutsig_0_13z;
  assign celloutsig_0_27z = celloutsig_0_10z[1] ^ celloutsig_0_1z;
  assign celloutsig_0_29z = celloutsig_0_11z ^ celloutsig_0_22z[4];
  assign celloutsig_1_6z = celloutsig_1_0z[2:0] && celloutsig_1_0z[3:1];
  assign celloutsig_0_20z = celloutsig_0_8z[3:1] && in_data[42:40];
  assign celloutsig_0_16z = ! in_data[11:9];
  assign celloutsig_1_3z = { in_data[174:173], celloutsig_1_2z, celloutsig_1_2z } | { celloutsig_1_2z[4], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_14z = { celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_4z } | { in_data[183:181], celloutsig_1_4z };
  assign celloutsig_0_7z = { celloutsig_0_4z[2:1], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z } | { celloutsig_0_3z[1], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_19z = { celloutsig_0_8z[12:2], celloutsig_0_7z } | { celloutsig_0_8z[9], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_24z = { celloutsig_0_8z[9:7], celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_10z } | { celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_17z };
  assign celloutsig_0_28z = { celloutsig_0_10z[3:1], celloutsig_0_16z, celloutsig_0_22z } | { celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_20z };
  assign celloutsig_0_33z = { celloutsig_0_3z[5:3], celloutsig_0_29z } - { celloutsig_0_28z[1], celloutsig_0_21z, celloutsig_0_26z, celloutsig_0_29z };
  assign celloutsig_0_3z = in_data[50:42] - { in_data[63:56], celloutsig_0_2z };
  assign celloutsig_0_4z = { celloutsig_0_3z[4], celloutsig_0_0z, celloutsig_0_2z } - { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_5z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z } - in_data[48:42];
  assign celloutsig_1_0z = in_data[142:131] - in_data[111:100];
  assign celloutsig_1_2z = { celloutsig_1_0z[7:4], celloutsig_1_1z } - in_data[186:182];
  assign celloutsig_0_6z = in_data[27:24] - { celloutsig_0_3z[8:7], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_9z = celloutsig_1_3z[5:3] - { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_19z = celloutsig_1_0z[8:4] - { celloutsig_1_0z[9:8], celloutsig_1_9z };
  assign celloutsig_0_8z = { celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_0z } - { celloutsig_0_4z[1:0], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_10z = celloutsig_0_3z[7:2] - celloutsig_0_3z[6:1];
  assign celloutsig_0_18z = { in_data[13:12], celloutsig_0_0z } - { celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_0_22z = { celloutsig_0_3z[2:1], celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_0z } - { celloutsig_0_18z[1:0], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_16z };
  assign celloutsig_0_23z = { celloutsig_0_5z[5:0], celloutsig_0_4z } - { celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_31z = celloutsig_0_19z[18:10] - { celloutsig_0_23z[2], celloutsig_0_22z };
  assign celloutsig_0_38z = { celloutsig_0_24z[6:2], celloutsig_0_20z, celloutsig_0_7z } ^ { celloutsig_0_19z[16:4], celloutsig_0_2z, celloutsig_0_27z, celloutsig_0_33z };
  assign celloutsig_0_12z = celloutsig_0_5z[4:2] ^ celloutsig_0_8z[11:9];
  assign celloutsig_0_55z = ~((celloutsig_0_43z[11] & celloutsig_0_5z[4]) | celloutsig_0_23z[7]);
  assign celloutsig_1_4z = ~((in_data[186] & celloutsig_1_0z[7]) | celloutsig_1_3z[9]);
  assign celloutsig_1_11z = ~((in_data[114] & celloutsig_1_3z[8]) | celloutsig_1_6z);
  assign celloutsig_1_13z = ~((celloutsig_1_1z & celloutsig_1_11z) | celloutsig_1_11z);
  assign celloutsig_0_1z = ~((in_data[68] & celloutsig_0_0z) | celloutsig_0_0z);
  assign celloutsig_0_14z = ~((celloutsig_0_9z & celloutsig_0_6z[0]) | celloutsig_0_0z);
  always_latch
    if (clkin_data[0]) celloutsig_0_43z = 46'h000000000000;
    else if (celloutsig_1_19z[0]) celloutsig_0_43z = { celloutsig_0_19z[21:0], celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_37z, celloutsig_0_16z, celloutsig_0_38z };
  assign { out_data[128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
