\relax 
\@writefile{toc}{\contentsline {section}{\numberline {1}Introduction}{2}}
\@writefile{lof}{\contentsline {figure}{\numberline {1}{\ignorespaces Basic FPGA Design Flow\relax }}{3}}
\@writefile{toc}{\contentsline {section}{\numberline {2}Design Flow}{4}}
\@writefile{toc}{\contentsline {section}{\numberline {3}Lab 1: Verilog Design Entry, Synthesis, and Behavioral Simulation File resource}{5}}
\@writefile{toc}{\contentsline {section}{\numberline {4}Lab 2: Implementation and Timing Analysis File resource}{6}}
\@writefile{toc}{\contentsline {section}{\numberline {5}Lab 3: Schematic Design Entry, Implementation, and Simulation File resource}{6}}
\@writefile{toc}{\contentsline {section}{\numberline {6}Lab 4: Downloading to the Basys 2 Board File resource}{7}}
\@writefile{toc}{\contentsline {section}{\numberline {7}Conclusion}{7}}
