
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'rht2122' on host 'socp06-ubuntu.c.psyched-span-141520.internal' (Linux_x86_64 version 5.4.0-1106-gcp) on Wed Apr 03 15:34:09 UTC 2024
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-10] Opening project '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj'.
INFO: [HLS 200-10] Adding design file 'firmware/myproject_axi.cpp' to the project
INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-10] Opening solution '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
***** C/RTL SYNTHESIS *****
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:47:68
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:47:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:59:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:59:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:71:75
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:71:80
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:84:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:84:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:81
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:96:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:96:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:100:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:100:81
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:108:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:108:77
WARNING: [HLS 200-471] Dataflow form checks found 16 issue(s) in file firmware/myproject.cpp
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:17:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:29:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject_axi.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:57 ; elapsed = 00:01:05 . Memory (MB): peak = 965.348 ; gain = 532.145 ; free physical = 13498 ; free virtual = 36943
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:57 ; elapsed = 00:01:05 . Memory (MB): peak = 965.348 ; gain = 532.145 ; free physical = 13497 ; free virtual = 36942
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config13>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config5>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[].1' into 'myproject_axi' (firmware/myproject_axi.cpp:21).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config5>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config5>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config9>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config10>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, config15>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, relu_config12>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, relu_config12>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config10>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config10>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, relu_config12>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, relu_config12>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config13>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config13>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config13>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config13>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config13>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config13>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config13>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config13>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config13>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config13>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config13>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config13>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>, relu_config18>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>, relu_config18>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, config17>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, config17>' (firmware/nnet_utils/nnet_batchnorm_stream.h:41).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, config15>' (firmware/nnet_utils/nnet_dense_stream.h:60).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config21>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, config17>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>::operator[]' into 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config19>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>, relu_config18>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>, relu_config18>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' into 'nnet::dense_wrapper<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' (firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' into 'nnet::dense_wrapper<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, relu_config22>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, relu_config22>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config21>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config21>' (firmware/nnet_utils/nnet_batchnorm_stream.h:41).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config19>' (firmware/nnet_utils/nnet_dense_stream.h:60).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>::operator[]' into 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config23>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, relu_config22>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, relu_config22>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config23>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config23>' into 'nnet::dense_wrapper<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config23>' (firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config23>' into 'nnet::dense_wrapper<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config23>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:33).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config25>' (firmware/nnet_utils/nnet_activation_stream.h:244).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config25>' (firmware/nnet_utils/nnet_activation_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config23>' (firmware/nnet_utils/nnet_dense_stream.h:60).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:07 ; elapsed = 00:01:15 . Memory (MB): peak = 965.348 ; gain = 532.145 ; free physical = 13366 ; free virtual = 36826
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config25>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config25>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config25>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config25>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config25>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config25>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.
WARNING: [SYNCHK 200-23] firmware/myproject_axi.cpp:33: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:12 ; elapsed = 00:01:20 . Memory (MB): peak = 967.496 ; gain = 534.293 ; free physical = 13361 ; free virtual = 36825
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'data.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:1) on argument 'input_2.V.data.V' (firmware/myproject.cpp:7). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:94) on argument 'layer25_out.V.data.V' (firmware/myproject.cpp:8). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data' (firmware/myproject_axi.cpp:3).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data' (firmware/myproject_axi.cpp:3).
INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:237) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 384-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 252-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 144-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 96-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 96-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 384-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_batchnorm_stream.h:29) into a 1024-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_batchnorm_stream.h:29) into a 672-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 1024-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 672-bit variable.
INFO: [XFORM 203-1101] Packing variable 'ctype.data.V' (firmware/myproject_axi.cpp:18) into a 48-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 384-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 256-bit variable.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config13>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config25>' (firmware/nnet_utils/nnet_activation_stream.h:193:47).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, relu_config22>' (firmware/nnet_utils/nnet_activation_stream.h:41:31).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>, relu_config18>' (firmware/nnet_utils/nnet_activation_stream.h:41:31).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, relu_config12>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config8>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config13>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config21>' (firmware/nnet_utils/nnet_batchnorm_stream.h:18:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, config17>' (firmware/nnet_utils/nnet_batchnorm_stream.h:18:43).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:36) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, config15>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config23>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config10>' (firmware/nnet_utils/nnet_conv_stream.h:263:5).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' (firmware/nnet_utils/nnet_conv_stream.h:194:62).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:263:5).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:194:62).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:263:5).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:194:62).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxArrayPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:201) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config25>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation_stream.h:213) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config25>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_activation_stream.h:222) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config25>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:241) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config25>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, relu_config22>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>, relu_config18>' completely with a factor of 42.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, relu_config12>' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config8>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config13>' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config13>' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config13>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config13>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config13>' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config13>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config13>' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config13>' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config13>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:33) in function 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config21>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:33) in function 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, config17>' completely with a factor of 42.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config23>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config23>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config19>' completely with a factor of 42.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config19>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, config15>' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, config15>' completely with a factor of 42.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config23>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config23>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config23>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config23>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config23>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config23>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' completely with a factor of 42.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' completely with a factor of 42.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 96.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 42.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 42.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 96.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 42.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 42.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config10>' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' completely with a factor of 144.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' completely with a factor of 144.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 144.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 144.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 27.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 27.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'd_xi_xmax.V' (firmware/nnet_utils/nnet_activation_stream.h:212) automatically.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.5' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.4' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.3' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.2' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer23_out.V.data.V' (firmware/myproject.cpp:106) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer21_out.V.data.V' (firmware/myproject.cpp:98) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer22_out.V.data.V' (firmware/myproject.cpp:102) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer17_out.V.data.V' (firmware/myproject.cpp:86) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer18_out.V.data.V' (firmware/myproject.cpp:90) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myproject.cpp:69) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer12_out.V.data.V' (firmware/myproject.cpp:73) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:57) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:61) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:45) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:49) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer13_out.V.data.V' (firmware/myproject.cpp:77) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:65) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:53) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer19_out.V.data.V' (firmware/myproject.cpp:94) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer15_out.V.data.V' (firmware/myproject.cpp:82) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) .
INFO: [XFORM 203-101] Partitioning array 'data_array.V' (firmware/nnet_utils/nnet_activation_stream.h:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:219) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.5'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's21.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b21.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's17.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:44:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b23.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer23_out.V.data.V' (firmware/myproject.cpp:106) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer21_out.V.data.V' (firmware/myproject.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer22_out.V.data.V' (firmware/myproject.cpp:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer17_out.V.data.V' (firmware/myproject.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer18_out.V.data.V' (firmware/myproject.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer10_out.V.data.V' (firmware/myproject.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer12_out.V.data.V' (firmware/myproject.cpp:73) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myproject.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:49) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer13_out.V.data.V' (firmware/myproject.cpp:77) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer19_out.V.data.V' (firmware/myproject.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer15_out.V.data.V' (firmware/myproject.cpp:82) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.5'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.4'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config25>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config25>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config25>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config25>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config25>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'weights.V' to 'w10.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[0].V' to 'b10.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[1].V' to 'b10.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[2].V' to 'b10.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[3].V' to 'b10.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[4].V' to 'b10.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[5].V' to 'b10.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[6].V' to 'b10.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[7].V' to 'b10.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[8].V' to 'b10.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[9].V' to 'b10.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[10].V' to 'b10.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[11].V' to 'b10.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[12].V' to 'b10.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[13].V' to 'b10.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[14].V' to 'b10.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[15].V' to 'b10.V.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[16].V' to 'b10.V.16'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[17].V' to 'b10.V.17'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[18].V' to 'b10.V.18'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[19].V' to 'b10.V.19'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[20].V' to 'b10.V.20'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[21].V' to 'b10.V.21'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[22].V' to 'b10.V.22'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[23].V' to 'b10.V.23'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'weights.V' to 'w6.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[0].V' to 'b6.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[1].V' to 'b6.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[2].V' to 'b6.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[3].V' to 'b6.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[4].V' to 'b6.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[5].V' to 'b6.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[6].V' to 'b6.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[7].V' to 'b6.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[8].V' to 'b6.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[9].V' to 'b6.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[10].V' to 'b6.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[11].V' to 'b6.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[12].V' to 'b6.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[13].V' to 'b6.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[14].V' to 'b6.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[15].V' to 'b6.V.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'weights.V' to 'w2.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[0].V' to 'b2.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[1].V' to 'b2.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[2].V' to 'b2.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[3].V' to 'b2.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[4].V' to 'b2.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[5].V' to 'b2.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[6].V' to 'b2.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[7].V' to 'b2.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[8].V' to 'b2.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[9].V' to 'b2.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[10].V' to 'b2.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[11].V' to 'b2.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[12].V' to 'b2.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[13].V' to 'b2.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[14].V' to 'b2.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[15].V' to 'b2.V.15'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (firmware/myproject_axi.cpp:17) to a process function for dataflow in function 'myproject_axi'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (firmware/myproject_axi.cpp:31) to a process function for dataflow in function 'myproject_axi'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 17 process function(s): 
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config4>'
	 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config8>'
	 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config10>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, relu_config12>'
	 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config13>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, config15>'
	 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, config17>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>, relu_config18>'
	 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config19>'
	 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config21>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, relu_config22>'
	 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config23>'
	 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config25>'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject_axi', detected/extracted 4 process function(s): 
	 'Loop_1_proc622'
	 'myproject'
	 'Block_myproject_axi_.exit50_proc'
	 'Loop_2_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:248:1) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config25>'... converting 41 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:59:1) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, relu_config22>'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:59:1) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>, relu_config18>'... converting 127 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, relu_config12>'... converting 73 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config8>'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config4>'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:45:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:43:16) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:45:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:32:90) to (firmware/myproject_axi.cpp:31:49) in function 'Loop_2_proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:22:25) to (firmware/myproject_axi.cpp:20:41) in function 'Loop_1_proc622'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config25>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config23>' (firmware/nnet_utils/nnet_mult.h:17:9)...632 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' (firmware/nnet_utils/nnet_dense_latency.h:17:27)...910 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_latency.h:17:27)...1686 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:27)...1013 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:13)...215 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:27)...1458 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config10>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 01:24:11 ; elapsed = 01:26:27 . Memory (MB): peak = 21093.387 ; gain = 20660.184 ; free physical = 1068 ; free virtual = 18625
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config13>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config10>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>'.
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config25>' to 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25>' (firmware/nnet_utils/nnet_activation_stream.h:43:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config25>' to 'softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25>' (firmware/nnet_utils/nnet_activation_stream.h:362:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:226:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 16u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:226:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 16u>, config10>' (firmware/nnet_utils/nnet_conv_stream.h:226:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, relu_config22>' to 'relu<array<ap_fixed,64u>,array<ap_ufixed<6,0,4,0,0>,64u>,relu_config22>' (firmware/nnet_utils/nnet_activation_stream.h:41:31)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>, relu_config18>' to 'relu<array<ap_fixed,42u>,array<ap_ufixed<6,0,4,0,0>,42u>,relu_config18>' (firmware/nnet_utils/nnet_activation_stream.h:41:31)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, relu_config12>' to 'relu<array<ap_fixed,24u>,array<ap_ufixed<6,0,4,0,0>,24u>,relu_config12>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config8>' to 'relu<array<ap_fixed,16u>,array<ap_ufixed<6,0,4,0,0>,16u>,relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config4>' to 'relu<array<ap_fixed,16u>,array<ap_ufixed<6,0,4,0,0>,16u>,relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' (firmware/nnet_utils/nnet_common.h:36:44)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config13>' to 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,24u>,config13>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' to 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config9>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' to 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config21>' to 'normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config21>' (firmware/nnet_utils/nnet_batchnorm_stream.h:22:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, config17>' to 'normalize<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,config17>' (firmware/nnet_utils/nnet_batchnorm_stream.h:22:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config23>' to 'dense_wrapper<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config23>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' to 'dense_wrapper<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config19>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_mult.h:26:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1' (firmware/nnet_utils/nnet_dense_latency.h:26:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config23>' to 'dense<array<ap_ufixed,64u>,array<ap_fixed<16,6,5,3,0>,10u>,config23>' (firmware/nnet_utils/nnet_dense_stream.h:36:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config19>' to 'dense<array<ap_ufixed,42u>,array<ap_fixed<16,6,5,3,0>,64u>,config19>' (firmware/nnet_utils/nnet_dense_stream.h:36:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, config15>' to 'dense<array<ap_fixed,24u>,array<ap_fixed<16,6,5,3,0>,42u>,config15>' (firmware/nnet_utils/nnet_dense_stream.h:36:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' to 'conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,16u>,config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:79:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config10>' to 'conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,24u>,config10>' (firmware/nnet_utils/nnet_conv2d_stream.h:79:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' to 'conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,16u>,config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:79:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' to 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config10>' to 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,24u>,config10>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' to 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config6>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 01:35:01 ; elapsed = 01:39:53 . Memory (MB): peak = 21093.387 ; gain = 20660.184 ; free physical = 3456 ; free virtual = 21067
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject_axi' ...
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1' to 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2>' to 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,16u>,config2>' to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,16u>,array<ap_ufixed<6,0,4,0,0>,16u>,relu_config4>' to 'relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5>' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 16u>, config6>' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config6>' to 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,16u>,config6>' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,16u>,array<ap_ufixed<6,0,4,0,0>,16u>,relu_config8>' to 'relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config9>' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 16u>, config10>' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,24u>,config10>' to 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,24u>,config10>' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,24u>,array<ap_ufixed<6,0,4,0,0>,24u>,relu_config12>' to 'relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,24u>,config13>' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,24u>,array<ap_fixed<16,6,5,3,0>,42u>,config15>' to 'dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s'.
WARNING: [SYN 201-103] Legalizing function name 'normalize<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,config17>' to 'normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,42u>,array<ap_ufixed<6,0,4,0,0>,42u>,relu_config18>' to 'relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config19>' to 'dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_ufixed,42u>,array<ap_fixed<16,6,5,3,0>,64u>,config19>' to 'dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s'.
WARNING: [SYN 201-103] Legalizing function name 'normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config21>' to 'normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,64u>,array<ap_ufixed<6,0,4,0,0>,64u>,relu_config22>' to 'relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config23>' to 'dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_ufixed,64u>,array<ap_fixed<16,6,5,3,0>,10u>,config23>' to 'dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s'.
WARNING: [SYN 201-103] Legalizing function name 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' to 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25>' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25>' to 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_myproject_axi_.exit50_proc' to 'Block_myproject_axi_exit50_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc622' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5994.87 seconds; current allocated memory: 932.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.93 seconds; current allocated memory: 933.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.76 seconds; current allocated memory: 933.624 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 933.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.68 seconds; current allocated memory: 936.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.86 seconds; current allocated memory: 939.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
WARNING: [SCHED 204-21] Estimated clock period (5.019ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s' consists of the following:
	'load' operation ('sX_3_load', firmware/nnet_utils/nnet_conv_stream.h:289) on static variable 'sX_3' [134]  (0 ns)
	'add' operation ('add_ln328', firmware/nnet_utils/nnet_conv_stream.h:328) [174]  (2.55 ns)
	'select' operation ('select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328) [175]  (0.698 ns)
	'store' operation ('sX_3_write_ln328', firmware/nnet_utils/nnet_conv_stream.h:328) of variable 'select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328 on static variable 'sX_3' [176]  (1.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.75 seconds; current allocated memory: 940.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.72 seconds; current allocated memory: 941.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (5.4435ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s' consists of the following:
	fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [83]  (2.19 ns)
	'call' operation ('_ln87', firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) to 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2>' [87]  (3.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.47 seconds; current allocated memory: 941.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 941.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 943.231 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.1 seconds; current allocated memory: 944.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sX_2_write_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) of variable 'select_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257 on static variable 'sX_2' and 'load' operation ('sX_2_load', firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) on static variable 'sX_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s' consists of the following:
	'icmp' operation ('icmp_ln212', firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [500]  (2.47 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.48 seconds; current allocated memory: 946.925 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.01 seconds; current allocated memory: 949.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 16u>, config6>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.83 seconds; current allocated memory: 950.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.89 seconds; current allocated memory: 951.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.37 seconds; current allocated memory: 967.110 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 80.91 seconds; current allocated memory: 992.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config6>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
WARNING: [SCHED 204-21] Estimated clock period (5.019ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s' consists of the following:
	'load' operation ('sX_5_load', firmware/nnet_utils/nnet_conv_stream.h:289) on static variable 'sX_5' [537]  (0 ns)
	'add' operation ('add_ln328', firmware/nnet_utils/nnet_conv_stream.h:328) [577]  (2.55 ns)
	'select' operation ('select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328) [578]  (0.698 ns)
	'store' operation ('sX_5_write_ln328', firmware/nnet_utils/nnet_conv_stream.h:328) of variable 'select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328 on static variable 'sX_5' [579]  (1.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 72.87 seconds; current allocated memory: 994.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.59 seconds; current allocated memory: 998.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
WARNING: [SCHED 204-21] Estimated clock period (5.4215ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s' consists of the following:
	fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [213]  (2.19 ns)
	'call' operation ('_ln87', firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) to 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config6>' [230]  (3.23 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.26 seconds; current allocated memory: 999.708 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.9 seconds; current allocated memory: 1001.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.04 seconds; current allocated memory: 1003.544 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.09 seconds; current allocated memory: 1005.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sX_1_write_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) of variable 'select_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257 on static variable 'sX_1' and 'load' operation ('sX_1_load', firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) on static variable 'sX_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s' consists of the following:
	'icmp' operation ('icmp_ln212', firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [500]  (2.47 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.5 seconds; current allocated memory: 1007.218 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.04 seconds; current allocated memory: 1009.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 16u>, config10>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.14 seconds; current allocated memory: 1010.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.71 seconds; current allocated memory: 1011.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.17 seconds; current allocated memory: 1.005 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 89.92 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,24u>,config10>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
WARNING: [SCHED 204-21] Estimated clock period (5.019ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s' consists of the following:
	'load' operation ('sX_4_load', firmware/nnet_utils/nnet_conv_stream.h:289) on static variable 'sX_4' [553]  (0 ns)
	'add' operation ('add_ln328', firmware/nnet_utils/nnet_conv_stream.h:328) [601]  (2.55 ns)
	'select' operation ('select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328) [602]  (0.698 ns)
	'store' operation ('sX_4_write_ln328', firmware/nnet_utils/nnet_conv_stream.h:328) of variable 'select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328 on static variable 'sX_4' [603]  (1.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 81.65 seconds; current allocated memory: 1.032 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.76 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
WARNING: [SCHED 204-21] Estimated clock period (5.4215ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s' consists of the following:
	fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [229]  (2.19 ns)
	'call' operation ('_ln87', firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) to 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,24u>,config10>' [246]  (3.23 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.75 seconds; current allocated memory: 1.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.26 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.15 seconds; current allocated memory: 1.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.4 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sX_write_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) of variable 'select_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257 on static variable 'sX' and 'load' operation ('sX_load', firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) on static variable 'sX'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s' consists of the following:
	'icmp' operation ('icmp_ln212', firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [732]  (2.47 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.03 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.79 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 90.08 seconds; current allocated memory: 1.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 84.02 seconds; current allocated memory: 1.096 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.83 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'normalize<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,config17>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.83 seconds; current allocated memory: 1.107 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.51 seconds; current allocated memory: 1.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<array<ap_fixed,42u>,array<ap_ufixed<6,0,4,0,0>,42u>,relu_config18>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.86 seconds; current allocated memory: 1.112 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.1 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config19>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.76 seconds; current allocated memory: 1.128 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 55.16 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 68.65 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.23 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config21>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.36 seconds; current allocated memory: 1.150 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.61 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<array<ap_fixed,64u>,array<ap_ufixed<6,0,4,0,0>,64u>,relu_config22>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.72 seconds; current allocated memory: 1.158 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 22.34 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config23>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (4.52ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s' consists of the following:
	wire read on port 'data_59_V_read' (firmware/nnet_utils/nnet_dense_stream.h:13) [69]  (0 ns)
	'mul' operation ('mul_ln708_240', firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:19) [2392]  (4.52 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.56 seconds; current allocated memory: 1.183 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 64.26 seconds; current allocated memory: 1.220 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.3 seconds; current allocated memory: 1.222 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.51 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.41 seconds; current allocated memory: 1.226 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25>'.
WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s' (Function: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25>): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.
WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s' (Function: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25>): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.
WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s' (Function: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25>): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.
WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s' (Function: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25>): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 23.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.11 seconds; current allocated memory: 1.228 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.42 seconds; current allocated memory: 1.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.77 seconds; current allocated memory: 1.229 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.82 seconds; current allocated memory: 1.233 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 113.76 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_myproject_axi_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.78 seconds; current allocated memory: 1.283 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 1.284 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 1.284 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 1.284 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 1.284 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 23.24 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc622' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_ashr_54ns_32ns_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_fpext_32ns_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc622'.
INFO: [HLS 200-111]  Elapsed time: 21.22 seconds; current allocated memory: 1.307 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_2_0_0' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_2_1_0' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_2_0_1' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_2_1_1' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_2_0_2' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_2_1_2' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_g8j' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 2.28 seconds; current allocated memory: 1.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_5s_21_2_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_6ns_21_2_0': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_6s_21_2_0': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1'.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 1.317 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 11.17 seconds; current allocated memory: 1.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 2.84 seconds; current allocated memory: 1.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s'.
INFO: [HLS 200-111]  Elapsed time: 1.43 seconds; current allocated memory: 1.338 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_63' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_3_0_0' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_3_0_1' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_3_0_2' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_3_0_3' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_3_0_4' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_3_0_5' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_3_0_6' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_3_0_7' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_3_0_8' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_3_0_9' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_3_0_10' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_3_0_11' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_3_0_12' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_3_0_13' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_3_0_14' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_3_0_15' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_wdI' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_42_16_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s'.
INFO: [HLS 200-111]  Elapsed time: 6.94 seconds; current allocated memory: 1.348 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_V_0_0' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_V_1520_0' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_V_0_1' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_V_1520_1' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_V_0_2' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_V_1520_2' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_V_0_3' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_V_1520_3' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_V_0_4' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_V_1520_4' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_V_0_5' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_V_1520_5' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_V_0_6' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_V_1520_6' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_V_0_7' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_V_1520_7' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_V_0_8' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_V_1520_8' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_V_0_9' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_V_1520_9' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_V_0_10' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_V_1520_10' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_V_0_11' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_V_1520_11' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_V_0_12' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_V_1520_12' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_V_0_13' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_V_1520_13' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_V_0_14' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_V_1520_14' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_V0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_V_0_15' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_V1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_V_1520_15' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_V2iS' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s'.
INFO: [HLS 200-111]  Elapsed time: 8.67 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' is 24581 from HDL expression: ((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_5ns_21_2_0': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_5s_21_2_0': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_6ns_21_2_0': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_6s_21_2_0': 27 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0'.
INFO: [HLS 200-111]  Elapsed time: 8.75 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'kernel_data_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_135' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_136' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_137' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_5' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s'.
INFO: [HLS 200-111]  Elapsed time: 82.6 seconds; current allocated memory: 1.544 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s'.
INFO: [HLS 200-111]  Elapsed time: 9.8 seconds; current allocated memory: 1.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s'.
INFO: [HLS 200-111]  Elapsed time: 6.09 seconds; current allocated memory: 1.557 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_63' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_V_4_0_0' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_V_4_0_1' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_V_4_0_2' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_V_4_0_3' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_V_4_0_4' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_V_4_0_5' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_V_4_0_6' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_V_4_0_7' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_bak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_V_4_0_8' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_bbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_V_4_0_9' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_bck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_V_4_0_10' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_bdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_V_4_0_11' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_bek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_V_4_0_12' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_bfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_V_4_0_13' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_bgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_V_4_0_14' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_bhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_V_4_0_15' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_bil' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_42_16_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s'.
INFO: [HLS 200-111]  Elapsed time: 8.8 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_V_1_0_0' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_V_1_1_0' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_V_1_0_1' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_V_1_1_1' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_V_1_0_2' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_V_1_1_2' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_V_1_0_3' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_V_1_1_3' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_V_1_0_4' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_brm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_V_1_1_4' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_V_1_0_5' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_btn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_V_1_1_5' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_V_1_0_6' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_V_1_1_6' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_V_1_0_7' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_V_1_1_7' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_byn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_V_1_0_8' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_V_1_1_8' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_V_1_0_9' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_V_1_1_9' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_V_1_0_10' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_V_1_1_10' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_V_1_0_11' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_V_1_1_11' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_V_1_0_12' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_V_1_1_12' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_V_1_0_13' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_V_1_1_13' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_V_1_0_14' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_V_1_1_14' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_V_1_0_15' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_V_1_1_15' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bOq' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s'.
INFO: [HLS 200-111]  Elapsed time: 11.43 seconds; current allocated memory: 1.623 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' is 28377 from HDL expression: ((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_5ns_21_2_0': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_5s_21_2_0': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_6ns_21_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_6s_21_2_0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0'.
INFO: [HLS 200-111]  Elapsed time: 10.83 seconds; current allocated memory: 1.665 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_135' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_136' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_137' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_4' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s'.
INFO: [HLS 200-111]  Elapsed time: 99.85 seconds; current allocated memory: 1.787 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s'.
INFO: [HLS 200-111]  Elapsed time: 12.48 seconds; current allocated memory: 1.795 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s'.
INFO: [HLS 200-111]  Elapsed time: 8.5 seconds; current allocated memory: 1.803 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_95' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Array_V_5_0_0' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Array_V_5_0_1' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybQq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Array_V_5_0_2' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Array_V_5_0_3' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Array_V_5_0_4' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Array_V_5_0_5' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Array_V_5_0_6' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Array_V_5_0_7' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Array_V_5_0_8' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Array_V_5_0_9' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybYs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Array_V_5_0_10' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Array_V_5_0_11' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Arrayb0s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Array_V_5_0_12' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Arrayb1s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Array_V_5_0_13' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Arrayb2s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Array_V_5_0_14' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Arrayb3s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Array_V_5_0_15' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Arrayb4t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Array_V_5_0_16' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Arrayb5t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Array_V_5_0_17' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Arrayb6t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Array_V_5_0_18' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Arrayb7t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Array_V_5_0_19' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Arrayb8t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Array_V_5_0_20' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Arrayb9t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Array_V_5_0_21' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Arraycau' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Array_V_5_0_22' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Arraycbu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Array_V_5_0_23' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_Arrayccu' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_42_16_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s'.
INFO: [HLS 200-111]  Elapsed time: 14.01 seconds; current allocated memory: 1.817 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s' is 33101 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_5ns_21_2_0': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_5s_21_2_0': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s'.
INFO: [HLS 200-111]  Elapsed time: 17.34 seconds; current allocated memory: 1.870 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s'.
INFO: [HLS 200-111]  Elapsed time: 101.16 seconds; current allocated memory: 1.972 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_12ns_26_2_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_13ns_26_2_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s'.
INFO: [HLS 200-111]  Elapsed time: 17.41 seconds; current allocated memory: 1.987 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_s'.
INFO: [HLS 200-111]  Elapsed time: 11.38 seconds; current allocated memory: 2.000 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' is 13622 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s'.
INFO: [HLS 200-111]  Elapsed time: 22.96 seconds; current allocated memory: 2.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s'.
INFO: [HLS 200-111]  Elapsed time: 70.96 seconds; current allocated memory: 2.118 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_13ns_26_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_14ns_26_2_1': 62 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s'.
INFO: [HLS 200-111]  Elapsed time: 13.38 seconds; current allocated memory: 2.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_s'.
INFO: [HLS 200-111]  Elapsed time: 15.73 seconds; current allocated memory: 2.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s' is 10365 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_6ns_11ns_15_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_6ns_11ns_16_2_1': 77 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_6ns_11s_17_2_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_6ns_12s_18_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s'.
INFO: [HLS 200-111]  Elapsed time: 34.8 seconds; current allocated memory: 2.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s'.
INFO: [HLS 200-111]  Elapsed time: 65.42 seconds; current allocated memory: 2.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_104_18_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'.
INFO: [HLS 200-111]  Elapsed time: 13.62 seconds; current allocated memory: 2.270 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_table5' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_table6' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_17ns_18s_26_2_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s'.
INFO: [HLS 200-111]  Elapsed time: 12.1 seconds; current allocated memory: 2.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s'.
INFO: [HLS 200-111]  Elapsed time: 15.03 seconds; current allocated memory: 2.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0' to 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6cfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0' to 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config1cgu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0' to 'start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12chv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0' to 'start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17civ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0' to 'start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18cjv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0' to 'start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21ckv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0' to 'start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22clv' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 15.44 seconds; current allocated memory: 2.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_myproject_axi_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_myproject_axi_exit50_proc'.
INFO: [HLS 200-111]  Elapsed time: 55.12 seconds; current allocated memory: 2.326 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_lshr_32ns_32ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_104_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_shl_64ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.
INFO: [HLS 200-111]  Elapsed time: 9.88 seconds; current allocated memory: 2.327 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject_axi' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d1_A' is changed to 'fifo_w16_d1_A_x' due to conflict.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for myproject_axi due to Block_myproject_axi_.exit50_proc with non-FIFO I/O
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_axi'.
INFO: [HLS 200-111]  Elapsed time: 13.06 seconds; current allocated memory: 2.329 GB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 183.71 MHz
INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_ashr_54ns_32ns_54_2_1'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_6ns_21_2_0_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_6s_21_2_0_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_5s_21_2_0_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_5ns_21_2_0_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_12ns_26_2_1_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_13ns_26_2_1_MulnS_5'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_14ns_26_2_1_MulnS_6'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_6ns_11s_17_2_1_MulnS_7'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_6ns_12s_18_2_1_MulnS_9'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_6ns_11ns_15_2_1_MulnS_10'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_17ns_18s_26_2_1_MulnS_11'
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w16_d900_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w16_d900_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w16_d900_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w16_d900_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_4_V_U(fifo_w16_d900_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_5_V_U(fifo_w16_d900_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_6_V_U(fifo_w16_d900_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_7_V_U(fifo_w16_d900_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_8_V_U(fifo_w16_d900_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_9_V_U(fifo_w16_d900_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_10_V_U(fifo_w16_d900_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_11_V_U(fifo_w16_d900_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_12_V_U(fifo_w16_d900_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_13_V_U(fifo_w16_d900_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_14_V_U(fifo_w16_d900_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_15_V_U(fifo_w16_d900_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w6_d900_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w6_d900_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w6_d900_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w6_d900_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_4_V_U(fifo_w6_d900_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_5_V_U(fifo_w6_d900_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_6_V_U(fifo_w6_d900_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_7_V_U(fifo_w6_d900_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_8_V_U(fifo_w6_d900_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_9_V_U(fifo_w6_d900_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_10_V_U(fifo_w6_d900_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_11_V_U(fifo_w6_d900_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_12_V_U(fifo_w6_d900_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_13_V_U(fifo_w6_d900_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_14_V_U(fifo_w6_d900_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_15_V_U(fifo_w6_d900_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d225_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d225_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d225_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d225_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d225_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d225_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d225_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d225_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_8_V_U(fifo_w16_d225_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_9_V_U(fifo_w16_d225_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_10_V_U(fifo_w16_d225_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_11_V_U(fifo_w16_d225_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_12_V_U(fifo_w16_d225_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_13_V_U(fifo_w16_d225_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_14_V_U(fifo_w16_d225_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_15_V_U(fifo_w16_d225_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w16_d169_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w16_d169_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w16_d169_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w16_d169_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_4_V_U(fifo_w16_d169_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_5_V_U(fifo_w16_d169_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_6_V_U(fifo_w16_d169_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_7_V_U(fifo_w16_d169_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_8_V_U(fifo_w16_d169_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_9_V_U(fifo_w16_d169_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_10_V_U(fifo_w16_d169_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_11_V_U(fifo_w16_d169_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_12_V_U(fifo_w16_d169_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_13_V_U(fifo_w16_d169_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_14_V_U(fifo_w16_d169_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_15_V_U(fifo_w16_d169_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_0_V_U(fifo_w6_d169_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_1_V_U(fifo_w6_d169_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_2_V_U(fifo_w6_d169_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_3_V_U(fifo_w6_d169_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_4_V_U(fifo_w6_d169_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_5_V_U(fifo_w6_d169_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_6_V_U(fifo_w6_d169_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_7_V_U(fifo_w6_d169_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_8_V_U(fifo_w6_d169_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_9_V_U(fifo_w6_d169_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_10_V_U(fifo_w6_d169_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_11_V_U(fifo_w6_d169_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_12_V_U(fifo_w6_d169_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_13_V_U(fifo_w6_d169_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_14_V_U(fifo_w6_d169_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_15_V_U(fifo_w6_d169_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_0_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_1_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_2_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_3_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_4_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_5_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_6_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_7_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_8_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_9_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_10_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_11_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_12_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_13_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_14_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_15_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_4_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_5_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_6_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_7_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_8_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_9_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_10_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_11_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_12_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_13_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_14_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_15_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_16_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_17_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_18_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_19_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_20_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_21_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_22_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_23_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_0_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_1_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_2_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_3_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_4_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_5_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_6_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_7_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_8_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_9_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_10_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_11_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_12_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_13_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_14_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_15_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_16_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_17_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_18_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_19_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_20_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_21_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_22_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_23_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_0_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_1_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_2_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_3_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_4_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_5_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_6_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_7_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_8_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_9_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_10_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_11_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_12_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_13_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_14_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_15_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_16_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_17_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_18_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_19_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_20_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_21_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_22_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_23_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_U(start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6cfu_U(start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6cfu)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_U(start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config1cgu_U(start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config1cgu)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12chv_U(start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12chv)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_U(start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17civ_U(start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17civ)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18cjv_U(start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18cjv)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_U(start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21ckv_U(start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21ckv)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22clv_U(start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22clv)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0_U(start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0_U(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0)' using Shift Registers.
INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_lshr_32ns_32ns_32_2_1'
INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_shl_64ns_32ns_64_2_1'
INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_0_V_U(fifo_w16_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_1_V_U(fifo_w16_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_2_V_U(fifo_w16_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'is_last_0_i_loc_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_0_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_4_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_5_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_6_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_7_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_8_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_9_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_myproject_U0_U(start_for_myproject_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_myproject_axi_exit50_proc_U0_U(start_for_Block_myproject_axi_exit50_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 02:09:58 ; elapsed = 02:17:06 . Memory (MB): peak = 21093.387 ; gain = 20660.184 ; free physical = 679 ; free virtual = 19527
INFO: [VHDL 208-304] Generating VHDL RTL for myproject_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject_axi.
***** C/RTL SYNTHESIS COMPLETED IN 2h17m2s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivadoaccelerator"
## variable part
## set part "xc7z020clg400-1"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
## set bit_width_hls_output 32
## set bit_width_hls_input 32
# add_files ${project_name}_prj/solution1/syn/vhdl
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1523.363 ; gain = 99.016 ; free physical = 252 ; free virtual = 19346
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14907 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1765.801 ; gain = 218.328 ; free physical = 364 ; free virtual = 19273
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:66]
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_U0' of component 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:6935]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:84]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:104]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:107]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:111]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:230]
INFO: [Synth 8-3491] module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:12' bound to instance 'grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s_fu_159' of component 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:317]
INFO: [Synth 8-638] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:91]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:105]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:108]
INFO: [Synth 8-3491] module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:12' bound to instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203' of component 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:415]
INFO: [Synth 8-638] synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:63]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6ns_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6ns_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_6ns_21_2_0_U33' of component 'myproject_axi_mul_16s_6ns_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1136]
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_16s_6ns_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6ns_21_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6ns_21_2_0_MulnS_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6ns_21_2_0.vhd:9' bound to instance 'myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U' of component 'myproject_axi_mul_16s_6ns_21_2_0_MulnS_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6ns_21_2_0.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_16s_6ns_21_2_0_MulnS_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6ns_21_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_16s_6ns_21_2_0_MulnS_0' (1#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6ns_21_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_16s_6ns_21_2_0' (2#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6ns_21_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6s_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6s_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_6s_21_2_0_U34' of component 'myproject_axi_mul_16s_6s_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1151]
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_16s_6s_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6s_21_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6s_21_2_0_MulnS_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6s_21_2_0.vhd:9' bound to instance 'myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U' of component 'myproject_axi_mul_16s_6s_21_2_0_MulnS_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6s_21_2_0.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_16s_6s_21_2_0_MulnS_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6s_21_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_16s_6s_21_2_0_MulnS_1' (3#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6s_21_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_16s_6s_21_2_0' (4#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6s_21_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6ns_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6ns_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_6ns_21_2_0_U35' of component 'myproject_axi_mul_16s_6ns_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1166]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6s_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6s_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_6s_21_2_0_U36' of component 'myproject_axi_mul_16s_6s_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1181]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6ns_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6ns_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_6ns_21_2_0_U37' of component 'myproject_axi_mul_16s_6ns_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1196]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6ns_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6ns_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_6ns_21_2_0_U38' of component 'myproject_axi_mul_16s_6ns_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1211]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6ns_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6ns_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_6ns_21_2_0_U39' of component 'myproject_axi_mul_16s_6ns_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1226]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6ns_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6ns_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_6ns_21_2_0_U40' of component 'myproject_axi_mul_16s_6ns_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1241]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6s_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6s_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_6s_21_2_0_U41' of component 'myproject_axi_mul_16s_6s_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1256]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6ns_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6ns_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_6ns_21_2_0_U42' of component 'myproject_axi_mul_16s_6ns_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1271]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6s_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6s_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_6s_21_2_0_U43' of component 'myproject_axi_mul_16s_6s_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1286]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6s_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6s_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_6s_21_2_0_U44' of component 'myproject_axi_mul_16s_6s_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1301]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6ns_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6ns_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_6ns_21_2_0_U45' of component 'myproject_axi_mul_16s_6ns_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1316]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6s_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6s_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_6s_21_2_0_U46' of component 'myproject_axi_mul_16s_6s_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1331]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6ns_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6ns_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_6ns_21_2_0_U47' of component 'myproject_axi_mul_16s_6ns_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1346]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6s_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6s_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_6s_21_2_0_U48' of component 'myproject_axi_mul_16s_6s_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1361]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6s_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6s_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_6s_21_2_0_U49' of component 'myproject_axi_mul_16s_6s_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1376]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6ns_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6ns_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_6ns_21_2_0_U50' of component 'myproject_axi_mul_16s_6ns_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1391]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_5s_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_5s_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_5s_21_2_0_U51' of component 'myproject_axi_mul_16s_5s_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1406]
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_16s_5s_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_5s_21_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_5s_21_2_0_MulnS_2' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_5s_21_2_0.vhd:9' bound to instance 'myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U' of component 'myproject_axi_mul_16s_5s_21_2_0_MulnS_2' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_5s_21_2_0.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_16s_5s_21_2_0_MulnS_2' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_5s_21_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_16s_5s_21_2_0_MulnS_2' (5#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_5s_21_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_16s_5s_21_2_0' (6#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_5s_21_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_5s_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_5s_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_5s_21_2_0_U52' of component 'myproject_axi_mul_16s_5s_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1421]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6ns_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6ns_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_6ns_21_2_0_U53' of component 'myproject_axi_mul_16s_6ns_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1436]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6s_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6s_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_6s_21_2_0_U54' of component 'myproject_axi_mul_16s_6s_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1451]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6ns_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6ns_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_6ns_21_2_0_U55' of component 'myproject_axi_mul_16s_6ns_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1466]
INFO: [Synth 8-256] done synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1' (7#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:63]
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:12' bound to instance 'call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:464]
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:72]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:81]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:84]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb.vhd:59' bound to instance 'line_buffer_Array_V_2_0_0_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:124]
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb.vhd:12' bound to instance 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb.vhd:90]
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core' (8#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb' (9#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb.vhd:59' bound to instance 'line_buffer_Array_V_2_1_0_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:138]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb.vhd:59' bound to instance 'line_buffer_Array_V_2_0_1_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:152]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb.vhd:59' bound to instance 'line_buffer_Array_V_2_1_1_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:166]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb.vhd:59' bound to instance 'line_buffer_Array_V_2_0_2_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:180]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb.vhd:59' bound to instance 'line_buffer_Array_V_2_1_2_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s' (10#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s' (11#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s' (12#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:84]
INFO: [Synth 8-3491] module 'relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s.vhd:12' bound to instance 'relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0' of component 'relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:7005]
INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s.vhd:123]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s.vhd:156]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s.vhd:160]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s.vhd:615]
INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s' (13#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s.vhd:123]
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:12' bound to instance 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:7114]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:123]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:150]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:241]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:262]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:757]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_0_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:807]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:74]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:12' bound to instance 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:90]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:29]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core' (14#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' (15#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:74]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_1_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:821]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_2_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:835]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_3_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:849]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_4_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:863]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_5_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:877]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_6_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:891]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_7_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:905]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_8_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:919]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_9_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:933]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_10_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:947]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_11_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:961]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_12_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:975]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_13_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:989]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_14_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1003]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_15_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1017]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mux_42_16_1_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:10' bound to instance 'myproject_axi_mux_42_16_1_1_U156' of component 'myproject_axi_mux_42_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1031]
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mux_42_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mux_42_16_1_1' (16#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mux_42_16_1_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:10' bound to instance 'myproject_axi_mux_42_16_1_1_U157' of component 'myproject_axi_mux_42_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1049]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mux_42_16_1_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:10' bound to instance 'myproject_axi_mux_42_16_1_1_U158' of component 'myproject_axi_mux_42_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1067]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mux_42_16_1_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:10' bound to instance 'myproject_axi_mux_42_16_1_1_U159' of component 'myproject_axi_mux_42_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1085]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mux_42_16_1_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:10' bound to instance 'myproject_axi_mux_42_16_1_1_U160' of component 'myproject_axi_mux_42_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1103]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mux_42_16_1_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:10' bound to instance 'myproject_axi_mux_42_16_1_1_U161' of component 'myproject_axi_mux_42_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1121]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mux_42_16_1_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:10' bound to instance 'myproject_axi_mux_42_16_1_1_U162' of component 'myproject_axi_mux_42_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1139]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mux_42_16_1_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:10' bound to instance 'myproject_axi_mux_42_16_1_1_U163' of component 'myproject_axi_mux_42_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1157]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mux_42_16_1_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:10' bound to instance 'myproject_axi_mux_42_16_1_1_U164' of component 'myproject_axi_mux_42_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1175]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mux_42_16_1_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:10' bound to instance 'myproject_axi_mux_42_16_1_1_U165' of component 'myproject_axi_mux_42_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1193]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mux_42_16_1_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:10' bound to instance 'myproject_axi_mux_42_16_1_1_U166' of component 'myproject_axi_mux_42_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1211]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mux_42_16_1_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:10' bound to instance 'myproject_axi_mux_42_16_1_1_U167' of component 'myproject_axi_mux_42_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1229]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mux_42_16_1_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:10' bound to instance 'myproject_axi_mux_42_16_1_1_U168' of component 'myproject_axi_mux_42_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1247]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mux_42_16_1_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:10' bound to instance 'myproject_axi_mux_42_16_1_1_U169' of component 'myproject_axi_mux_42_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1265]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mux_42_16_1_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:10' bound to instance 'myproject_axi_mux_42_16_1_1_U170' of component 'myproject_axi_mux_42_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1283]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mux_42_16_1_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:10' bound to instance 'myproject_axi_mux_42_16_1_1_U171' of component 'myproject_axi_mux_42_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1301]
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s' (17#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:123]
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0' of component 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:7223]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:123]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:143]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:146]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:150]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:294]
INFO: [Synth 8-3491] module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:12' bound to instance 'grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_419' of component 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:394]
INFO: [Synth 8-638] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:104]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:119]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:122]
INFO: [Synth 8-3491] module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:12' bound to instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517' of component 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1081]
INFO: [Synth 8-638] synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:180]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_5ns_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_5ns_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_5ns_21_2_0_U319' of component 'myproject_axi_mul_16s_5ns_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:7430]
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_16s_5ns_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_5ns_21_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_5ns_21_2_0_MulnS_3' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_5ns_21_2_0.vhd:9' bound to instance 'myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U' of component 'myproject_axi_mul_16s_5ns_21_2_0_MulnS_3' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_5ns_21_2_0.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_16s_5ns_21_2_0_MulnS_3' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_5ns_21_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_16s_5ns_21_2_0_MulnS_3' (18#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_5ns_21_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_16s_5ns_21_2_0' (19#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_5ns_21_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_5s_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_5s_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_5s_21_2_0_U320' of component 'myproject_axi_mul_16s_5s_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:7445]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6s_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6s_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_6s_21_2_0_U321' of component 'myproject_axi_mul_16s_6s_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:7460]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6ns_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6ns_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_6ns_21_2_0_U322' of component 'myproject_axi_mul_16s_6ns_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:7475]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_5s_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_5s_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_5s_21_2_0_U323' of component 'myproject_axi_mul_16s_5s_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:7490]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6s_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6s_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_6s_21_2_0_U324' of component 'myproject_axi_mul_16s_6s_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:7505]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6s_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6s_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_6s_21_2_0_U325' of component 'myproject_axi_mul_16s_6s_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:7520]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6s_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6s_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_6s_21_2_0_U326' of component 'myproject_axi_mul_16s_6s_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:7535]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6ns_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6ns_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_6ns_21_2_0_U327' of component 'myproject_axi_mul_16s_6ns_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:7550]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6s_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6s_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_6s_21_2_0_U328' of component 'myproject_axi_mul_16s_6s_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:7565]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6s_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6s_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_6s_21_2_0_U329' of component 'myproject_axi_mul_16s_6s_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:7580]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6s_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6s_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_6s_21_2_0_U330' of component 'myproject_axi_mul_16s_6s_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:7595]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_5ns_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_5ns_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_5ns_21_2_0_U331' of component 'myproject_axi_mul_16s_5ns_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:7610]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_5s_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_5s_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_5s_21_2_0_U332' of component 'myproject_axi_mul_16s_5s_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:7625]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_5ns_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_5ns_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_5ns_21_2_0_U333' of component 'myproject_axi_mul_16s_5ns_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:7640]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6s_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6s_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_6s_21_2_0_U334' of component 'myproject_axi_mul_16s_6s_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:7655]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6s_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6s_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_6s_21_2_0_U335' of component 'myproject_axi_mul_16s_6s_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:7670]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_5s_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_5s_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_5s_21_2_0_U336' of component 'myproject_axi_mul_16s_5s_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:7685]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_5s_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_5s_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_5s_21_2_0_U337' of component 'myproject_axi_mul_16s_5s_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:7700]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_5ns_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_5ns_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_5ns_21_2_0_U338' of component 'myproject_axi_mul_16s_5ns_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:7715]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_5s_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_5s_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_5s_21_2_0_U339' of component 'myproject_axi_mul_16s_5s_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:7730]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_5s_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_5s_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_5s_21_2_0_U340' of component 'myproject_axi_mul_16s_5s_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:7745]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6ns_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6ns_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_6ns_21_2_0_U341' of component 'myproject_axi_mul_16s_6ns_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:7760]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_5s_21_2_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_5s_21_2_0.vhd:43' bound to instance 'myproject_axi_mul_16s_5s_21_2_0_U342' of component 'myproject_axi_mul_16s_5s_21_2_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:7775]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' (20#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:180]
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:280]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:289]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:292]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core' (21#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' (22#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s' (23#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:280]
INFO: [Synth 8-256] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s' (24#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s' (25#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:123]
INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s.vhd:123]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s.vhd:156]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s.vhd:160]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s.vhd:615]
INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s' (26#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s.vhd:123]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s.vhd:123]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s.vhd:150]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s.vhd:241]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s.vhd:262]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s.vhd:757]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2.vhd:74]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2.vhd:29]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core' (27#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2' (28#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2.vhd:74]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s' (29#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s.vhd:123]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s.vhd:147]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s.vhd:167]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s.vhd:170]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s.vhd:174]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s.vhd:350]
INFO: [Synth 8-638] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s.vhd:136]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s.vhd:151]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s.vhd:154]
INFO: [Synth 8-638] synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:188]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' (30#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:188]
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s.vhd:280]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s.vhd:289]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s.vhd:292]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core' (31#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl' (32#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s' (33#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s.vhd:280]
INFO: [Synth 8-256] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s' (34#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s' (35#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s.vhd:147]
INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s.vhd:171]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s.vhd:201]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s.vhd:204]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s.vhd:208]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s.vhd:879]
INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s' (36#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s.vhd:171]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s.vhd:171]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s.vhd:196]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s.vhd:199]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s.vhd:327]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s.vhd:356]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s.vhd:1075]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq.vhd:74]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq.vhd:29]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core' (37#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq' (38#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq.vhd:74]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s' (39#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s.vhd:171]
INFO: [Synth 8-638] synthesizing module 'dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s.vhd:225]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s.vhd:280]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s.vhd:283]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s.vhd:287]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s.vhd:315]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s.vhd:382]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s.vhd:385]
INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s.vhd:157]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s' (40#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s' (41#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s.vhd:225]
INFO: [Synth 8-638] synthesizing module 'normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s.vhd:279]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s.vhd:376]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s.vhd:379]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_16s_12ns_26_2_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_12ns_26_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_16s_12ns_26_2_1_MulnS_4' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_12ns_26_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_16s_12ns_26_2_1_MulnS_4' (42#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_12ns_26_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_16s_12ns_26_2_1' (43#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_12ns_26_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_16s_13ns_26_2_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_13ns_26_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_16s_13ns_26_2_1_MulnS_5' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_13ns_26_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_16s_13ns_26_2_1_MulnS_5' (44#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_13ns_26_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_16s_13ns_26_2_1' (45#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_13ns_26_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s' (46#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s.vhd:279]
INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_s.vhd:279]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_s.vhd:301]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_s.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_s' (47#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_s.vhd:279]
INFO: [Synth 8-638] synthesizing module 'dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s.vhd:345]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s.vhd:366]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s.vhd:369]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s.vhd:415]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s.vhd:525]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s.vhd:654]
INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' (48#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s' (49#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s.vhd:345]
INFO: [Synth 8-638] synthesizing module 'normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s.vhd:411]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s.vhd:549]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s.vhd:552]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_16s_14ns_26_2_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_14ns_26_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_16s_14ns_26_2_1_MulnS_6' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_14ns_26_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_16s_14ns_26_2_1_MulnS_6' (50#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_14ns_26_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_16s_14ns_26_2_1' (51#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_14ns_26_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s' (52#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s.vhd:411]
INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_s.vhd:411]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_s.vhd:433]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_s.vhd:436]
INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_s' (53#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_s.vhd:411]
INFO: [Synth 8-638] synthesizing module 'dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s.vhd:249]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s.vhd:271]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s.vhd:274]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s.vhd:342]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s.vhd:420]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s.vhd:441]
INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:93]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_6ns_11s_17_2_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_6ns_11s_17_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_6ns_11s_17_2_1_MulnS_7' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_6ns_11s_17_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_6ns_11s_17_2_1_MulnS_7' (54#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_6ns_11s_17_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_6ns_11s_17_2_1' (55#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_6ns_11s_17_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_6ns_11ns_16_2_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_6ns_11ns_16_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_6ns_11ns_16_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8' (56#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_6ns_11ns_16_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_6ns_11ns_16_2_1' (57#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_6ns_11ns_16_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_6ns_12s_18_2_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_6ns_12s_18_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_6ns_12s_18_2_1_MulnS_9' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_6ns_12s_18_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_6ns_12s_18_2_1_MulnS_9' (58#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_6ns_12s_18_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_6ns_12s_18_2_1' (59#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_6ns_12s_18_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_6ns_11ns_15_2_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_6ns_11ns_15_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_6ns_11ns_15_2_1_MulnS_10' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_6ns_11ns_15_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_6ns_11ns_15_2_1_MulnS_10' (60#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_6ns_11ns_15_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_6ns_11ns_15_2_1' (61#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_6ns_11ns_15_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s' (62#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s' (63#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s.vhd:249]
INFO: [Synth 8-638] synthesizing module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s.vhd:84]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s.vhd:115]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s.vhd:118]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s.vhd:122]
INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s.vhd:103]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s.vhd:135]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s.vhd:138]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s.vhd:147]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s.vhd:163]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s.vhd:185]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s.vhd:212]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu.vhd:176]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu_rom' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu.vhd:27]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu_rom' (64#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu' (65#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu.vhd:176]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu.vhd:194]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu_rom' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu.vhd:24]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu_rom' (66#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu' (67#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu.vhd:194]
INFO: [Synth 8-638] synthesizing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter din3_WIDTH bound to: 18 - type: integer 
	Parameter din4_WIDTH bound to: 18 - type: integer 
	Parameter din5_WIDTH bound to: 18 - type: integer 
	Parameter din6_WIDTH bound to: 18 - type: integer 
	Parameter din7_WIDTH bound to: 18 - type: integer 
	Parameter din8_WIDTH bound to: 18 - type: integer 
	Parameter din9_WIDTH bound to: 18 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mux_104_18_1_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_104_18_1_0.vhd:41]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter din3_WIDTH bound to: 18 - type: integer 
	Parameter din4_WIDTH bound to: 18 - type: integer 
	Parameter din5_WIDTH bound to: 18 - type: integer 
	Parameter din6_WIDTH bound to: 18 - type: integer 
	Parameter din7_WIDTH bound to: 18 - type: integer 
	Parameter din8_WIDTH bound to: 18 - type: integer 
	Parameter din9_WIDTH bound to: 18 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mux_104_18_1_0' (68#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_104_18_1_0.vhd:41]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter din3_WIDTH bound to: 18 - type: integer 
	Parameter din4_WIDTH bound to: 18 - type: integer 
	Parameter din5_WIDTH bound to: 18 - type: integer 
	Parameter din6_WIDTH bound to: 18 - type: integer 
	Parameter din7_WIDTH bound to: 18 - type: integer 
	Parameter din8_WIDTH bound to: 18 - type: integer 
	Parameter din9_WIDTH bound to: 18 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter din3_WIDTH bound to: 18 - type: integer 
	Parameter din4_WIDTH bound to: 18 - type: integer 
	Parameter din5_WIDTH bound to: 18 - type: integer 
	Parameter din6_WIDTH bound to: 18 - type: integer 
	Parameter din7_WIDTH bound to: 18 - type: integer 
	Parameter din8_WIDTH bound to: 18 - type: integer 
	Parameter din9_WIDTH bound to: 18 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter din3_WIDTH bound to: 18 - type: integer 
	Parameter din4_WIDTH bound to: 18 - type: integer 
	Parameter din5_WIDTH bound to: 18 - type: integer 
	Parameter din6_WIDTH bound to: 18 - type: integer 
	Parameter din7_WIDTH bound to: 18 - type: integer 
	Parameter din8_WIDTH bound to: 18 - type: integer 
	Parameter din9_WIDTH bound to: 18 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' (69#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_17ns_18s_26_2_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_17ns_18s_26_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_17ns_18s_26_2_1_MulnS_11' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_17ns_18s_26_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_17ns_18s_26_2_1_MulnS_11' (70#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_17ns_18s_26_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_17ns_18s_26_2_1' (71#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_17ns_18s_26_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s' (72#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s' (73#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s.vhd:84]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d900_A' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d900_A.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 900 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d900_A' (74#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d900_A.vhd:31]
INFO: [Synth 8-638] synthesizing module 'fifo_w6_d900_A' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d900_A.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 900 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w6_d900_A' (75#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d900_A.vhd:31]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d225_A' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d225_A.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 225 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d225_A' (76#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d225_A.vhd:31]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d169_A' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d169_A.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 169 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d169_A' (77#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d169_A.vhd:31]
INFO: [Synth 8-638] synthesizing module 'fifo_w6_d169_A' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d169_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 169 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 169 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w6_d169_A_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d169_A.vhd:23]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 169 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w6_d169_A_shiftReg' (78#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d169_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w6_d169_A' (79#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d169_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d36_A' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d36_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 36 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d36_A_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d36_A.vhd:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d36_A_shiftReg' (80#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d36_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d36_A' (81#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d36_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d16_A' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d16_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d16_A_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d16_A.vhd:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d16_A_shiftReg' (82#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d16_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d16_A' (83#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d16_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w6_d16_A' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w6_d16_A_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:23]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w6_d16_A_shiftReg' (84#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w6_d16_A' (85#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d4_A' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d4_A_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d4_A_shiftReg' (86#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d4_A' (87#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d1_A' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:66]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d1_A_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d1_A_shiftReg' (88#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d1_A' (89#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w6_d1_A' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d1_A.vhd:66]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w6_d1_A_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d1_A.vhd:23]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w6_d1_A_shiftReg' (90#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d1_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w6_d1_A' (91#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d1_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_shiftReg' (92#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0' (93#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_shiftReg' (94#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0' (95#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6cfu' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6cfu.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6cfu_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6cfu.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6cfu_shiftReg' (96#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6cfu.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6cfu' (97#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6cfu.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_shiftReg' (98#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0' (99#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_shiftReg' (100#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0' (101#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config1cgu' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config1cgu.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config1cgu_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config1cgu.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config1cgu_shiftReg' (102#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config1cgu.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config1cgu' (103#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config1cgu.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12chv' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12chv.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12chv_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12chv.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12chv_shiftReg' (104#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12chv.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12chv' (105#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12chv.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_shiftReg' (106#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0' (107#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_shiftReg' (108#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0' (109#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17civ' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17civ.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17civ_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17civ.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17civ_shiftReg' (110#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17civ.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17civ' (111#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17civ.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18cjv' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18cjv.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18cjv_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18cjv.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18cjv_shiftReg' (112#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18cjv.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18cjv' (113#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18cjv.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_shiftReg' (114#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0' (115#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21ckv' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21ckv.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21ckv_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21ckv.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21ckv_shiftReg' (116#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21ckv.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21ckv' (117#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21ckv.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22clv' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22clv.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22clv_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22clv.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22clv_shiftReg' (118#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22clv.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22clv' (119#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22clv.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0_shiftReg' (120#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0' (121#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0_shiftReg' (122#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0' (123#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'myproject' (124#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:66]
WARNING: [Synth 8-3331] design fifo_w16_d1_A_shiftReg has unconnected port a[0]
WARNING: [Synth 8-3331] design fifo_w6_d1_A_shiftReg has unconnected port a[0]
WARNING: [Synth 8-3331] design myproject_axi_mul_17ns_18s_26_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s has unconnected port ap_rst
WARNING: [Synth 8-3331] design softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu has unconnected port reset
WARNING: [Synth 8-3331] design softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mul_6ns_11s_17_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mul_6ns_11ns_16_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mul_6ns_12s_18_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mul_6ns_11ns_15_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mul_16s_14ns_26_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mul_16s_13ns_26_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s has unconnected port ap_rst
WARNING: [Synth 8-3331] design myproject_axi_mul_16s_12ns_26_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mul_16s_5s_21_2_0 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mul_16s_5ns_21_2_0 has unconnected port reset
WARNING: [Synth 8-3331] design pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq has unconnected port reset
WARNING: [Synth 8-3331] design pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq has unconnected port ce0
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl has unconnected port reset
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl has unconnected port ce0
WARNING: [Synth 8-3331] design myproject_axi_mul_16s_6ns_21_2_0 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mul_16s_6s_21_2_0 has unconnected port reset
WARNING: [Synth 8-3331] design pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2 has unconnected port reset
WARNING: [Synth 8-3331] design pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2 has unconnected port ce0
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS has unconnected port reset
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS has unconnected port ce0
WARNING: [Synth 8-3331] design pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi has unconnected port reset
WARNING: [Synth 8-3331] design pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi has unconnected port ce0
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb has unconnected port reset
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb has unconnected port ce0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 2472.512 ; gain = 925.039 ; free physical = 504 ; free virtual = 19125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 2472.512 ; gain = 925.039 ; free physical = 653 ; free virtual = 19274
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-4471] merging register 'sext_ln1116_359_cast_reg_23434_reg[15:0]' into 'data_8_V_read_4_reg_23358_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1760]
INFO: [Synth 8-4471] merging register 'sext_ln1116_361_cast_reg_23440_reg[15:0]' into 'data_10_V_read_4_reg_23344_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1761]
INFO: [Synth 8-4471] merging register 'sext_ln1116_364_cast_reg_23448_reg[15:0]' into 'data_13_V_read22_reg_23323_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1762]
INFO: [Synth 8-4471] merging register 'sext_ln1116_367_cast_reg_23461_reg[15:0]' into 'data_16_V_read_4_reg_23299_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1763]
INFO: [Synth 8-4471] merging register 'sext_ln1116_368_cast8_reg_23472_reg[15:0]' into 'data_17_V_read_4_reg_23291_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1764]
INFO: [Synth 8-4471] merging register 'sext_ln1116_372_cast_reg_23511_reg[15:0]' into 'data_21_V_read_4_reg_23269_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1765]
INFO: [Synth 8-4471] merging register 'sext_ln1116_374_cast_reg_23523_reg[15:0]' into 'data_23_V_read32_reg_23256_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1766]
INFO: [Synth 8-4471] merging register 'sext_ln1116_376_cast1_reg_23554_reg[15:0]' into 'data_25_V_read_4_reg_23248_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1767]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'sext_ln1116_212_cast_reg_387005_reg[15:0]' into 'data_4_V_read_5_reg_386935_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:10110]
INFO: [Synth 8-4471] merging register 'sext_ln1116_317_cast_reg_388145_reg[15:0]' into 'data_109_V_read_2_reg_386504_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:10111]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'trunc_ln708_633_reg_56802_pp0_iter2_reg_reg[7:0]' into 'sext_ln1118_56_reg_57963_reg[7:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:6803]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'x_V_offset_int_reg_reg' and it is trimmed from '5' to '4' bits. [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd:334]
INFO: [Synth 8-4471] merging register 'exp_res_8_V_fu_160_reg[16:0]' into 'exp_res_8_V_1_reg_2552_reg[16:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s.vhd:696]
INFO: [Synth 8-4471] merging register 'exp_res_9_V_fu_164_reg[16:0]' into 'exp_res_9_V_1_reg_2559_reg[16:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s.vhd:697]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d900_A.vhd:88]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d900_A.vhd:88]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d225_A.vhd:88]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d169_A.vhd:88]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d169_A.vhd:102]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d36_A.vhd:102]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d16_A.vhd:102]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:102]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:09 ; elapsed = 00:03:15 . Memory (MB): peak = 2835.250 ; gain = 1287.777 ; free physical = 652 ; free virtual = 17350
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                                |Replication |Instances |
+------+-----------------------------------------------------------------------------+------------+----------+
|1     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB0                       |           1|     20482|
|2     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB1                       |           1|      5113|
|3     |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s__GC0  |           1|      2443|
|4     |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s__GC0    |           1|       148|
|5     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB0                         |           1|     18100|
|6     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB1                         |           1|      7139|
|7     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB2                         |           1|      9923|
|8     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB3                         |           1|      8331|
|9     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB4                         |           1|     12590|
|10    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB5                         |           1|     13525|
|11    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB6                         |           1|     18800|
|12    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB7                         |           1|     22484|
|13    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB8                         |           1|     21301|
|14    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB9                         |           1|      7583|
|15    |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s__GC0  |           1|      7172|
|16    |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s__GC0   |           1|       159|
|17    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB0         |           1|     20350|
|18    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB1         |           1|      5262|
|19    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB2         |           1|      5855|
|20    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB3         |           1|      7882|
|21    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB4         |           1|     10705|
|22    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB5         |           1|     12918|
|23    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB6         |           1|     16139|
|24    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB7         |           1|     16209|
|25    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB8         |           1|      8824|
|26    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB9         |           1|     19550|
|27    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB10        |           1|      7465|
|28    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB11        |           1|     17776|
|29    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB12        |           1|      6429|
|30    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB13        |           1|      9701|
|31    |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s__GC0 |           1|      7168|
|32    |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s__GC0  |           1|       165|
|33    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB0        |           1|     19924|
|34    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB1        |           1|      5458|
|35    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB2        |           1|      9285|
|36    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB3        |           1|      8780|
|37    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB4        |           1|     10832|
|38    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB5        |           1|     13838|
|39    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB6        |           1|     17677|
|40    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB7        |           1|     21749|
|41    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB8        |           1|     15476|
|42    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB9        |           1|      3978|
|43    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB10       |           1|      5298|
|44    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB11       |           1|      7351|
|45    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB12       |           1|      9978|
|46    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB13       |           1|     11787|
|47    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB14       |           1|     17543|
|48    |dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s__GC0       |           1|      2510|
|49    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB0        |           1|     20950|
|50    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB1        |           1|      5258|
|51    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB2        |           1|      6071|
|52    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB3        |           1|      8028|
|53    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB4        |           1|     10394|
|54    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB5        |           1|     13241|
|55    |dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s__GC0      |           1|      1421|
|56    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0        |           1|     23331|
|57    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB1        |           1|      5836|
|58    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB2        |           1|      7749|
|59    |dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s__GC0      |           1|       660|
|60    |myproject__GCB0                                                              |           1|     32674|
|61    |myproject__GCB1                                                              |           1|     22606|
|62    |myproject__GCB2                                                              |           1|     29685|
|63    |myproject__GCB3                                                              |           1|     27175|
|64    |myproject__GCB4                                                              |           1|      7201|
+------+-----------------------------------------------------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   2 Input     26 Bit       Adders := 106   
	   3 Input     21 Bit       Adders := 185   
	   2 Input     21 Bit       Adders := 15    
	   2 Input     20 Bit       Adders := 83    
	   3 Input     20 Bit       Adders := 515   
	   3 Input     19 Bit       Adders := 540   
	   2 Input     19 Bit       Adders := 136   
	   2 Input     18 Bit       Adders := 9     
	   2 Input     17 Bit       Adders := 4     
	   3 Input     17 Bit       Adders := 14    
	   3 Input     16 Bit       Adders := 927   
	   2 Input     16 Bit       Adders := 624   
	   2 Input     15 Bit       Adders := 783   
	   3 Input     15 Bit       Adders := 37    
	   2 Input     14 Bit       Adders := 545   
	   3 Input     14 Bit       Adders := 75    
	   4 Input     14 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 528   
	   3 Input     13 Bit       Adders := 80    
	   2 Input     12 Bit       Adders := 346   
	   3 Input     12 Bit       Adders := 54    
	   4 Input     12 Bit       Adders := 17    
	   2 Input     11 Bit       Adders := 188   
	   3 Input     11 Bit       Adders := 48    
	   4 Input     11 Bit       Adders := 21    
	   2 Input     10 Bit       Adders := 321   
	   3 Input     10 Bit       Adders := 154   
	   4 Input     10 Bit       Adders := 9     
	   2 Input      9 Bit       Adders := 194   
	   3 Input      9 Bit       Adders := 100   
	   4 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 193   
	   3 Input      8 Bit       Adders := 14    
	   3 Input      7 Bit       Adders := 11    
	   2 Input      7 Bit       Adders := 85    
	   2 Input      6 Bit       Adders := 174   
	   2 Input      5 Bit       Adders := 50    
	   2 Input      3 Bit       Adders := 31    
	   2 Input      2 Bit       Adders := 344   
+---XORs : 
	   2 Input      1 Bit         XORs := 216   
+---Registers : 
	               32 Bit    Registers := 27    
	               26 Bit    Registers := 106   
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 10    
	               20 Bit    Registers := 15    
	               19 Bit    Registers := 10    
	               18 Bit    Registers := 19    
	               17 Bit    Registers := 64    
	               16 Bit    Registers := 5045  
	               15 Bit    Registers := 1363  
	               14 Bit    Registers := 967   
	               13 Bit    Registers := 740   
	               12 Bit    Registers := 309   
	               11 Bit    Registers := 272   
	               10 Bit    Registers := 651   
	                9 Bit    Registers := 416   
	                8 Bit    Registers := 350   
	                7 Bit    Registers := 184   
	                6 Bit    Registers := 970   
	                5 Bit    Registers := 124   
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 33    
	                2 Bit    Registers := 346   
	                1 Bit    Registers := 2081  
+---RAMs : 
	              14K Bit         RAMs := 16    
	               5K Bit         RAMs := 16    
	               3K Bit         RAMs := 16    
	               2K Bit         RAMs := 16    
+---ROMs : 
	                              ROMs := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input     23 Bit        Muxes := 1     
	  24 Input     23 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 80    
	   2 Input     16 Bit        Muxes := 345   
	   2 Input     11 Bit        Muxes := 1     
	  12 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 179   
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 146   
	   2 Input      6 Bit        Muxes := 64    
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 49    
	   4 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 102   
	   3 Input      2 Bit        Muxes := 56    
	   2 Input      1 Bit        Muxes := 2379  
	   3 Input      1 Bit        Muxes := 128   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module myproject 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     21 Bit       Adders := 43    
	   2 Input     21 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 3     
	   3 Input     20 Bit       Adders := 10    
	   3 Input     19 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 82    
	   2 Input     16 Bit       Adders := 41    
	   2 Input     15 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 302   
	               15 Bit    Registers := 18    
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 16    
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 61    
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     21 Bit       Adders := 107   
	   2 Input     21 Bit       Adders := 11    
	   3 Input     20 Bit       Adders := 185   
	   2 Input     20 Bit       Adders := 40    
	   3 Input     19 Bit       Adders := 115   
	   2 Input     19 Bit       Adders := 26    
	   2 Input     16 Bit       Adders := 191   
	   3 Input     16 Bit       Adders := 262   
	   2 Input     15 Bit       Adders := 124   
	   3 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 76    
	   2 Input     13 Bit       Adders := 67    
	   2 Input     12 Bit       Adders := 29    
+---Registers : 
	               21 Bit    Registers := 8     
	               20 Bit    Registers := 7     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1133  
	               15 Bit    Registers := 356   
	               14 Bit    Registers := 152   
	               13 Bit    Registers := 75    
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 16    
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 256   
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     21 Bit       Adders := 28    
	   2 Input     21 Bit       Adders := 2     
	   3 Input     20 Bit       Adders := 147   
	   2 Input     20 Bit       Adders := 17    
	   3 Input     19 Bit       Adders := 214   
	   2 Input     19 Bit       Adders := 52    
	   3 Input     16 Bit       Adders := 257   
	   2 Input     16 Bit       Adders := 178   
	   2 Input     15 Bit       Adders := 288   
	   3 Input     15 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 204   
	   2 Input     13 Bit       Adders := 185   
	   2 Input     12 Bit       Adders := 82    
+---Registers : 
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 4     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 1018  
	               15 Bit    Registers := 439   
	               14 Bit    Registers := 315   
	               13 Bit    Registers := 234   
	               12 Bit    Registers := 40    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 24    
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 264   
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 26    
Module conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     21 Bit       Adders := 7     
	   3 Input     20 Bit       Adders := 173   
	   2 Input     20 Bit       Adders := 23    
	   3 Input     19 Bit       Adders := 209   
	   2 Input     19 Bit       Adders := 50    
	   3 Input     16 Bit       Adders := 304   
	   2 Input     16 Bit       Adders := 208   
	   2 Input     15 Bit       Adders := 355   
	   3 Input     15 Bit       Adders := 12    
	   2 Input     14 Bit       Adders := 215   
	   3 Input     14 Bit       Adders := 5     
	   2 Input     13 Bit       Adders := 195   
	   2 Input     12 Bit       Adders := 69    
+---Registers : 
	               20 Bit    Registers := 4     
	               19 Bit    Registers := 8     
	               16 Bit    Registers := 971   
	               15 Bit    Registers := 522   
	               14 Bit    Registers := 423   
	               13 Bit    Registers := 276   
	               12 Bit    Registers := 67    
	               11 Bit    Registers := 2     
Module dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 138   
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	  12 Input     11 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 46    
	   2 Input     14 Bit       Adders := 26    
	   3 Input     13 Bit       Adders := 65    
	   2 Input     13 Bit       Adders := 34    
	   3 Input     12 Bit       Adders := 40    
	   2 Input     12 Bit       Adders := 68    
	   4 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 99    
	   3 Input     11 Bit       Adders := 37    
	   2 Input     10 Bit       Adders := 164   
	   3 Input     10 Bit       Adders := 148   
	   2 Input      9 Bit       Adders := 150   
	   3 Input      9 Bit       Adders := 97    
	   2 Input      8 Bit       Adders := 84    
	   3 Input      8 Bit       Adders := 14    
	   2 Input      7 Bit       Adders := 62    
	   3 Input      7 Bit       Adders := 10    
	   2 Input      6 Bit       Adders := 11    
+---Registers : 
	               14 Bit    Registers := 42    
	               13 Bit    Registers := 96    
	               12 Bit    Registers := 112   
	               11 Bit    Registers := 107   
	               10 Bit    Registers := 210   
	                9 Bit    Registers := 260   
	                8 Bit    Registers := 218   
	                7 Bit    Registers := 129   
	                6 Bit    Registers := 164   
	                5 Bit    Registers := 69    
Module dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 64    
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 42    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 3     
	   3 Input     17 Bit       Adders := 4     
	   3 Input     16 Bit       Adders := 22    
	   2 Input     16 Bit       Adders := 6     
	   2 Input     15 Bit       Adders := 13    
	   3 Input     15 Bit       Adders := 22    
	   3 Input     14 Bit       Adders := 24    
	   2 Input     14 Bit       Adders := 22    
	   4 Input     14 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 46    
	   3 Input     13 Bit       Adders := 15    
	   4 Input     12 Bit       Adders := 16    
	   2 Input     12 Bit       Adders := 96    
	   3 Input     12 Bit       Adders := 14    
	   4 Input     11 Bit       Adders := 21    
	   3 Input     11 Bit       Adders := 11    
	   2 Input     11 Bit       Adders := 88    
	   2 Input     10 Bit       Adders := 59    
	   4 Input     10 Bit       Adders := 9     
	   3 Input     10 Bit       Adders := 6     
	   3 Input      9 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 28    
	   4 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 10    
	   2 Input      7 Bit       Adders := 7     
+---Registers : 
	               16 Bit    Registers := 8     
	               15 Bit    Registers := 27    
	               14 Bit    Registers := 34    
	               13 Bit    Registers := 56    
	               12 Bit    Registers := 73    
	               11 Bit    Registers := 158   
	               10 Bit    Registers := 138   
	                9 Bit    Registers := 139   
	                8 Bit    Registers := 64    
	                7 Bit    Registers := 31    
	                6 Bit    Registers := 159   
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
Module dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 10    
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 64    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 24    
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	               16 Bit    Registers := 24    
	                6 Bit    Registers := 24    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 81    
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 103   
Module myproject_axi_mux_42_16_1_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 24    
	               10 Bit    Registers := 96    
	                6 Bit    Registers := 96    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 82    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 48    
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 24    
	   2 Input      1 Bit        Muxes := 8     
Module normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 42    
+---Registers : 
	               26 Bit    Registers := 42    
	               16 Bit    Registers := 84    
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 42    
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               16 Bit    Registers := 42    
	                6 Bit    Registers := 42    
	                1 Bit    Registers := 131   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 171   
Module fifo_w16_d1_A_shiftReg__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18cjv_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18cjv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12chv_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12chv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17civ_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17civ 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__7 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__8 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__9 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__10 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__11 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__12 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__13 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__14 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__15 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__16 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__17 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__18 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__19 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__20 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__21 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__22 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__23 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__24 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__25 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__26 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__27 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__28 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__29 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__30 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__31 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__32 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__33 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__34 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__35 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__36 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__37 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__38 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__39 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__40 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__41 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__42 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d36_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d36_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d36_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d36_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d36_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d36_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d36_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d36_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d36_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d36_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d36_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d36_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d36_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__64 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__65 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__66 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__67 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__68 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__69 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__70 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__71 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__72 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__73 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__74 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__75 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__76 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__77 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__78 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__79 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__80 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__81 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__82 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__83 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__84 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d36_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d36_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d36_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d169_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d169_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d169_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d169_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d169_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d169_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d169_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d169_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d169_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d169_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d169_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d169_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d169_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d169_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d169_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d169_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d169_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d169_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d169_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d169_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d169_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d169_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d169_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d169_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d169_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d169_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d169_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d169_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d169_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d169_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d169_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d169_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config1cgu_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config1cgu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module myproject_axi_mux_42_16_1_1__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 16    
	               10 Bit    Registers := 64    
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 64    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 58    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 32    
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 8     
Module relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 16    
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               16 Bit    Registers := 16    
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 16    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 57    
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 71    
Module start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d225_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d225_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d225_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d225_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d225_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d225_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d225_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d225_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d225_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d225_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d225_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d225_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d225_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d225_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d225_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d225_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w6_d900_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w6_d900_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w6_d900_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w6_d900_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w6_d900_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w6_d900_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w6_d900_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w6_d900_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w6_d900_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w6_d900_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w6_d900_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w6_d900_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w6_d900_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w6_d900_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w6_d900_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w6_d900_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d900_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              14K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d900_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              14K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d900_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              14K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d900_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              14K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d900_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              14K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d900_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              14K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d900_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              14K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d900_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              14K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d900_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              14K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d900_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              14K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d900_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              14K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d900_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              14K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d900_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              14K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d900_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              14K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d900_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              14K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d900_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              14K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module myproject_axi_mux_42_16_1_1__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 16    
	               10 Bit    Registers := 66    
	                6 Bit    Registers := 64    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 58    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 34    
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 7     
Module relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 16    
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               16 Bit    Registers := 16    
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 16    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 57    
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 70    
Module start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6cfu_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6cfu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__85 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__86 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__87 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__88 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__89 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__90 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__91 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__92 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__93 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__94 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__95 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__96 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__97 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__98 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__99 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__100 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__101 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__102 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__103 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__104 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__105 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__106 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__107 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__108 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__109 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__110 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__111 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__112 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__113 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__114 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__115 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__116 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__117 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__118 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__119 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__120 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__121 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__122 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__123 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__124 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__125 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__126 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__127 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__128 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__129 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__130 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__131 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__132 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__133 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__134 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__135 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__136 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__137 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__138 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__139 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__140 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__141 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__142 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__143 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__144 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__145 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__146 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__147 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__148 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__149 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__150 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__151 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__152 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__153 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__154 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__155 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__156 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__157 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__158 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__159 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__160 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__161 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__162 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__163 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__164 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__165 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__166 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__167 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__167 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__168 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__168 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__169 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__169 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__170 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__170 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__171 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__171 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__172 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__172 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__173 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__173 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__174 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__174 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__175 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__175 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__176 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__176 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__177 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__177 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__178 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__178 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__179 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__179 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__180 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__180 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__181 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__181 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__182 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__182 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__183 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__183 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__184 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__184 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__185 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__185 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__186 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__186 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__187 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__187 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__188 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__188 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__189 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__189 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__190 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__190 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__191 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__191 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__192 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__192 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__193 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__193 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__194 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__194 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__195 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__195 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__196 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__196 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__197 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__197 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__198 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__198 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__199 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__199 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__200 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__200 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__201 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__201 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__202 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__202 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__43 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__44 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__45 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__46 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__47 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__48 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__49 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__50 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__51 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__52 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__53 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__54 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__55 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__56 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__57 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__58 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__59 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__60 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__61 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__62 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__63 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__64 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__65 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__66 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__67 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__68 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__69 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__70 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__71 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__72 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__73 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__74 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__75 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__76 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__77 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__78 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__79 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__80 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__81 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__82 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__83 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__84 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__85 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__86 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__87 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__88 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__89 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__90 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__91 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__92 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__93 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__94 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__95 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__96 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__97 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__98 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__99 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__100 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__101 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__102 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__103 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__104 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__105 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__203 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__203 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__204 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__204 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__205 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__205 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__206 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__206 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__207 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__207 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__208 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__208 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__209 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__209 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__210 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__210 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__211 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__211 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__212 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__212 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__213 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__213 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__214 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__214 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__215 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__215 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__216 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__216 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__217 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__217 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__218 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__218 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__219 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__219 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__220 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__220 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__221 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__221 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 64    
+---XORs : 
	   2 Input      1 Bit         XORs := 64    
+---Registers : 
	               16 Bit    Registers := 64    
	                6 Bit    Registers := 64    
	                1 Bit    Registers := 197   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 259   
Module start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21ckv_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21ckv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22clv_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22clv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 64    
+---Registers : 
	               26 Bit    Registers := 64    
	               16 Bit    Registers := 128   
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu_rom 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module myproject_axi_mux_104_18_1_0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 9     
Module myproject_axi_mux_104_18_1_0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 9     
Module myproject_axi_mux_104_18_1_0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 9     
Module myproject_axi_mux_104_18_1_0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 9     
Module reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 3     
	   2 Input     18 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               18 Bit    Registers := 7     
	               17 Bit    Registers := 10    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
Module myproject_axi_mux_104_18_1_0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 9     
Module myproject_axi_mux_104_18_1_0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 9     
Module myproject_axi_mux_104_18_1_0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 9     
Module myproject_axi_mux_104_18_1_0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 9     
Module reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 3     
	   2 Input     18 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               18 Bit    Registers := 7     
	               17 Bit    Registers := 10    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
Module softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 3     
	   3 Input     17 Bit       Adders := 10    
	   2 Input     17 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 36    
+---Registers : 
	               18 Bit    Registers := 4     
	               17 Bit    Registers := 35    
	               16 Bit    Registers := 24    
	               10 Bit    Registers := 11    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 9     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
Module softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	  24 Input     23 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_715/ap_ce_reg_reg' into 'grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_699/ap_ce_reg_reg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd:296]
INFO: [Synth 8-4471] merging register 'grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_715/x_0_V_int_reg_reg[16:0]' into 'grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_699/x_0_V_int_reg_reg[16:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd:324]
INFO: [Synth 8-4471] merging register 'grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_715/x_1_V_int_reg_reg[16:0]' into 'grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_699/x_1_V_int_reg_reg[16:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd:325]
INFO: [Synth 8-4471] merging register 'grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_715/x_2_V_int_reg_reg[16:0]' into 'grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_699/x_2_V_int_reg_reg[16:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd:326]
INFO: [Synth 8-4471] merging register 'grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_715/x_3_V_int_reg_reg[16:0]' into 'grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_699/x_3_V_int_reg_reg[16:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd:327]
INFO: [Synth 8-4471] merging register 'grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_715/x_4_V_int_reg_reg[16:0]' into 'grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_699/x_4_V_int_reg_reg[16:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd:328]
INFO: [Synth 8-4471] merging register 'grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_715/x_5_V_int_reg_reg[16:0]' into 'grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_699/x_5_V_int_reg_reg[16:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd:329]
INFO: [Synth 8-4471] merging register 'grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_715/x_6_V_int_reg_reg[16:0]' into 'grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_699/x_6_V_int_reg_reg[16:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd:330]
INFO: [Synth 8-4471] merging register 'grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_715/x_7_V_int_reg_reg[16:0]' into 'grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_699/x_7_V_int_reg_reg[16:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd:331]
INFO: [Synth 8-4471] merging register 'grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_715/x_8_V_int_reg_reg[16:0]' into 'grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_699/x_8_V_int_reg_reg[16:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd:332]
INFO: [Synth 8-4471] merging register 'grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_715/x_9_V_int_reg_reg[16:0]' into 'grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_699/x_9_V_int_reg_reg[16:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd:333]
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U37/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is: (A''*(B:0x1d))'.
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U37/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: register data_2_V_read11_reg_23404_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U37/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U37/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U37/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U37/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U37/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U34/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A''*(B:0x3ffe9))'.
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U34/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: register data_0_V_read_4_reg_23421_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U34/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U34/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U34/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U34/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U34/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U46/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A''*(B:0x3ffed))'.
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U46/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: register data_1_V_read_4_reg_23413_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U46/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U46/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U46/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U46/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U46/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
INFO: [Synth 8-4471] merging register 'ap_CS_fsm_reg[0:0]' into 'call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234/ap_CS_fsm_reg[0:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:530]
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U334/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U334/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U334/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U334/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U334/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U358/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U358/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U358/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U358/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U358/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U348/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U348/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U348/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U348/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U348/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U393/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U393/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U393/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U393/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U393/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U409/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U409/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U409/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U409/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U409/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U350/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U350/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U350/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U350/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U350/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U338/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U338/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U338/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U338/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U338/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U328/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U328/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U328/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U328/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U328/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U367/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U367/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U367/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U367/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U367/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U404/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U404/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U404/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U404/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U404/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U369/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U369/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U369/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U369/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U369/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U352/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U352/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U352/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U352/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U352/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U352/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
INFO: [Synth 8-4471] merging register 'ap_CS_fsm_reg[0:0]' into 'call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_665/ap_CS_fsm_reg[0:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1521]
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U840/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U840/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U840/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U840/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U840/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U838/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U838/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U838/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U838/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U838/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U823/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U823/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U823/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U823/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U823/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U836/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U836/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U836/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U836/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U836/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U820/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U820/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U820/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U820/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U820/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
INFO: [Synth 8-4471] merging register 'ap_CS_fsm_reg[0:0]' into 'call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_705/ap_CS_fsm_reg[0:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s.vhd:1585]
INFO: [Synth 8-4471] merging register 'data_31_V_read_int_reg_reg[5:0]' into 'data_31_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8233]
INFO: [Synth 8-4471] merging register 'data_31_V_read_int_reg_reg[5:0]' into 'data_31_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8233]
INFO: [Synth 8-4471] merging register 'data_53_V_read_int_reg_reg[5:0]' into 'data_53_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8401]
INFO: [Synth 8-4471] merging register 'data_39_V_read_int_reg_reg[5:0]' into 'data_39_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8289]
INFO: [Synth 8-4471] merging register 'data_57_V_read_int_reg_reg[5:0]' into 'data_57_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8429]
INFO: [Synth 8-4471] merging register 'data_48_V_read_int_reg_reg[5:0]' into 'data_48_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8359]
INFO: [Synth 8-4471] merging register 'data_31_V_read_1_reg_1238887_reg[5:0]' into 'data_31_V_read_1_reg_1238887_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8859]
INFO: [Synth 8-4471] merging register 'data_53_V_read_1_reg_1238700_reg[5:0]' into 'data_53_V_read_1_reg_1238700_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8885]
INFO: [Synth 8-4471] merging register 'data_39_V_read_1_reg_1238814_reg[5:0]' into 'data_39_V_read_1_reg_1238814_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8867]
INFO: [Synth 8-4471] merging register 'data_48_V_read_1_reg_1238738_reg[5:0]' into 'data_48_V_read_1_reg_1238738_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8879]
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2127/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffde5)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2127/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2127/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2127/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2127/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2127/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2127/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2135/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffdda)*B)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2135/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2135/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2135/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2135/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2121/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffdbd)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2121/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2121/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2121/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2121/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2121/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2121/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2201/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd9c)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2201/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2201/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2201/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2201/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2201/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2201/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2106/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd3c)*B)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2106/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2106/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2106/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2106/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2112/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x278)*B'')'.
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2112/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_55_V_read_1_reg_1238684_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2112/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2112/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2112/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2112/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2112/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2165/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x293)*B'')'.
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2165/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_50_V_read_1_reg_1238725_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2165/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2165/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2165/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2165/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2165/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2046/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x2d8)*B)'.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2046/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2046/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2046/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2046/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2079/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x245)*B'')'.
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2079/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_53_V_read_1_reg_1238700_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2079/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2079/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2079/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2079/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2079/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2044/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffda3)*B)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2044/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2044/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2044/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2044/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2058/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd70)*B)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2058/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2058/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2058/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2058/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2133/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd5c)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2133/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2133/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2133/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2133/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2133/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2133/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2131/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffc17)*B)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2131/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2131/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2131/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2131/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2069/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd22)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2069/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2069/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2069/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2069/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2069/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2069/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2083/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffde4)*B'')'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2083/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2083/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2083/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2083/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2083/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2083/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2083/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2083/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2102/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffda3)*B'')'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2102/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2102/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2102/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2102/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2102/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2102/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2102/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2102/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2144/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd5f)*B'')'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2144/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2144/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2144/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2144/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2144/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2144/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2144/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2144/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2126/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffdfb)*B)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2126/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2126/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2126/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2126/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2101/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x288)*B)'.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2101/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2101/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2101/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2101/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2172/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x20d)*B'')'.
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2172/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_27_V_read_1_reg_1238923_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2172/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2172/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2172/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2172/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2172/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2092/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x239)*B)'.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2092/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2092/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2092/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2092/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2073/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x251)*B2)'.
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2073/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2073/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2073/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2073/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2073/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2103/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffde5)*B'')'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2103/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2103/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2103/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2103/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2103/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2103/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2103/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2103/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2202/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffdf3)*B)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2202/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2202/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2202/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2202/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2195/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd54)*B)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2195/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2195/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2195/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2195/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2192/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffde8)*B)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2192/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2192/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2192/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2192/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2157/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd79)*B)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2157/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2157/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2157/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2157/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2082/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x24f)*B)'.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2082/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2082/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2082/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2082/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2162/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x221)*B)'.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2162/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2162/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2162/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2162/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2054/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x218)*B'')'.
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2054/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_37_V_read_1_reg_1238831_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2054/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2054/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2054/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2054/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2054/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2123/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x311)*B)'.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2123/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2123/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2123/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2123/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
INFO: [Synth 8-4471] merging register 'data_14_V_read_1_reg_1239032_reg[5:0]' into 'data_14_V_read_1_reg_1239032_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8836]
INFO: [Synth 8-4471] merging register 'data_20_V_read_int_reg_reg[5:0]' into 'data_20_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8149]
INFO: [Synth 8-4471] merging register 'data_24_V_read_int_reg_reg[5:0]' into 'data_24_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8177]
INFO: [Synth 8-4471] merging register 'data_18_V_read_int_reg_reg[5:0]' into 'data_18_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8128]
INFO: [Synth 8-4471] merging register 'data_21_V_read_int_reg_reg[5:0]' into 'data_21_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8156]
INFO: [Synth 8-4471] merging register 'data_24_V_read_int_reg_reg[5:0]' into 'data_24_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8177]
INFO: [Synth 8-4471] merging register 'data_16_V_read_int_reg_reg[5:0]' into 'data_16_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8114]
INFO: [Synth 8-4471] merging register 'data_21_V_read_int_reg_reg[5:0]' into 'data_21_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8156]
INFO: [Synth 8-4471] merging register 'data_60_V_read_int_reg_reg[5:0]' into 'data_60_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8457]
INFO: [Synth 8-4471] merging register 'data_12_V_read_int_reg_reg[5:0]' into 'data_12_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8086]
INFO: [Synth 8-4471] merging register 'data_55_V_read_int_reg_reg[5:0]' into 'data_55_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8415]
INFO: [Synth 8-4471] merging register 'data_14_V_read_1_reg_1239032_pp0_iter1_reg_reg[5:0]' into 'data_14_V_read_1_reg_1239032_pp0_iter1_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8837]
INFO: [Synth 8-4471] merging register 'data_20_V_read_1_reg_1238982_reg[5:0]' into 'data_20_V_read_1_reg_1238982_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8845]
INFO: [Synth 8-4471] merging register 'data_24_V_read_1_reg_1238950_reg[5:0]' into 'data_24_V_read_1_reg_1238950_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8849]
INFO: [Synth 8-4471] merging register 'data_21_V_read_1_reg_1238975_reg[5:0]' into 'data_21_V_read_1_reg_1238975_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8846]
INFO: [Synth 8-4471] merging register 'data_24_V_read_1_reg_1238950_reg[5:0]' into 'data_24_V_read_1_reg_1238950_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8849]
INFO: [Synth 8-4471] merging register 'data_16_V_read_1_reg_1239013_reg[5:0]' into 'data_16_V_read_1_reg_1239013_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8839]
INFO: [Synth 8-4471] merging register 'data_21_V_read_1_reg_1238975_reg[5:0]' into 'data_21_V_read_1_reg_1238975_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8846]
INFO: [Synth 8-4471] merging register 'data_55_V_read_1_reg_1238684_reg[5:0]' into 'data_55_V_read_1_reg_1238684_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8888]
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2070/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffdd5)*B)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2070/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2070/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2070/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2070/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2155/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffdca)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2155/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2155/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2155/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2155/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2155/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2155/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2075/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x2ac)*B)'.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2075/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2075/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2075/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2075/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2068/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x2b4)*B'')'.
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2068/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_2_V_read_1_reg_1239146_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2068/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2068/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2068/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2068/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2068/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2170/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x24c)*B'')'.
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2170/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_47_V_read_1_reg_1238745_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2170/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2170/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2170/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2170/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2170/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2128/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x24e)*B'')'.
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2128/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_29_V_read_1_reg_1238905_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2128/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2128/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2128/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2128/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2128/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2114/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x37a)*B'')'.
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2114/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_29_V_read_1_reg_1238905_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2114/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2114/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2114/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2114/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2114/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2080/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x2de)*B'')'.
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2080/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_16_V_read_1_reg_1239013_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2080/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2080/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2080/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2080/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2080/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2087/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x21c)*B)'.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2087/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2087/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2087/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2087/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2203/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x2f8)*B)'.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2203/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2203/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2203/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2203/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2204/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x25e)*B2)'.
DSP Report: register data_62_V_read_1_reg_1238626_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2204/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2204/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2204/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2204/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2204/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2171/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x23b)*B2)'.
DSP Report: register data_42_V_read_1_reg_1238790_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2171/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2171/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2171/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2171/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2171/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2187/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x3a8)*B)'.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2187/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2187/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2187/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2187/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2189/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x22a)*B)'.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2189/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2189/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2189/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2189/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2104/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x279)*B'')'.
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2104/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_41_V_read_1_reg_1238797_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2104/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2104/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2104/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2104/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2104/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2122/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x24c)*B)'.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2122/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2122/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2122/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2122/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2185/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd4c)*B)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2185/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2185/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2185/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2185/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2109/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffdc2)*B)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2109/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2109/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2109/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2109/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2074/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd18)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2074/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2074/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2074/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2074/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2074/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2074/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2138/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x2ab)*B'')'.
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2138/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_41_V_read_1_reg_1238797_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2138/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2138/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2138/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2138/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2138/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2193/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x21f)*B)'.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2193/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2193/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2193/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2193/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2060/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x24c)*B)'.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2060/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2060/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2060/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2060/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2148/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffcbd)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2148/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2148/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2148/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2148/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2148/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2148/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2184/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffdea)*B)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2184/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2184/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2184/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2184/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2099/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd65)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2099/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2099/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2099/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2099/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2099/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2099/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2136/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffce4)*B)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2136/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2136/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2136/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2136/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2076/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffdc9)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2076/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2076/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2076/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2076/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2076/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2076/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2045/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd9b)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2045/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2045/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2045/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2045/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2045/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2045/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_17ns_18s_26_2_1_U2370/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register inv_exp_sum_V_reg_2600_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2370/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_17ns_18s_26_2_1_U2370/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2370/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_17ns_18s_26_2_1_U2370/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2370/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_17ns_18s_26_2_1_U2370/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2370/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_17ns_18s_26_2_1_U2370/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/tmp_product is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2370/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_17ns_18s_26_2_1_U2377/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register inv_exp_sum_V_reg_2600_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2377/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_17ns_18s_26_2_1_U2377/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2377/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_17ns_18s_26_2_1_U2377/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2377/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_17ns_18s_26_2_1_U2377/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2377/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_17ns_18s_26_2_1_U2377/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/tmp_product is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2377/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_17ns_18s_26_2_1_U2371/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_axi_mul_17ns_18s_26_2_1_U2371/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2371/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_17ns_18s_26_2_1_U2371/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2371/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register inv_exp_sum_V_reg_2600_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2371/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_17ns_18s_26_2_1_U2371/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2371/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_17ns_18s_26_2_1_U2371/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/tmp_product is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2371/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_17ns_18s_26_2_1_U2374/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_axi_mul_17ns_18s_26_2_1_U2374/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2374/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_17ns_18s_26_2_1_U2374/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2374/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register inv_exp_sum_V_reg_2600_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2374/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_17ns_18s_26_2_1_U2374/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2374/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_17ns_18s_26_2_1_U2374/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/tmp_product is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2374/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_17ns_18s_26_2_1_U2372/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_axi_mul_17ns_18s_26_2_1_U2372/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2372/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_17ns_18s_26_2_1_U2372/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2372/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register inv_exp_sum_V_reg_2600_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2372/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_17ns_18s_26_2_1_U2372/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2372/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_17ns_18s_26_2_1_U2372/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/tmp_product is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2372/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_17ns_18s_26_2_1_U2376/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_axi_mul_17ns_18s_26_2_1_U2376/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2376/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_17ns_18s_26_2_1_U2376/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2376/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register inv_exp_sum_V_reg_2600_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2376/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_17ns_18s_26_2_1_U2376/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2376/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_17ns_18s_26_2_1_U2376/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/tmp_product is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2376/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_17ns_18s_26_2_1_U2373/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_axi_mul_17ns_18s_26_2_1_U2373/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2373/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_17ns_18s_26_2_1_U2373/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2373/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register inv_exp_sum_V_reg_2600_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2373/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_17ns_18s_26_2_1_U2373/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2373/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_17ns_18s_26_2_1_U2373/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/tmp_product is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2373/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_17ns_18s_26_2_1_U2375/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_axi_mul_17ns_18s_26_2_1_U2375/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2375/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_17ns_18s_26_2_1_U2375/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2375/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register inv_exp_sum_V_reg_2600_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2375/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_17ns_18s_26_2_1_U2375/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2375/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_17ns_18s_26_2_1_U2375/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/tmp_product is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2375/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_17ns_18s_26_2_1_U2378/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_axi_mul_17ns_18s_26_2_1_U2378/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2378/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_17ns_18s_26_2_1_U2378/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2378/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register inv_exp_sum_V_reg_2600_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2378/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_17ns_18s_26_2_1_U2378/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2378/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_17ns_18s_26_2_1_U2378/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/tmp_product is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2378/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_17ns_18s_26_2_1_U2379/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_axi_mul_17ns_18s_26_2_1_U2379/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2379/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_17ns_18s_26_2_1_U2379/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2379/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register inv_exp_sum_V_reg_2600_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2379/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_17ns_18s_26_2_1_U2379/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2379/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_17ns_18s_26_2_1_U2379/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/tmp_product is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U2379/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/trunc_ln708_1706_reg_23506_reg[0]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/data_19_V_read_4_reg_23285_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/trunc_ln708_1706_reg_23506_reg[1]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/data_19_V_read_4_reg_23285_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/trunc_ln708_1706_reg_23506_reg[2]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/data_19_V_read_4_reg_23285_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/trunc_ln708_1706_reg_23506_reg[3]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/data_19_V_read_4_reg_23285_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/trunc_ln708_1706_reg_23506_reg[4]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/data_19_V_read_4_reg_23285_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/trunc_ln708_1706_reg_23506_reg[5]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/data_19_V_read_4_reg_23285_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/trunc_ln708_1706_reg_23506_reg[9]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/data_19_V_read_4_reg_23285_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/trunc_ln708_1706_reg_23506_reg[8]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/data_19_V_read_4_reg_23285_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/trunc_ln708_1706_reg_23506_reg[6]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/data_19_V_read_4_reg_23285_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/trunc_ln708_1706_reg_23506_reg[7]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/data_19_V_read_4_reg_23285_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/trunc_ln708_1706_reg_23506_reg[10]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/data_19_V_read_4_reg_23285_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/data_20_V_read_4_reg_23276_pp0_iter1_reg_reg[0]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/shl_ln1118_415_reg_23941_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/data_20_V_read_4_reg_23276_pp0_iter1_reg_reg[1]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/shl_ln1118_415_reg_23941_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/data_20_V_read_4_reg_23276_pp0_iter1_reg_reg[2]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/shl_ln1118_415_reg_23941_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/data_20_V_read_4_reg_23276_pp0_iter1_reg_reg[3]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/shl_ln1118_415_reg_23941_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/data_20_V_read_4_reg_23276_pp0_iter1_reg_reg[4]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/shl_ln1118_415_reg_23941_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/data_20_V_read_4_reg_23276_pp0_iter1_reg_reg[5]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/shl_ln1118_415_reg_23941_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/data_20_V_read_4_reg_23276_pp0_iter1_reg_reg[6]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/shl_ln1118_415_reg_23941_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/data_20_V_read_4_reg_23276_pp0_iter1_reg_reg[7]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/shl_ln1118_415_reg_23941_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/data_20_V_read_4_reg_23276_pp0_iter1_reg_reg[8]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/shl_ln1118_415_reg_23941_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/data_20_V_read_4_reg_23276_pp0_iter1_reg_reg[9]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/shl_ln1118_415_reg_23941_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/data_20_V_read_4_reg_23276_pp0_iter1_reg_reg[10]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/shl_ln1118_415_reg_23941_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/data_20_V_read_4_reg_23276_pp0_iter1_reg_reg[11]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/shl_ln1118_415_reg_23941_reg[16]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/data_20_V_read_4_reg_23276_pp0_iter1_reg_reg[12]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/shl_ln1118_415_reg_23941_reg[17]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/data_20_V_read_4_reg_23276_pp0_iter1_reg_reg[13]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/shl_ln1118_415_reg_23941_reg[18]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/data_20_V_read_4_reg_23276_pp0_iter1_reg_reg[14]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/shl_ln1118_415_reg_23941_reg[19]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/data_20_V_read_4_reg_23276_pp0_iter1_reg_reg[15]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/shl_ln1118_415_reg_23941_reg[20]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/data_2_V_read11_reg_23404_reg[5]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/add_ln703_3549_reg_23581_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/data_2_V_read11_reg_23404_reg[6]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/add_ln703_3549_reg_23581_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/data_2_V_read11_reg_23404_reg[7]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/add_ln703_3549_reg_23581_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/data_2_V_read11_reg_23404_reg[8]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/add_ln703_3549_reg_23581_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/data_2_V_read11_reg_23404_reg[9]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_6/add_ln703_3549_reg_23581_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_192_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_192_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_192_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_192_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_192_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_192_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_192_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_192_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_192_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_192_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_192_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_192_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_192_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_192_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_192_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_192_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_192_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_192_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_192_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_192_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_192_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_192_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_192_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_192_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_192_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_192_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_192_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_192_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_192_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_192_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_192_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_192_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_2061_reg_387433_reg[0]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_2060_reg_387428_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_2061_reg_387433_reg[1]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_2060_reg_387428_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_2061_reg_387433_reg[2]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_2060_reg_387428_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_2061_reg_387433_reg[3]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_2060_reg_387428_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_2061_reg_387433_reg[4]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_2060_reg_387428_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_2061_reg_387433_reg[5]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_2060_reg_387428_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_2061_reg_387433_reg[6]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_2060_reg_387428_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_2061_reg_387433_reg[7]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_2060_reg_387428_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_2061_reg_387433_reg[8]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_2060_reg_387428_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_2061_reg_387433_reg[9]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_2060_reg_387428_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_2061_reg_387433_reg[10]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_2060_reg_387428_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_2061_reg_387433_reg[11]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_2060_reg_387428_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_2061_reg_387433_reg[12]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_2060_reg_387428_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_2061_reg_387433_reg[13]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_2060_reg_387428_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sub_ln1118_1102_reg_387596_reg[5]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/trunc_ln708_2145_reg_387601_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sub_ln1118_1102_reg_387596_reg[6]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/trunc_ln708_2145_reg_387601_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sub_ln1118_1102_reg_387596_reg[7]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/trunc_ln708_2145_reg_387601_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sub_ln1118_1102_reg_387596_reg[8]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/trunc_ln708_2145_reg_387601_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sub_ln1118_1102_reg_387596_reg[9]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/trunc_ln708_2145_reg_387601_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sub_ln1118_1102_reg_387596_reg[10]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/trunc_ln708_2145_reg_387601_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sub_ln1118_1102_reg_387596_reg[11]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/trunc_ln708_2145_reg_387601_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sub_ln1118_1102_reg_387596_reg[12]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/trunc_ln708_2145_reg_387601_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sub_ln1118_1102_reg_387596_reg[13]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/trunc_ln708_2145_reg_387601_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sub_ln1118_1102_reg_387596_reg[14]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/trunc_ln708_2145_reg_387601_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sub_ln1118_1102_reg_387596_reg[15]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/trunc_ln708_2145_reg_387601_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sub_ln1118_1102_reg_387596_reg[16]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/trunc_ln708_2145_reg_387601_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sub_ln1118_1102_reg_387596_reg[17]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/trunc_ln708_2145_reg_387601_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sub_ln1118_1102_reg_387596_reg[18]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/trunc_ln708_2145_reg_387601_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sub_ln1118_1102_reg_387596_reg[19]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/trunc_ln708_2145_reg_387601_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/shl_ln1118_471_reg_387132_reg[1]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/data_15_V_read_6_reg_386895_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/shl_ln1118_471_reg_387132_reg[2]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/data_15_V_read_6_reg_386895_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/shl_ln1118_471_reg_387132_reg[3]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/data_15_V_read_6_reg_386895_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/shl_ln1118_471_reg_387132_reg[4]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/data_15_V_read_6_reg_386895_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/shl_ln1118_471_reg_387132_reg[5]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/data_15_V_read_6_reg_386895_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/shl_ln1118_471_reg_387132_reg[6]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/data_15_V_read_6_reg_386895_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/shl_ln1118_471_reg_387132_reg[7]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/data_15_V_read_6_reg_386895_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/shl_ln1118_471_reg_387132_reg[8]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/data_15_V_read_6_reg_386895_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/shl_ln1118_471_reg_387132_reg[9]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/data_15_V_read_6_reg_386895_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/shl_ln1118_471_reg_387132_reg[10]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/data_15_V_read_6_reg_386895_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/shl_ln1118_471_reg_387132_reg[11]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/data_15_V_read_6_reg_386895_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/shl_ln1118_471_reg_387132_reg[12]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/data_15_V_read_6_reg_386895_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/shl_ln1118_471_reg_387132_reg[13]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/data_15_V_read_6_reg_386895_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/shl_ln1118_471_reg_387132_reg[14]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/data_15_V_read_6_reg_386895_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/shl_ln1118_471_reg_387132_reg[15]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/data_15_V_read_6_reg_386895_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/shl_ln1118_471_reg_387132_reg[16]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/data_15_V_read_6_reg_386895_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sub_ln1118_1185_reg_390069_reg[5]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/mult_1238_V_reg_390074_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sub_ln1118_1185_reg_390069_reg[6]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/mult_1238_V_reg_390074_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sub_ln1118_1185_reg_390069_reg[7]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/mult_1238_V_reg_390074_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sub_ln1118_1185_reg_390069_reg[8]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/mult_1238_V_reg_390074_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sub_ln1118_1185_reg_390069_reg[9]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/mult_1238_V_reg_390074_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sub_ln1118_1185_reg_390069_reg[10]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/mult_1238_V_reg_390074_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sub_ln1118_1185_reg_390069_reg[11]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/mult_1238_V_reg_390074_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sub_ln1118_1185_reg_390069_reg[12]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/mult_1238_V_reg_390074_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sub_ln1118_1185_reg_390069_reg[13]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/mult_1238_V_reg_390074_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sub_ln1118_1185_reg_390069_reg[14]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/mult_1238_V_reg_390074_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sub_ln1118_1185_reg_390069_reg[15]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/mult_1238_V_reg_390074_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sub_ln1118_1185_reg_390069_reg[16]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/mult_1238_V_reg_390074_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sext_ln1118_1027_reg_390059_reg[16]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sext_ln1118_1027_reg_390059_reg[20]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sub_ln1118_1185_reg_390069_reg[17]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/mult_1238_V_reg_390074_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sext_ln1118_1027_reg_390059_reg[17]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sext_ln1118_1027_reg_390059_reg[20]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sub_ln1118_1185_reg_390069_reg[18]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/mult_1238_V_reg_390074_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sext_ln1118_1027_reg_390059_reg[18]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sext_ln1118_1027_reg_390059_reg[20]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sub_ln1118_1185_reg_390069_reg[19]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/mult_1238_V_reg_390074_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sext_ln1118_1027_reg_390059_reg[19]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sext_ln1118_1027_reg_390059_reg[20]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/sub_ln1118_1185_reg_390069_reg[20]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_18/mult_1238_V_reg_390074_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_506_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_506_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_506_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_506_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_506_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_506_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_506_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_506_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_506_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_506_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_506_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_506_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_506_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_506_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_506_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_506_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_506_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_506_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_506_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_506_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_506_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_506_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_506_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_506_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_506_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_506_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_506_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_506_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_506_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_506_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_506_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_506_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_665/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557i_1_22/trunc_ln708_2091_reg_188866_reg[0]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557i_1_22/trunc_ln708_2093_reg_188876_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557i_1_22/trunc_ln708_2091_reg_188866_reg[1]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557i_1_22/trunc_ln708_2093_reg_188876_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557i_1_22/trunc_ln708_2091_reg_188866_reg[2]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557i_1_22/trunc_ln708_2093_reg_188876_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_546_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_546_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_546_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_546_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_546_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_546_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_546_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_546_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_546_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_546_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_546_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_546_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_546_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_546_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_546_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_546_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_546_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_546_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_546_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_546_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_546_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_546_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_546_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_546_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_546_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_546_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_546_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_546_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_546_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_546_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_546_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_546_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_705/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_584_reg_56562_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U41/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U41/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U41/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U41/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U41/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U45/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U45/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U45/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U45/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U45/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U39/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is: (A''*(B:0x1d))'.
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U39/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: register data_3_V_read12_reg_23395_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U39/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U39/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U39/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U39/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U39/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U48/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U48/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U48/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U48/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U48/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U50/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U50/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U50/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U50/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U50/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U53/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U53/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U53/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U53/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U53/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U33/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is: (A2*(B:0x1b))'.
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U33/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U33/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U33/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U33/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U33/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U54/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U54/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U54/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U54/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U54/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U38/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U38/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U38/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U38/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U38/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U55/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is: (A*(B:0x1b))'.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U55/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U55/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U55/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U55/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U42/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is: (A*(B:0x1b))'.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U42/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U42/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U42/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U42/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U47/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U47/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U47/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U47/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U47/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U43/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U43/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U43/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U43/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U43/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U40/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U40/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U40/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U40/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U40/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U36/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U36/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U36/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U36/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U36/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U35/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U35/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U35/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U35/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U35/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U44/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U44/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U44/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U44/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U44/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U49/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U49/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U49/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U49/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U49/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U356/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U356/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U356/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U356/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U356/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U413/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U413/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U413/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U413/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U413/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U386/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U386/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U386/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U386/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U386/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U319/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U319/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U319/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U319/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U319/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U396/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U396/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U396/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U396/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U396/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U375/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U375/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U375/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U375/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U375/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U363/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is: (A2*(B:0x1d))'.
DSP Report: register data_77_V_read_3_reg_386622_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U363/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U363/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U363/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U363/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U363/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U406/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U406/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U406/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U406/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U406/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U335/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U335/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U335/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U335/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U335/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U377/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U377/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U377/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U377/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U377/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U326/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U326/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U326/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U326/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U326/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U400/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U400/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U400/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U400/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U400/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U366/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U366/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U366/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U366/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U366/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U382/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U382/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U382/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U382/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U382/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U368/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U368/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U368/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U368/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U368/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U331/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U331/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U331/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U331/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U331/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U322/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U322/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U322/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U322/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U322/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U324/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U324/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U324/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U324/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U324/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U392/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U392/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U392/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U392/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U392/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U364/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U364/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U364/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U364/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U364/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U412/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U412/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U412/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U412/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U412/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U344/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U344/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U344/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U344/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U344/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U411/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U411/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U411/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U411/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U411/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U345/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U345/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U345/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U345/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U345/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U341/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U341/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U341/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U341/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U341/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U330/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U330/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U330/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U330/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U330/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U371/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is: (A2*(B:0x16))'.
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U371/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U371/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U371/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U371/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U371/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U333/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U333/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U333/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U333/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U333/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U355/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is: (A''*(B:0x13))'.
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U355/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: register data_54_V_read_4_reg_386744_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U355/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U355/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U355/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U355/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U355/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U385/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U385/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U385/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U385/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U385/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U360/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U360/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U360/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U360/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U360/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U408/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U408/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U408/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U408/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U408/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U384/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_43_V_read_4_reg_386786_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U384/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U384/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U384/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U384/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U384/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U327/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is: (A2*(B:0x17))'.
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U327/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U327/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U327/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U327/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U327/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U405/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U405/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U405/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U405/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U405/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U351/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U351/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U351/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U351/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U351/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U351/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U343/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A''*(B:0xb))'.
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U343/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: register data_9_V_read_6_reg_386913_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U343/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U343/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U343/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U343/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U343/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U380/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A2*(B:0x3ffe9))'.
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U380/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U380/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U380/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U380/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U380/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U395/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U395/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U395/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U395/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U395/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U395/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U403/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U403/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U403/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U403/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U403/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U359/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U359/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U359/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U359/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U359/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U359/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U374/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U374/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U374/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U374/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U374/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U329/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A2*(B:0x3ffed))'.
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U329/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U329/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U329/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U329/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U329/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U407/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U407/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U407/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U407/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U407/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U410/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U410/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U410/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U410/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U410/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U325/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U325/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U325/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U325/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U325/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U321/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U321/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U321/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U321/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U321/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U827/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U827/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U827/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U827/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U827/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U835/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U835/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U835/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U835/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U835/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U837/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U837/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U837/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U837/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U837/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U832/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U832/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U832/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U832/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U832/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U834/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U834/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U834/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U834/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U834/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U822/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U822/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U822/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U822/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U822/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U818/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U818/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U818/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U818/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U818/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U828/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U828/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U828/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U828/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U828/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U829/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U829/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U829/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U829/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U829/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U817/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U817/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U817/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U817/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U817/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U1188/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U1188/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U1188/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U1188/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U1188/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U1199/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U1199/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U1199/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U1199/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U1199/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U1195/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U1195/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U1195/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U1195/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U1195/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U1197/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U1197/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U1197/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U1197/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U1197/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U1193/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U1193/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U1193/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U1193/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U1193/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U1191/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U1191/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U1191/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U1191/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U1191/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U1194/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U1194/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U1194/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U1194/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U1194/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U1187/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U1187/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U1187/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U1187/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U1187/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_0_U1196/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_0_U1196/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U1196/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_0_U1196/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_0_U1196/myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U/p_tmp_reg.
INFO: [Synth 8-4471] merging register 'data_46_V_read_int_reg_reg[5:0]' into 'data_46_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8345]
INFO: [Synth 8-4471] merging register 'data_1_V_read_int_reg_reg[5:0]' into 'data_1_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8142]
INFO: [Synth 8-4471] merging register 'data_36_V_read_int_reg_reg[5:0]' into 'data_36_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8268]
INFO: [Synth 8-4471] merging register 'data_34_V_read_int_reg_reg[5:0]' into 'data_34_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8254]
INFO: [Synth 8-4471] merging register 'data_32_V_read_int_reg_reg[5:0]' into 'data_32_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8240]
INFO: [Synth 8-4471] merging register 'data_23_V_read_int_reg_reg[5:0]' into 'data_23_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8170]
INFO: [Synth 8-4471] merging register 'data_8_V_read_int_reg_reg[5:0]' into 'data_8_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8499]
INFO: [Synth 8-4471] merging register 'data_42_V_read_int_reg_reg[5:0]' into 'data_42_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8317]
INFO: [Synth 8-4471] merging register 'data_51_V_read_int_reg_reg[5:0]' into 'data_51_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8387]
INFO: [Synth 8-4471] merging register 'data_44_V_read_int_reg_reg[5:0]' into 'data_44_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8331]
INFO: [Synth 8-4471] merging register 'data_19_V_read_int_reg_reg[5:0]' into 'data_19_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8135]
INFO: [Synth 8-4471] merging register 'data_5_V_read_int_reg_reg[5:0]' into 'data_5_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8450]
INFO: [Synth 8-4471] merging register 'data_35_V_read_int_reg_reg[5:0]' into 'data_35_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8261]
INFO: [Synth 8-4471] merging register 'data_54_V_read_int_reg_reg[5:0]' into 'data_54_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8408]
INFO: [Synth 8-4471] merging register 'data_56_V_read_int_reg_reg[5:0]' into 'data_56_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8422]
INFO: [Synth 8-4471] merging register 'data_58_V_read_int_reg_reg[5:0]' into 'data_58_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8436]
INFO: [Synth 8-4471] merging register 'data_17_V_read_int_reg_reg[5:0]' into 'data_17_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8121]
INFO: [Synth 8-4471] merging register 'data_24_V_read_int_reg_reg[5:0]' into 'data_24_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8177]
INFO: [Synth 8-4471] merging register 'data_43_V_read_int_reg_reg[5:0]' into 'data_43_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8324]
INFO: [Synth 8-4471] merging register 'data_46_V_read_int_reg_reg[5:0]' into 'data_46_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8345]
INFO: [Synth 8-4471] merging register 'data_30_V_read_int_reg_reg[5:0]' into 'data_30_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8226]
INFO: [Synth 8-4471] merging register 'data_34_V_read_int_reg_reg[5:0]' into 'data_34_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8254]
INFO: [Synth 8-4471] merging register 'data_23_V_read_int_reg_reg[5:0]' into 'data_23_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8170]
INFO: [Synth 8-4471] merging register 'data_33_V_read_int_reg_reg[5:0]' into 'data_33_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8247]
INFO: [Synth 8-4471] merging register 'data_20_V_read_int_reg_reg[5:0]' into 'data_20_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8149]
INFO: [Synth 8-4471] merging register 'data_23_V_read_int_reg_reg[5:0]' into 'data_23_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8170]
INFO: [Synth 8-4471] merging register 'data_36_V_read_int_reg_reg[5:0]' into 'data_36_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8268]
INFO: [Synth 8-4471] merging register 'data_39_V_read_int_reg_reg[5:0]' into 'data_39_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8289]
INFO: [Synth 8-4471] merging register 'data_31_V_read_int_reg_reg[5:0]' into 'data_31_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8233]
INFO: [Synth 8-4471] merging register 'data_27_V_read_int_reg_reg[5:0]' into 'data_27_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8198]
INFO: [Synth 8-4471] merging register 'data_24_V_read_int_reg_reg[5:0]' into 'data_24_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8177]
INFO: [Synth 8-4471] merging register 'data_23_V_read_1_reg_1238959_reg[5:0]' into 'data_23_V_read_1_reg_1238959_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8848]
INFO: [Synth 8-4471] merging register 'data_26_V_read_int_reg_reg[5:0]' into 'data_26_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8191]
INFO: [Synth 8-4471] merging register 'data_56_V_read_int_reg_reg[5:0]' into 'data_56_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8422]
INFO: [Synth 8-4471] merging register 'data_11_V_read_int_reg_reg[5:0]' into 'data_11_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8079]
INFO: [Synth 8-4471] merging register 'data_50_V_read_int_reg_reg[5:0]' into 'data_50_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8380]
INFO: [Synth 8-4471] merging register 'data_45_V_read_int_reg_reg[5:0]' into 'data_45_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8338]
INFO: [Synth 8-4471] merging register 'data_21_V_read_int_reg_reg[5:0]' into 'data_21_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8156]
INFO: [Synth 8-4471] merging register 'data_36_V_read_int_reg_reg[5:0]' into 'data_36_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8268]
INFO: [Synth 8-4471] merging register 'data_7_V_read_int_reg_reg[5:0]' into 'data_7_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8492]
INFO: [Synth 8-4471] merging register 'data_61_V_read_int_reg_reg[5:0]' into 'data_61_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8464]
INFO: [Synth 8-4471] merging register 'data_58_V_read_int_reg_reg[5:0]' into 'data_58_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8436]
INFO: [Synth 8-4471] merging register 'data_63_V_read_int_reg_reg[5:0]' into 'data_63_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8478]
INFO: [Synth 8-4471] merging register 'data_20_V_read_int_reg_reg[5:0]' into 'data_20_V_read_int_reg_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:8149]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2111/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd8b)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2111/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2111/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2111/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2111/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2111/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2111/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2088/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd24)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2088/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2088/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2088/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2088/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2088/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2088/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2094/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffde2)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2094/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2094/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2094/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2094/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2094/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2094/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2139/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffdab)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2139/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2139/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2139/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2139/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2139/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2139/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2096/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x24b)*B'')'.
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2096/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_49_V_read_1_reg_1238731_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2096/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2096/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2096/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2096/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2096/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2056/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x2ea)*B'')'.
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2056/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_43_V_read_1_reg_1238780_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2056/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2056/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2056/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2056/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2056/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2116/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x257)*B'')'.
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2116/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_52_V_read_1_reg_1238709_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2116/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2116/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2116/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2116/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2116/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2166/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x338)*B'')'.
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2166/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_45_V_read_1_reg_1238762_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2166/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2166/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2166/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2166/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2166/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2194/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x22b)*B'')'.
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2194/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_33_V_read_1_reg_1238867_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2194/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2194/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2194/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2194/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2194/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2152/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x248)*B'')'.
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2152/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_7_V_read_1_reg_1239098_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2152/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2152/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2152/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2152/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2152/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2085/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x27a)*B'')'.
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2085/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_34_V_read_1_reg_1238859_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2085/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2085/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2085/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2085/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2085/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2115/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x2cc)*B'')'.
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2115/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_22_V_read_1_reg_1238967_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2115/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2115/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2115/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2115/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2115/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2071/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffde2)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2071/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2071/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2071/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2071/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2071/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2071/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2048/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffdd6)*B)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2048/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2048/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2048/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2048/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2052/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffdf2)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2052/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2052/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2052/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2052/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2052/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2052/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2093/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x241)*B'')'.
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2093/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_40_V_read_1_reg_1238805_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2093/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2093/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2093/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2093/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2093/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2059/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x306)*B'')'.
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2059/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_19_V_read_1_reg_1238990_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2059/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2059/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2059/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2059/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2059/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2153/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x23e)*B'')'.
DSP Report: register data_44_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2153/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_44_V_read_1_reg_1238773_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2153/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2153/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2153/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2153/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2153/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2084/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x24c)*B'')'.
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2084/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_26_V_read_1_reg_1238931_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2084/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2084/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2084/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2084/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2084/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2163/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x27b)*B)'.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2163/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2163/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2163/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2163/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2147/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x23f)*B'')'.
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2147/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_1_V_read_1_reg_1239155_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2147/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2147/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2147/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2147/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2147/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2190/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x2af)*B)'.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2190/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2190/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2190/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2190/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2177/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x228)*B'')'.
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2177/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_6_V_read_1_reg_1239106_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2177/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2177/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2177/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2177/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2177/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2211/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffddd)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2211/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2211/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2211/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2211/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2211/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2211/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2055/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x224)*B2)'.
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2055/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2055/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2055/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2055/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2055/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_15_2_1_U2062/myproject_axi_mul_6ns_11ns_15_2_1_MulnS_10_U/p_tmp_reg, operation Mode is: ((A:0x206)*B)'.
DSP Report: register myproject_axi_mul_6ns_11ns_15_2_1_U2062/myproject_axi_mul_6ns_11ns_15_2_1_MulnS_10_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_15_2_1_U2062/myproject_axi_mul_6ns_11ns_15_2_1_MulnS_10_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_15_2_1_U2062/myproject_axi_mul_6ns_11ns_15_2_1_MulnS_10_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_15_2_1_U2062/myproject_axi_mul_6ns_11ns_15_2_1_MulnS_10_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2179/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x217)*B'')'.
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2179/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_46_V_read_1_reg_1238756_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2179/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2179/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2179/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2179/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2179/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2207/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x243)*B2)'.
DSP Report: register data_59_V_read_1_reg_1238651_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2207/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2207/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2207/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2207/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2207/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2081/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd54)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2081/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2081/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2081/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2081/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2081/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2081/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2188/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd41)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2188/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2188/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2188/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2188/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2188/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2188/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2137/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd0f)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2137/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2137/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2137/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2137/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2137/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2137/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2158/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd7e)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2158/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2158/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2158/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2158/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2158/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2158/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2143/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffc92)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2143/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2143/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2143/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2143/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2143/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2143/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2108/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffcb8)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2108/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2108/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2108/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2108/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2108/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2108/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_12s_18_2_1_U2176/myproject_axi_mul_6ns_12s_18_2_1_MulnS_9_U/p_tmp_reg, operation Mode is: ((A:0x3ffffbc5)*B2)'.
DSP Report: register myproject_axi_mul_6ns_12s_18_2_1_U2176/myproject_axi_mul_6ns_12s_18_2_1_MulnS_9_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_12s_18_2_1_U2176/myproject_axi_mul_6ns_12s_18_2_1_MulnS_9_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_12s_18_2_1_U2176/myproject_axi_mul_6ns_12s_18_2_1_MulnS_9_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_12s_18_2_1_U2176/myproject_axi_mul_6ns_12s_18_2_1_MulnS_9_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_12s_18_2_1_U2176/myproject_axi_mul_6ns_12s_18_2_1_MulnS_9_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_12s_18_2_1_U2176/myproject_axi_mul_6ns_12s_18_2_1_MulnS_9_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2141/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd5f)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2141/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2141/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2141/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2141/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2141/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2141/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2146/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffdd4)*B)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2146/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2146/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2146/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2146/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2057/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd6d)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2057/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2057/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2057/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2057/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2057/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2057/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2077/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffdcd)*B)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2077/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2077/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2077/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2077/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_12s_18_2_1_U2053/myproject_axi_mul_6ns_12s_18_2_1_MulnS_9_U/p_tmp_reg, operation Mode is: ((A:0x3ffffb4f)*B2)'.
DSP Report: register myproject_axi_mul_6ns_12s_18_2_1_U2053/myproject_axi_mul_6ns_12s_18_2_1_MulnS_9_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_12s_18_2_1_U2053/myproject_axi_mul_6ns_12s_18_2_1_MulnS_9_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_12s_18_2_1_U2053/myproject_axi_mul_6ns_12s_18_2_1_MulnS_9_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_12s_18_2_1_U2053/myproject_axi_mul_6ns_12s_18_2_1_MulnS_9_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_12s_18_2_1_U2053/myproject_axi_mul_6ns_12s_18_2_1_MulnS_9_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_12s_18_2_1_U2053/myproject_axi_mul_6ns_12s_18_2_1_MulnS_9_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2196/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd7f)*B)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2196/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2196/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2196/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2196/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2149/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffc52)*B)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2149/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2149/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2149/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2149/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2145/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd72)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2145/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2145/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2145/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2145/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2145/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2145/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2105/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x2bd)*B'')'.
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2105/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_54_V_read_1_reg_1238693_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2105/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2105/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2105/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2105/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2105/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_15_2_1_U2072/myproject_axi_mul_6ns_11ns_15_2_1_MulnS_10_U/p_tmp_reg, operation Mode is: ((A:0x206)*B2)'.
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_15_2_1_U2072/myproject_axi_mul_6ns_11ns_15_2_1_MulnS_10_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_15_2_1_U2072/myproject_axi_mul_6ns_11ns_15_2_1_MulnS_10_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_15_2_1_U2072/myproject_axi_mul_6ns_11ns_15_2_1_MulnS_10_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_15_2_1_U2072/myproject_axi_mul_6ns_11ns_15_2_1_MulnS_10_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_15_2_1_U2072/myproject_axi_mul_6ns_11ns_15_2_1_MulnS_10_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2200/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x20a)*B'')'.
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2200/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_19_V_read_1_reg_1238990_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2200/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2200/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2200/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2200/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2200/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2198/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x25d)*B'')'.
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2198/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_25_V_read_1_reg_1238941_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2198/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2198/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2198/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2198/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2198/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2167/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x2a9)*B)'.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2167/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2167/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2167/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2167/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2134/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd57)*B)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2134/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2134/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2134/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2134/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2061/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd7e)*B'')'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2061/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2061/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2061/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2061/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2061/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2061/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2061/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2061/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2169/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffdba)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2169/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2169/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2169/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2169/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2169/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2169/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2098/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffdcc)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2098/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2098/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2098/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2098/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2098/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2098/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2142/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffcfd)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2142/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2142/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2142/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2142/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2142/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2142/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2100/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffdbe)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2100/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2100/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2100/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2100/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2100/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2100/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2086/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffc7e)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2086/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2086/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2086/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2086/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2086/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2086/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2150/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x219)*B)'.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2150/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2150/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2150/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2150/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2095/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x213)*B2)'.
DSP Report: register data_31_V_read_1_reg_1238887_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2095/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2095/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2095/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2095/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2095/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2173/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x2bb)*B'')'.
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2173/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_35_V_read_1_reg_1238850_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2173/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2173/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2173/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2173/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2173/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2205/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x253)*B)'.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2205/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2205/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2205/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2205/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2209/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x295)*B)'.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2209/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2209/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2209/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2209/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2118/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x230)*B)'.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2118/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2118/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2118/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2118/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2129/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x222)*B)'.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2129/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2129/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2129/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2129/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2181/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x28d)*B2)'.
DSP Report: register data_18_V_read_1_reg_1239000_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2181/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2181/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2181/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2181/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2181/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2206/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffdef)*B)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2206/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2206/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2206/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2206/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2154/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffccb)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2154/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2154/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2154/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2154/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2154/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2154/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2208/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffcf9)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2208/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2208/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2208/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2208/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2208/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2208/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2140/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd23)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2140/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2140/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2140/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2140/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2140/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2140/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2124/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffdde)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2124/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2124/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2124/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2124/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2124/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2124/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2047/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffc84)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2047/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2047/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2047/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2047/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2047/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2047/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2051/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffde8)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2051/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2051/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2051/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2051/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2051/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2051/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2210/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffc87)*B'')'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2210/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2210/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2210/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2210/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2210/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2210/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2210/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2210/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2164/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd4d)*B'')'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2164/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2164/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2164/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2164/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2164/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2164/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2164/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2164/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2174/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd78)*B'')'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2174/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2174/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2174/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2174/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2174/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2174/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2174/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2174/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2049/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffde5)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2049/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2049/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2049/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2049/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2049/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2049/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2156/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x26c)*B)'.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2156/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2156/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2156/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2156/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2091/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x24a)*B)'.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2091/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2091/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2091/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2091/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2180/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x26b)*B'')'.
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2180/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_46_V_read_1_reg_1238756_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2180/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2180/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2180/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2180/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2180/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2119/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x249)*B2)'.
DSP Report: register data_12_V_read_1_reg_1239048_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2119/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2119/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2119/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2119/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2119/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2191/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x23d)*B'')'.
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2191/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_5_V_read_1_reg_1239116_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2191/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2191/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2191/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2191/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2191/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2089/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x322)*B'')'.
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2089/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_13_V_read_1_reg_1239041_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2089/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2089/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2089/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2089/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2089/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2064/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x272)*B'')'.
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2064/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_6_V_read_1_reg_1239106_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2064/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2064/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2064/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2064/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2064/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2178/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd1b)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2178/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2178/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2178/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2178/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2178/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2178/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2065/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd9d)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2065/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2065/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2065/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2065/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2065/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2065/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2130/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffda1)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2130/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2130/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2130/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2130/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2130/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2130/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2175/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffdd4)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2175/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2175/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2175/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2175/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2175/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2175/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2110/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffcf6)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2110/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2110/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2110/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2110/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2110/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2110/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2199/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd61)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2199/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2199/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2199/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2199/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2199/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2199/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2117/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffceb)*B)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2117/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2117/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2117/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2117/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2125/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd01)*B)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2125/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2125/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2125/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2125/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2113/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd84)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2113/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2113/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2113/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2113/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2113/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2113/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2197/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd6b)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2197/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2197/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2197/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2197/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2197/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2197/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2159/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd6d)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2159/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2159/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2159/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2159/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2159/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2159/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2183/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd62)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2183/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2183/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2183/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2183/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2183/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2183/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2132/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd86)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2132/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2132/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2132/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2132/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2132/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2132/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2160/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffdf9)*B)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2160/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2160/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2160/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2160/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2063/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd6e)*B'')'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2063/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2063/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2063/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2063/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2063/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2063/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2063/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2063/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2090/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffd8c)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2090/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2090/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2090/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2090/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2090/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2090/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2097/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffca7)*B'')'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2097/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2097/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2097/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2097/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2097/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2097/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2097/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2097/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2161/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x3ffffdb2)*B'')'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2161/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2161/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2161/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2161/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2161/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2161/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2161/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2161/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2182/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x24e)*B'')'.
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2182/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_26_V_read_1_reg_1238931_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2182/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2182/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2182/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2182/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2182/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2168/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x243)*B'')'.
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2168/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_17_V_read_1_reg_1239006_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2168/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2168/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2168/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2168/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2168/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2120/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x263)*B'')'.
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2120/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_28_V_read_1_reg_1238913_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2120/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2120/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2120/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2120/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2120/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2186/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x30e)*B'')'.
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2186/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_22_V_read_1_reg_1238967_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2186/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2186/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2186/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2186/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2186/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2078/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x267)*B'')'.
DSP Report: register data_60_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2078/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_60_V_read_1_reg_1238644_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2078/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2078/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2078/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2078/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2078/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2151/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x226)*B'')'.
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2151/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_33_V_read_1_reg_1238867_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2151/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2151/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2151/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2151/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2151/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2067/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x2f6)*B'')'.
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2067/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_13_V_read_1_reg_1239041_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2067/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2067/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2067/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2067/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2067/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2050/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x239)*B)'.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2050/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2050/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2050/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2050/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2107/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x2d8)*B)'.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2107/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2107/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2107/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2107/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11ns_16_2_1_U2066/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: ((A:0x224)*B'')'.
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2066/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register data_11_V_read_1_reg_1239058_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2066/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11ns_16_2_1_U2066/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2066/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11ns_16_2_1_U2066/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11ns_16_2_1_U2066/myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U/p_tmp_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_ln1192_reg_9375_reg, operation Mode is: (A2*(B:0x7d6))'.
DSP Report: register tmp_data_V_0_reg_8955_reg is absorbed into DSP mul_ln1192_reg_9375_reg.
DSP Report: register mul_ln1192_reg_9375_reg is absorbed into DSP mul_ln1192_reg_9375_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1377/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_reg_9375_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1377/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_reg_9375_reg.
DSP Report: Generating DSP mul_ln1192_64_reg_9380_reg, operation Mode is: (A2*(B:0x7f2))'.
DSP Report: register tmp_data_V_1_reg_8960_reg is absorbed into DSP mul_ln1192_64_reg_9380_reg.
DSP Report: register mul_ln1192_64_reg_9380_reg is absorbed into DSP mul_ln1192_64_reg_9380_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1373/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_64_reg_9380_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1373/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_64_reg_9380_reg.
DSP Report: Generating DSP mul_ln1192_65_reg_9385_reg, operation Mode is: (A2*(B:0x617))'.
DSP Report: register tmp_data_V_2_reg_8965_reg is absorbed into DSP mul_ln1192_65_reg_9385_reg.
DSP Report: register mul_ln1192_65_reg_9385_reg is absorbed into DSP mul_ln1192_65_reg_9385_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1376/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_65_reg_9385_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1376/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_65_reg_9385_reg.
DSP Report: Generating DSP mul_ln1192_66_reg_9390_reg, operation Mode is: (A2*(B:0x6e4))'.
DSP Report: register tmp_data_V_3_reg_8970_reg is absorbed into DSP mul_ln1192_66_reg_9390_reg.
DSP Report: register mul_ln1192_66_reg_9390_reg is absorbed into DSP mul_ln1192_66_reg_9390_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1375/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_66_reg_9390_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1375/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_66_reg_9390_reg.
DSP Report: Generating DSP mul_ln1192_67_reg_9395_reg, operation Mode is: (A2*(B:0x580))'.
DSP Report: register tmp_data_V_4_reg_8975_reg is absorbed into DSP mul_ln1192_67_reg_9395_reg.
DSP Report: register mul_ln1192_67_reg_9395_reg is absorbed into DSP mul_ln1192_67_reg_9395_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1390/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_67_reg_9395_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1390/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_67_reg_9395_reg.
DSP Report: Generating DSP mul_ln1192_68_reg_9400_reg, operation Mode is: (A2*(B:0x5af))'.
DSP Report: register tmp_data_V_5_reg_8980_reg is absorbed into DSP mul_ln1192_68_reg_9400_reg.
DSP Report: register mul_ln1192_68_reg_9400_reg is absorbed into DSP mul_ln1192_68_reg_9400_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1403/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_68_reg_9400_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1403/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_68_reg_9400_reg.
DSP Report: Generating DSP mul_ln1192_69_reg_9405_reg, operation Mode is: (A2*(B:0x6cb))'.
DSP Report: register tmp_data_V_6_reg_8985_reg is absorbed into DSP mul_ln1192_69_reg_9405_reg.
DSP Report: register mul_ln1192_69_reg_9405_reg is absorbed into DSP mul_ln1192_69_reg_9405_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1380/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_69_reg_9405_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1380/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_69_reg_9405_reg.
DSP Report: Generating DSP mul_ln1192_70_reg_9410_reg, operation Mode is: (A2*(B:0x6e9))'.
DSP Report: register tmp_data_V_7_reg_8990_reg is absorbed into DSP mul_ln1192_70_reg_9410_reg.
DSP Report: register mul_ln1192_70_reg_9410_reg is absorbed into DSP mul_ln1192_70_reg_9410_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1396/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_70_reg_9410_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1396/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_70_reg_9410_reg.
DSP Report: Generating DSP mul_ln1192_71_reg_9415_reg, operation Mode is: (A2*(B:0x642))'.
DSP Report: register tmp_data_V_8_reg_8995_reg is absorbed into DSP mul_ln1192_71_reg_9415_reg.
DSP Report: register mul_ln1192_71_reg_9415_reg is absorbed into DSP mul_ln1192_71_reg_9415_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1389/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_71_reg_9415_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1389/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_71_reg_9415_reg.
DSP Report: Generating DSP mul_ln1192_72_reg_9420_reg, operation Mode is: (A2*(B:0x818))'.
DSP Report: register tmp_data_V_9_reg_9000_reg is absorbed into DSP mul_ln1192_72_reg_9420_reg.
DSP Report: register mul_ln1192_72_reg_9420_reg is absorbed into DSP mul_ln1192_72_reg_9420_reg.
DSP Report: register myproject_axi_mul_16s_13ns_26_2_1_U1365/myproject_axi_mul_16s_13ns_26_2_1_MulnS_5_U/p_tmp_reg is absorbed into DSP mul_ln1192_72_reg_9420_reg.
DSP Report: operator myproject_axi_mul_16s_13ns_26_2_1_U1365/myproject_axi_mul_16s_13ns_26_2_1_MulnS_5_U/tmp_product is absorbed into DSP mul_ln1192_72_reg_9420_reg.
DSP Report: Generating DSP mul_ln1192_73_reg_9425_reg, operation Mode is: (A2*(B:0x4d8))'.
DSP Report: register tmp_data_V_10_reg_9005_reg is absorbed into DSP mul_ln1192_73_reg_9425_reg.
DSP Report: register mul_ln1192_73_reg_9425_reg is absorbed into DSP mul_ln1192_73_reg_9425_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1367/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_73_reg_9425_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1367/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_73_reg_9425_reg.
DSP Report: Generating DSP mul_ln1192_74_reg_9430_reg, operation Mode is: (A2*(B:0x524))'.
DSP Report: register tmp_data_V_1148_reg_9010_reg is absorbed into DSP mul_ln1192_74_reg_9430_reg.
DSP Report: register mul_ln1192_74_reg_9430_reg is absorbed into DSP mul_ln1192_74_reg_9430_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1370/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_74_reg_9430_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1370/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_74_reg_9430_reg.
DSP Report: Generating DSP mul_ln1192_75_reg_9435_reg, operation Mode is: (A2*(B:0x653))'.
DSP Report: register tmp_data_V_12_reg_9015_reg is absorbed into DSP mul_ln1192_75_reg_9435_reg.
DSP Report: register mul_ln1192_75_reg_9435_reg is absorbed into DSP mul_ln1192_75_reg_9435_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1381/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_75_reg_9435_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1381/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_75_reg_9435_reg.
DSP Report: Generating DSP mul_ln1192_76_reg_9440_reg, operation Mode is: (A2*(B:0x867))'.
DSP Report: register tmp_data_V_13_reg_9020_reg is absorbed into DSP mul_ln1192_76_reg_9440_reg.
DSP Report: register mul_ln1192_76_reg_9440_reg is absorbed into DSP mul_ln1192_76_reg_9440_reg.
DSP Report: register myproject_axi_mul_16s_13ns_26_2_1_U1394/myproject_axi_mul_16s_13ns_26_2_1_MulnS_5_U/p_tmp_reg is absorbed into DSP mul_ln1192_76_reg_9440_reg.
DSP Report: operator myproject_axi_mul_16s_13ns_26_2_1_U1394/myproject_axi_mul_16s_13ns_26_2_1_MulnS_5_U/tmp_product is absorbed into DSP mul_ln1192_76_reg_9440_reg.
DSP Report: Generating DSP mul_ln1192_77_reg_9445_reg, operation Mode is: (A2*(B:0x822))'.
DSP Report: register tmp_data_V_14_reg_9025_reg is absorbed into DSP mul_ln1192_77_reg_9445_reg.
DSP Report: register mul_ln1192_77_reg_9445_reg is absorbed into DSP mul_ln1192_77_reg_9445_reg.
DSP Report: register myproject_axi_mul_16s_13ns_26_2_1_U1374/myproject_axi_mul_16s_13ns_26_2_1_MulnS_5_U/p_tmp_reg is absorbed into DSP mul_ln1192_77_reg_9445_reg.
DSP Report: operator myproject_axi_mul_16s_13ns_26_2_1_U1374/myproject_axi_mul_16s_13ns_26_2_1_MulnS_5_U/tmp_product is absorbed into DSP mul_ln1192_77_reg_9445_reg.
DSP Report: Generating DSP mul_ln1192_78_reg_9450_reg, operation Mode is: (A2*(B:0x6f5))'.
DSP Report: register tmp_data_V_15_reg_9030_reg is absorbed into DSP mul_ln1192_78_reg_9450_reg.
DSP Report: register mul_ln1192_78_reg_9450_reg is absorbed into DSP mul_ln1192_78_reg_9450_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1402/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_78_reg_9450_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1402/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_78_reg_9450_reg.
DSP Report: Generating DSP mul_ln1192_79_reg_9455_reg, operation Mode is: (A2*(B:0x578))'.
DSP Report: register tmp_data_V_16_reg_9035_reg is absorbed into DSP mul_ln1192_79_reg_9455_reg.
DSP Report: register mul_ln1192_79_reg_9455_reg is absorbed into DSP mul_ln1192_79_reg_9455_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1379/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_79_reg_9455_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1379/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_79_reg_9455_reg.
DSP Report: Generating DSP mul_ln1192_80_reg_9460_reg, operation Mode is: (A2*(B:0x70c))'.
DSP Report: register tmp_data_V_17_reg_9040_reg is absorbed into DSP mul_ln1192_80_reg_9460_reg.
DSP Report: register mul_ln1192_80_reg_9460_reg is absorbed into DSP mul_ln1192_80_reg_9460_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1368/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_80_reg_9460_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1368/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_80_reg_9460_reg.
DSP Report: Generating DSP mul_ln1192_81_reg_9465_reg, operation Mode is: (A2*(B:0x689))'.
DSP Report: register tmp_data_V_18_reg_9045_reg is absorbed into DSP mul_ln1192_81_reg_9465_reg.
DSP Report: register mul_ln1192_81_reg_9465_reg is absorbed into DSP mul_ln1192_81_reg_9465_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1392/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_81_reg_9465_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1392/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_81_reg_9465_reg.
DSP Report: Generating DSP mul_ln1192_82_reg_9470_reg, operation Mode is: (A2*(B:0x87a))'.
DSP Report: register tmp_data_V_19_reg_9050_reg is absorbed into DSP mul_ln1192_82_reg_9470_reg.
DSP Report: register mul_ln1192_82_reg_9470_reg is absorbed into DSP mul_ln1192_82_reg_9470_reg.
DSP Report: register myproject_axi_mul_16s_13ns_26_2_1_U1366/myproject_axi_mul_16s_13ns_26_2_1_MulnS_5_U/p_tmp_reg is absorbed into DSP mul_ln1192_82_reg_9470_reg.
DSP Report: operator myproject_axi_mul_16s_13ns_26_2_1_U1366/myproject_axi_mul_16s_13ns_26_2_1_MulnS_5_U/tmp_product is absorbed into DSP mul_ln1192_82_reg_9470_reg.
DSP Report: Generating DSP mul_ln1192_83_reg_9475_reg, operation Mode is: (A2*(B:0x67b))'.
DSP Report: register tmp_data_V_20_reg_9055_reg is absorbed into DSP mul_ln1192_83_reg_9475_reg.
DSP Report: register mul_ln1192_83_reg_9475_reg is absorbed into DSP mul_ln1192_83_reg_9475_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1383/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_83_reg_9475_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1383/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_83_reg_9475_reg.
DSP Report: Generating DSP mul_ln1192_84_reg_9480_reg, operation Mode is: (A2*(B:0x769))'.
DSP Report: register tmp_data_V_21_reg_9060_reg is absorbed into DSP mul_ln1192_84_reg_9480_reg.
DSP Report: register mul_ln1192_84_reg_9480_reg is absorbed into DSP mul_ln1192_84_reg_9480_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1386/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_84_reg_9480_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1386/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_84_reg_9480_reg.
DSP Report: Generating DSP mul_ln1192_85_reg_9485_reg, operation Mode is: (A2*(B:0x450))'.
DSP Report: register tmp_data_V_22_reg_9065_reg is absorbed into DSP mul_ln1192_85_reg_9485_reg.
DSP Report: register mul_ln1192_85_reg_9485_reg is absorbed into DSP mul_ln1192_85_reg_9485_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1395/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_85_reg_9485_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1395/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_85_reg_9485_reg.
DSP Report: Generating DSP mul_ln1192_86_reg_9490_reg, operation Mode is: (A2*(B:0x687))'.
DSP Report: register tmp_data_V_23_reg_9070_reg is absorbed into DSP mul_ln1192_86_reg_9490_reg.
DSP Report: register mul_ln1192_86_reg_9490_reg is absorbed into DSP mul_ln1192_86_reg_9490_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1393/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_86_reg_9490_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1393/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_86_reg_9490_reg.
DSP Report: Generating DSP mul_ln1192_87_reg_9495_reg, operation Mode is: (A2*(B:0x636))'.
DSP Report: register tmp_data_V_24_reg_9075_reg is absorbed into DSP mul_ln1192_87_reg_9495_reg.
DSP Report: register mul_ln1192_87_reg_9495_reg is absorbed into DSP mul_ln1192_87_reg_9495_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1364/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_87_reg_9495_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1364/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_87_reg_9495_reg.
DSP Report: Generating DSP mul_ln1192_88_reg_9500_reg, operation Mode is: (A2*(B:0x4ed))'.
DSP Report: register tmp_data_V_25_reg_9080_reg is absorbed into DSP mul_ln1192_88_reg_9500_reg.
DSP Report: register mul_ln1192_88_reg_9500_reg is absorbed into DSP mul_ln1192_88_reg_9500_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1387/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_88_reg_9500_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1387/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_88_reg_9500_reg.
DSP Report: Generating DSP mul_ln1192_89_reg_9505_reg, operation Mode is: (A2*(B:0x53b))'.
DSP Report: register tmp_data_V_26_reg_9085_reg is absorbed into DSP mul_ln1192_89_reg_9505_reg.
DSP Report: register mul_ln1192_89_reg_9505_reg is absorbed into DSP mul_ln1192_89_reg_9505_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1384/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_89_reg_9505_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1384/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_89_reg_9505_reg.
DSP Report: Generating DSP mul_ln1192_90_reg_9510_reg, operation Mode is: (A2*(B:0x921))'.
DSP Report: register tmp_data_V_27_reg_9090_reg is absorbed into DSP mul_ln1192_90_reg_9510_reg.
DSP Report: register mul_ln1192_90_reg_9510_reg is absorbed into DSP mul_ln1192_90_reg_9510_reg.
DSP Report: register myproject_axi_mul_16s_13ns_26_2_1_U1378/myproject_axi_mul_16s_13ns_26_2_1_MulnS_5_U/p_tmp_reg is absorbed into DSP mul_ln1192_90_reg_9510_reg.
DSP Report: operator myproject_axi_mul_16s_13ns_26_2_1_U1378/myproject_axi_mul_16s_13ns_26_2_1_MulnS_5_U/tmp_product is absorbed into DSP mul_ln1192_90_reg_9510_reg.
DSP Report: Generating DSP mul_ln1192_91_reg_9515_reg, operation Mode is: (A2*(B:0x6ff))'.
DSP Report: register tmp_data_V_28_reg_9095_reg is absorbed into DSP mul_ln1192_91_reg_9515_reg.
DSP Report: register mul_ln1192_91_reg_9515_reg is absorbed into DSP mul_ln1192_91_reg_9515_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1391/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_91_reg_9515_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1391/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_91_reg_9515_reg.
DSP Report: Generating DSP mul_ln1192_92_reg_9520_reg, operation Mode is: (A2*(B:0x640))'.
DSP Report: register tmp_data_V_29_reg_9100_reg is absorbed into DSP mul_ln1192_92_reg_9520_reg.
DSP Report: register mul_ln1192_92_reg_9520_reg is absorbed into DSP mul_ln1192_92_reg_9520_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1404/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_92_reg_9520_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1404/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_92_reg_9520_reg.
DSP Report: Generating DSP mul_ln1192_93_reg_9525_reg, operation Mode is: (A2*(B:0x67c))'.
DSP Report: register tmp_data_V_30_reg_9105_reg is absorbed into DSP mul_ln1192_93_reg_9525_reg.
DSP Report: register mul_ln1192_93_reg_9525_reg is absorbed into DSP mul_ln1192_93_reg_9525_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1388/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_93_reg_9525_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1388/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_93_reg_9525_reg.
DSP Report: Generating DSP mul_ln1192_94_reg_9530_reg, operation Mode is: (A2*(B:0xc78))'.
DSP Report: register tmp_data_V_31_reg_9110_reg is absorbed into DSP mul_ln1192_94_reg_9530_reg.
DSP Report: register mul_ln1192_94_reg_9530_reg is absorbed into DSP mul_ln1192_94_reg_9530_reg.
DSP Report: register myproject_axi_mul_16s_13ns_26_2_1_U1382/myproject_axi_mul_16s_13ns_26_2_1_MulnS_5_U/p_tmp_reg is absorbed into DSP mul_ln1192_94_reg_9530_reg.
DSP Report: operator myproject_axi_mul_16s_13ns_26_2_1_U1382/myproject_axi_mul_16s_13ns_26_2_1_MulnS_5_U/tmp_product is absorbed into DSP mul_ln1192_94_reg_9530_reg.
DSP Report: Generating DSP mul_ln1192_95_reg_9535_reg, operation Mode is: (A2*(B:0x77f))'.
DSP Report: register tmp_data_V_32_reg_9115_reg is absorbed into DSP mul_ln1192_95_reg_9535_reg.
DSP Report: register mul_ln1192_95_reg_9535_reg is absorbed into DSP mul_ln1192_95_reg_9535_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1371/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_95_reg_9535_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1371/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_95_reg_9535_reg.
DSP Report: Generating DSP mul_ln1192_96_reg_9540_reg, operation Mode is: (A2*(B:0x64d))'.
DSP Report: register tmp_data_V_33_reg_9120_reg is absorbed into DSP mul_ln1192_96_reg_9540_reg.
DSP Report: register mul_ln1192_96_reg_9540_reg is absorbed into DSP mul_ln1192_96_reg_9540_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1385/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_96_reg_9540_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1385/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_96_reg_9540_reg.
DSP Report: Generating DSP mul_ln1192_97_reg_9545_reg, operation Mode is: (A2*(B:0x652))'.
DSP Report: register tmp_data_V_34_reg_9125_reg is absorbed into DSP mul_ln1192_97_reg_9545_reg.
DSP Report: register mul_ln1192_97_reg_9545_reg is absorbed into DSP mul_ln1192_97_reg_9545_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1399/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_97_reg_9545_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1399/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_97_reg_9545_reg.
DSP Report: Generating DSP mul_ln1192_98_reg_9550_reg, operation Mode is: (A2*(B:0x5f7))'.
DSP Report: register tmp_data_V_35_reg_9130_reg is absorbed into DSP mul_ln1192_98_reg_9550_reg.
DSP Report: register mul_ln1192_98_reg_9550_reg is absorbed into DSP mul_ln1192_98_reg_9550_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1400/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_98_reg_9550_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1400/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_98_reg_9550_reg.
DSP Report: Generating DSP mul_ln1192_99_reg_9555_reg, operation Mode is: (A2*(B:0x740))'.
DSP Report: register tmp_data_V_36_reg_9135_reg is absorbed into DSP mul_ln1192_99_reg_9555_reg.
DSP Report: register mul_ln1192_99_reg_9555_reg is absorbed into DSP mul_ln1192_99_reg_9555_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1363/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_99_reg_9555_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1363/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_99_reg_9555_reg.
DSP Report: Generating DSP mul_ln1192_100_reg_9560_reg, operation Mode is: (A2*(B:0x6a5))'.
DSP Report: register tmp_data_V_37_reg_9140_reg is absorbed into DSP mul_ln1192_100_reg_9560_reg.
DSP Report: register mul_ln1192_100_reg_9560_reg is absorbed into DSP mul_ln1192_100_reg_9560_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1369/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_100_reg_9560_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1369/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_100_reg_9560_reg.
DSP Report: Generating DSP mul_ln1192_101_reg_9565_reg, operation Mode is: (A2*(B:0x53f))'.
DSP Report: register tmp_data_V_38_reg_9145_reg is absorbed into DSP mul_ln1192_101_reg_9565_reg.
DSP Report: register mul_ln1192_101_reg_9565_reg is absorbed into DSP mul_ln1192_101_reg_9565_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1372/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_101_reg_9565_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1372/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_101_reg_9565_reg.
DSP Report: Generating DSP mul_ln1192_102_reg_9570_reg, operation Mode is: (A2*(B:0x62b))'.
DSP Report: register tmp_data_V_39_reg_9150_reg is absorbed into DSP mul_ln1192_102_reg_9570_reg.
DSP Report: register mul_ln1192_102_reg_9570_reg is absorbed into DSP mul_ln1192_102_reg_9570_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1397/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_102_reg_9570_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1397/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_102_reg_9570_reg.
DSP Report: Generating DSP mul_ln1192_103_reg_9575_reg, operation Mode is: (A2*(B:0x492))'.
DSP Report: register tmp_data_V_40_reg_9155_reg is absorbed into DSP mul_ln1192_103_reg_9575_reg.
DSP Report: register mul_ln1192_103_reg_9575_reg is absorbed into DSP mul_ln1192_103_reg_9575_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1398/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_103_reg_9575_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1398/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_103_reg_9575_reg.
DSP Report: Generating DSP mul_ln1192_104_reg_9580_reg, operation Mode is: (A2*(B:0x47a))'.
DSP Report: register tmp_data_V_41_reg_9160_reg is absorbed into DSP mul_ln1192_104_reg_9580_reg.
DSP Report: register mul_ln1192_104_reg_9580_reg is absorbed into DSP mul_ln1192_104_reg_9580_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1401/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_104_reg_9580_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1401/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_104_reg_9580_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_ln1192_reg_19885_reg, operation Mode is: (A2*(B:0x122f))'.
DSP Report: register tmp_data_V_0_reg_19245_reg is absorbed into DSP mul_ln1192_reg_19885_reg.
DSP Report: register mul_ln1192_reg_19885_reg is absorbed into DSP mul_ln1192_reg_19885_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1781/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_reg_19885_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1781/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_reg_19885_reg.
DSP Report: Generating DSP mul_ln1192_1_reg_19890_reg, operation Mode is: (A2*(B:0x14ed))'.
DSP Report: register tmp_data_V_1_reg_19250_reg is absorbed into DSP mul_ln1192_1_reg_19890_reg.
DSP Report: register mul_ln1192_1_reg_19890_reg is absorbed into DSP mul_ln1192_1_reg_19890_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1782/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_1_reg_19890_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1782/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_1_reg_19890_reg.
DSP Report: Generating DSP mul_ln1192_2_reg_19895_reg, operation Mode is: (A2*(B:0x1229))'.
DSP Report: register tmp_data_V_2_reg_19255_reg is absorbed into DSP mul_ln1192_2_reg_19895_reg.
DSP Report: register mul_ln1192_2_reg_19895_reg is absorbed into DSP mul_ln1192_2_reg_19895_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1761/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_2_reg_19895_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1761/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_2_reg_19895_reg.
DSP Report: Generating DSP mul_ln1192_3_reg_19900_reg, operation Mode is: (A2*(B:0x19c3))'.
DSP Report: register tmp_data_V_3_reg_19260_reg is absorbed into DSP mul_ln1192_3_reg_19900_reg.
DSP Report: register mul_ln1192_3_reg_19900_reg is absorbed into DSP mul_ln1192_3_reg_19900_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1784/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_3_reg_19900_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1784/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_3_reg_19900_reg.
DSP Report: Generating DSP mul_ln1192_4_reg_19905_reg, operation Mode is: (A2*(B:0x163c))'.
DSP Report: register tmp_data_V_4_reg_19265_reg is absorbed into DSP mul_ln1192_4_reg_19905_reg.
DSP Report: register mul_ln1192_4_reg_19905_reg is absorbed into DSP mul_ln1192_4_reg_19905_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1744/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_4_reg_19905_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1744/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_4_reg_19905_reg.
DSP Report: Generating DSP mul_ln1192_5_reg_19910_reg, operation Mode is: (A2*(B:0x1516))'.
DSP Report: register tmp_data_V_5_reg_19270_reg is absorbed into DSP mul_ln1192_5_reg_19910_reg.
DSP Report: register mul_ln1192_5_reg_19910_reg is absorbed into DSP mul_ln1192_5_reg_19910_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1724/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_5_reg_19910_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1724/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_5_reg_19910_reg.
DSP Report: Generating DSP mul_ln1192_6_reg_19915_reg, operation Mode is: (A2*(B:0x15dc))'.
DSP Report: register tmp_data_V_6_reg_19275_reg is absorbed into DSP mul_ln1192_6_reg_19915_reg.
DSP Report: register mul_ln1192_6_reg_19915_reg is absorbed into DSP mul_ln1192_6_reg_19915_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1733/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_6_reg_19915_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1733/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_6_reg_19915_reg.
DSP Report: Generating DSP mul_ln1192_7_reg_19920_reg, operation Mode is: (A2*(B:0x18c0))'.
DSP Report: register tmp_data_V_7_reg_19280_reg is absorbed into DSP mul_ln1192_7_reg_19920_reg.
DSP Report: register mul_ln1192_7_reg_19920_reg is absorbed into DSP mul_ln1192_7_reg_19920_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1758/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_7_reg_19920_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1758/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_7_reg_19920_reg.
DSP Report: Generating DSP mul_ln1192_8_reg_19925_reg, operation Mode is: (A2*(B:0x1372))'.
DSP Report: register tmp_data_V_8_reg_19285_reg is absorbed into DSP mul_ln1192_8_reg_19925_reg.
DSP Report: register mul_ln1192_8_reg_19925_reg is absorbed into DSP mul_ln1192_8_reg_19925_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1723/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_8_reg_19925_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1723/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_8_reg_19925_reg.
DSP Report: Generating DSP mul_ln1192_9_reg_19930_reg, operation Mode is: (A2*(B:0x17e8))'.
DSP Report: register tmp_data_V_9_reg_19290_reg is absorbed into DSP mul_ln1192_9_reg_19930_reg.
DSP Report: register mul_ln1192_9_reg_19930_reg is absorbed into DSP mul_ln1192_9_reg_19930_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1747/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_9_reg_19930_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1747/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_9_reg_19930_reg.
DSP Report: Generating DSP mul_ln1192_10_reg_19935_reg, operation Mode is: (A2*(B:0x1829))'.
DSP Report: register tmp_data_V_1070_reg_19295_reg is absorbed into DSP mul_ln1192_10_reg_19935_reg.
DSP Report: register mul_ln1192_10_reg_19935_reg is absorbed into DSP mul_ln1192_10_reg_19935_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1760/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_10_reg_19935_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1760/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_10_reg_19935_reg.
DSP Report: Generating DSP mul_ln1192_11_reg_19940_reg, operation Mode is: (A2*(B:0x11bb))'.
DSP Report: register tmp_data_V_11_reg_19300_reg is absorbed into DSP mul_ln1192_11_reg_19940_reg.
DSP Report: register mul_ln1192_11_reg_19940_reg is absorbed into DSP mul_ln1192_11_reg_19940_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1737/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_11_reg_19940_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1737/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_11_reg_19940_reg.
DSP Report: Generating DSP mul_ln1192_12_reg_19945_reg, operation Mode is: (A2*(B:0x15ae))'.
DSP Report: register tmp_data_V_12_reg_19305_reg is absorbed into DSP mul_ln1192_12_reg_19945_reg.
DSP Report: register mul_ln1192_12_reg_19945_reg is absorbed into DSP mul_ln1192_12_reg_19945_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1785/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_12_reg_19945_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1785/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_12_reg_19945_reg.
DSP Report: Generating DSP mul_ln1192_13_reg_19950_reg, operation Mode is: (A2*(B:0x11ac))'.
DSP Report: register tmp_data_V_13_reg_19310_reg is absorbed into DSP mul_ln1192_13_reg_19950_reg.
DSP Report: register mul_ln1192_13_reg_19950_reg is absorbed into DSP mul_ln1192_13_reg_19950_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1774/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_13_reg_19950_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1774/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_13_reg_19950_reg.
DSP Report: Generating DSP mul_ln1192_14_reg_19955_reg, operation Mode is: (A2*(B:0x161c))'.
DSP Report: register tmp_data_V_14_reg_19315_reg is absorbed into DSP mul_ln1192_14_reg_19955_reg.
DSP Report: register mul_ln1192_14_reg_19955_reg is absorbed into DSP mul_ln1192_14_reg_19955_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1734/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_14_reg_19955_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1734/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_14_reg_19955_reg.
DSP Report: Generating DSP mul_ln1192_15_reg_19960_reg, operation Mode is: (A2*(B:0x1054))'.
DSP Report: register tmp_data_V_15_reg_19320_reg is absorbed into DSP mul_ln1192_15_reg_19960_reg.
DSP Report: register mul_ln1192_15_reg_19960_reg is absorbed into DSP mul_ln1192_15_reg_19960_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1750/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_15_reg_19960_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1750/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_15_reg_19960_reg.
DSP Report: Generating DSP mul_ln1192_16_reg_19965_reg, operation Mode is: (A2*(B:0x178f))'.
DSP Report: register tmp_data_V_16_reg_19325_reg is absorbed into DSP mul_ln1192_16_reg_19965_reg.
DSP Report: register mul_ln1192_16_reg_19965_reg is absorbed into DSP mul_ln1192_16_reg_19965_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1759/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_16_reg_19965_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1759/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_16_reg_19965_reg.
DSP Report: Generating DSP mul_ln1192_17_reg_19970_reg, operation Mode is: (A2*(B:0xfb0))'.
DSP Report: register tmp_data_V_17_reg_19330_reg is absorbed into DSP mul_ln1192_17_reg_19970_reg.
DSP Report: register mul_ln1192_17_reg_19970_reg is absorbed into DSP mul_ln1192_17_reg_19970_reg.
DSP Report: register myproject_axi_mul_16s_13ns_26_2_1_U1736/myproject_axi_mul_16s_13ns_26_2_1_MulnS_5_U/p_tmp_reg is absorbed into DSP mul_ln1192_17_reg_19970_reg.
DSP Report: operator myproject_axi_mul_16s_13ns_26_2_1_U1736/myproject_axi_mul_16s_13ns_26_2_1_MulnS_5_U/tmp_product is absorbed into DSP mul_ln1192_17_reg_19970_reg.
DSP Report: Generating DSP mul_ln1192_18_reg_19975_reg, operation Mode is: (A2*(B:0x10a9))'.
DSP Report: register tmp_data_V_18_reg_19335_reg is absorbed into DSP mul_ln1192_18_reg_19975_reg.
DSP Report: register mul_ln1192_18_reg_19975_reg is absorbed into DSP mul_ln1192_18_reg_19975_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1776/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_18_reg_19975_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1776/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_18_reg_19975_reg.
DSP Report: Generating DSP mul_ln1192_19_reg_19980_reg, operation Mode is: (A2*(B:0x12d3))'.
DSP Report: register tmp_data_V_19_reg_19340_reg is absorbed into DSP mul_ln1192_19_reg_19980_reg.
DSP Report: register mul_ln1192_19_reg_19980_reg is absorbed into DSP mul_ln1192_19_reg_19980_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1773/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_19_reg_19980_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1773/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_19_reg_19980_reg.
DSP Report: Generating DSP mul_ln1192_20_reg_19985_reg, operation Mode is: (A2*(B:0x15a9))'.
DSP Report: register tmp_data_V_20_reg_19345_reg is absorbed into DSP mul_ln1192_20_reg_19985_reg.
DSP Report: register mul_ln1192_20_reg_19985_reg is absorbed into DSP mul_ln1192_20_reg_19985_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1762/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_20_reg_19985_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1762/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_20_reg_19985_reg.
DSP Report: Generating DSP mul_ln1192_21_reg_19990_reg, operation Mode is: (A2*(B:0x12b4))'.
DSP Report: register tmp_data_V_21_reg_19350_reg is absorbed into DSP mul_ln1192_21_reg_19990_reg.
DSP Report: register mul_ln1192_21_reg_19990_reg is absorbed into DSP mul_ln1192_21_reg_19990_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1775/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_21_reg_19990_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1775/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_21_reg_19990_reg.
DSP Report: Generating DSP mul_ln1192_22_reg_19995_reg, operation Mode is: (A2*(B:0x13a3))'.
DSP Report: register tmp_data_V_22_reg_19355_reg is absorbed into DSP mul_ln1192_22_reg_19995_reg.
DSP Report: register mul_ln1192_22_reg_19995_reg is absorbed into DSP mul_ln1192_22_reg_19995_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1735/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_22_reg_19995_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1735/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_22_reg_19995_reg.
DSP Report: Generating DSP mul_ln1192_23_reg_20000_reg, operation Mode is: (A2*(B:0x15ae))'.
DSP Report: register tmp_data_V_23_reg_19360_reg is absorbed into DSP mul_ln1192_23_reg_20000_reg.
DSP Report: register mul_ln1192_23_reg_20000_reg is absorbed into DSP mul_ln1192_23_reg_20000_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1764/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_23_reg_20000_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1764/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_23_reg_20000_reg.
DSP Report: Generating DSP mul_ln1192_24_reg_20005_reg, operation Mode is: (A2*(B:0x13b9))'.
DSP Report: register tmp_data_V_24_reg_19365_reg is absorbed into DSP mul_ln1192_24_reg_20005_reg.
DSP Report: register mul_ln1192_24_reg_20005_reg is absorbed into DSP mul_ln1192_24_reg_20005_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1765/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_24_reg_20005_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1765/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_24_reg_20005_reg.
DSP Report: Generating DSP mul_ln1192_25_reg_20010_reg, operation Mode is: (A2*(B:0x1887))'.
DSP Report: register tmp_data_V_25_reg_19370_reg is absorbed into DSP mul_ln1192_25_reg_20010_reg.
DSP Report: register mul_ln1192_25_reg_20010_reg is absorbed into DSP mul_ln1192_25_reg_20010_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1766/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_25_reg_20010_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1766/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_25_reg_20010_reg.
DSP Report: Generating DSP mul_ln1192_26_reg_20015_reg, operation Mode is: (A2*(B:0x14d0))'.
DSP Report: register tmp_data_V_26_reg_19375_reg is absorbed into DSP mul_ln1192_26_reg_20015_reg.
DSP Report: register mul_ln1192_26_reg_20015_reg is absorbed into DSP mul_ln1192_26_reg_20015_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1725/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_26_reg_20015_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1725/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_26_reg_20015_reg.
DSP Report: Generating DSP mul_ln1192_27_reg_20020_reg, operation Mode is: (A2*(B:0x15d9))'.
DSP Report: register tmp_data_V_27_reg_19380_reg is absorbed into DSP mul_ln1192_27_reg_20020_reg.
DSP Report: register mul_ln1192_27_reg_20020_reg is absorbed into DSP mul_ln1192_27_reg_20020_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1726/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_27_reg_20020_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1726/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_27_reg_20020_reg.
DSP Report: Generating DSP mul_ln1192_28_reg_20025_reg, operation Mode is: (A2*(B:0xf97))'.
DSP Report: register tmp_data_V_28_reg_19385_reg is absorbed into DSP mul_ln1192_28_reg_20025_reg.
DSP Report: register mul_ln1192_28_reg_20025_reg is absorbed into DSP mul_ln1192_28_reg_20025_reg.
DSP Report: register myproject_axi_mul_16s_13ns_26_2_1_U1739/myproject_axi_mul_16s_13ns_26_2_1_MulnS_5_U/p_tmp_reg is absorbed into DSP mul_ln1192_28_reg_20025_reg.
DSP Report: operator myproject_axi_mul_16s_13ns_26_2_1_U1739/myproject_axi_mul_16s_13ns_26_2_1_MulnS_5_U/tmp_product is absorbed into DSP mul_ln1192_28_reg_20025_reg.
DSP Report: Generating DSP mul_ln1192_29_reg_20030_reg, operation Mode is: (A2*(B:0x10e3))'.
DSP Report: register tmp_data_V_29_reg_19390_reg is absorbed into DSP mul_ln1192_29_reg_20030_reg.
DSP Report: register mul_ln1192_29_reg_20030_reg is absorbed into DSP mul_ln1192_29_reg_20030_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1763/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_29_reg_20030_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1763/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_29_reg_20030_reg.
DSP Report: Generating DSP mul_ln1192_30_reg_20035_reg, operation Mode is: (A2*(B:0x16b2))'.
DSP Report: register tmp_data_V_30_reg_19395_reg is absorbed into DSP mul_ln1192_30_reg_20035_reg.
DSP Report: register mul_ln1192_30_reg_20035_reg is absorbed into DSP mul_ln1192_30_reg_20035_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1752/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_30_reg_20035_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1752/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_30_reg_20035_reg.
DSP Report: Generating DSP mul_ln1192_31_reg_20040_reg, operation Mode is: (A2*(B:0x1184))'.
DSP Report: register tmp_data_V_31_reg_19400_reg is absorbed into DSP mul_ln1192_31_reg_20040_reg.
DSP Report: register mul_ln1192_31_reg_20040_reg is absorbed into DSP mul_ln1192_31_reg_20040_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1753/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_31_reg_20040_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1753/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_31_reg_20040_reg.
DSP Report: Generating DSP mul_ln1192_32_reg_20045_reg, operation Mode is: (A2*(B:0x1815))'.
DSP Report: register tmp_data_V_32_reg_19405_reg is absorbed into DSP mul_ln1192_32_reg_20045_reg.
DSP Report: register mul_ln1192_32_reg_20045_reg is absorbed into DSP mul_ln1192_32_reg_20045_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1754/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_32_reg_20045_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1754/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_32_reg_20045_reg.
DSP Report: Generating DSP mul_ln1192_33_reg_20050_reg, operation Mode is: (A2*(B:0x130b))'.
DSP Report: register tmp_data_V_33_reg_19410_reg is absorbed into DSP mul_ln1192_33_reg_20050_reg.
DSP Report: register mul_ln1192_33_reg_20050_reg is absorbed into DSP mul_ln1192_33_reg_20050_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1778/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_33_reg_20050_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1778/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_33_reg_20050_reg.
DSP Report: Generating DSP mul_ln1192_34_reg_20055_reg, operation Mode is: (A2*(B:0x1486))'.
DSP Report: register tmp_data_V_34_reg_19415_reg is absorbed into DSP mul_ln1192_34_reg_20055_reg.
DSP Report: register mul_ln1192_34_reg_20055_reg is absorbed into DSP mul_ln1192_34_reg_20055_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1779/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_34_reg_20055_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1779/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_34_reg_20055_reg.
DSP Report: Generating DSP mul_ln1192_35_reg_20060_reg, operation Mode is: (A2*(B:0x1759))'.
DSP Report: register tmp_data_V_35_reg_19420_reg is absorbed into DSP mul_ln1192_35_reg_20060_reg.
DSP Report: register mul_ln1192_35_reg_20060_reg is absorbed into DSP mul_ln1192_35_reg_20060_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1780/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_35_reg_20060_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1780/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_35_reg_20060_reg.
DSP Report: Generating DSP mul_ln1192_36_reg_20065_reg, operation Mode is: (A2*(B:0x13d5))'.
DSP Report: register tmp_data_V_36_reg_19425_reg is absorbed into DSP mul_ln1192_36_reg_20065_reg.
DSP Report: register mul_ln1192_36_reg_20065_reg is absorbed into DSP mul_ln1192_36_reg_20065_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1751/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_36_reg_20065_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1751/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_36_reg_20065_reg.
DSP Report: Generating DSP mul_ln1192_37_reg_20070_reg, operation Mode is: (A2*(B:0x1179))'.
DSP Report: register tmp_data_V_37_reg_19430_reg is absorbed into DSP mul_ln1192_37_reg_20070_reg.
DSP Report: register mul_ln1192_37_reg_20070_reg is absorbed into DSP mul_ln1192_37_reg_20070_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1740/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_37_reg_20070_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1740/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_37_reg_20070_reg.
DSP Report: Generating DSP mul_ln1192_38_reg_20075_reg, operation Mode is: (A2*(B:0x15ed))'.
DSP Report: register tmp_data_V_38_reg_19435_reg is absorbed into DSP mul_ln1192_38_reg_20075_reg.
DSP Report: register mul_ln1192_38_reg_20075_reg is absorbed into DSP mul_ln1192_38_reg_20075_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1741/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_38_reg_20075_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1741/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_38_reg_20075_reg.
DSP Report: Generating DSP mul_ln1192_39_reg_20080_reg, operation Mode is: (A2*(B:0x1676))'.
DSP Report: register tmp_data_V_39_reg_19440_reg is absorbed into DSP mul_ln1192_39_reg_20080_reg.
DSP Report: register mul_ln1192_39_reg_20080_reg is absorbed into DSP mul_ln1192_39_reg_20080_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1742/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_39_reg_20080_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1742/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_39_reg_20080_reg.
DSP Report: Generating DSP mul_ln1192_40_reg_20085_reg, operation Mode is: (A2*(B:0x1ef5))'.
DSP Report: register tmp_data_V_40_reg_19445_reg is absorbed into DSP mul_ln1192_40_reg_20085_reg.
DSP Report: register mul_ln1192_40_reg_20085_reg is absorbed into DSP mul_ln1192_40_reg_20085_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1727/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_40_reg_20085_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1727/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_40_reg_20085_reg.
DSP Report: Generating DSP mul_ln1192_41_reg_20090_reg, operation Mode is: (A2*(B:0x1875))'.
DSP Report: register tmp_data_V_41_reg_19450_reg is absorbed into DSP mul_ln1192_41_reg_20090_reg.
DSP Report: register mul_ln1192_41_reg_20090_reg is absorbed into DSP mul_ln1192_41_reg_20090_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1767/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_41_reg_20090_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1767/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_41_reg_20090_reg.
DSP Report: Generating DSP mul_ln1192_42_reg_20095_reg, operation Mode is: (A2*(B:0x15de))'.
DSP Report: register tmp_data_V_42_reg_19455_reg is absorbed into DSP mul_ln1192_42_reg_20095_reg.
DSP Report: register mul_ln1192_42_reg_20095_reg is absorbed into DSP mul_ln1192_42_reg_20095_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1772/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_42_reg_20095_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1772/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_42_reg_20095_reg.
DSP Report: Generating DSP mul_ln1192_43_reg_20100_reg, operation Mode is: (A2*(B:0x10af))'.
DSP Report: register tmp_data_V_43_reg_19460_reg is absorbed into DSP mul_ln1192_43_reg_20100_reg.
DSP Report: register mul_ln1192_43_reg_20100_reg is absorbed into DSP mul_ln1192_43_reg_20100_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1768/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_43_reg_20100_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1768/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_43_reg_20100_reg.
DSP Report: Generating DSP mul_ln1192_44_reg_20105_reg, operation Mode is: (A2*(B:0x1910))'.
DSP Report: register tmp_data_V_44_reg_19465_reg is absorbed into DSP mul_ln1192_44_reg_20105_reg.
DSP Report: register mul_ln1192_44_reg_20105_reg is absorbed into DSP mul_ln1192_44_reg_20105_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1769/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_44_reg_20105_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1769/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_44_reg_20105_reg.
DSP Report: Generating DSP mul_ln1192_45_reg_20110_reg, operation Mode is: (A2*(B:0x133a))'.
DSP Report: register tmp_data_V_45_reg_19470_reg is absorbed into DSP mul_ln1192_45_reg_20110_reg.
DSP Report: register mul_ln1192_45_reg_20110_reg is absorbed into DSP mul_ln1192_45_reg_20110_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1728/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_45_reg_20110_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1728/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_45_reg_20110_reg.
DSP Report: Generating DSP mul_ln1192_46_reg_20115_reg, operation Mode is: (A2*(B:0x15d1))'.
DSP Report: register tmp_data_V_46_reg_19475_reg is absorbed into DSP mul_ln1192_46_reg_20115_reg.
DSP Report: register mul_ln1192_46_reg_20115_reg is absorbed into DSP mul_ln1192_46_reg_20115_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1745/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_46_reg_20115_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1745/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_46_reg_20115_reg.
DSP Report: Generating DSP mul_ln1192_47_reg_20120_reg, operation Mode is: (A2*(B:0x1957))'.
DSP Report: register tmp_data_V_47_reg_19480_reg is absorbed into DSP mul_ln1192_47_reg_20120_reg.
DSP Report: register mul_ln1192_47_reg_20120_reg is absorbed into DSP mul_ln1192_47_reg_20120_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1730/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_47_reg_20120_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1730/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_47_reg_20120_reg.
DSP Report: Generating DSP mul_ln1192_48_reg_20125_reg, operation Mode is: (A2*(B:0x1345))'.
DSP Report: register tmp_data_V_48_reg_19485_reg is absorbed into DSP mul_ln1192_48_reg_20125_reg.
DSP Report: register mul_ln1192_48_reg_20125_reg is absorbed into DSP mul_ln1192_48_reg_20125_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1731/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_48_reg_20125_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1731/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_48_reg_20125_reg.
DSP Report: Generating DSP mul_ln1192_49_reg_20130_reg, operation Mode is: (A2*(B:0x140b))'.
DSP Report: register tmp_data_V_49_reg_19490_reg is absorbed into DSP mul_ln1192_49_reg_20130_reg.
DSP Report: register mul_ln1192_49_reg_20130_reg is absorbed into DSP mul_ln1192_49_reg_20130_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1756/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_49_reg_20130_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1756/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_49_reg_20130_reg.
DSP Report: Generating DSP mul_ln1192_50_reg_20135_reg, operation Mode is: (A2*(B:0x1633))'.
DSP Report: register tmp_data_V_50_reg_19495_reg is absorbed into DSP mul_ln1192_50_reg_20135_reg.
DSP Report: register mul_ln1192_50_reg_20135_reg is absorbed into DSP mul_ln1192_50_reg_20135_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1777/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_50_reg_20135_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1777/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_50_reg_20135_reg.
DSP Report: Generating DSP mul_ln1192_51_reg_20140_reg, operation Mode is: (A2*(B:0x17c9))'.
DSP Report: register tmp_data_V_51_reg_19500_reg is absorbed into DSP mul_ln1192_51_reg_20140_reg.
DSP Report: register mul_ln1192_51_reg_20140_reg is absorbed into DSP mul_ln1192_51_reg_20140_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1757/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_51_reg_20140_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1757/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_51_reg_20140_reg.
DSP Report: Generating DSP mul_ln1192_52_reg_20145_reg, operation Mode is: (A2*(B:0x15bd))'.
DSP Report: register tmp_data_V_52_reg_19505_reg is absorbed into DSP mul_ln1192_52_reg_20145_reg.
DSP Report: register mul_ln1192_52_reg_20145_reg is absorbed into DSP mul_ln1192_52_reg_20145_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1729/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_52_reg_20145_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1729/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_52_reg_20145_reg.
DSP Report: Generating DSP mul_ln1192_53_reg_20150_reg, operation Mode is: (A2*(B:0x1210))'.
DSP Report: register tmp_data_V_53_reg_19510_reg is absorbed into DSP mul_ln1192_53_reg_20150_reg.
DSP Report: register mul_ln1192_53_reg_20150_reg is absorbed into DSP mul_ln1192_53_reg_20150_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1755/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_53_reg_20150_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1755/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_53_reg_20150_reg.
DSP Report: Generating DSP mul_ln1192_54_reg_20155_reg, operation Mode is: (A2*(B:0x12b4))'.
DSP Report: register tmp_data_V_54_reg_19515_reg is absorbed into DSP mul_ln1192_54_reg_20155_reg.
DSP Report: register mul_ln1192_54_reg_20155_reg is absorbed into DSP mul_ln1192_54_reg_20155_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1783/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_54_reg_20155_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1783/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_54_reg_20155_reg.
DSP Report: Generating DSP mul_ln1192_55_reg_20160_reg, operation Mode is: (A2*(B:0x159f))'.
DSP Report: register tmp_data_V_55_reg_19520_reg is absorbed into DSP mul_ln1192_55_reg_20160_reg.
DSP Report: register mul_ln1192_55_reg_20160_reg is absorbed into DSP mul_ln1192_55_reg_20160_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1738/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_55_reg_20160_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1738/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_55_reg_20160_reg.
DSP Report: Generating DSP mul_ln1192_56_reg_20165_reg, operation Mode is: (A2*(B:0x1722))'.
DSP Report: register tmp_data_V_56_reg_19525_reg is absorbed into DSP mul_ln1192_56_reg_20165_reg.
DSP Report: register mul_ln1192_56_reg_20165_reg is absorbed into DSP mul_ln1192_56_reg_20165_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1748/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_56_reg_20165_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1748/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_56_reg_20165_reg.
DSP Report: Generating DSP mul_ln1192_57_reg_20170_reg, operation Mode is: (A2*(B:0x11b8))'.
DSP Report: register tmp_data_V_57_reg_19530_reg is absorbed into DSP mul_ln1192_57_reg_20170_reg.
DSP Report: register mul_ln1192_57_reg_20170_reg is absorbed into DSP mul_ln1192_57_reg_20170_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1732/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_57_reg_20170_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1732/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_57_reg_20170_reg.
DSP Report: Generating DSP mul_ln1192_58_reg_20175_reg, operation Mode is: (A2*(B:0x1261))'.
DSP Report: register tmp_data_V_58_reg_19535_reg is absorbed into DSP mul_ln1192_58_reg_20175_reg.
DSP Report: register mul_ln1192_58_reg_20175_reg is absorbed into DSP mul_ln1192_58_reg_20175_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1786/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_58_reg_20175_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1786/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_58_reg_20175_reg.
DSP Report: Generating DSP mul_ln1192_59_reg_20180_reg, operation Mode is: (A2*(B:0x156c))'.
DSP Report: register tmp_data_V_59_reg_19540_reg is absorbed into DSP mul_ln1192_59_reg_20180_reg.
DSP Report: register mul_ln1192_59_reg_20180_reg is absorbed into DSP mul_ln1192_59_reg_20180_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1746/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_59_reg_20180_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1746/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_59_reg_20180_reg.
DSP Report: Generating DSP mul_ln1192_60_reg_20185_reg, operation Mode is: (A2*(B:0x17ef))'.
DSP Report: register tmp_data_V_60_reg_19545_reg is absorbed into DSP mul_ln1192_60_reg_20185_reg.
DSP Report: register mul_ln1192_60_reg_20185_reg is absorbed into DSP mul_ln1192_60_reg_20185_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1770/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_60_reg_20185_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1770/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_60_reg_20185_reg.
DSP Report: Generating DSP mul_ln1192_61_reg_20190_reg, operation Mode is: (A2*(B:0x1190))'.
DSP Report: register tmp_data_V_61_reg_19550_reg is absorbed into DSP mul_ln1192_61_reg_20190_reg.
DSP Report: register mul_ln1192_61_reg_20190_reg is absorbed into DSP mul_ln1192_61_reg_20190_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1771/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_61_reg_20190_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1771/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_61_reg_20190_reg.
DSP Report: Generating DSP mul_ln1192_62_reg_20195_reg, operation Mode is: (A2*(B:0x15ab))'.
DSP Report: register tmp_data_V_62_reg_19555_reg is absorbed into DSP mul_ln1192_62_reg_20195_reg.
DSP Report: register mul_ln1192_62_reg_20195_reg is absorbed into DSP mul_ln1192_62_reg_20195_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1743/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_62_reg_20195_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1743/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_62_reg_20195_reg.
DSP Report: Generating DSP mul_ln1192_63_reg_20200_reg, operation Mode is: (A2*(B:0x1288))'.
DSP Report: register tmp_data_V_63_reg_19560_reg is absorbed into DSP mul_ln1192_63_reg_20200_reg.
DSP Report: register mul_ln1192_63_reg_20200_reg is absorbed into DSP mul_ln1192_63_reg_20200_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1749/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP mul_ln1192_63_reg_20200_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1749/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP mul_ln1192_63_reg_20200_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:34 ; elapsed = 00:05:52 . Memory (MB): peak = 2879.199 ; gain = 1331.727 ; free physical = 731 ; free virtual = 17300
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 388, Available = 220. Use report_utilization command for details.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U41/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U41/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U41/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U41/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U41/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U45/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U45/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U45/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U45/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U45/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U39/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (A''*(B:0x1d))'.
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U39/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: register data_3_V_read12_reg_23395_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U39/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U39/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U39/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U39/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U39/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U48/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is (post resource management): (A*(B:0x3ffe3))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U48/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U48/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U48/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U48/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U50/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (A*(B:0x1d))'.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U50/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U50/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U50/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U50/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U53/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (A*(B:0x1d))'.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U53/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U53/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U53/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U53/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U33/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (A2*(B:0x1b))'.
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U33/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U33/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U33/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U33/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U33/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U54/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U54/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U54/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U54/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U54/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U38/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U38/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U38/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U38/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U38/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U55/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (A*(B:0x1b))'.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U55/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U55/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U55/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U55/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U42/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (A*(B:0x1b))'.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U42/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U42/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U42/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U42/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U47/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (A*(B:0x19))'.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U47/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U47/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U47/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U47/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U43/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U43/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U43/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U43/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U43/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U40/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U40/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U40/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U40/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U40/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U36/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is (post resource management): (A*(B:0x3ffe3))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U36/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U36/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U36/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U36/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U35/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (A*(B:0x19))'.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U35/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U35/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U35/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U35/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U44/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is (post resource management): (A*(B:0x3ffe6))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U44/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U44/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U44/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U44/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U49/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U49/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U49/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U49/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U49/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U37/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (A''*(B:0x1d))'.
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U37/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: register data_2_V_read11_reg_23404_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U37/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U37/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U37/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U37/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U37/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U34/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is (post resource management): (A''*(B:0x3ffe9))'.
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U34/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: register data_0_V_read_4_reg_23421_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U34/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U34/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U34/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U34/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U34/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U46/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is (post resource management): (A''*(B:0x3ffed))'.
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U46/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: register data_1_V_read_4_reg_23413_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U46/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U46/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U46/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U46/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U46/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U413/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (A*(B:0x19))'.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U413/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U413/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U413/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U413/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U386/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U386/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U386/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U386/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U386/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U404/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U404/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U404/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U404/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U404/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U363/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (A2*(B:0x1d))'.
DSP Report: register data_77_V_read_3_reg_386622_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U363/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U363/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U363/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U363/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U363/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U400/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U400/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U400/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U400/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U400/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U322/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (A*(B:0x19))'.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U322/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U322/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U322/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U322/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U324/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U324/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U324/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U324/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U324/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U392/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U392/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U392/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U392/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U392/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U344/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U344/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U344/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U344/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U344/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U345/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is (post resource management): (A*(B:0x3ffe3))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U345/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U345/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U345/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U345/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U341/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U341/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U341/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U341/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U341/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U330/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is (post resource management): (A*(B:0x3ffe9))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U330/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U330/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U330/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U330/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U371/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (A2*(B:0x16))'.
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U371/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U371/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U371/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U371/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U371/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U355/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (A''*(B:0x13))'.
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U355/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: register data_54_V_read_4_reg_386744_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U355/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U355/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U355/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U355/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U355/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U327/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (A2*(B:0x17))'.
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U327/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U327/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U327/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U327/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U327/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U380/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is (post resource management): (A2*(B:0x3ffe9))'.
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U380/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U380/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U380/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U380/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U380/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U403/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U403/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U403/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U403/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U403/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U329/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is (post resource management): (A2*(B:0x3ffed))'.
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U329/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U329/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U329/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U329/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U329/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_0_U321/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg, operation Mode is (post resource management): (A*(B:0x3ffe9))'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_0_U321/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U321/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_0_U321/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_0_U321/myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6ns_21_2_0_U832/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register myproject_axi_mul_16s_6ns_21_2_0_U832/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U832/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6ns_21_2_0_U832/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6ns_21_2_0_U832/myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2111/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffd8b)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2111/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2111/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2111/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2111/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2111/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2111/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2088/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffd24)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2088/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2088/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2088/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2088/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2088/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2088/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2094/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffde2)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2094/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2094/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2094/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2094/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2094/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2094/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2139/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffdab)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2139/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2139/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2139/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2139/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2139/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2139/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2071/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffde2)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2071/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2071/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2071/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2071/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2071/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2071/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2048/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffdd6)*B)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2048/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2048/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2048/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2048/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2052/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffdf2)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2052/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2052/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2052/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2052/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2052/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2052/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2211/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffddd)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2211/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2211/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2211/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2211/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2211/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2211/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2081/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffd54)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2081/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2081/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2081/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2081/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2081/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2081/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2188/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffd41)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2188/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2188/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2188/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2188/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2188/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2188/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2137/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffd0f)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2137/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2137/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2137/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2137/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2137/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2137/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2158/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffd7e)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2158/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2158/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2158/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2158/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2158/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2158/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2143/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffc92)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2143/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2143/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2143/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2143/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2143/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2143/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2108/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffcb8)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2108/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2108/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2108/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2108/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2108/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2108/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_12s_18_2_1_U2176/myproject_axi_mul_6ns_12s_18_2_1_MulnS_9_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffbc5)*B2)'.
DSP Report: register myproject_axi_mul_6ns_12s_18_2_1_U2176/myproject_axi_mul_6ns_12s_18_2_1_MulnS_9_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_12s_18_2_1_U2176/myproject_axi_mul_6ns_12s_18_2_1_MulnS_9_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_12s_18_2_1_U2176/myproject_axi_mul_6ns_12s_18_2_1_MulnS_9_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_12s_18_2_1_U2176/myproject_axi_mul_6ns_12s_18_2_1_MulnS_9_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_12s_18_2_1_U2176/myproject_axi_mul_6ns_12s_18_2_1_MulnS_9_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_12s_18_2_1_U2176/myproject_axi_mul_6ns_12s_18_2_1_MulnS_9_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2141/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffd5f)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2141/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2141/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2141/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2141/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2141/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2141/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2146/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffdd4)*B)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2146/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2146/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2146/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2146/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2057/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffd6d)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2057/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2057/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2057/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2057/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2057/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2057/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2077/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffdcd)*B)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2077/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2077/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2077/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2077/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_12s_18_2_1_U2053/myproject_axi_mul_6ns_12s_18_2_1_MulnS_9_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffb4f)*B2)'.
DSP Report: register myproject_axi_mul_6ns_12s_18_2_1_U2053/myproject_axi_mul_6ns_12s_18_2_1_MulnS_9_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_12s_18_2_1_U2053/myproject_axi_mul_6ns_12s_18_2_1_MulnS_9_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_12s_18_2_1_U2053/myproject_axi_mul_6ns_12s_18_2_1_MulnS_9_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_12s_18_2_1_U2053/myproject_axi_mul_6ns_12s_18_2_1_MulnS_9_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_12s_18_2_1_U2053/myproject_axi_mul_6ns_12s_18_2_1_MulnS_9_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_12s_18_2_1_U2053/myproject_axi_mul_6ns_12s_18_2_1_MulnS_9_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2196/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffd7f)*B)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2196/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2196/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2196/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2196/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2149/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffc52)*B)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2149/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2149/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2149/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2149/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2145/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffd72)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2145/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2145/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2145/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2145/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2145/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2145/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2134/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffd57)*B)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2134/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2134/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2134/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2134/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2169/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffdba)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2169/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2169/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2169/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2169/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2169/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2169/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2098/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffdcc)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2098/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2098/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2098/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2098/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2098/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2098/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2142/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffcfd)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2142/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2142/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2142/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2142/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2142/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2142/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2100/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffdbe)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2100/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2100/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2100/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2100/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2100/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2100/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2086/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffc7e)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2086/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2086/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2086/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2086/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2086/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2086/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2206/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffdef)*B)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2206/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2206/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2206/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2206/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2154/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffccb)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2154/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2154/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2154/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2154/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2154/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2154/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2208/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffcf9)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2208/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2208/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2208/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2208/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2208/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2208/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2140/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffd23)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2140/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2140/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2140/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2140/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2140/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2140/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2124/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffdde)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2124/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2124/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2124/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2124/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2124/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2124/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2047/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffc84)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2047/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2047/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2047/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2047/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2047/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2047/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2051/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffde8)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2051/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2051/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2051/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2051/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2051/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2051/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2049/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffde5)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2049/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2049/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2049/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2049/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2049/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2049/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2178/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffd1b)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2178/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2178/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2178/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2178/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2178/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2178/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2065/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffd9d)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2065/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2065/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2065/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2065/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2065/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2065/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2130/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffda1)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2130/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2130/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2130/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2130/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2130/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2130/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2175/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffdd4)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2175/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2175/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2175/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2175/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2175/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2175/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2110/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffcf6)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2110/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2110/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2110/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2110/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2110/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2110/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2199/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffd61)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2199/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2199/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2199/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2199/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2199/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2199/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2117/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffceb)*B)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2117/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2117/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2117/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2117/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2125/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffd01)*B)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2125/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2125/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2125/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2125/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2113/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffd84)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2113/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2113/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2113/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2113/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2113/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2113/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2197/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffd6b)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2197/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2197/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2197/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2197/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2197/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2197/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2159/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffd6d)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2159/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2159/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2159/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2159/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2159/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2159/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2183/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffd62)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2183/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2183/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2183/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2183/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2183/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2183/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2132/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffd86)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2132/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2132/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2132/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2132/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2132/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2132/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2160/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffdf9)*B)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2160/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2160/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2160/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2160/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2090/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffd8c)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2090/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2090/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2090/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2090/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2090/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2090/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2127/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffde5)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2127/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2127/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2127/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2127/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2127/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2127/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2121/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffdbd)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2121/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2121/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2121/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2121/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2121/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2121/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2201/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffd9c)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2201/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2201/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2201/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2201/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2201/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2201/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2133/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffd5c)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2133/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2133/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2133/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2133/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2133/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2133/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2069/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffd22)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2069/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2069/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2069/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2069/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2069/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2069/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2155/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffdca)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2155/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2155/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2155/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2155/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2155/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2155/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2074/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffd18)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2074/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2074/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2074/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2074/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2074/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2074/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2148/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffcbd)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2148/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2148/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2148/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2148/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2148/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2148/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2099/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffd65)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2099/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2099/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2099/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2099/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2099/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2099/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2076/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffdc9)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2076/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2076/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2076/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2076/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2076/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2076/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_11s_17_2_1_U2045/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg, operation Mode is (post resource management): ((A:0x3ffffd9b)*B2)'.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2045/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2045/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_6ns_11s_17_2_1_U2045/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2045/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_11s_17_2_1_U2045/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_11s_17_2_1_U2045/myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP mul_ln1192_reg_9375_reg, operation Mode is (post resource management): (A2*(B:0x7d6))'.
DSP Report: register tmp_data_V_0_reg_8955_reg is absorbed into DSP mul_ln1192_reg_9375_reg.
DSP Report: register mul_ln1192_reg_9375_reg is absorbed into DSP mul_ln1192_reg_9375_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1377/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_reg_9375_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1377/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_reg_9375_reg.
DSP Report: Generating DSP mul_ln1192_64_reg_9380_reg, operation Mode is (post resource management): (A2*(B:0x7f2))'.
DSP Report: register tmp_data_V_1_reg_8960_reg is absorbed into DSP mul_ln1192_64_reg_9380_reg.
DSP Report: register mul_ln1192_64_reg_9380_reg is absorbed into DSP mul_ln1192_64_reg_9380_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1373/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_64_reg_9380_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1373/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_64_reg_9380_reg.
DSP Report: Generating DSP mul_ln1192_65_reg_9385_reg, operation Mode is (post resource management): (A2*(B:0x617))'.
DSP Report: register tmp_data_V_2_reg_8965_reg is absorbed into DSP mul_ln1192_65_reg_9385_reg.
DSP Report: register mul_ln1192_65_reg_9385_reg is absorbed into DSP mul_ln1192_65_reg_9385_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1376/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_65_reg_9385_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1376/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_65_reg_9385_reg.
DSP Report: Generating DSP mul_ln1192_66_reg_9390_reg, operation Mode is (post resource management): (A2*(B:0x6e4))'.
DSP Report: register tmp_data_V_3_reg_8970_reg is absorbed into DSP mul_ln1192_66_reg_9390_reg.
DSP Report: register mul_ln1192_66_reg_9390_reg is absorbed into DSP mul_ln1192_66_reg_9390_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1375/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_66_reg_9390_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1375/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_66_reg_9390_reg.
DSP Report: Generating DSP mul_ln1192_67_reg_9395_reg, operation Mode is (post resource management): (A2*(B:0x580))'.
DSP Report: register tmp_data_V_4_reg_8975_reg is absorbed into DSP mul_ln1192_67_reg_9395_reg.
DSP Report: register mul_ln1192_67_reg_9395_reg is absorbed into DSP mul_ln1192_67_reg_9395_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1390/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_67_reg_9395_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1390/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_67_reg_9395_reg.
DSP Report: Generating DSP mul_ln1192_68_reg_9400_reg, operation Mode is (post resource management): (A2*(B:0x5af))'.
DSP Report: register tmp_data_V_5_reg_8980_reg is absorbed into DSP mul_ln1192_68_reg_9400_reg.
DSP Report: register mul_ln1192_68_reg_9400_reg is absorbed into DSP mul_ln1192_68_reg_9400_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1403/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_68_reg_9400_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1403/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_68_reg_9400_reg.
DSP Report: Generating DSP mul_ln1192_69_reg_9405_reg, operation Mode is (post resource management): (A2*(B:0x6cb))'.
DSP Report: register tmp_data_V_6_reg_8985_reg is absorbed into DSP mul_ln1192_69_reg_9405_reg.
DSP Report: register mul_ln1192_69_reg_9405_reg is absorbed into DSP mul_ln1192_69_reg_9405_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1380/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_69_reg_9405_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1380/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_69_reg_9405_reg.
DSP Report: Generating DSP mul_ln1192_70_reg_9410_reg, operation Mode is (post resource management): (A2*(B:0x6e9))'.
DSP Report: register tmp_data_V_7_reg_8990_reg is absorbed into DSP mul_ln1192_70_reg_9410_reg.
DSP Report: register mul_ln1192_70_reg_9410_reg is absorbed into DSP mul_ln1192_70_reg_9410_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1396/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_70_reg_9410_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1396/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_70_reg_9410_reg.
DSP Report: Generating DSP mul_ln1192_71_reg_9415_reg, operation Mode is (post resource management): (A2*(B:0x642))'.
DSP Report: register tmp_data_V_8_reg_8995_reg is absorbed into DSP mul_ln1192_71_reg_9415_reg.
DSP Report: register mul_ln1192_71_reg_9415_reg is absorbed into DSP mul_ln1192_71_reg_9415_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1389/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_71_reg_9415_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1389/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_71_reg_9415_reg.
DSP Report: Generating DSP mul_ln1192_72_reg_9420_reg, operation Mode is (post resource management): (A2*(B:0x818))'.
DSP Report: register tmp_data_V_9_reg_9000_reg is absorbed into DSP mul_ln1192_72_reg_9420_reg.
DSP Report: register mul_ln1192_72_reg_9420_reg is absorbed into DSP mul_ln1192_72_reg_9420_reg.
DSP Report: register myproject_axi_mul_16s_13ns_26_2_1_U1365/myproject_axi_mul_16s_13ns_26_2_1_MulnS_5_U/p_tmp_reg is absorbed into DSP mul_ln1192_72_reg_9420_reg.
DSP Report: operator myproject_axi_mul_16s_13ns_26_2_1_U1365/myproject_axi_mul_16s_13ns_26_2_1_MulnS_5_U/tmp_product is absorbed into DSP mul_ln1192_72_reg_9420_reg.
DSP Report: Generating DSP mul_ln1192_73_reg_9425_reg, operation Mode is (post resource management): (A2*(B:0x4d8))'.
DSP Report: register tmp_data_V_10_reg_9005_reg is absorbed into DSP mul_ln1192_73_reg_9425_reg.
DSP Report: register mul_ln1192_73_reg_9425_reg is absorbed into DSP mul_ln1192_73_reg_9425_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1367/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_73_reg_9425_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1367/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_73_reg_9425_reg.
DSP Report: Generating DSP mul_ln1192_74_reg_9430_reg, operation Mode is (post resource management): (A2*(B:0x524))'.
DSP Report: register tmp_data_V_1148_reg_9010_reg is absorbed into DSP mul_ln1192_74_reg_9430_reg.
DSP Report: register mul_ln1192_74_reg_9430_reg is absorbed into DSP mul_ln1192_74_reg_9430_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1370/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_74_reg_9430_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1370/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_74_reg_9430_reg.
DSP Report: Generating DSP mul_ln1192_75_reg_9435_reg, operation Mode is (post resource management): (A2*(B:0x653))'.
DSP Report: register tmp_data_V_12_reg_9015_reg is absorbed into DSP mul_ln1192_75_reg_9435_reg.
DSP Report: register mul_ln1192_75_reg_9435_reg is absorbed into DSP mul_ln1192_75_reg_9435_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1381/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_75_reg_9435_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1381/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_75_reg_9435_reg.
DSP Report: Generating DSP mul_ln1192_76_reg_9440_reg, operation Mode is (post resource management): (A2*(B:0x867))'.
DSP Report: register tmp_data_V_13_reg_9020_reg is absorbed into DSP mul_ln1192_76_reg_9440_reg.
DSP Report: register mul_ln1192_76_reg_9440_reg is absorbed into DSP mul_ln1192_76_reg_9440_reg.
DSP Report: register myproject_axi_mul_16s_13ns_26_2_1_U1394/myproject_axi_mul_16s_13ns_26_2_1_MulnS_5_U/p_tmp_reg is absorbed into DSP mul_ln1192_76_reg_9440_reg.
DSP Report: operator myproject_axi_mul_16s_13ns_26_2_1_U1394/myproject_axi_mul_16s_13ns_26_2_1_MulnS_5_U/tmp_product is absorbed into DSP mul_ln1192_76_reg_9440_reg.
DSP Report: Generating DSP mul_ln1192_77_reg_9445_reg, operation Mode is (post resource management): (A2*(B:0x822))'.
DSP Report: register tmp_data_V_14_reg_9025_reg is absorbed into DSP mul_ln1192_77_reg_9445_reg.
DSP Report: register mul_ln1192_77_reg_9445_reg is absorbed into DSP mul_ln1192_77_reg_9445_reg.
DSP Report: register myproject_axi_mul_16s_13ns_26_2_1_U1374/myproject_axi_mul_16s_13ns_26_2_1_MulnS_5_U/p_tmp_reg is absorbed into DSP mul_ln1192_77_reg_9445_reg.
DSP Report: operator myproject_axi_mul_16s_13ns_26_2_1_U1374/myproject_axi_mul_16s_13ns_26_2_1_MulnS_5_U/tmp_product is absorbed into DSP mul_ln1192_77_reg_9445_reg.
DSP Report: Generating DSP mul_ln1192_78_reg_9450_reg, operation Mode is (post resource management): (A2*(B:0x6f5))'.
DSP Report: register tmp_data_V_15_reg_9030_reg is absorbed into DSP mul_ln1192_78_reg_9450_reg.
DSP Report: register mul_ln1192_78_reg_9450_reg is absorbed into DSP mul_ln1192_78_reg_9450_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1402/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_78_reg_9450_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1402/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_78_reg_9450_reg.
DSP Report: Generating DSP mul_ln1192_79_reg_9455_reg, operation Mode is (post resource management): (A2*(B:0x578))'.
DSP Report: register tmp_data_V_16_reg_9035_reg is absorbed into DSP mul_ln1192_79_reg_9455_reg.
DSP Report: register mul_ln1192_79_reg_9455_reg is absorbed into DSP mul_ln1192_79_reg_9455_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1379/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_79_reg_9455_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1379/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_79_reg_9455_reg.
DSP Report: Generating DSP mul_ln1192_80_reg_9460_reg, operation Mode is (post resource management): (A2*(B:0x70c))'.
DSP Report: register tmp_data_V_17_reg_9040_reg is absorbed into DSP mul_ln1192_80_reg_9460_reg.
DSP Report: register mul_ln1192_80_reg_9460_reg is absorbed into DSP mul_ln1192_80_reg_9460_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1368/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_80_reg_9460_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1368/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_80_reg_9460_reg.
DSP Report: Generating DSP mul_ln1192_81_reg_9465_reg, operation Mode is (post resource management): (A2*(B:0x689))'.
DSP Report: register tmp_data_V_18_reg_9045_reg is absorbed into DSP mul_ln1192_81_reg_9465_reg.
DSP Report: register mul_ln1192_81_reg_9465_reg is absorbed into DSP mul_ln1192_81_reg_9465_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1392/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_81_reg_9465_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1392/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_81_reg_9465_reg.
DSP Report: Generating DSP mul_ln1192_82_reg_9470_reg, operation Mode is (post resource management): (A2*(B:0x87a))'.
DSP Report: register tmp_data_V_19_reg_9050_reg is absorbed into DSP mul_ln1192_82_reg_9470_reg.
DSP Report: register mul_ln1192_82_reg_9470_reg is absorbed into DSP mul_ln1192_82_reg_9470_reg.
DSP Report: register myproject_axi_mul_16s_13ns_26_2_1_U1366/myproject_axi_mul_16s_13ns_26_2_1_MulnS_5_U/p_tmp_reg is absorbed into DSP mul_ln1192_82_reg_9470_reg.
DSP Report: operator myproject_axi_mul_16s_13ns_26_2_1_U1366/myproject_axi_mul_16s_13ns_26_2_1_MulnS_5_U/tmp_product is absorbed into DSP mul_ln1192_82_reg_9470_reg.
DSP Report: Generating DSP mul_ln1192_83_reg_9475_reg, operation Mode is (post resource management): (A2*(B:0x67b))'.
DSP Report: register tmp_data_V_20_reg_9055_reg is absorbed into DSP mul_ln1192_83_reg_9475_reg.
DSP Report: register mul_ln1192_83_reg_9475_reg is absorbed into DSP mul_ln1192_83_reg_9475_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1383/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_83_reg_9475_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1383/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_83_reg_9475_reg.
DSP Report: Generating DSP mul_ln1192_84_reg_9480_reg, operation Mode is (post resource management): (A2*(B:0x769))'.
DSP Report: register tmp_data_V_21_reg_9060_reg is absorbed into DSP mul_ln1192_84_reg_9480_reg.
DSP Report: register mul_ln1192_84_reg_9480_reg is absorbed into DSP mul_ln1192_84_reg_9480_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1386/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_84_reg_9480_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1386/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_84_reg_9480_reg.
DSP Report: Generating DSP mul_ln1192_85_reg_9485_reg, operation Mode is (post resource management): (A2*(B:0x450))'.
DSP Report: register tmp_data_V_22_reg_9065_reg is absorbed into DSP mul_ln1192_85_reg_9485_reg.
DSP Report: register mul_ln1192_85_reg_9485_reg is absorbed into DSP mul_ln1192_85_reg_9485_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1395/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_85_reg_9485_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1395/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_85_reg_9485_reg.
DSP Report: Generating DSP mul_ln1192_86_reg_9490_reg, operation Mode is (post resource management): (A2*(B:0x687))'.
DSP Report: register tmp_data_V_23_reg_9070_reg is absorbed into DSP mul_ln1192_86_reg_9490_reg.
DSP Report: register mul_ln1192_86_reg_9490_reg is absorbed into DSP mul_ln1192_86_reg_9490_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1393/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_86_reg_9490_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1393/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_86_reg_9490_reg.
DSP Report: Generating DSP mul_ln1192_87_reg_9495_reg, operation Mode is (post resource management): (A2*(B:0x636))'.
DSP Report: register tmp_data_V_24_reg_9075_reg is absorbed into DSP mul_ln1192_87_reg_9495_reg.
DSP Report: register mul_ln1192_87_reg_9495_reg is absorbed into DSP mul_ln1192_87_reg_9495_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1364/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_87_reg_9495_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1364/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_87_reg_9495_reg.
DSP Report: Generating DSP mul_ln1192_88_reg_9500_reg, operation Mode is (post resource management): (A2*(B:0x4ed))'.
DSP Report: register tmp_data_V_25_reg_9080_reg is absorbed into DSP mul_ln1192_88_reg_9500_reg.
DSP Report: register mul_ln1192_88_reg_9500_reg is absorbed into DSP mul_ln1192_88_reg_9500_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1387/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_88_reg_9500_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1387/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_88_reg_9500_reg.
DSP Report: Generating DSP mul_ln1192_89_reg_9505_reg, operation Mode is (post resource management): (A2*(B:0x53b))'.
DSP Report: register tmp_data_V_26_reg_9085_reg is absorbed into DSP mul_ln1192_89_reg_9505_reg.
DSP Report: register mul_ln1192_89_reg_9505_reg is absorbed into DSP mul_ln1192_89_reg_9505_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1384/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_89_reg_9505_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1384/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_89_reg_9505_reg.
DSP Report: Generating DSP mul_ln1192_90_reg_9510_reg, operation Mode is (post resource management): (A2*(B:0x921))'.
DSP Report: register tmp_data_V_27_reg_9090_reg is absorbed into DSP mul_ln1192_90_reg_9510_reg.
DSP Report: register mul_ln1192_90_reg_9510_reg is absorbed into DSP mul_ln1192_90_reg_9510_reg.
DSP Report: register myproject_axi_mul_16s_13ns_26_2_1_U1378/myproject_axi_mul_16s_13ns_26_2_1_MulnS_5_U/p_tmp_reg is absorbed into DSP mul_ln1192_90_reg_9510_reg.
DSP Report: operator myproject_axi_mul_16s_13ns_26_2_1_U1378/myproject_axi_mul_16s_13ns_26_2_1_MulnS_5_U/tmp_product is absorbed into DSP mul_ln1192_90_reg_9510_reg.
DSP Report: Generating DSP mul_ln1192_91_reg_9515_reg, operation Mode is (post resource management): (A2*(B:0x6ff))'.
DSP Report: register tmp_data_V_28_reg_9095_reg is absorbed into DSP mul_ln1192_91_reg_9515_reg.
DSP Report: register mul_ln1192_91_reg_9515_reg is absorbed into DSP mul_ln1192_91_reg_9515_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1391/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_91_reg_9515_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1391/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_91_reg_9515_reg.
DSP Report: Generating DSP mul_ln1192_92_reg_9520_reg, operation Mode is (post resource management): (A2*(B:0x640))'.
DSP Report: register tmp_data_V_29_reg_9100_reg is absorbed into DSP mul_ln1192_92_reg_9520_reg.
DSP Report: register mul_ln1192_92_reg_9520_reg is absorbed into DSP mul_ln1192_92_reg_9520_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1404/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_92_reg_9520_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1404/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_92_reg_9520_reg.
DSP Report: Generating DSP mul_ln1192_93_reg_9525_reg, operation Mode is (post resource management): (A2*(B:0x67c))'.
DSP Report: register tmp_data_V_30_reg_9105_reg is absorbed into DSP mul_ln1192_93_reg_9525_reg.
DSP Report: register mul_ln1192_93_reg_9525_reg is absorbed into DSP mul_ln1192_93_reg_9525_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1388/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_93_reg_9525_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1388/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_93_reg_9525_reg.
DSP Report: Generating DSP mul_ln1192_94_reg_9530_reg, operation Mode is (post resource management): (A2*(B:0xc78))'.
DSP Report: register tmp_data_V_31_reg_9110_reg is absorbed into DSP mul_ln1192_94_reg_9530_reg.
DSP Report: register mul_ln1192_94_reg_9530_reg is absorbed into DSP mul_ln1192_94_reg_9530_reg.
DSP Report: register myproject_axi_mul_16s_13ns_26_2_1_U1382/myproject_axi_mul_16s_13ns_26_2_1_MulnS_5_U/p_tmp_reg is absorbed into DSP mul_ln1192_94_reg_9530_reg.
DSP Report: operator myproject_axi_mul_16s_13ns_26_2_1_U1382/myproject_axi_mul_16s_13ns_26_2_1_MulnS_5_U/tmp_product is absorbed into DSP mul_ln1192_94_reg_9530_reg.
DSP Report: Generating DSP mul_ln1192_95_reg_9535_reg, operation Mode is (post resource management): (A2*(B:0x77f))'.
DSP Report: register tmp_data_V_32_reg_9115_reg is absorbed into DSP mul_ln1192_95_reg_9535_reg.
DSP Report: register mul_ln1192_95_reg_9535_reg is absorbed into DSP mul_ln1192_95_reg_9535_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1371/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_95_reg_9535_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1371/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_95_reg_9535_reg.
DSP Report: Generating DSP mul_ln1192_96_reg_9540_reg, operation Mode is (post resource management): (A2*(B:0x64d))'.
DSP Report: register tmp_data_V_33_reg_9120_reg is absorbed into DSP mul_ln1192_96_reg_9540_reg.
DSP Report: register mul_ln1192_96_reg_9540_reg is absorbed into DSP mul_ln1192_96_reg_9540_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1385/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_96_reg_9540_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1385/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_96_reg_9540_reg.
DSP Report: Generating DSP mul_ln1192_97_reg_9545_reg, operation Mode is (post resource management): (A2*(B:0x652))'.
DSP Report: register tmp_data_V_34_reg_9125_reg is absorbed into DSP mul_ln1192_97_reg_9545_reg.
DSP Report: register mul_ln1192_97_reg_9545_reg is absorbed into DSP mul_ln1192_97_reg_9545_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1399/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_97_reg_9545_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1399/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_97_reg_9545_reg.
DSP Report: Generating DSP mul_ln1192_98_reg_9550_reg, operation Mode is (post resource management): (A2*(B:0x5f7))'.
DSP Report: register tmp_data_V_35_reg_9130_reg is absorbed into DSP mul_ln1192_98_reg_9550_reg.
DSP Report: register mul_ln1192_98_reg_9550_reg is absorbed into DSP mul_ln1192_98_reg_9550_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1400/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_98_reg_9550_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1400/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_98_reg_9550_reg.
DSP Report: Generating DSP mul_ln1192_99_reg_9555_reg, operation Mode is (post resource management): (A2*(B:0x740))'.
DSP Report: register tmp_data_V_36_reg_9135_reg is absorbed into DSP mul_ln1192_99_reg_9555_reg.
DSP Report: register mul_ln1192_99_reg_9555_reg is absorbed into DSP mul_ln1192_99_reg_9555_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1363/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_99_reg_9555_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1363/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_99_reg_9555_reg.
DSP Report: Generating DSP mul_ln1192_100_reg_9560_reg, operation Mode is (post resource management): (A2*(B:0x6a5))'.
DSP Report: register tmp_data_V_37_reg_9140_reg is absorbed into DSP mul_ln1192_100_reg_9560_reg.
DSP Report: register mul_ln1192_100_reg_9560_reg is absorbed into DSP mul_ln1192_100_reg_9560_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1369/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_100_reg_9560_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1369/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_100_reg_9560_reg.
DSP Report: Generating DSP mul_ln1192_101_reg_9565_reg, operation Mode is (post resource management): (A2*(B:0x53f))'.
DSP Report: register tmp_data_V_38_reg_9145_reg is absorbed into DSP mul_ln1192_101_reg_9565_reg.
DSP Report: register mul_ln1192_101_reg_9565_reg is absorbed into DSP mul_ln1192_101_reg_9565_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1372/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_101_reg_9565_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1372/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_101_reg_9565_reg.
DSP Report: Generating DSP mul_ln1192_102_reg_9570_reg, operation Mode is (post resource management): (A2*(B:0x62b))'.
DSP Report: register tmp_data_V_39_reg_9150_reg is absorbed into DSP mul_ln1192_102_reg_9570_reg.
DSP Report: register mul_ln1192_102_reg_9570_reg is absorbed into DSP mul_ln1192_102_reg_9570_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1397/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_102_reg_9570_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1397/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_102_reg_9570_reg.
DSP Report: Generating DSP mul_ln1192_103_reg_9575_reg, operation Mode is (post resource management): (A2*(B:0x492))'.
DSP Report: register tmp_data_V_40_reg_9155_reg is absorbed into DSP mul_ln1192_103_reg_9575_reg.
DSP Report: register mul_ln1192_103_reg_9575_reg is absorbed into DSP mul_ln1192_103_reg_9575_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1398/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_103_reg_9575_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1398/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_103_reg_9575_reg.
DSP Report: Generating DSP mul_ln1192_104_reg_9580_reg, operation Mode is (post resource management): (A2*(B:0x47a))'.
DSP Report: register tmp_data_V_41_reg_9160_reg is absorbed into DSP mul_ln1192_104_reg_9580_reg.
DSP Report: register mul_ln1192_104_reg_9580_reg is absorbed into DSP mul_ln1192_104_reg_9580_reg.
DSP Report: register myproject_axi_mul_16s_12ns_26_2_1_U1401/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1192_104_reg_9580_reg.
DSP Report: operator myproject_axi_mul_16s_12ns_26_2_1_U1401/myproject_axi_mul_16s_12ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1192_104_reg_9580_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_reg_19885_reg, operation Mode is (post resource management): (A2*(B:0x122f))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_0_reg_19245_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_reg_19885_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_reg_19885_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_reg_19885_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1781/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_reg_19885_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1781/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_reg_19885_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_1_reg_19890_reg, operation Mode is (post resource management): (A2*(B:0x14ed))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_1_reg_19250_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_1_reg_19890_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_1_reg_19890_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_1_reg_19890_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1782/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_1_reg_19890_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1782/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_1_reg_19890_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_2_reg_19895_reg, operation Mode is (post resource management): (A2*(B:0x1229))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_2_reg_19255_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_2_reg_19895_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_2_reg_19895_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_2_reg_19895_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1761/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_2_reg_19895_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1761/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_2_reg_19895_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_3_reg_19900_reg, operation Mode is (post resource management): (A2*(B:0x19c3))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_3_reg_19260_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_3_reg_19900_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_3_reg_19900_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_3_reg_19900_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1784/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_3_reg_19900_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1784/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_3_reg_19900_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_4_reg_19905_reg, operation Mode is (post resource management): (A2*(B:0x163c))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_4_reg_19265_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_4_reg_19905_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_4_reg_19905_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_4_reg_19905_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1744/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_4_reg_19905_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1744/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_4_reg_19905_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_5_reg_19910_reg, operation Mode is (post resource management): (A2*(B:0x1516))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_5_reg_19270_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_5_reg_19910_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_5_reg_19910_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_5_reg_19910_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1724/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_5_reg_19910_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1724/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_5_reg_19910_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_6_reg_19915_reg, operation Mode is (post resource management): (A2*(B:0x15dc))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_6_reg_19275_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_6_reg_19915_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_6_reg_19915_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_6_reg_19915_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1733/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_6_reg_19915_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1733/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_6_reg_19915_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_7_reg_19920_reg, operation Mode is (post resource management): (A2*(B:0x18c0))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_7_reg_19280_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_7_reg_19920_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_7_reg_19920_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_7_reg_19920_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1758/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_7_reg_19920_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1758/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_7_reg_19920_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_8_reg_19925_reg, operation Mode is (post resource management): (A2*(B:0x1372))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_8_reg_19285_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_8_reg_19925_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_8_reg_19925_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_8_reg_19925_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1723/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_8_reg_19925_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1723/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_8_reg_19925_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_9_reg_19930_reg, operation Mode is (post resource management): (A2*(B:0x17e8))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_9_reg_19290_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_9_reg_19930_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_9_reg_19930_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_9_reg_19930_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1747/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_9_reg_19930_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1747/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_9_reg_19930_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_10_reg_19935_reg, operation Mode is (post resource management): (A2*(B:0x1829))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_1070_reg_19295_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_10_reg_19935_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_10_reg_19935_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_10_reg_19935_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1760/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_10_reg_19935_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1760/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_10_reg_19935_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_11_reg_19940_reg, operation Mode is (post resource management): (A2*(B:0x11bb))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_11_reg_19300_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_11_reg_19940_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_11_reg_19940_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_11_reg_19940_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1737/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_11_reg_19940_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1737/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_11_reg_19940_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_12_reg_19945_reg, operation Mode is (post resource management): (A2*(B:0x15ae))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_12_reg_19305_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_12_reg_19945_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_12_reg_19945_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_12_reg_19945_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1785/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_12_reg_19945_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1785/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_12_reg_19945_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_13_reg_19950_reg, operation Mode is (post resource management): (A2*(B:0x11ac))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_13_reg_19310_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_13_reg_19950_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_13_reg_19950_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_13_reg_19950_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1774/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_13_reg_19950_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1774/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_13_reg_19950_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_14_reg_19955_reg, operation Mode is (post resource management): (A2*(B:0x161c))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_14_reg_19315_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_14_reg_19955_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_14_reg_19955_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_14_reg_19955_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1734/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_14_reg_19955_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1734/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_14_reg_19955_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_15_reg_19960_reg, operation Mode is (post resource management): (A2*(B:0x1054))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_15_reg_19320_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_15_reg_19960_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_15_reg_19960_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_15_reg_19960_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1750/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_15_reg_19960_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1750/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_15_reg_19960_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_16_reg_19965_reg, operation Mode is (post resource management): (A2*(B:0x178f))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_16_reg_19325_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_16_reg_19965_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_16_reg_19965_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_16_reg_19965_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1759/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_16_reg_19965_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1759/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_16_reg_19965_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_17_reg_19970_reg, operation Mode is (post resource management): (A2*(B:0xfb0))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_17_reg_19330_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_17_reg_19970_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_17_reg_19970_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_17_reg_19970_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_13ns_26_2_1_U1736/myproject_axi_mul_16s_13ns_26_2_1_MulnS_5_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_17_reg_19970_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_13ns_26_2_1_U1736/myproject_axi_mul_16s_13ns_26_2_1_MulnS_5_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_17_reg_19970_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_18_reg_19975_reg, operation Mode is (post resource management): (A2*(B:0x10a9))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_18_reg_19335_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_18_reg_19975_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_18_reg_19975_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_18_reg_19975_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1776/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_18_reg_19975_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1776/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_18_reg_19975_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_19_reg_19980_reg, operation Mode is (post resource management): (A2*(B:0x12d3))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_19_reg_19340_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_19_reg_19980_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_19_reg_19980_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_19_reg_19980_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1773/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_19_reg_19980_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1773/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_19_reg_19980_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_20_reg_19985_reg, operation Mode is (post resource management): (A2*(B:0x15a9))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_20_reg_19345_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_20_reg_19985_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_20_reg_19985_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_20_reg_19985_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1762/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_20_reg_19985_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1762/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_20_reg_19985_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_21_reg_19990_reg, operation Mode is (post resource management): (A2*(B:0x12b4))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_21_reg_19350_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_21_reg_19990_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_21_reg_19990_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_21_reg_19990_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1775/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_21_reg_19990_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1775/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_21_reg_19990_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_22_reg_19995_reg, operation Mode is (post resource management): (A2*(B:0x13a3))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_22_reg_19355_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_22_reg_19995_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_22_reg_19995_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_22_reg_19995_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1735/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_22_reg_19995_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1735/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_22_reg_19995_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_23_reg_20000_reg, operation Mode is (post resource management): (A2*(B:0x15ae))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_23_reg_19360_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_23_reg_20000_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_23_reg_20000_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_23_reg_20000_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1764/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_23_reg_20000_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1764/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_23_reg_20000_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_24_reg_20005_reg, operation Mode is (post resource management): (A2*(B:0x13b9))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_24_reg_19365_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_24_reg_20005_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_24_reg_20005_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_24_reg_20005_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1765/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_24_reg_20005_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1765/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_24_reg_20005_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_25_reg_20010_reg, operation Mode is (post resource management): (A2*(B:0x1887))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_25_reg_19370_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_25_reg_20010_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_25_reg_20010_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_25_reg_20010_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1766/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_25_reg_20010_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1766/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_25_reg_20010_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_26_reg_20015_reg, operation Mode is (post resource management): (A2*(B:0x14d0))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_26_reg_19375_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_26_reg_20015_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_26_reg_20015_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_26_reg_20015_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1725/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_26_reg_20015_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1725/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_26_reg_20015_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_27_reg_20020_reg, operation Mode is (post resource management): (A2*(B:0x15d9))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_27_reg_19380_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_27_reg_20020_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_27_reg_20020_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_27_reg_20020_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1726/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_27_reg_20020_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1726/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_27_reg_20020_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_28_reg_20025_reg, operation Mode is (post resource management): (A2*(B:0xf97))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_28_reg_19385_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_28_reg_20025_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_28_reg_20025_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_28_reg_20025_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_13ns_26_2_1_U1739/myproject_axi_mul_16s_13ns_26_2_1_MulnS_5_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_28_reg_20025_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_13ns_26_2_1_U1739/myproject_axi_mul_16s_13ns_26_2_1_MulnS_5_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_28_reg_20025_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_29_reg_20030_reg, operation Mode is (post resource management): (A2*(B:0x10e3))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_29_reg_19390_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_29_reg_20030_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_29_reg_20030_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_29_reg_20030_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1763/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_29_reg_20030_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1763/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_29_reg_20030_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_30_reg_20035_reg, operation Mode is (post resource management): (A2*(B:0x16b2))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_30_reg_19395_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_30_reg_20035_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_30_reg_20035_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_30_reg_20035_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1752/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_30_reg_20035_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1752/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_30_reg_20035_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_31_reg_20040_reg, operation Mode is (post resource management): (A2*(B:0x1184))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_31_reg_19400_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_31_reg_20040_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_31_reg_20040_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_31_reg_20040_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1753/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_31_reg_20040_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1753/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_31_reg_20040_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_32_reg_20045_reg, operation Mode is (post resource management): (A2*(B:0x1815))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_32_reg_19405_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_32_reg_20045_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_32_reg_20045_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_32_reg_20045_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1754/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_32_reg_20045_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1754/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_32_reg_20045_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_33_reg_20050_reg, operation Mode is (post resource management): (A2*(B:0x130b))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_33_reg_19410_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_33_reg_20050_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_33_reg_20050_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_33_reg_20050_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1778/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_33_reg_20050_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1778/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_33_reg_20050_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_34_reg_20055_reg, operation Mode is (post resource management): (A2*(B:0x1486))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_34_reg_19415_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_34_reg_20055_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_34_reg_20055_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_34_reg_20055_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1779/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_34_reg_20055_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1779/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_34_reg_20055_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_35_reg_20060_reg, operation Mode is (post resource management): (A2*(B:0x1759))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_35_reg_19420_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_35_reg_20060_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_35_reg_20060_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_35_reg_20060_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1780/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_35_reg_20060_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1780/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_35_reg_20060_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_36_reg_20065_reg, operation Mode is (post resource management): (A2*(B:0x13d5))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_36_reg_19425_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_36_reg_20065_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_36_reg_20065_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_36_reg_20065_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1751/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_36_reg_20065_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1751/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_36_reg_20065_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_37_reg_20070_reg, operation Mode is (post resource management): (A2*(B:0x1179))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_37_reg_19430_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_37_reg_20070_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_37_reg_20070_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_37_reg_20070_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1740/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_37_reg_20070_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1740/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_37_reg_20070_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_38_reg_20075_reg, operation Mode is (post resource management): (A2*(B:0x15ed))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_38_reg_19435_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_38_reg_20075_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_38_reg_20075_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_38_reg_20075_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1741/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_38_reg_20075_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1741/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_38_reg_20075_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_39_reg_20080_reg, operation Mode is (post resource management): (A2*(B:0x1676))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_39_reg_19440_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_39_reg_20080_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_39_reg_20080_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_39_reg_20080_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1742/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_39_reg_20080_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1742/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_39_reg_20080_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_40_reg_20085_reg, operation Mode is (post resource management): (A2*(B:0x1ef5))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_40_reg_19445_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_40_reg_20085_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_40_reg_20085_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_40_reg_20085_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1727/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_40_reg_20085_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1727/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_40_reg_20085_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_41_reg_20090_reg, operation Mode is (post resource management): (A2*(B:0x1875))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_41_reg_19450_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_41_reg_20090_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_41_reg_20090_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_41_reg_20090_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1767/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_41_reg_20090_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1767/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_41_reg_20090_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_42_reg_20095_reg, operation Mode is (post resource management): (A2*(B:0x15de))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_42_reg_19455_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_42_reg_20095_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_42_reg_20095_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_42_reg_20095_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1772/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_42_reg_20095_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1772/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_42_reg_20095_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_43_reg_20100_reg, operation Mode is (post resource management): (A2*(B:0x10af))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_43_reg_19460_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_43_reg_20100_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_43_reg_20100_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_43_reg_20100_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1768/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_43_reg_20100_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1768/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_43_reg_20100_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_44_reg_20105_reg, operation Mode is (post resource management): (A2*(B:0x1910))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_44_reg_19465_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_44_reg_20105_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_44_reg_20105_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_44_reg_20105_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1769/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_44_reg_20105_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1769/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_44_reg_20105_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_45_reg_20110_reg, operation Mode is (post resource management): (A2*(B:0x133a))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_45_reg_19470_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_45_reg_20110_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_45_reg_20110_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_45_reg_20110_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1728/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_45_reg_20110_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1728/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_45_reg_20110_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_46_reg_20115_reg, operation Mode is (post resource management): (A2*(B:0x15d1))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_46_reg_19475_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_46_reg_20115_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_46_reg_20115_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_46_reg_20115_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1745/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_46_reg_20115_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1745/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_46_reg_20115_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_47_reg_20120_reg, operation Mode is (post resource management): (A2*(B:0x1957))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_47_reg_19480_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_47_reg_20120_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_47_reg_20120_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_47_reg_20120_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1730/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_47_reg_20120_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1730/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_47_reg_20120_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_48_reg_20125_reg, operation Mode is (post resource management): (A2*(B:0x1345))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_48_reg_19485_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_48_reg_20125_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_48_reg_20125_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_48_reg_20125_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1731/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_48_reg_20125_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1731/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_48_reg_20125_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_49_reg_20130_reg, operation Mode is (post resource management): (A2*(B:0x140b))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_49_reg_19490_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_49_reg_20130_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_49_reg_20130_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_49_reg_20130_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1756/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_49_reg_20130_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1756/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_49_reg_20130_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_50_reg_20135_reg, operation Mode is (post resource management): (A2*(B:0x1633))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_50_reg_19495_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_50_reg_20135_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_50_reg_20135_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_50_reg_20135_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1777/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_50_reg_20135_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1777/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_50_reg_20135_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_51_reg_20140_reg, operation Mode is (post resource management): (A2*(B:0x17c9))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_51_reg_19500_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_51_reg_20140_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_51_reg_20140_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_51_reg_20140_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1757/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_51_reg_20140_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1757/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_51_reg_20140_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_52_reg_20145_reg, operation Mode is (post resource management): (A2*(B:0x15bd))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_52_reg_19505_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_52_reg_20145_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_52_reg_20145_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_52_reg_20145_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1729/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_52_reg_20145_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1729/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_52_reg_20145_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_53_reg_20150_reg, operation Mode is (post resource management): (A2*(B:0x1210))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_53_reg_19510_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_53_reg_20150_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_53_reg_20150_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_53_reg_20150_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1755/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_53_reg_20150_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1755/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_53_reg_20150_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_54_reg_20155_reg, operation Mode is (post resource management): (A2*(B:0x12b4))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_54_reg_19515_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_54_reg_20155_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_54_reg_20155_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_54_reg_20155_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1783/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_54_reg_20155_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1783/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_54_reg_20155_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_55_reg_20160_reg, operation Mode is (post resource management): (A2*(B:0x159f))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_55_reg_19520_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_55_reg_20160_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_55_reg_20160_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_55_reg_20160_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1738/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_55_reg_20160_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1738/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_55_reg_20160_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_56_reg_20165_reg, operation Mode is (post resource management): (A2*(B:0x1722))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_56_reg_19525_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_56_reg_20165_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_56_reg_20165_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_56_reg_20165_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1748/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_56_reg_20165_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1748/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_56_reg_20165_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_57_reg_20170_reg, operation Mode is (post resource management): (A2*(B:0x11b8))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_57_reg_19530_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_57_reg_20170_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_57_reg_20170_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_57_reg_20170_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1732/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_57_reg_20170_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1732/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_57_reg_20170_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_58_reg_20175_reg, operation Mode is (post resource management): (A2*(B:0x1261))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_58_reg_19535_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_58_reg_20175_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_58_reg_20175_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_58_reg_20175_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1786/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_58_reg_20175_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1786/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_58_reg_20175_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_59_reg_20180_reg, operation Mode is (post resource management): (A2*(B:0x156c))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_59_reg_19540_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_59_reg_20180_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_59_reg_20180_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_59_reg_20180_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1746/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_59_reg_20180_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1746/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_59_reg_20180_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_60_reg_20185_reg, operation Mode is (post resource management): (A2*(B:0x17ef))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_60_reg_19545_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_60_reg_20185_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_60_reg_20185_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_60_reg_20185_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1770/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_60_reg_20185_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1770/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_60_reg_20185_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_61_reg_20190_reg, operation Mode is (post resource management): (A2*(B:0x1190))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_61_reg_19550_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_61_reg_20190_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_61_reg_20190_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_61_reg_20190_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1771/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_61_reg_20190_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1771/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_61_reg_20190_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_62_reg_20195_reg, operation Mode is (post resource management): (A2*(B:0x15ab))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_62_reg_19555_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_62_reg_20195_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_62_reg_20195_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_62_reg_20195_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1743/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_62_reg_20195_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1743/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_62_reg_20195_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_63_reg_20200_reg, operation Mode is (post resource management): (A2*(B:0x1288))'.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/tmp_data_V_63_reg_19560_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_63_reg_20200_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_63_reg_20200_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_63_reg_20200_reg.
DSP Report: register normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1749/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_63_reg_20200_reg.
DSP Report: operator normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/myproject_axi_mul_16s_14ns_26_2_1_U1749/myproject_axi_mul_16s_14ns_26_2_1_MulnS_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/mul_ln1192_63_reg_20200_reg.
DSP Report: Generating DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2370/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg, operation Mode is (post resource management): (A''*B2)'.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/inv_exp_sum_V_reg_2600_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2370/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2370/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2370/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2370/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2370/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2370/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2370/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: operator softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2370/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/tmp_product is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2370/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: Generating DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2377/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg, operation Mode is (post resource management): (A''*B2)'.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/inv_exp_sum_V_reg_2600_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2377/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2377/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2377/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2377/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2377/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2377/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2377/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: operator softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2377/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/tmp_product is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2377/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: Generating DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2371/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg, operation Mode is (post resource management): (A''*B2)'.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2371/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2371/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2371/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2371/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/inv_exp_sum_V_reg_2600_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2371/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2371/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2371/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: operator softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2371/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/tmp_product is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2371/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: Generating DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2374/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg, operation Mode is (post resource management): (A''*B2)'.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2374/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2374/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2374/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2374/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/inv_exp_sum_V_reg_2600_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2374/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2374/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2374/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: operator softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2374/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/tmp_product is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2374/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: Generating DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2372/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg, operation Mode is (post resource management): (A''*B2)'.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2372/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2372/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2372/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2372/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/inv_exp_sum_V_reg_2600_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2372/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2372/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2372/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: operator softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2372/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/tmp_product is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2372/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: Generating DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2376/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg, operation Mode is (post resource management): (A''*B2)'.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2376/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2376/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2376/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2376/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/inv_exp_sum_V_reg_2600_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2376/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2376/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2376/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: operator softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2376/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/tmp_product is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2376/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: Generating DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2373/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg, operation Mode is (post resource management): (A''*B2)'.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2373/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2373/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2373/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2373/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/inv_exp_sum_V_reg_2600_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2373/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2373/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2373/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: operator softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2373/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/tmp_product is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2373/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: Generating DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2375/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg, operation Mode is (post resource management): (A''*B2)'.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2375/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2375/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2375/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2375/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/inv_exp_sum_V_reg_2600_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2375/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2375/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2375/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: operator softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2375/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/tmp_product is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2375/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: Generating DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2378/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg, operation Mode is (post resource management): (A''*B2)'.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2378/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2378/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2378/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2378/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/inv_exp_sum_V_reg_2600_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2378/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2378/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2378/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: operator softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2378/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/tmp_product is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2378/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: Generating DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2379/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg, operation Mode is (post resource management): (A''*B2)'.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2379/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2379/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2379/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2379/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/inv_exp_sum_V_reg_2600_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2379/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: register softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2379/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2379/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
DSP Report: operator softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2379/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/tmp_product is absorbed into DSP softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/myproject_axi_mul_17ns_18s_26_2_1_U2379/myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U/p_tmp_reg.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------+----------------+
|Module Name                                                           | RTL Object                                                                                                    | Depth x Width | Implemented As | 
+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------+----------------+
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s | exp_table5_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu_rom_U/q0_reg    | 1024x17       | Block RAM      | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s | exp_table5_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu_rom_U/q1_reg    | 1024x17       | Block RAM      | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s | invert_table6_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu_rom_U/q0_reg | 1024x15       | Block RAM      | 
+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|layer6_out_V_data_15_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_14_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_13_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_12_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_11_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_10_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_9_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_8_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_7_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_6_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_5_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_4_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_3_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_2_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_1_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_0_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_15_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_14_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_13_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_12_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_11_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_10_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_9_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_8_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_7_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_6_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_5_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_4_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_3_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_2_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_1_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_0_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_15_V_U | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_14_V_U | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_13_V_U | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_12_V_U | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_11_V_U | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_10_V_U | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_9_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_8_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_7_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_6_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_5_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_4_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_3_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_2_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_1_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_0_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_15_V_U | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_14_V_U | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_13_V_U | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_12_V_U | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_11_V_U | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_10_V_U | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_9_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_8_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_7_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_6_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_5_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_4_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_3_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_2_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_1_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_0_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+----------------------------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                           | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject                                                             | (A''*(B:0x1d))'       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                             | (A''*(B:0x3ffe9))'    | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                             | (A''*(B:0x3ffed))'    | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_0_MulnS_1                               | (A*(B:0x3ffed))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xd))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_0_MulnS_1                               | (A*(B:0x3ffea))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_0_MulnS_1                               | (A*(B:0x3ffed))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_0_MulnS_1                               | (A*(B:0x3ffed))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_0_MulnS_1                               | (A*(B:0x3ffe3))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xb))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_0_MulnS_1                               | (A*(B:0x3ffe9))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xb))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6ns_21_2_0_MulnS_0                              | (A*(B:0x13))'         | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_0_MulnS_1                               | (A*(B:0x3ffed))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                             | (A2*(B:0xb))'         | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xb))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xb))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xd))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xd))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_0_MulnS_1                               | (A*(B:0x3ffea))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                             | ((A:0x3ffffde5)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11s_17_2_1_MulnS_7                              | ((A:0x3ffffdda)*B)'   | 7      | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                             | ((A:0x3ffffdbd)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                             | ((A:0x3ffffd9c)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11s_17_2_1_MulnS_7                              | ((A:0x3ffffd3c)*B)'   | 7      | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                             | ((A:0x278)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                             | ((A:0x293)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8                             | ((A:0x2d8)*B)'        | 6      | 10     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                             | ((A:0x245)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11s_17_2_1_MulnS_7                              | ((A:0x3ffffda3)*B)'   | 7      | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11s_17_2_1_MulnS_7                              | ((A:0x3ffffd70)*B)'   | 7      | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                             | ((A:0x3ffffd5c)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11s_17_2_1_MulnS_7                              | ((A:0x3ffffc17)*B)'   | 7      | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                             | ((A:0x3ffffd22)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                             | ((A:0x3ffffde4)*B'')' | 7      | 11     | -      | -      | 18     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                             | ((A:0x3ffffda3)*B'')' | 7      | 11     | -      | -      | 18     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                             | ((A:0x3ffffd5f)*B'')' | 7      | 11     | -      | -      | 18     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11s_17_2_1_MulnS_7                              | ((A:0x3ffffdfb)*B)'   | 7      | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8                             | ((A:0x288)*B)'        | 6      | 10     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                             | ((A:0x20d)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8                             | ((A:0x239)*B)'        | 6      | 10     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                             | ((A:0x251)*B2)'       | 6      | 10     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                             | ((A:0x3ffffde5)*B'')' | 7      | 11     | -      | -      | 18     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11s_17_2_1_MulnS_7                              | ((A:0x3ffffdf3)*B)'   | 7      | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11s_17_2_1_MulnS_7                              | ((A:0x3ffffd54)*B)'   | 7      | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11s_17_2_1_MulnS_7                              | ((A:0x3ffffde8)*B)'   | 7      | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11s_17_2_1_MulnS_7                              | ((A:0x3ffffd79)*B)'   | 7      | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8                             | ((A:0x24f)*B)'        | 6      | 10     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8                             | ((A:0x221)*B)'        | 6      | 10     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                             | ((A:0x218)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8                             | ((A:0x311)*B)'        | 6      | 10     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11s_17_2_1_MulnS_7                              | ((A:0x3ffffdd5)*B)'   | 7      | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                             | ((A:0x3ffffdca)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8                             | ((A:0x2ac)*B)'        | 6      | 10     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                             | ((A:0x2b4)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                             | ((A:0x24c)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                             | ((A:0x24e)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                             | ((A:0x37a)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                             | ((A:0x2de)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8                             | ((A:0x21c)*B)'        | 6      | 10     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8                             | ((A:0x2f8)*B)'        | 6      | 10     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                             | ((A:0x25e)*B2)'       | 6      | 10     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                             | ((A:0x23b)*B2)'       | 6      | 10     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8                             | ((A:0x3a8)*B)'        | 6      | 10     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8                             | ((A:0x22a)*B)'        | 6      | 10     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                             | ((A:0x279)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8                             | ((A:0x24c)*B)'        | 6      | 10     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11s_17_2_1_MulnS_7                              | ((A:0x3ffffd4c)*B)'   | 7      | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11s_17_2_1_MulnS_7                              | ((A:0x3ffffdc2)*B)'   | 7      | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                             | ((A:0x3ffffd18)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                             | ((A:0x2ab)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8                             | ((A:0x21f)*B)'        | 6      | 10     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8                             | ((A:0x24c)*B)'        | 6      | 10     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                             | ((A:0x3ffffcbd)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11s_17_2_1_MulnS_7                              | ((A:0x3ffffdea)*B)'   | 7      | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                             | ((A:0x3ffffd65)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11s_17_2_1_MulnS_7                              | ((A:0x3ffffce4)*B)'   | 7      | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                             | ((A:0x3ffffdc9)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                             | ((A:0x3ffffd9b)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s | (A''*B2)'             | 18     | 18     | -      | -      | 36     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s | (A''*B2)'             | 18     | 18     | -      | -      | 36     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s | (A''*B2)'             | 18     | 18     | -      | -      | 36     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s | (A''*B2)'             | 18     | 18     | -      | -      | 36     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s | (A''*B2)'             | 18     | 18     | -      | -      | 36     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s | (A''*B2)'             | 18     | 18     | -      | -      | 36     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s | (A''*B2)'             | 18     | 18     | -      | -      | 36     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s | (A''*B2)'             | 18     | 18     | -      | -      | 36     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s | (A''*B2)'             | 18     | 18     | -      | -      | 36     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s | (A''*B2)'             | 18     | 18     | -      | -      | 36     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_0_MulnS_1                               | (A*(B:0x3ffed))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6ns_21_2_0_MulnS_0                              | (A*(B:0x16))'         | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB0                | (A''*(B:0x1d))'       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_0_MulnS_1                               | (A*(B:0x3ffe3))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6ns_21_2_0_MulnS_0                              | (A*(B:0x1d))'         | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6ns_21_2_0_MulnS_0                              | (A*(B:0x1d))'         | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB0                | (A2*(B:0x1b))'        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_0_MulnS_1                               | (A*(B:0x3ffeb))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6ns_21_2_0_MulnS_0                              | (A*(B:0x13))'         | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6ns_21_2_0_MulnS_0                              | (A*(B:0x1b))'         | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6ns_21_2_0_MulnS_0                              | (A*(B:0x1b))'         | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6ns_21_2_0_MulnS_0                              | (A*(B:0x19))'         | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_0_MulnS_1                               | (A*(B:0x3ffe7))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6ns_21_2_0_MulnS_0                              | (A*(B:0x16))'         | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_0_MulnS_1                               | (A*(B:0x3ffe3))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6ns_21_2_0_MulnS_0                              | (A*(B:0x19))'         | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_0_MulnS_1                               | (A*(B:0x3ffe6))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_0_MulnS_1                               | (A*(B:0x3ffe7))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xb))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6ns_21_2_0_MulnS_0                              | (A*(B:0x19))'         | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_0_MulnS_1                               | (A*(B:0x3ffe7))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xd))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_0_MulnS_1                               | (A*(B:0x3ffea))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_0_MulnS_1                               | (A*(B:0x3ffe3))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB4                  | (A2*(B:0x1d))'        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xd))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_0_MulnS_1                               | (A*(B:0x3ffea))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_0_MulnS_1                               | (A*(B:0x3ffe9))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_0_MulnS_1                               | (A*(B:0x3ffeb))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6ns_21_2_0_MulnS_0                              | (A*(B:0x13))'         | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xd))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xb))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xb))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xd))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6ns_21_2_0_MulnS_0                              | (A*(B:0x19))'         | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_0_MulnS_1                               | (A*(B:0x3ffea))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_0_MulnS_1                               | (A*(B:0x3ffeb))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xb))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xb))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6ns_21_2_0_MulnS_0                              | (A*(B:0x17))'         | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xd))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_0_MulnS_1                               | (A*(B:0x3ffe3))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6ns_21_2_0_MulnS_0                              | (A*(B:0x17))'         | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_0_MulnS_1                               | (A*(B:0x3ffe9))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB7                  | (A2*(B:0x16))'        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xb))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB7                  | (A''*(B:0x13))'       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_0_MulnS_1                               | (A*(B:0x3ffeb))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_0_MulnS_1                               | (A*(B:0x3ffea))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_0_MulnS_1                               | (A*(B:0x3ffed))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB8                  | (A2*(B:0xb))'         | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB8                  | (A2*(B:0x17))'        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xb))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB8                  | (A2*(B:0xd))'         | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB8                  | (A''*(B:0xb))'        | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB8                  | (A2*(B:0x3ffe9))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB8                  | (A2*(B:0xb))'         | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6ns_21_2_0_MulnS_0                              | (A*(B:0x16))'         | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB8                  | (A2*(B:0xb))'         | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_0_MulnS_1                               | (A*(B:0x3ffed))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB8                  | (A2*(B:0x3ffed))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_0_MulnS_1                               | (A*(B:0x3ffeb))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_0_MulnS_1                               | (A*(B:0x3ffed))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_0_MulnS_1                               | (A*(B:0x3ffe9))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_0_MulnS_1                               | (A*(B:0x3ffe9))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xb))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xb))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xd))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6ns_21_2_0_MulnS_0                              | (A*(B:0x17))'         | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xb))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xb))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xd))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xb))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xb))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_0_MulnS_1                               | (A*(B:0x3ffeb))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xb))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xd))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xb))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xd))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xb))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xb))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xd))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xb))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                              | (A*(B:0xb))'          | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffd8b)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffd24)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffde2)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffdab)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x24b)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x2ea)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x257)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x338)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x22b)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x248)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x27a)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x2cc)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffde2)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11s_17_2_1_MulnS_7                              | ((A:0x3ffffdd6)*B)'   | 7      | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffdf2)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x241)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x306)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x23e)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x24c)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8                             | ((A:0x27b)*B)'        | 6      | 10     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x23f)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8                             | ((A:0x2af)*B)'        | 6      | 10     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x228)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffddd)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x224)*B2)'       | 6      | 10     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11ns_15_2_1_MulnS_10                            | ((A:0x206)*B)'        | 6      | 10     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x217)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x243)*B2)'       | 6      | 10     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffd54)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffd41)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffd0f)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffd7e)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffc92)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffcb8)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffbc5)*B2)'  | 7      | 12     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffd5f)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11s_17_2_1_MulnS_7                              | ((A:0x3ffffdd4)*B)'   | 7      | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffd6d)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11s_17_2_1_MulnS_7                              | ((A:0x3ffffdcd)*B)'   | 7      | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffb4f)*B2)'  | 7      | 12     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11s_17_2_1_MulnS_7                              | ((A:0x3ffffd7f)*B)'   | 7      | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11s_17_2_1_MulnS_7                              | ((A:0x3ffffc52)*B)'   | 7      | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffd72)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x2bd)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x206)*B2)'       | 6      | 10     | -      | -      | 15     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x20a)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x25d)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8                             | ((A:0x2a9)*B)'        | 6      | 10     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11s_17_2_1_MulnS_7                              | ((A:0x3ffffd57)*B)'   | 7      | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffd7e)*B'')' | 7      | 11     | -      | -      | 18     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffdba)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffdcc)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffcfd)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffdbe)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffc7e)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8                             | ((A:0x219)*B)'        | 6      | 10     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x213)*B2)'       | 6      | 10     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x2bb)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8                             | ((A:0x253)*B)'        | 6      | 10     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8                             | ((A:0x295)*B)'        | 6      | 10     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8                             | ((A:0x230)*B)'        | 6      | 10     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8                             | ((A:0x222)*B)'        | 6      | 10     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x28d)*B2)'       | 6      | 10     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11s_17_2_1_MulnS_7                              | ((A:0x3ffffdef)*B)'   | 7      | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffccb)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffcf9)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffd23)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffdde)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffc84)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffde8)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffc87)*B'')' | 7      | 11     | -      | -      | 18     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffd4d)*B'')' | 7      | 11     | -      | -      | 18     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffd78)*B'')' | 7      | 11     | -      | -      | 18     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffde5)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8                             | ((A:0x26c)*B)'        | 6      | 10     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8                             | ((A:0x24a)*B)'        | 6      | 10     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x26b)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x249)*B2)'       | 6      | 10     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x23d)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x322)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x272)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffd1b)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffd9d)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffda1)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffdd4)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffcf6)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffd61)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11s_17_2_1_MulnS_7                              | ((A:0x3ffffceb)*B)'   | 7      | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11s_17_2_1_MulnS_7                              | ((A:0x3ffffd01)*B)'   | 7      | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffd84)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffd6b)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffd6d)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffd62)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffd86)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11s_17_2_1_MulnS_7                              | ((A:0x3ffffdf9)*B)'   | 7      | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffd6e)*B'')' | 7      | 11     | -      | -      | 18     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffd8c)*B2)'  | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffca7)*B'')' | 7      | 11     | -      | -      | 18     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x3ffffdb2)*B'')' | 7      | 11     | -      | -      | 18     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x24e)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x243)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x263)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x30e)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x267)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x226)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x2f6)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8                             | ((A:0x239)*B)'        | 6      | 10     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8                             | ((A:0x2d8)*B)'        | 6      | 10     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0 | ((A:0x224)*B'')'      | 6      | 10     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x7d6))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x7f2))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x617))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x6e4))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x580))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x5af))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x6cb))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x6e9))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x642))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x818))'       | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x4d8))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x524))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x653))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x867))'       | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x822))'       | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x6f5))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x578))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x70c))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x689))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x87a))'       | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x67b))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x769))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x450))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x687))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x636))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x4ed))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x53b))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x921))'       | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x6ff))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x640))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x67c))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0xc78))'       | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x77f))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x64d))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x652))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x5f7))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x740))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x6a5))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x53f))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x62b))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x492))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A2*(B:0x47a))'       | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x122f))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x14ed))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x1229))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x19c3))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x163c))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x1516))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x15dc))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x18c0))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x1372))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x17e8))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x1829))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x11bb))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x15ae))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x11ac))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x161c))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x1054))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x178f))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0xfb0))'       | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x10a9))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x12d3))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x15a9))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x12b4))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x13a3))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x15ae))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x13b9))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x1887))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x14d0))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x15d9))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0xf97))'       | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x10e3))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x16b2))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x1184))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x1815))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x130b))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x1486))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x1759))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x13d5))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x1179))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x15ed))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x1676))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x1ef5))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x1875))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x15de))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x10af))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x1910))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x133a))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x15d1))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x1957))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x1345))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x140b))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x1633))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x17c9))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x15bd))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x1210))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x12b4))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x159f))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x1722))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x11b8))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x1261))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x156c))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x17ef))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x1190))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x15ab))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A2*(B:0x1288))'      | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
+----------------------------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                                |Replication |Instances |
+------+-----------------------------------------------------------------------------+------------+----------+
|1     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB0                       |           1|     16814|
|2     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB1                       |           1|      3678|
|3     |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s__GC0  |           1|      1875|
|4     |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s__GC0    |           1|       134|
|5     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB0                         |           1|     11116|
|6     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB1                         |           1|      5585|
|7     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB2                         |           1|      8439|
|8     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB3                         |           1|      6922|
|9     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB4                         |           1|     10152|
|10    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB5                         |           1|      9390|
|11    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB6                         |           1|     14326|
|12    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB7                         |           1|     16177|
|13    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB8                         |           1|     17766|
|14    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB9                         |           1|      5620|
|15    |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s__GC0  |           1|      6761|
|16    |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s__GC0   |           1|       145|
|17    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB0         |           1|     11460|
|18    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB1         |           1|      3241|
|19    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB2         |           1|      3358|
|20    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB3         |           1|      4797|
|21    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB4         |           1|      7563|
|22    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB5         |           1|      9008|
|23    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB6         |           1|     10311|
|24    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB7         |           1|     12019|
|25    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB8         |           1|      6068|
|26    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB9         |           1|     12614|
|27    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB10        |           1|      6115|
|28    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB11        |           1|     10943|
|29    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB12        |           1|      5011|
|30    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB13        |           1|      8051|
|31    |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s__GC0 |           1|      6633|
|32    |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s__GC0  |           1|       139|
|33    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB0        |           1|     13203|
|34    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB1        |           1|      3846|
|35    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB2        |           1|      7014|
|36    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB3        |           1|      6465|
|37    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB4        |           1|      7530|
|38    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB5        |           1|      9363|
|39    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB6        |           1|     11820|
|40    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB7        |           1|     15012|
|41    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB8        |           1|      7708|
|42    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB9        |           1|      2193|
|43    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB10       |           1|      3271|
|44    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB11       |           1|      4424|
|45    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB12       |           1|      5963|
|46    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB13       |           1|      7945|
|47    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB14       |           1|     14372|
|48    |dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s__GC0       |           1|      2367|
|49    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB0        |           1|     14537|
|50    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB1        |           1|      3803|
|51    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB2        |           1|      4179|
|52    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB3        |           1|      5729|
|53    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB4        |           1|      7418|
|54    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB5        |           1|      9446|
|55    |dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s__GC0      |           1|      1271|
|56    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0        |           1|     40827|
|57    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB1        |           1|     10437|
|58    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB2        |           1|     12237|
|59    |dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s__GC0      |           1|       653|
|60    |myproject__GCB0                                                              |           1|     20842|
|61    |myproject__GCB1                                                              |           1|     16392|
|62    |myproject__GCB2                                                              |           1|     17964|
|63    |myproject__GCB3                                                              |           1|     16252|
|64    |myproject__GCB4                                                              |           1|      3391|
+------+-----------------------------------------------------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:21 ; elapsed = 00:06:42 . Memory (MB): peak = 2879.199 ; gain = 1331.727 ; free physical = 397 ; free virtual = 17139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|layer6_out_V_data_15_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_14_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_13_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_12_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_11_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_10_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_9_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_8_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_7_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_6_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_5_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_4_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_3_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_2_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_1_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_0_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_15_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_14_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_13_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_12_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_11_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_10_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_9_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_8_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_7_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_6_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_5_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_4_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_3_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_2_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_1_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_0_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_15_V_U | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_14_V_U | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_13_V_U | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_12_V_U | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_11_V_U | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_10_V_U | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_9_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_8_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_7_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_6_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_5_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_4_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_3_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_2_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_1_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_0_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_15_V_U | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_14_V_U | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_13_V_U | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_12_V_U | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_11_V_U | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_10_V_U | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_9_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_8_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_7_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_6_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_5_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_4_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_3_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_2_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_1_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_0_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                                |Replication |Instances |
+------+-----------------------------------------------------------------------------+------------+----------+
|1     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB0                       |           1|     16814|
|2     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB1                       |           1|      3678|
|3     |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s__GC0  |           1|      1875|
|4     |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s__GC0    |           1|       134|
|5     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB0                         |           1|     11116|
|6     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB1                         |           1|      5585|
|7     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB2                         |           1|      8439|
|8     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB3                         |           1|      6922|
|9     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB4                         |           1|     10152|
|10    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB5                         |           1|      9390|
|11    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB6                         |           1|     14154|
|12    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB7                         |           1|     16108|
|13    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB8                         |           1|     17766|
|14    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB9                         |           1|      5620|
|15    |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s__GC0  |           1|      6761|
|16    |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s__GC0   |           1|       145|
|17    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB0         |           1|     10724|
|18    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB1         |           1|      3200|
|19    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB2         |           1|      3233|
|20    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB3         |           1|      4527|
|21    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB4         |           1|      7104|
|22    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB5         |           1|      8506|
|23    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB6         |           1|      9447|
|24    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB7         |           1|     11382|
|25    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB8         |           1|      5897|
|26    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB9         |           1|     12288|
|27    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB10        |           1|      5678|
|28    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB11        |           1|     10175|
|29    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB12        |           1|      4655|
|30    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB13        |           1|      7301|
|31    |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s__GC0 |           1|      5833|
|32    |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s__GC0  |           1|       139|
|33    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB0        |           1|     12232|
|34    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB1        |           1|      3784|
|35    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB2        |           1|      6922|
|36    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB3        |           1|      6403|
|37    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB4        |           1|      7125|
|38    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB5        |           1|      9152|
|39    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB6        |           1|     11283|
|40    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB7        |           1|     14250|
|41    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB8        |           1|      7342|
|42    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB9        |           1|      2127|
|43    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB10       |           1|      3128|
|44    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB11       |           1|      4185|
|45    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB12       |           1|      5790|
|46    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB13       |           1|      7584|
|47    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB14       |           1|     14022|
|48    |dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s__GC0       |           1|      2127|
|49    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB0        |           1|     14527|
|50    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB1        |           1|      3795|
|51    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB2        |           1|      4179|
|52    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB3        |           1|      5723|
|53    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB4        |           1|      7399|
|54    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB5        |           1|      9425|
|55    |dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s__GC0      |           1|      1271|
|56    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0        |           1|     40827|
|57    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB1        |           1|     10437|
|58    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB2        |           1|     12237|
|59    |dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s__GC0      |           1|       653|
|60    |myproject__GCB0                                                              |           1|     20842|
|61    |myproject__GCB1                                                              |           1|     16392|
|62    |myproject__GCB2                                                              |           1|     17964|
|63    |myproject__GCB3                                                              |           1|     16107|
|64    |myproject__GCB4                                                              |           1|      3391|
+------+-----------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance i_1_4/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/exp_table5_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/exp_table5_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/invert_table6_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_1/layer6_out_V_data_15_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_1/layer6_out_V_data_14_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_1/layer6_out_V_data_13_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_1/layer6_out_V_data_12_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_1/layer6_out_V_data_11_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_1/layer6_out_V_data_10_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_1/layer6_out_V_data_9_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_1/layer6_out_V_data_8_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_1/layer6_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_1/layer6_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_1/layer6_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_1/layer6_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_1/layer6_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_1/layer6_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_1/layer6_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_1/layer6_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer5_out_V_data_15_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer5_out_V_data_14_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer5_out_V_data_13_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer5_out_V_data_12_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer5_out_V_data_11_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer5_out_V_data_10_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer5_out_V_data_9_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer5_out_V_data_8_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer5_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer5_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer5_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer5_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer5_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer5_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer5_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer5_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer4_out_V_data_15_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer4_out_V_data_14_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer4_out_V_data_13_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer4_out_V_data_12_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer4_out_V_data_11_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer4_out_V_data_10_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer4_out_V_data_9_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer4_out_V_data_8_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer4_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer4_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer4_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer4_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer4_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer4_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer4_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer4_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer2_out_V_data_15_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer2_out_V_data_14_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer2_out_V_data_13_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer2_out_V_data_12_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer2_out_V_data_11_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer2_out_V_data_10_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer2_out_V_data_9_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer2_out_V_data_8_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer2_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer2_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer2_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer2_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer2_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer2_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer2_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_2/layer2_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:11 ; elapsed = 00:07:35 . Memory (MB): peak = 2903.891 ; gain = 1356.418 ; free physical = 269 ; free virtual = 16387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                                |Replication |Instances |
+------+-----------------------------------------------------------------------------+------------+----------+
|1     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB0                       |           1|      7878|
|2     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB1                       |           1|      2167|
|3     |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s__GC0  |           1|      1590|
|4     |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s__GC0    |           1|        76|
|5     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB0                         |           1|      7688|
|6     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB1                         |           1|      3009|
|7     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB2                         |           1|      4695|
|8     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB3                         |           1|      4374|
|9     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB4                         |           1|      5798|
|10    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB5                         |           1|      6335|
|11    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB6                         |           1|      8344|
|12    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB7                         |           1|      9953|
|13    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB8                         |           1|     10266|
|14    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB9                         |           1|      3936|
|15    |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s__GC0  |           1|      5644|
|16    |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s__GC0   |           1|        83|
|17    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB0         |           1|      8285|
|18    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB1         |           1|      2303|
|19    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB2         |           1|      2353|
|20    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB3         |           1|      3405|
|21    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB4         |           1|      4229|
|22    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB5         |           1|      5278|
|23    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB6         |           1|      6310|
|24    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB7         |           1|      6778|
|25    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB8         |           1|      3552|
|26    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB9         |           1|      8312|
|27    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB10        |           1|      3140|
|28    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB11        |           1|      7331|
|29    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB12        |           1|      2903|
|30    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB13        |           1|      4605|
|31    |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s__GC0 |           1|      4937|
|32    |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s__GC0  |           1|        73|
|33    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB0        |           1|      7554|
|34    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB1        |           1|      2117|
|35    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB2        |           1|      3750|
|36    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB3        |           1|      3555|
|37    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB4        |           1|      4295|
|38    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB5        |           1|      5722|
|39    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB6        |           1|      7137|
|40    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB7        |           1|      9015|
|41    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB8        |           1|      6549|
|42    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB9        |           1|      1759|
|43    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB10       |           1|      2181|
|44    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB11       |           1|      3154|
|45    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB12       |           1|      4415|
|46    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB13       |           1|      5026|
|47    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB14       |           1|      8472|
|48    |dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s__GC0       |           1|      2039|
|49    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB0        |           1|      8242|
|50    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB1        |           1|      2146|
|51    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB2        |           1|      2626|
|52    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB3        |           1|      3187|
|53    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB4        |           1|      4360|
|54    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB5        |           1|      5730|
|55    |dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s__GC0      |           1|      1175|
|56    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0        |           1|     23242|
|57    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB1        |           1|      5789|
|58    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB2        |           1|      6915|
|59    |dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s__GC0      |           1|       591|
|60    |myproject__GCB0                                                              |           1|     11928|
|61    |myproject__GCB1                                                              |           1|      9530|
|62    |myproject__GCB2                                                              |           1|      9507|
|63    |myproject__GCB3                                                              |           1|      9017|
|64    |myproject__GCB4                                                              |           1|      2290|
+------+-----------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance layer6_out_V_data_15_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer6_out_V_data_14_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer6_out_V_data_13_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer6_out_V_data_12_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer6_out_V_data_11_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer6_out_V_data_10_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer6_out_V_data_9_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer6_out_V_data_8_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer6_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer6_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer6_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer6_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer6_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer6_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer6_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer6_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer5_out_V_data_15_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer5_out_V_data_14_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer5_out_V_data_13_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer5_out_V_data_12_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer5_out_V_data_11_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer5_out_V_data_10_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer5_out_V_data_9_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer5_out_V_data_8_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer5_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer5_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer5_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer5_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer5_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer5_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer5_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer5_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer4_out_V_data_15_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7053' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5365] Flop dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0/grp_dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s_fu_338/sub_ln1118_53_reg_1239521_reg[12] is being inverted and renamed to dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0/grp_dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s_fu_338/sub_ln1118_53_reg_1239521_reg[12]_inv.
INFO: [Synth 8-6064] Net \normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0/ap_block_pp0_stage0_11001  is driving 126 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:23 ; elapsed = 00:08:51 . Memory (MB): peak = 3074.367 ; gain = 1526.895 ; free physical = 811 ; free virtual = 16808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:25 ; elapsed = 00:08:53 . Memory (MB): peak = 3074.367 ; gain = 1526.895 ; free physical = 819 ; free virtual = 16816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:26 ; elapsed = 00:09:55 . Memory (MB): peak = 3074.367 ; gain = 1526.895 ; free physical = 1051 ; free virtual = 17050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:28 ; elapsed = 00:09:57 . Memory (MB): peak = 3074.367 ; gain = 1526.895 ; free physical = 990 ; free virtual = 16990
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:33 ; elapsed = 00:10:02 . Memory (MB): peak = 3074.367 ; gain = 1526.895 ; free physical = 983 ; free virtual = 16983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:35 ; elapsed = 00:10:05 . Memory (MB): peak = 3074.367 ; gain = 1526.895 ; free physical = 965 ; free virtual = 16965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                                                                                                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myproject   | conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s_fu_159/and_ln289_2_reg_951_pp0_iter5_reg_reg[0]                                                                                      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_U0/icmp_ln79_reg_281_pp0_iter7_reg_reg[0]                                                                                                                                                                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_419/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517/add_ln703_4243_reg_392362_pp0_iter5_reg_reg[15]                   | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_419/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517/add_ln703_4303_reg_392412_pp0_iter5_reg_reg[15]                   | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_419/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517/add_ln703_3654_reg_391867_pp0_iter5_reg_reg[15]                   | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_419/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517/add_ln703_4116_reg_392267_pp0_iter5_reg_reg[15]                   | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_419/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517/add_ln703_3923_reg_392097_pp0_iter5_reg_reg[15]                   | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_419/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517/add_ln703_4187_reg_392317_pp0_iter6_reg_reg[15]                   | 5      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_419/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517/add_ln703_3989_reg_392732_pp0_iter6_reg_reg[15]                   | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_419/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517/add_ln703_4373_reg_392472_pp0_iter6_reg_reg[15]                   | 5      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_419/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517/add_ln703_4356_reg_392877_pp0_iter6_reg_reg[15]                   | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_419/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517/add_ln703_4170_reg_392812_pp0_iter6_reg_reg[15]                   | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_419/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517/add_ln703_4428_reg_392517_pp0_iter5_reg_reg[15]                   | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_419/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517/add_ln703_3796_reg_391987_pp0_iter5_reg_reg[15]                   | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_419/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517/add_ln703_4047_reg_392217_pp0_iter5_reg_reg[15]                   | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_419/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517/add_ln703_3605_reg_391822_pp0_iter5_reg_reg[15]                   | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_419/and_ln289_4_reg_3449_pp0_iter8_reg_reg[0]                                                                                    | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/icmp_ln79_reg_827_pp0_iter10_reg_reg[0]                                                                                                                                                                        | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_4020_reg_194152_pp0_iter5_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_4005_reg_194147_pp0_iter5_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_4892_reg_194737_pp0_iter5_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_3853_reg_194057_pp0_iter5_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_3840_reg_194052_pp0_iter5_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_4177_reg_194267_pp0_iter6_reg_reg[15] | 5      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_4159_reg_194262_pp0_iter5_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_4151_reg_194257_pp0_iter5_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_3708_reg_193967_pp0_iter5_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_4383_reg_194397_pp0_iter6_reg_reg[15] | 5      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_3716_reg_193972_pp0_iter5_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_4542_reg_194492_pp0_iter5_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_4367_reg_194952_pp0_iter6_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_4350_reg_194387_pp0_iter5_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_4425_reg_194422_pp0_iter5_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_4821_reg_194677_pp0_iter5_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_4621_reg_194542_pp0_iter5_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_4438_reg_194427_pp0_iter5_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_4558_reg_194497_pp0_iter5_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_4333_reg_193067_pp0_iter4_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_3683_reg_193952_pp0_iter5_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_3666_reg_193947_pp0_iter5_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_4680_reg_194592_pp0_iter5_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_5054_reg_194832_pp0_iter5_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_4142_reg_192837_pp0_iter4_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_4959_reg_194767_pp0_iter5_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_3734_reg_193977_pp0_iter6_reg_reg[15] | 5      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_3699_reg_192342_pp0_iter4_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_5069_reg_194837_pp0_iter5_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_4943_reg_194762_pp0_iter5_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_3751_reg_193982_pp0_iter6_reg_reg[15] | 5      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_4193_reg_194272_pp0_iter6_reg_reg[15] | 5      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_4127_reg_194232_pp0_iter5_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_4116_reg_194227_pp0_iter5_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_4083_reg_194192_pp0_iter5_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557/add_ln703_4318_reg_194362_pp0_iter5_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435/and_ln289_2_reg_3521_pp0_iter8_reg_reg[0]                                                                                  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/icmp_ln79_reg_859_pp0_iter10_reg_reg[0]                                                                                                                                                                       | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_fu_811/mult_1645_V_reg_136076_pp0_iter2_reg_reg[15]                                                                                           | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|myproject   | dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_fu_811/add_ln703_2252_reg_140370_pp0_iter4_reg_reg[15]                                                                                        | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_fu_811/add_ln703_2991_reg_141365_pp0_iter4_reg_reg[15]                                                                                        | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_fu_811/add_ln703_1814_reg_139760_pp0_iter4_reg_reg[15]                                                                                        | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_fu_811/add_ln703_2778_reg_141065_pp0_iter4_reg_reg[15]                                                                                        | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_fu_811/add_ln703_3177_reg_141605_pp0_iter4_reg_reg[15]                                                                                        | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_fu_811/mult_1964_V_reg_136323_pp0_iter2_reg_reg[15]                                                                                           | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|myproject   | dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_fu_811/add_ln703_1767_reg_141940_pp0_iter5_reg_reg[15]                                                                                        | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_fu_811/add_ln703_1757_reg_141935_pp0_iter5_reg_reg[15]                                                                                        | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_fu_811/add_ln703_3057_reg_142765_pp0_iter5_reg_reg[15]                                                                                        | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_fu_811/add_ln703_3046_reg_142760_pp0_iter5_reg_reg[15]                                                                                        | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_fu_811/add_ln703_3011_reg_142735_pp0_iter5_reg_reg[15]                                                                                        | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_fu_811/add_ln703_2979_reg_138822_pp0_iter3_reg_reg[15]                                                                                        | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_fu_811/add_ln703_2146_reg_142185_pp0_iter5_reg_reg[15]                                                                                        | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_fu_811/add_ln703_3309_reg_142930_pp0_iter5_reg_reg[15]                                                                                        | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_fu_811/add_ln703_3300_reg_142925_pp0_iter5_reg_reg[15]                                                                                        | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_fu_811/add_ln703_2450_reg_142365_pp0_iter5_reg_reg[14]                                                                                        | 4      | 15    | NO           | YES                | YES               | 15     | 0       | 
|myproject   | dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_fu_811/add_ln703_2439_reg_142360_pp0_iter5_reg_reg[15]                                                                                        | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_fu_811/add_ln703_2071_reg_140115_pp0_iter4_reg_reg[14]                                                                                        | 4      | 15    | NO           | YES                | YES               | 15     | 0       | 
|myproject   | dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_fu_811/add_ln703_2537_reg_142420_pp0_iter5_reg_reg[15]                                                                                        | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_fu_811/add_ln703_2526_reg_142415_pp0_iter5_reg_reg[15]                                                                                        | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_fu_811/add_ln703_2136_reg_142180_pp0_iter5_reg_reg[15]                                                                                        | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_fu_811/add_ln703_1830_reg_141985_pp0_iter5_reg_reg[15]                                                                                        | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_fu_811/add_ln703_1823_reg_141980_pp0_iter5_reg_reg[15]                                                                                        | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_fu_811/add_ln703_1993_reg_142090_pp0_iter5_reg_reg[14]                                                                                        | 4      | 15    | NO           | YES                | YES               | 15     | 0       | 
|myproject   | dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_fu_811/add_ln703_1984_reg_142085_pp0_iter5_reg_reg[15]                                                                                        | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_fu_811/add_ln703_3194_reg_142850_pp0_iter5_reg_reg[14]                                                                                        | 4      | 15    | NO           | YES                | YES               | 15     | 0       | 
|myproject   | dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_fu_811/add_ln703_3186_reg_142845_pp0_iter5_reg_reg[15]                                                                                        | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_fu_811/add_ln703_2321_reg_142295_pp0_iter5_reg_reg[15]                                                                                        | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_fu_811/add_ln703_2899_reg_142665_pp0_iter5_reg_reg[14]                                                                                        | 4      | 15    | NO           | YES                | YES               | 15     | 0       | 
|myproject   | dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_fu_811/add_ln703_2275_reg_142265_pp0_iter5_reg_reg[15]                                                                                        | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_fu_811/add_ln703_2264_reg_142260_pp0_iter5_reg_reg[15]                                                                                        | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0/grp_dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_520/data_34_V_read_2_reg_55250_pp0_iter1_reg_reg[0]                                                                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0/grp_dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_520/lshr_ln708_65_reg_56306_pp0_iter1_reg_reg[0]                                                                                          | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|myproject   | dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0/grp_dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_520/data_32_V_read_2_reg_55272_pp0_iter1_reg_reg[0]                                                                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0/grp_dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_520/data_37_V_read_2_reg_55219_pp0_iter1_reg_reg[0]                                                                                       | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|myproject   | dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0/grp_dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_520/data_38_V_read_2_reg_55207_pp0_iter1_reg_reg[5]                                                                                       | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|myproject   | dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0/grp_dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_520/data_41_V_read_2_reg_55173_pp0_iter1_reg_reg[0]                                                                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0/grp_dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_520/lshr_ln708_80_reg_56343_pp0_iter1_reg_reg[0]                                                                                          | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name            | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | ShiftRegMem_reg[31] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | 
|dsrl__1     | ShiftRegMem_reg[29] | 6      | 6          | 0      | 6       | 0      | 0      | 0      | 
|dsrl__2     | ShiftRegMem_reg[14] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__3     | ShiftRegMem_reg[12] | 6      | 6          | 6      | 0       | 0      | 0      | 0      | 
|dsrl__4     | ShiftRegMem_reg[5]  | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__5     | ShiftRegMem_reg[3]  | 6      | 6          | 6      | 0       | 0      | 0      | 0      | 
|dsrl__6     | SRL_SIG_reg[168]    | 6      | 6          | 0      | 36      | 18     | 12     | 0      | 
|dsrl__7     | SRL_SIG_reg[35]     | 16     | 16         | 0      | 32      | 16     | 0      | 0      | 
|dsrl__8     | SRL_SIG_reg[15]     | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__9     | SRL_SIG_reg[15]     | 6      | 6          | 6      | 0       | 0      | 0      | 0      | 
|dsrl__10    | SRL_SIG_reg[3]      | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+-------+
|      |Cell     |Count  |
+------+---------+-------+
|1     |BUFG     |      1|
|2     |CARRY4   |  35647|
|3     |DSP48E1  |    220|
|4     |LUT1     |  19023|
|5     |LUT2     |  75994|
|6     |LUT3     |  24757|
|7     |LUT4     |  28717|
|8     |LUT5     |   6301|
|9     |LUT6     |   6950|
|10    |MUXF7    |    384|
|11    |MUXF8    |     96|
|12    |RAMB18E1 |     66|
|13    |SRL16E   |   3452|
|14    |SRLC32E  |    960|
|15    |FDRE     | 143517|
|16    |FDSE     |   2507|
|17    |IBUF     |     66|
|18    |OBUF     |    178|
+------+---------+-------+

Report Instance Areas: 
+------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------+
|      |Instance                                                                                          |Module                                                                                    |Cells  |
+------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------+
|1     |top                                                                                               |                                                                                          | 348836|
|2     |  conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0                          |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s                     |  71749|
|3     |    grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_419             |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s                    |  71700|
|4     |      call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_665                  |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s                                 |   1026|
|5     |        line_buffer_Array_V_0_0_U                                                                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS          |     32|
|6     |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__1  |     32|
|7     |        line_buffer_Array_V_0_10_U                                                                |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1569     |     32|
|8     |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__21 |     32|
|9     |        line_buffer_Array_V_0_11_U                                                                |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1570     |     32|
|10    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__23 |     32|
|11    |        line_buffer_Array_V_0_12_U                                                                |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1571     |     32|
|12    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__25 |     32|
|13    |        line_buffer_Array_V_0_13_U                                                                |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1572     |     32|
|14    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__27 |     32|
|15    |        line_buffer_Array_V_0_14_U                                                                |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1573     |     32|
|16    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__29 |     32|
|17    |        line_buffer_Array_V_0_15_U                                                                |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1574     |     32|
|18    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__31 |     32|
|19    |        line_buffer_Array_V_0_1_U                                                                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1575     |     32|
|20    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__3  |     32|
|21    |        line_buffer_Array_V_0_2_U                                                                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1576     |     32|
|22    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__5  |     32|
|23    |        line_buffer_Array_V_0_3_U                                                                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1577     |     32|
|24    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__7  |     32|
|25    |        line_buffer_Array_V_0_4_U                                                                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1578     |     32|
|26    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__9  |     32|
|27    |        line_buffer_Array_V_0_5_U                                                                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1579     |     32|
|28    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__11 |     32|
|29    |        line_buffer_Array_V_0_6_U                                                                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1580     |     32|
|30    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__13 |     32|
|31    |        line_buffer_Array_V_0_7_U                                                                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1581     |     32|
|32    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__15 |     32|
|33    |        line_buffer_Array_V_0_8_U                                                                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1582     |     32|
|34    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__17 |     32|
|35    |        line_buffer_Array_V_0_9_U                                                                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1583     |     32|
|36    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__19 |     32|
|37    |        line_buffer_Array_V_1520_0_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1584     |     32|
|38    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__2  |     32|
|39    |        line_buffer_Array_V_1520_10_U                                                             |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1585     |     32|
|40    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__22 |     32|
|41    |        line_buffer_Array_V_1520_11_U                                                             |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1586     |     32|
|42    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__24 |     32|
|43    |        line_buffer_Array_V_1520_12_U                                                             |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1587     |     32|
|44    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__26 |     32|
|45    |        line_buffer_Array_V_1520_13_U                                                             |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1588     |     32|
|46    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__28 |     32|
|47    |        line_buffer_Array_V_1520_14_U                                                             |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1589     |     32|
|48    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__30 |     32|
|49    |        line_buffer_Array_V_1520_15_U                                                             |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1590     |     34|
|50    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core     |     32|
|51    |        line_buffer_Array_V_1520_1_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1591     |     32|
|52    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__4  |     32|
|53    |        line_buffer_Array_V_1520_2_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1592     |     32|
|54    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__6  |     32|
|55    |        line_buffer_Array_V_1520_3_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1593     |     32|
|56    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__8  |     32|
|57    |        line_buffer_Array_V_1520_4_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1594     |     32|
|58    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__10 |     32|
|59    |        line_buffer_Array_V_1520_5_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1595     |     32|
|60    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__12 |     32|
|61    |        line_buffer_Array_V_1520_6_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1596     |     32|
|62    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__14 |     32|
|63    |        line_buffer_Array_V_1520_7_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1597     |     32|
|64    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__16 |     32|
|65    |        line_buffer_Array_V_1520_8_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1598     |     32|
|66    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__18 |     32|
|67    |        line_buffer_Array_V_1520_9_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1599     |     32|
|68    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__20 |     32|
|69    |      grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517                                  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                                           |  66057|
|70    |        myproject_axi_mul_16s_5ns_21_2_0_U319                                                     |myproject_axi_mul_16s_5ns_21_2_0_1379                                                     |     49|
|71    |          myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                              |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1568                                             |     49|
|72    |        myproject_axi_mul_16s_5ns_21_2_0_U331                                                     |myproject_axi_mul_16s_5ns_21_2_0_1380                                                     |     49|
|73    |          myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                              |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1567                                             |     49|
|74    |        myproject_axi_mul_16s_5ns_21_2_0_U333                                                     |myproject_axi_mul_16s_5ns_21_2_0_1381                                                     |     50|
|75    |          myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                              |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1566                                             |     50|
|76    |        myproject_axi_mul_16s_5ns_21_2_0_U338                                                     |myproject_axi_mul_16s_5ns_21_2_0_1382                                                     |     50|
|77    |          myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                              |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1565                                             |     50|
|78    |        myproject_axi_mul_16s_5ns_21_2_0_U343                                                     |myproject_axi_mul_16s_5ns_21_2_0_1383                                                     |     50|
|79    |          myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                              |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1564                                             |     50|
|80    |        myproject_axi_mul_16s_5ns_21_2_0_U351                                                     |myproject_axi_mul_16s_5ns_21_2_0_1384                                                     |     49|
|81    |          myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                              |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1563                                             |     49|
|82    |        myproject_axi_mul_16s_5ns_21_2_0_U352                                                     |myproject_axi_mul_16s_5ns_21_2_0_1385                                                     |     50|
|83    |          myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                              |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1562                                             |     50|
|84    |        myproject_axi_mul_16s_5ns_21_2_0_U356                                                     |myproject_axi_mul_16s_5ns_21_2_0_1386                                                     |     50|
|85    |          myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                              |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1561                                             |     50|
|86    |        myproject_axi_mul_16s_5ns_21_2_0_U358                                                     |myproject_axi_mul_16s_5ns_21_2_0_1387                                                     |     49|
|87    |          myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                              |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1560                                             |     49|
|88    |        myproject_axi_mul_16s_5ns_21_2_0_U359                                                     |myproject_axi_mul_16s_5ns_21_2_0_1388                                                     |     50|
|89    |          myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                              |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1559                                             |     50|
|90    |        myproject_axi_mul_16s_5ns_21_2_0_U364                                                     |myproject_axi_mul_16s_5ns_21_2_0_1389                                                     |     50|
|91    |          myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                              |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1558                                             |     50|
|92    |        myproject_axi_mul_16s_5ns_21_2_0_U366                                                     |myproject_axi_mul_16s_5ns_21_2_0_1390                                                     |     49|
|93    |          myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                              |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1557                                             |     49|
|94    |        myproject_axi_mul_16s_5ns_21_2_0_U367                                                     |myproject_axi_mul_16s_5ns_21_2_0_1391                                                     |     50|
|95    |          myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                              |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1556                                             |     50|
|96    |        myproject_axi_mul_16s_5ns_21_2_0_U368                                                     |myproject_axi_mul_16s_5ns_21_2_0_1392                                                     |     50|
|97    |          myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                              |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1555                                             |     50|
|98    |        myproject_axi_mul_16s_5ns_21_2_0_U382                                                     |myproject_axi_mul_16s_5ns_21_2_0_1393                                                     |     50|
|99    |          myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                              |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1554                                             |     50|
|100   |        myproject_axi_mul_16s_5ns_21_2_0_U384                                                     |myproject_axi_mul_16s_5ns_21_2_0_1394                                                     |     50|
|101   |          myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                              |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1553                                             |     50|
|102   |        myproject_axi_mul_16s_5ns_21_2_0_U395                                                     |myproject_axi_mul_16s_5ns_21_2_0_1395                                                     |     50|
|103   |          myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                              |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1552                                             |     50|
|104   |        myproject_axi_mul_16s_5ns_21_2_0_U405                                                     |myproject_axi_mul_16s_5ns_21_2_0_1396                                                     |     50|
|105   |          myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                              |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1551                                             |     50|
|106   |        myproject_axi_mul_16s_5ns_21_2_0_U406                                                     |myproject_axi_mul_16s_5ns_21_2_0_1397                                                     |     49|
|107   |          myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                              |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1550                                             |     49|
|108   |        myproject_axi_mul_16s_5ns_21_2_0_U411                                                     |myproject_axi_mul_16s_5ns_21_2_0_1398                                                     |     49|
|109   |          myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                              |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1549                                             |     49|
|110   |        myproject_axi_mul_16s_5ns_21_2_0_U412                                                     |myproject_axi_mul_16s_5ns_21_2_0_1399                                                     |     50|
|111   |          myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                              |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1548                                             |     50|
|112   |        myproject_axi_mul_16s_5s_21_2_0_U320                                                      |myproject_axi_mul_16s_5s_21_2_0_1400                                                      |     49|
|113   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1547                                              |     49|
|114   |        myproject_axi_mul_16s_5s_21_2_0_U323                                                      |myproject_axi_mul_16s_5s_21_2_0_1401                                                      |     72|
|115   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1546                                              |     72|
|116   |        myproject_axi_mul_16s_5s_21_2_0_U332                                                      |myproject_axi_mul_16s_5s_21_2_0_1402                                                      |     72|
|117   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1545                                              |     72|
|118   |        myproject_axi_mul_16s_5s_21_2_0_U336                                                      |myproject_axi_mul_16s_5s_21_2_0_1403                                                      |     73|
|119   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1544                                              |     73|
|120   |        myproject_axi_mul_16s_5s_21_2_0_U337                                                      |myproject_axi_mul_16s_5s_21_2_0_1404                                                      |     72|
|121   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1543                                              |     72|
|122   |        myproject_axi_mul_16s_5s_21_2_0_U339                                                      |myproject_axi_mul_16s_5s_21_2_0_1405                                                      |     73|
|123   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1542                                              |     73|
|124   |        myproject_axi_mul_16s_5s_21_2_0_U340                                                      |myproject_axi_mul_16s_5s_21_2_0_1406                                                      |     69|
|125   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1541                                              |     69|
|126   |        myproject_axi_mul_16s_5s_21_2_0_U342                                                      |myproject_axi_mul_16s_5s_21_2_0_1407                                                      |     73|
|127   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1540                                              |     73|
|128   |        myproject_axi_mul_16s_5s_21_2_0_U346                                                      |myproject_axi_mul_16s_5s_21_2_0_1408                                                      |     72|
|129   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1539                                              |     72|
|130   |        myproject_axi_mul_16s_5s_21_2_0_U347                                                      |myproject_axi_mul_16s_5s_21_2_0_1409                                                      |     51|
|131   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1538                                              |     51|
|132   |        myproject_axi_mul_16s_5s_21_2_0_U349                                                      |myproject_axi_mul_16s_5s_21_2_0_1410                                                      |     51|
|133   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1537                                              |     51|
|134   |        myproject_axi_mul_16s_5s_21_2_0_U353                                                      |myproject_axi_mul_16s_5s_21_2_0_1411                                                      |     73|
|135   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1536                                              |     73|
|136   |        myproject_axi_mul_16s_5s_21_2_0_U354                                                      |myproject_axi_mul_16s_5s_21_2_0_1412                                                      |     51|
|137   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1535                                              |     51|
|138   |        myproject_axi_mul_16s_5s_21_2_0_U357                                                      |myproject_axi_mul_16s_5s_21_2_0_1413                                                      |     51|
|139   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1534                                              |     51|
|140   |        myproject_axi_mul_16s_5s_21_2_0_U361                                                      |myproject_axi_mul_16s_5s_21_2_0_1414                                                      |     72|
|141   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1533                                              |     72|
|142   |        myproject_axi_mul_16s_5s_21_2_0_U362                                                      |myproject_axi_mul_16s_5s_21_2_0_1415                                                      |     73|
|143   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1532                                              |     73|
|144   |        myproject_axi_mul_16s_5s_21_2_0_U365                                                      |myproject_axi_mul_16s_5s_21_2_0_1416                                                      |     73|
|145   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1531                                              |     73|
|146   |        myproject_axi_mul_16s_5s_21_2_0_U370                                                      |myproject_axi_mul_16s_5s_21_2_0_1417                                                      |     72|
|147   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1530                                              |     72|
|148   |        myproject_axi_mul_16s_5s_21_2_0_U372                                                      |myproject_axi_mul_16s_5s_21_2_0_1418                                                      |     72|
|149   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1529                                              |     72|
|150   |        myproject_axi_mul_16s_5s_21_2_0_U373                                                      |myproject_axi_mul_16s_5s_21_2_0_1419                                                      |     73|
|151   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1528                                              |     73|
|152   |        myproject_axi_mul_16s_5s_21_2_0_U376                                                      |myproject_axi_mul_16s_5s_21_2_0_1420                                                      |     49|
|153   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1527                                              |     49|
|154   |        myproject_axi_mul_16s_5s_21_2_0_U378                                                      |myproject_axi_mul_16s_5s_21_2_0_1421                                                      |     49|
|155   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1526                                              |     49|
|156   |        myproject_axi_mul_16s_5s_21_2_0_U379                                                      |myproject_axi_mul_16s_5s_21_2_0_1422                                                      |     73|
|157   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1525                                              |     73|
|158   |        myproject_axi_mul_16s_5s_21_2_0_U381                                                      |myproject_axi_mul_16s_5s_21_2_0_1423                                                      |     73|
|159   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1524                                              |     73|
|160   |        myproject_axi_mul_16s_5s_21_2_0_U383                                                      |myproject_axi_mul_16s_5s_21_2_0_1424                                                      |     73|
|161   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1523                                              |     73|
|162   |        myproject_axi_mul_16s_5s_21_2_0_U387                                                      |myproject_axi_mul_16s_5s_21_2_0_1425                                                      |     73|
|163   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1522                                              |     73|
|164   |        myproject_axi_mul_16s_5s_21_2_0_U388                                                      |myproject_axi_mul_16s_5s_21_2_0_1426                                                      |     73|
|165   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1521                                              |     73|
|166   |        myproject_axi_mul_16s_5s_21_2_0_U389                                                      |myproject_axi_mul_16s_5s_21_2_0_1427                                                      |     73|
|167   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1520                                              |     73|
|168   |        myproject_axi_mul_16s_5s_21_2_0_U390                                                      |myproject_axi_mul_16s_5s_21_2_0_1428                                                      |     72|
|169   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1519                                              |     72|
|170   |        myproject_axi_mul_16s_5s_21_2_0_U391                                                      |myproject_axi_mul_16s_5s_21_2_0_1429                                                      |     72|
|171   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1518                                              |     72|
|172   |        myproject_axi_mul_16s_5s_21_2_0_U394                                                      |myproject_axi_mul_16s_5s_21_2_0_1430                                                      |     72|
|173   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1517                                              |     72|
|174   |        myproject_axi_mul_16s_5s_21_2_0_U397                                                      |myproject_axi_mul_16s_5s_21_2_0_1431                                                      |     51|
|175   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1516                                              |     51|
|176   |        myproject_axi_mul_16s_5s_21_2_0_U398                                                      |myproject_axi_mul_16s_5s_21_2_0_1432                                                      |     49|
|177   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1515                                              |     49|
|178   |        myproject_axi_mul_16s_5s_21_2_0_U399                                                      |myproject_axi_mul_16s_5s_21_2_0_1433                                                      |     72|
|179   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1514                                              |     72|
|180   |        myproject_axi_mul_16s_5s_21_2_0_U401                                                      |myproject_axi_mul_16s_5s_21_2_0_1434                                                      |     51|
|181   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1513                                              |     51|
|182   |        myproject_axi_mul_16s_5s_21_2_0_U402                                                      |myproject_axi_mul_16s_5s_21_2_0_1435                                                      |     73|
|183   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1512                                              |     73|
|184   |        myproject_axi_mul_16s_6ns_21_2_0_U322                                                     |myproject_axi_mul_16s_6ns_21_2_0_1436                                                     |     35|
|185   |          myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U                                              |myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_1511                                             |     35|
|186   |        myproject_axi_mul_16s_6ns_21_2_0_U327                                                     |myproject_axi_mul_16s_6ns_21_2_0_1437                                                     |     21|
|187   |          myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U                                              |myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_1510                                             |     21|
|188   |        myproject_axi_mul_16s_6ns_21_2_0_U341                                                     |myproject_axi_mul_16s_6ns_21_2_0_1438                                                     |     22|
|189   |          myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U                                              |myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_1509                                             |     22|
|190   |        myproject_axi_mul_16s_6ns_21_2_0_U344                                                     |myproject_axi_mul_16s_6ns_21_2_0_1439                                                     |     35|
|191   |          myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U                                              |myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_1508                                             |     35|
|192   |        myproject_axi_mul_16s_6ns_21_2_0_U355                                                     |myproject_axi_mul_16s_6ns_21_2_0_1440                                                     |     35|
|193   |          myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U                                              |myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_1507                                             |     35|
|194   |        myproject_axi_mul_16s_6ns_21_2_0_U363                                                     |myproject_axi_mul_16s_6ns_21_2_0_1441                                                     |     21|
|195   |          myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U                                              |myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_1506                                             |     21|
|196   |        myproject_axi_mul_16s_6ns_21_2_0_U371                                                     |myproject_axi_mul_16s_6ns_21_2_0_1442                                                     |     21|
|197   |          myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U                                              |myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_1505                                             |     21|
|198   |        myproject_axi_mul_16s_6ns_21_2_0_U400                                                     |myproject_axi_mul_16s_6ns_21_2_0_1443                                                     |     21|
|199   |          myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U                                              |myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_1504                                             |     21|
|200   |        myproject_axi_mul_16s_6ns_21_2_0_U403                                                     |myproject_axi_mul_16s_6ns_21_2_0_1444                                                     |     21|
|201   |          myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U                                              |myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_1503                                             |     21|
|202   |        myproject_axi_mul_16s_6ns_21_2_0_U404                                                     |myproject_axi_mul_16s_6ns_21_2_0_1445                                                     |     21|
|203   |          myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U                                              |myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_1502                                             |     21|
|204   |        myproject_axi_mul_16s_6ns_21_2_0_U413                                                     |myproject_axi_mul_16s_6ns_21_2_0_1446                                                     |      1|
|205   |          myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U                                              |myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_1501                                             |      1|
|206   |        myproject_axi_mul_16s_6s_21_2_0_U321                                                      |myproject_axi_mul_16s_6s_21_2_0_1447                                                      |     35|
|207   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1500                                              |     35|
|208   |        myproject_axi_mul_16s_6s_21_2_0_U324                                                      |myproject_axi_mul_16s_6s_21_2_0_1448                                                      |     35|
|209   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1499                                              |     35|
|210   |        myproject_axi_mul_16s_6s_21_2_0_U325                                                      |myproject_axi_mul_16s_6s_21_2_0_1449                                                      |     36|
|211   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1498                                              |     36|
|212   |        myproject_axi_mul_16s_6s_21_2_0_U326                                                      |myproject_axi_mul_16s_6s_21_2_0_1450                                                      |     54|
|213   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1497                                              |     54|
|214   |        myproject_axi_mul_16s_6s_21_2_0_U328                                                      |myproject_axi_mul_16s_6s_21_2_0_1451                                                      |     34|
|215   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1496                                              |     34|
|216   |        myproject_axi_mul_16s_6s_21_2_0_U329                                                      |myproject_axi_mul_16s_6s_21_2_0_1452                                                      |     39|
|217   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1495                                              |     39|
|218   |        myproject_axi_mul_16s_6s_21_2_0_U330                                                      |myproject_axi_mul_16s_6s_21_2_0_1453                                                      |     35|
|219   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1494                                              |     35|
|220   |        myproject_axi_mul_16s_6s_21_2_0_U334                                                      |myproject_axi_mul_16s_6s_21_2_0_1454                                                      |     53|
|221   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1493                                              |     53|
|222   |        myproject_axi_mul_16s_6s_21_2_0_U335                                                      |myproject_axi_mul_16s_6s_21_2_0_1455                                                      |     38|
|223   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1492                                              |     38|
|224   |        myproject_axi_mul_16s_6s_21_2_0_U345                                                      |myproject_axi_mul_16s_6s_21_2_0_1456                                                      |     35|
|225   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1491                                              |     35|
|226   |        myproject_axi_mul_16s_6s_21_2_0_U348                                                      |myproject_axi_mul_16s_6s_21_2_0_1457                                                      |     40|
|227   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1490                                              |     40|
|228   |        myproject_axi_mul_16s_6s_21_2_0_U350                                                      |myproject_axi_mul_16s_6s_21_2_0_1458                                                      |     64|
|229   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1489                                              |     64|
|230   |        myproject_axi_mul_16s_6s_21_2_0_U360                                                      |myproject_axi_mul_16s_6s_21_2_0_1459                                                      |     38|
|231   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1488                                              |     38|
|232   |        myproject_axi_mul_16s_6s_21_2_0_U369                                                      |myproject_axi_mul_16s_6s_21_2_0_1460                                                      |     53|
|233   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1487                                              |     53|
|234   |        myproject_axi_mul_16s_6s_21_2_0_U374                                                      |myproject_axi_mul_16s_6s_21_2_0_1461                                                      |     52|
|235   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1486                                              |     52|
|236   |        myproject_axi_mul_16s_6s_21_2_0_U375                                                      |myproject_axi_mul_16s_6s_21_2_0_1462                                                      |     37|
|237   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1485                                              |     37|
|238   |        myproject_axi_mul_16s_6s_21_2_0_U377                                                      |myproject_axi_mul_16s_6s_21_2_0_1463                                                      |     37|
|239   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1484                                              |     37|
|240   |        myproject_axi_mul_16s_6s_21_2_0_U380                                                      |myproject_axi_mul_16s_6s_21_2_0_1464                                                      |     21|
|241   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1483                                              |     21|
|242   |        myproject_axi_mul_16s_6s_21_2_0_U385                                                      |myproject_axi_mul_16s_6s_21_2_0_1465                                                      |     53|
|243   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1482                                              |     53|
|244   |        myproject_axi_mul_16s_6s_21_2_0_U386                                                      |myproject_axi_mul_16s_6s_21_2_0_1466                                                      |     21|
|245   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1481                                              |     21|
|246   |        myproject_axi_mul_16s_6s_21_2_0_U392                                                      |myproject_axi_mul_16s_6s_21_2_0_1467                                                      |     21|
|247   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1480                                              |     21|
|248   |        myproject_axi_mul_16s_6s_21_2_0_U393                                                      |myproject_axi_mul_16s_6s_21_2_0_1468                                                      |     53|
|249   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1479                                              |     53|
|250   |        myproject_axi_mul_16s_6s_21_2_0_U396                                                      |myproject_axi_mul_16s_6s_21_2_0_1469                                                      |     39|
|251   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1478                                              |     39|
|252   |        myproject_axi_mul_16s_6s_21_2_0_U407                                                      |myproject_axi_mul_16s_6s_21_2_0_1470                                                      |     54|
|253   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1477                                              |     54|
|254   |        myproject_axi_mul_16s_6s_21_2_0_U408                                                      |myproject_axi_mul_16s_6s_21_2_0_1471                                                      |     52|
|255   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1476                                              |     52|
|256   |        myproject_axi_mul_16s_6s_21_2_0_U409                                                      |myproject_axi_mul_16s_6s_21_2_0_1472                                                      |     53|
|257   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1475                                              |     53|
|258   |        myproject_axi_mul_16s_6s_21_2_0_U410                                                      |myproject_axi_mul_16s_6s_21_2_0_1473                                                      |     53|
|259   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1474                                              |     53|
|260   |  conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0                         |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s                    |  75864|
|261   |    grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_435            |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s                   |  75823|
|262   |      call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_705                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s                                |   1025|
|263   |        line_buffer_Array_V_1_0_0_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl          |     32|
|264   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__1  |     32|
|265   |        line_buffer_Array_V_1_0_10_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1348     |     32|
|266   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__21 |     32|
|267   |        line_buffer_Array_V_1_0_11_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1349     |     32|
|268   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__23 |     32|
|269   |        line_buffer_Array_V_1_0_12_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1350     |     32|
|270   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__25 |     32|
|271   |        line_buffer_Array_V_1_0_13_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1351     |     32|
|272   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__27 |     32|
|273   |        line_buffer_Array_V_1_0_14_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1352     |     32|
|274   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__29 |     32|
|275   |        line_buffer_Array_V_1_0_15_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1353     |     32|
|276   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__31 |     32|
|277   |        line_buffer_Array_V_1_0_1_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1354     |     32|
|278   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__3  |     32|
|279   |        line_buffer_Array_V_1_0_2_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1355     |     32|
|280   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__5  |     32|
|281   |        line_buffer_Array_V_1_0_3_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1356     |     32|
|282   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__7  |     32|
|283   |        line_buffer_Array_V_1_0_4_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1357     |     32|
|284   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__9  |     32|
|285   |        line_buffer_Array_V_1_0_5_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1358     |     32|
|286   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__11 |     32|
|287   |        line_buffer_Array_V_1_0_6_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1359     |     32|
|288   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__13 |     32|
|289   |        line_buffer_Array_V_1_0_7_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1360     |     32|
|290   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__15 |     32|
|291   |        line_buffer_Array_V_1_0_8_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1361     |     32|
|292   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__17 |     32|
|293   |        line_buffer_Array_V_1_0_9_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1362     |     32|
|294   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__19 |     32|
|295   |        line_buffer_Array_V_1_1_0_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1363     |     32|
|296   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__2  |     32|
|297   |        line_buffer_Array_V_1_1_10_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1364     |     32|
|298   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__22 |     32|
|299   |        line_buffer_Array_V_1_1_11_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1365     |     32|
|300   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__24 |     32|
|301   |        line_buffer_Array_V_1_1_12_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1366     |     32|
|302   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__26 |     32|
|303   |        line_buffer_Array_V_1_1_13_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1367     |     32|
|304   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__28 |     32|
|305   |        line_buffer_Array_V_1_1_14_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1368     |     32|
|306   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__30 |     32|
|307   |        line_buffer_Array_V_1_1_15_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1369     |     33|
|308   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core     |     32|
|309   |        line_buffer_Array_V_1_1_1_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1370     |     32|
|310   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__4  |     32|
|311   |        line_buffer_Array_V_1_1_2_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1371     |     32|
|312   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__6  |     32|
|313   |        line_buffer_Array_V_1_1_3_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1372     |     32|
|314   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__8  |     32|
|315   |        line_buffer_Array_V_1_1_4_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1373     |     32|
|316   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__10 |     32|
|317   |        line_buffer_Array_V_1_1_5_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1374     |     32|
|318   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__12 |     32|
|319   |        line_buffer_Array_V_1_1_6_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1375     |     32|
|320   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__14 |     32|
|321   |        line_buffer_Array_V_1_1_7_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1376     |     32|
|322   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__16 |     32|
|323   |        line_buffer_Array_V_1_1_8_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1377     |     32|
|324   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__18 |     32|
|325   |        line_buffer_Array_V_1_1_9_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1378     |     32|
|326   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__20 |     32|
|327   |      grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557                  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                           |  70897|
|328   |        myproject_axi_mul_16s_5ns_21_2_0_U818                                                     |myproject_axi_mul_16s_5ns_21_2_0_1298                                                     |     49|
|329   |          myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                              |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1347                                             |     49|
|330   |        myproject_axi_mul_16s_5ns_21_2_0_U822                                                     |myproject_axi_mul_16s_5ns_21_2_0_1299                                                     |     32|
|331   |          myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                              |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1346                                             |     32|
|332   |        myproject_axi_mul_16s_5ns_21_2_0_U823                                                     |myproject_axi_mul_16s_5ns_21_2_0_1300                                                     |     28|
|333   |          myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                              |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1345                                             |     28|
|334   |        myproject_axi_mul_16s_5ns_21_2_0_U827                                                     |myproject_axi_mul_16s_5ns_21_2_0_1301                                                     |     32|
|335   |          myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                              |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1344                                             |     32|
|336   |        myproject_axi_mul_16s_5ns_21_2_0_U828                                                     |myproject_axi_mul_16s_5ns_21_2_0_1302                                                     |     50|
|337   |          myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                              |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1343                                             |     50|
|338   |        myproject_axi_mul_16s_5ns_21_2_0_U829                                                     |myproject_axi_mul_16s_5ns_21_2_0_1303                                                     |     50|
|339   |          myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                              |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1342                                             |     50|
|340   |        myproject_axi_mul_16s_5ns_21_2_0_U834                                                     |myproject_axi_mul_16s_5ns_21_2_0_1304                                                     |     50|
|341   |          myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                              |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1341                                             |     50|
|342   |        myproject_axi_mul_16s_5ns_21_2_0_U835                                                     |myproject_axi_mul_16s_5ns_21_2_0_1305                                                     |     50|
|343   |          myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                              |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1340                                             |     50|
|344   |        myproject_axi_mul_16s_5ns_21_2_0_U836                                                     |myproject_axi_mul_16s_5ns_21_2_0_1306                                                     |     49|
|345   |          myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                              |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1339                                             |     49|
|346   |        myproject_axi_mul_16s_5ns_21_2_0_U837                                                     |myproject_axi_mul_16s_5ns_21_2_0_1307                                                     |     49|
|347   |          myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                              |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1338                                             |     49|
|348   |        myproject_axi_mul_16s_5ns_21_2_0_U838                                                     |myproject_axi_mul_16s_5ns_21_2_0_1308                                                     |     50|
|349   |          myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                              |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1337                                             |     50|
|350   |        myproject_axi_mul_16s_5ns_21_2_0_U840                                                     |myproject_axi_mul_16s_5ns_21_2_0_1309                                                     |     50|
|351   |          myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                              |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1336                                             |     50|
|352   |        myproject_axi_mul_16s_5s_21_2_0_U819                                                      |myproject_axi_mul_16s_5s_21_2_0_1310                                                      |     72|
|353   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1335                                              |     72|
|354   |        myproject_axi_mul_16s_5s_21_2_0_U821                                                      |myproject_axi_mul_16s_5s_21_2_0_1311                                                      |     73|
|355   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1334                                              |     73|
|356   |        myproject_axi_mul_16s_5s_21_2_0_U824                                                      |myproject_axi_mul_16s_5s_21_2_0_1312                                                      |     73|
|357   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1333                                              |     73|
|358   |        myproject_axi_mul_16s_5s_21_2_0_U825                                                      |myproject_axi_mul_16s_5s_21_2_0_1313                                                      |     26|
|359   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1332                                              |     26|
|360   |        myproject_axi_mul_16s_5s_21_2_0_U826                                                      |myproject_axi_mul_16s_5s_21_2_0_1314                                                      |     72|
|361   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1331                                              |     72|
|362   |        myproject_axi_mul_16s_5s_21_2_0_U830                                                      |myproject_axi_mul_16s_5s_21_2_0_1315                                                      |     48|
|363   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1330                                              |     48|
|364   |        myproject_axi_mul_16s_5s_21_2_0_U831                                                      |myproject_axi_mul_16s_5s_21_2_0_1316                                                      |     72|
|365   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1329                                              |     72|
|366   |        myproject_axi_mul_16s_5s_21_2_0_U833                                                      |myproject_axi_mul_16s_5s_21_2_0_1317                                                      |     73|
|367   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1328                                              |     73|
|368   |        myproject_axi_mul_16s_5s_21_2_0_U839                                                      |myproject_axi_mul_16s_5s_21_2_0_1318                                                      |     72|
|369   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1327                                              |     72|
|370   |        myproject_axi_mul_16s_5s_21_2_0_U841                                                      |myproject_axi_mul_16s_5s_21_2_0_1319                                                      |     49|
|371   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1326                                              |     49|
|372   |        myproject_axi_mul_16s_6ns_21_2_0_U832                                                     |myproject_axi_mul_16s_6ns_21_2_0_1320                                                     |      5|
|373   |          myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U                                              |myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_1325                                             |      5|
|374   |        myproject_axi_mul_16s_6s_21_2_0_U817                                                      |myproject_axi_mul_16s_6s_21_2_0_1321                                                      |     54|
|375   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1324                                              |     54|
|376   |        myproject_axi_mul_16s_6s_21_2_0_U820                                                      |myproject_axi_mul_16s_6s_21_2_0_1322                                                      |     37|
|377   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1323                                              |     37|
|378   |  conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_U0                           |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s                      |  12758|
|379   |    grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s_fu_159             |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s                    |  12704|
|380   |      call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234                   |shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s                                  |     98|
|381   |        line_buffer_Array_V_2_0_0_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb          |     16|
|382   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core__1  |     16|
|383   |        line_buffer_Array_V_2_0_1_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_1293     |     16|
|384   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core__3  |     16|
|385   |        line_buffer_Array_V_2_0_2_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_1294     |     16|
|386   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core__5  |     16|
|387   |        line_buffer_Array_V_2_1_0_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_1295     |     16|
|388   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core__2  |     16|
|389   |        line_buffer_Array_V_2_1_1_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_1296     |     16|
|390   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core__4  |     16|
|391   |        line_buffer_Array_V_2_1_2_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_1297     |     18|
|392   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core     |     16|
|393   |      grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203                                |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1                                         |  11105|
|394   |        myproject_axi_mul_16s_6ns_21_2_0_U37                                                      |myproject_axi_mul_16s_6ns_21_2_0_1254                                                     |     35|
|395   |          myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U                                              |myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_1288                                             |     35|
|396   |        myproject_axi_mul_16s_6s_21_2_0_U34                                                       |myproject_axi_mul_16s_6s_21_2_0                                                           |     35|
|397   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1279                                              |     35|
|398   |        myproject_axi_mul_16s_6s_21_2_0_U46                                                       |myproject_axi_mul_16s_6s_21_2_0_1268                                                      |     35|
|399   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1274                                              |     35|
|400   |        myproject_axi_mul_16s_5s_21_2_0_U51                                                       |myproject_axi_mul_16s_5s_21_2_0_1251                                                      |     73|
|401   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1292                                              |     73|
|402   |        myproject_axi_mul_16s_5s_21_2_0_U52                                                       |myproject_axi_mul_16s_5s_21_2_0_1252                                                      |     73|
|403   |          myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                               |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1291                                              |     73|
|404   |        myproject_axi_mul_16s_6ns_21_2_0_U33                                                      |myproject_axi_mul_16s_6ns_21_2_0                                                          |     21|
|405   |          myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U                                              |myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_1290                                             |     21|
|406   |        myproject_axi_mul_16s_6ns_21_2_0_U35                                                      |myproject_axi_mul_16s_6ns_21_2_0_1253                                                     |     35|
|407   |          myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U                                              |myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_1289                                             |     35|
|408   |        myproject_axi_mul_16s_6ns_21_2_0_U38                                                      |myproject_axi_mul_16s_6ns_21_2_0_1255                                                     |     21|
|409   |          myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U                                              |myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_1287                                             |     21|
|410   |        myproject_axi_mul_16s_6ns_21_2_0_U39                                                      |myproject_axi_mul_16s_6ns_21_2_0_1256                                                     |     35|
|411   |          myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U                                              |myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_1286                                             |     35|
|412   |        myproject_axi_mul_16s_6ns_21_2_0_U40                                                      |myproject_axi_mul_16s_6ns_21_2_0_1257                                                     |     21|
|413   |          myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U                                              |myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_1285                                             |     21|
|414   |        myproject_axi_mul_16s_6ns_21_2_0_U42                                                      |myproject_axi_mul_16s_6ns_21_2_0_1258                                                     |     35|
|415   |          myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U                                              |myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_1284                                             |     35|
|416   |        myproject_axi_mul_16s_6ns_21_2_0_U45                                                      |myproject_axi_mul_16s_6ns_21_2_0_1259                                                     |     35|
|417   |          myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U                                              |myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_1283                                             |     35|
|418   |        myproject_axi_mul_16s_6ns_21_2_0_U47                                                      |myproject_axi_mul_16s_6ns_21_2_0_1260                                                     |     21|
|419   |          myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U                                              |myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_1282                                             |     21|
|420   |        myproject_axi_mul_16s_6ns_21_2_0_U50                                                      |myproject_axi_mul_16s_6ns_21_2_0_1261                                                     |     35|
|421   |          myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U                                              |myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_1281                                             |     35|
|422   |        myproject_axi_mul_16s_6ns_21_2_0_U53                                                      |myproject_axi_mul_16s_6ns_21_2_0_1262                                                     |     21|
|423   |          myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U                                              |myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_1280                                             |     21|
|424   |        myproject_axi_mul_16s_6ns_21_2_0_U55                                                      |myproject_axi_mul_16s_6ns_21_2_0_1263                                                     |     21|
|425   |          myproject_axi_mul_16s_6ns_21_2_0_MulnS_0_U                                              |myproject_axi_mul_16s_6ns_21_2_0_MulnS_0                                                  |     21|
|426   |        myproject_axi_mul_16s_6s_21_2_0_U36                                                       |myproject_axi_mul_16s_6s_21_2_0_1264                                                      |     28|
|427   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1278                                              |     28|
|428   |        myproject_axi_mul_16s_6s_21_2_0_U41                                                       |myproject_axi_mul_16s_6s_21_2_0_1265                                                      |     21|
|429   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1277                                              |     21|
|430   |        myproject_axi_mul_16s_6s_21_2_0_U43                                                       |myproject_axi_mul_16s_6s_21_2_0_1266                                                      |     35|
|431   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1276                                              |     35|
|432   |        myproject_axi_mul_16s_6s_21_2_0_U44                                                       |myproject_axi_mul_16s_6s_21_2_0_1267                                                      |     24|
|433   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1275                                              |     24|
|434   |        myproject_axi_mul_16s_6s_21_2_0_U48                                                       |myproject_axi_mul_16s_6s_21_2_0_1269                                                      |     21|
|435   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1273                                              |     21|
|436   |        myproject_axi_mul_16s_6s_21_2_0_U49                                                       |myproject_axi_mul_16s_6s_21_2_0_1270                                                      |     35|
|437   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1_1272                                              |     35|
|438   |        myproject_axi_mul_16s_6s_21_2_0_U54                                                       |myproject_axi_mul_16s_6s_21_2_0_1271                                                      |     35|
|439   |          myproject_axi_mul_16s_6s_21_2_0_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_0_MulnS_1                                                   |     35|
|440   |  dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0                              |dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s                         |  79557|
|441   |    grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_fu_811                   |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s                          |  77541|
|442   |      myproject_axi_mul_16s_5ns_21_2_0_U1187                                                      |myproject_axi_mul_16s_5ns_21_2_0                                                          |     50|
|443   |        myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                                |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1250                                             |     50|
|444   |      myproject_axi_mul_16s_5ns_21_2_0_U1188                                                      |myproject_axi_mul_16s_5ns_21_2_0_1227                                                     |     32|
|445   |        myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                                |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1249                                             |     32|
|446   |      myproject_axi_mul_16s_5ns_21_2_0_U1191                                                      |myproject_axi_mul_16s_5ns_21_2_0_1228                                                     |     50|
|447   |        myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                                |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1248                                             |     50|
|448   |      myproject_axi_mul_16s_5ns_21_2_0_U1193                                                      |myproject_axi_mul_16s_5ns_21_2_0_1229                                                     |     50|
|449   |        myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                                |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1247                                             |     50|
|450   |      myproject_axi_mul_16s_5ns_21_2_0_U1194                                                      |myproject_axi_mul_16s_5ns_21_2_0_1230                                                     |     28|
|451   |        myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                                |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1246                                             |     28|
|452   |      myproject_axi_mul_16s_5ns_21_2_0_U1195                                                      |myproject_axi_mul_16s_5ns_21_2_0_1231                                                     |     32|
|453   |        myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                                |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1245                                             |     32|
|454   |      myproject_axi_mul_16s_5ns_21_2_0_U1196                                                      |myproject_axi_mul_16s_5ns_21_2_0_1232                                                     |     32|
|455   |        myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                                |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1244                                             |     32|
|456   |      myproject_axi_mul_16s_5ns_21_2_0_U1197                                                      |myproject_axi_mul_16s_5ns_21_2_0_1233                                                     |     51|
|457   |        myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                                |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_1243                                             |     51|
|458   |      myproject_axi_mul_16s_5ns_21_2_0_U1199                                                      |myproject_axi_mul_16s_5ns_21_2_0_1234                                                     |     28|
|459   |        myproject_axi_mul_16s_5ns_21_2_0_MulnS_3_U                                                |myproject_axi_mul_16s_5ns_21_2_0_MulnS_3                                                  |     28|
|460   |      myproject_axi_mul_16s_5s_21_2_0_U1189                                                       |myproject_axi_mul_16s_5s_21_2_0                                                           |     49|
|461   |        myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                                 |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1242                                              |     49|
|462   |      myproject_axi_mul_16s_5s_21_2_0_U1190                                                       |myproject_axi_mul_16s_5s_21_2_0_1235                                                      |     48|
|463   |        myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                                 |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1241                                              |     48|
|464   |      myproject_axi_mul_16s_5s_21_2_0_U1192                                                       |myproject_axi_mul_16s_5s_21_2_0_1236                                                      |     48|
|465   |        myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                                 |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1240                                              |     48|
|466   |      myproject_axi_mul_16s_5s_21_2_0_U1198                                                       |myproject_axi_mul_16s_5s_21_2_0_1237                                                      |     26|
|467   |        myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                                 |myproject_axi_mul_16s_5s_21_2_0_MulnS_2_1239                                              |     26|
|468   |      myproject_axi_mul_16s_5s_21_2_0_U1200                                                       |myproject_axi_mul_16s_5s_21_2_0_1238                                                      |     49|
|469   |        myproject_axi_mul_16s_5s_21_2_0_MulnS_2_U                                                 |myproject_axi_mul_16s_5s_21_2_0_MulnS_2                                                   |     49|
|470   |  dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0                             |dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s                        |  28311|
|471   |    grp_dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_520                   |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s                          |  27163|
|472   |  dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0                             |dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s                        |  35373|
|473   |    grp_dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s_fu_338                   |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s                          |  34810|
|474   |      myproject_axi_mul_6ns_11ns_15_2_1_U2062                                                     |myproject_axi_mul_6ns_11ns_15_2_1                                                         |     23|
|475   |        myproject_axi_mul_6ns_11ns_15_2_1_MulnS_10_U                                              |myproject_axi_mul_6ns_11ns_15_2_1_MulnS_10_1226                                           |     23|
|476   |      myproject_axi_mul_6ns_11ns_15_2_1_U2072                                                     |myproject_axi_mul_6ns_11ns_15_2_1_899                                                     |     23|
|477   |        myproject_axi_mul_6ns_11ns_15_2_1_MulnS_10_U                                              |myproject_axi_mul_6ns_11ns_15_2_1_MulnS_10                                                |     23|
|478   |      myproject_axi_mul_6ns_11ns_16_2_1_U2046                                                     |myproject_axi_mul_6ns_11ns_16_2_1                                                         |     33|
|479   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1225                                            |     33|
|480   |      myproject_axi_mul_6ns_11ns_16_2_1_U2050                                                     |myproject_axi_mul_6ns_11ns_16_2_1_900                                                     |     31|
|481   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1224                                            |     31|
|482   |      myproject_axi_mul_6ns_11ns_16_2_1_U2054                                                     |myproject_axi_mul_6ns_11ns_16_2_1_901                                                     |     24|
|483   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1223                                            |     24|
|484   |      myproject_axi_mul_6ns_11ns_16_2_1_U2055                                                     |myproject_axi_mul_6ns_11ns_16_2_1_902                                                     |     16|
|485   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1222                                            |     16|
|486   |      myproject_axi_mul_6ns_11ns_16_2_1_U2056                                                     |myproject_axi_mul_6ns_11ns_16_2_1_903                                                     |     32|
|487   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1221                                            |     32|
|488   |      myproject_axi_mul_6ns_11ns_16_2_1_U2059                                                     |myproject_axi_mul_6ns_11ns_16_2_1_904                                                     |     30|
|489   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1220                                            |     30|
|490   |      myproject_axi_mul_6ns_11ns_16_2_1_U2060                                                     |myproject_axi_mul_6ns_11ns_16_2_1_905                                                     |     31|
|491   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1219                                            |     31|
|492   |      myproject_axi_mul_6ns_11ns_16_2_1_U2064                                                     |myproject_axi_mul_6ns_11ns_16_2_1_906                                                     |     36|
|493   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1218                                            |     36|
|494   |      myproject_axi_mul_6ns_11ns_16_2_1_U2066                                                     |myproject_axi_mul_6ns_11ns_16_2_1_907                                                     |     16|
|495   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1217                                            |     16|
|496   |      myproject_axi_mul_6ns_11ns_16_2_1_U2067                                                     |myproject_axi_mul_6ns_11ns_16_2_1_908                                                     |     35|
|497   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1216                                            |     35|
|498   |      myproject_axi_mul_6ns_11ns_16_2_1_U2068                                                     |myproject_axi_mul_6ns_11ns_16_2_1_909                                                     |     36|
|499   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1215                                            |     36|
|500   |      myproject_axi_mul_6ns_11ns_16_2_1_U2073                                                     |myproject_axi_mul_6ns_11ns_16_2_1_910                                                     |     22|
|501   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1214                                            |     22|
|502   |      myproject_axi_mul_6ns_11ns_16_2_1_U2075                                                     |myproject_axi_mul_6ns_11ns_16_2_1_911                                                     |     33|
|503   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1213                                            |     33|
|504   |      myproject_axi_mul_6ns_11ns_16_2_1_U2078                                                     |myproject_axi_mul_6ns_11ns_16_2_1_912                                                     |     39|
|505   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1212                                            |     39|
|506   |      myproject_axi_mul_6ns_11ns_16_2_1_U2079                                                     |myproject_axi_mul_6ns_11ns_16_2_1_913                                                     |     24|
|507   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1211                                            |     24|
|508   |      myproject_axi_mul_6ns_11ns_16_2_1_U2080                                                     |myproject_axi_mul_6ns_11ns_16_2_1_914                                                     |     35|
|509   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1210                                            |     35|
|510   |      myproject_axi_mul_6ns_11ns_16_2_1_U2082                                                     |myproject_axi_mul_6ns_11ns_16_2_1_915                                                     |     37|
|511   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1209                                            |     37|
|512   |      myproject_axi_mul_6ns_11ns_16_2_1_U2084                                                     |myproject_axi_mul_6ns_11ns_16_2_1_916                                                     |     31|
|513   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1208                                            |     31|
|514   |      myproject_axi_mul_6ns_11ns_16_2_1_U2085                                                     |myproject_axi_mul_6ns_11ns_16_2_1_917                                                     |     40|
|515   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1207                                            |     40|
|516   |      myproject_axi_mul_6ns_11ns_16_2_1_U2087                                                     |myproject_axi_mul_6ns_11ns_16_2_1_918                                                     |     30|
|517   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1206                                            |     30|
|518   |      myproject_axi_mul_6ns_11ns_16_2_1_U2089                                                     |myproject_axi_mul_6ns_11ns_16_2_1_919                                                     |     27|
|519   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1205                                            |     27|
|520   |      myproject_axi_mul_6ns_11ns_16_2_1_U2091                                                     |myproject_axi_mul_6ns_11ns_16_2_1_920                                                     |     26|
|521   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1204                                            |     26|
|522   |      myproject_axi_mul_6ns_11ns_16_2_1_U2092                                                     |myproject_axi_mul_6ns_11ns_16_2_1_921                                                     |     31|
|523   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1203                                            |     31|
|524   |      myproject_axi_mul_6ns_11ns_16_2_1_U2093                                                     |myproject_axi_mul_6ns_11ns_16_2_1_922                                                     |     14|
|525   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1202                                            |     14|
|526   |      myproject_axi_mul_6ns_11ns_16_2_1_U2095                                                     |myproject_axi_mul_6ns_11ns_16_2_1_923                                                     |     28|
|527   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1201                                            |     28|
|528   |      myproject_axi_mul_6ns_11ns_16_2_1_U2096                                                     |myproject_axi_mul_6ns_11ns_16_2_1_924                                                     |     36|
|529   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1200                                            |     36|
|530   |      myproject_axi_mul_6ns_11ns_16_2_1_U2101                                                     |myproject_axi_mul_6ns_11ns_16_2_1_925                                                     |     17|
|531   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1199                                            |     17|
|532   |      myproject_axi_mul_6ns_11ns_16_2_1_U2104                                                     |myproject_axi_mul_6ns_11ns_16_2_1_926                                                     |     37|
|533   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1198                                            |     37|
|534   |      myproject_axi_mul_6ns_11ns_16_2_1_U2105                                                     |myproject_axi_mul_6ns_11ns_16_2_1_927                                                     |     39|
|535   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1197                                            |     39|
|536   |      myproject_axi_mul_6ns_11ns_16_2_1_U2107                                                     |myproject_axi_mul_6ns_11ns_16_2_1_928                                                     |     33|
|537   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1196                                            |     33|
|538   |      myproject_axi_mul_6ns_11ns_16_2_1_U2112                                                     |myproject_axi_mul_6ns_11ns_16_2_1_929                                                     |     31|
|539   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1195                                            |     31|
|540   |      myproject_axi_mul_6ns_11ns_16_2_1_U2114                                                     |myproject_axi_mul_6ns_11ns_16_2_1_930                                                     |     35|
|541   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1194                                            |     35|
|542   |      myproject_axi_mul_6ns_11ns_16_2_1_U2115                                                     |myproject_axi_mul_6ns_11ns_16_2_1_931                                                     |     43|
|543   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1193                                            |     43|
|544   |      myproject_axi_mul_6ns_11ns_16_2_1_U2116                                                     |myproject_axi_mul_6ns_11ns_16_2_1_932                                                     |     40|
|545   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1192                                            |     40|
|546   |      myproject_axi_mul_6ns_11ns_16_2_1_U2118                                                     |myproject_axi_mul_6ns_11ns_16_2_1_933                                                     |     24|
|547   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1191                                            |     24|
|548   |      myproject_axi_mul_6ns_11ns_16_2_1_U2119                                                     |myproject_axi_mul_6ns_11ns_16_2_1_934                                                     |     20|
|549   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1190                                            |     20|
|550   |      myproject_axi_mul_6ns_11ns_16_2_1_U2120                                                     |myproject_axi_mul_6ns_11ns_16_2_1_935                                                     |     38|
|551   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1189                                            |     38|
|552   |      myproject_axi_mul_6ns_11ns_16_2_1_U2122                                                     |myproject_axi_mul_6ns_11ns_16_2_1_936                                                     |     31|
|553   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1188                                            |     31|
|554   |      myproject_axi_mul_6ns_11ns_16_2_1_U2123                                                     |myproject_axi_mul_6ns_11ns_16_2_1_937                                                     |     27|
|555   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1187                                            |     27|
|556   |      myproject_axi_mul_6ns_11ns_16_2_1_U2128                                                     |myproject_axi_mul_6ns_11ns_16_2_1_938                                                     |     36|
|557   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1186                                            |     36|
|558   |      myproject_axi_mul_6ns_11ns_16_2_1_U2129                                                     |myproject_axi_mul_6ns_11ns_16_2_1_939                                                     |     15|
|559   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1185                                            |     15|
|560   |      myproject_axi_mul_6ns_11ns_16_2_1_U2138                                                     |myproject_axi_mul_6ns_11ns_16_2_1_940                                                     |     31|
|561   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1184                                            |     31|
|562   |      myproject_axi_mul_6ns_11ns_16_2_1_U2147                                                     |myproject_axi_mul_6ns_11ns_16_2_1_941                                                     |     35|
|563   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1183                                            |     35|
|564   |      myproject_axi_mul_6ns_11ns_16_2_1_U2150                                                     |myproject_axi_mul_6ns_11ns_16_2_1_942                                                     |     30|
|565   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1182                                            |     30|
|566   |      myproject_axi_mul_6ns_11ns_16_2_1_U2151                                                     |myproject_axi_mul_6ns_11ns_16_2_1_943                                                     |     30|
|567   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1181                                            |     30|
|568   |      myproject_axi_mul_6ns_11ns_16_2_1_U2152                                                     |myproject_axi_mul_6ns_11ns_16_2_1_944                                                     |     17|
|569   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1180                                            |     17|
|570   |      myproject_axi_mul_6ns_11ns_16_2_1_U2153                                                     |myproject_axi_mul_6ns_11ns_16_2_1_945                                                     |     33|
|571   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1179                                            |     33|
|572   |      myproject_axi_mul_6ns_11ns_16_2_1_U2156                                                     |myproject_axi_mul_6ns_11ns_16_2_1_946                                                     |     35|
|573   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1178                                            |     35|
|574   |      myproject_axi_mul_6ns_11ns_16_2_1_U2162                                                     |myproject_axi_mul_6ns_11ns_16_2_1_947                                                     |     14|
|575   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1177                                            |     14|
|576   |      myproject_axi_mul_6ns_11ns_16_2_1_U2163                                                     |myproject_axi_mul_6ns_11ns_16_2_1_948                                                     |     37|
|577   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1176                                            |     37|
|578   |      myproject_axi_mul_6ns_11ns_16_2_1_U2165                                                     |myproject_axi_mul_6ns_11ns_16_2_1_949                                                     |     37|
|579   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1175                                            |     37|
|580   |      myproject_axi_mul_6ns_11ns_16_2_1_U2166                                                     |myproject_axi_mul_6ns_11ns_16_2_1_950                                                     |     31|
|581   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1174                                            |     31|
|582   |      myproject_axi_mul_6ns_11ns_16_2_1_U2167                                                     |myproject_axi_mul_6ns_11ns_16_2_1_951                                                     |     31|
|583   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1173                                            |     31|
|584   |      myproject_axi_mul_6ns_11ns_16_2_1_U2168                                                     |myproject_axi_mul_6ns_11ns_16_2_1_952                                                     |     30|
|585   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1172                                            |     30|
|586   |      myproject_axi_mul_6ns_11ns_16_2_1_U2170                                                     |myproject_axi_mul_6ns_11ns_16_2_1_953                                                     |     31|
|587   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1171                                            |     31|
|588   |      myproject_axi_mul_6ns_11ns_16_2_1_U2171                                                     |myproject_axi_mul_6ns_11ns_16_2_1_954                                                     |     33|
|589   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1170                                            |     33|
|590   |      myproject_axi_mul_6ns_11ns_16_2_1_U2172                                                     |myproject_axi_mul_6ns_11ns_16_2_1_955                                                     |     17|
|591   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1169                                            |     17|
|592   |      myproject_axi_mul_6ns_11ns_16_2_1_U2173                                                     |myproject_axi_mul_6ns_11ns_16_2_1_956                                                     |     43|
|593   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1168                                            |     43|
|594   |      myproject_axi_mul_6ns_11ns_16_2_1_U2177                                                     |myproject_axi_mul_6ns_11ns_16_2_1_957                                                     |     20|
|595   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1167                                            |     20|
|596   |      myproject_axi_mul_6ns_11ns_16_2_1_U2179                                                     |myproject_axi_mul_6ns_11ns_16_2_1_958                                                     |     29|
|597   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1166                                            |     29|
|598   |      myproject_axi_mul_6ns_11ns_16_2_1_U2180                                                     |myproject_axi_mul_6ns_11ns_16_2_1_959                                                     |     31|
|599   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1165                                            |     31|
|600   |      myproject_axi_mul_6ns_11ns_16_2_1_U2181                                                     |myproject_axi_mul_6ns_11ns_16_2_1_960                                                     |     29|
|601   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1164                                            |     29|
|602   |      myproject_axi_mul_6ns_11ns_16_2_1_U2182                                                     |myproject_axi_mul_6ns_11ns_16_2_1_961                                                     |     36|
|603   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1163                                            |     36|
|604   |      myproject_axi_mul_6ns_11ns_16_2_1_U2186                                                     |myproject_axi_mul_6ns_11ns_16_2_1_962                                                     |     32|
|605   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1162                                            |     32|
|606   |      myproject_axi_mul_6ns_11ns_16_2_1_U2187                                                     |myproject_axi_mul_6ns_11ns_16_2_1_963                                                     |     31|
|607   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1161                                            |     31|
|608   |      myproject_axi_mul_6ns_11ns_16_2_1_U2189                                                     |myproject_axi_mul_6ns_11ns_16_2_1_964                                                     |     26|
|609   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1160                                            |     26|
|610   |      myproject_axi_mul_6ns_11ns_16_2_1_U2190                                                     |myproject_axi_mul_6ns_11ns_16_2_1_965                                                     |     40|
|611   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1159                                            |     40|
|612   |      myproject_axi_mul_6ns_11ns_16_2_1_U2191                                                     |myproject_axi_mul_6ns_11ns_16_2_1_966                                                     |     33|
|613   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1158                                            |     33|
|614   |      myproject_axi_mul_6ns_11ns_16_2_1_U2193                                                     |myproject_axi_mul_6ns_11ns_16_2_1_967                                                     |     33|
|615   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1157                                            |     33|
|616   |      myproject_axi_mul_6ns_11ns_16_2_1_U2194                                                     |myproject_axi_mul_6ns_11ns_16_2_1_968                                                     |     30|
|617   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1156                                            |     30|
|618   |      myproject_axi_mul_6ns_11ns_16_2_1_U2198                                                     |myproject_axi_mul_6ns_11ns_16_2_1_969                                                     |     36|
|619   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1155                                            |     36|
|620   |      myproject_axi_mul_6ns_11ns_16_2_1_U2200                                                     |myproject_axi_mul_6ns_11ns_16_2_1_970                                                     |     15|
|621   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1154                                            |     15|
|622   |      myproject_axi_mul_6ns_11ns_16_2_1_U2203                                                     |myproject_axi_mul_6ns_11ns_16_2_1_971                                                     |     34|
|623   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1153                                            |     34|
|624   |      myproject_axi_mul_6ns_11ns_16_2_1_U2204                                                     |myproject_axi_mul_6ns_11ns_16_2_1_972                                                     |     36|
|625   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1152                                            |     36|
|626   |      myproject_axi_mul_6ns_11ns_16_2_1_U2205                                                     |myproject_axi_mul_6ns_11ns_16_2_1_973                                                     |     39|
|627   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1151                                            |     39|
|628   |      myproject_axi_mul_6ns_11ns_16_2_1_U2207                                                     |myproject_axi_mul_6ns_11ns_16_2_1_974                                                     |     30|
|629   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_1150                                            |     30|
|630   |      myproject_axi_mul_6ns_11ns_16_2_1_U2209                                                     |myproject_axi_mul_6ns_11ns_16_2_1_975                                                     |     31|
|631   |        myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8_U                                               |myproject_axi_mul_6ns_11ns_16_2_1_MulnS_8                                                 |     31|
|632   |      myproject_axi_mul_6ns_11s_17_2_1_U2044                                                      |myproject_axi_mul_6ns_11s_17_2_1                                                          |     48|
|633   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1149                                             |     48|
|634   |      myproject_axi_mul_6ns_11s_17_2_1_U2045                                                      |myproject_axi_mul_6ns_11s_17_2_1_976                                                      |     22|
|635   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1148                                             |     22|
|636   |      myproject_axi_mul_6ns_11s_17_2_1_U2047                                                      |myproject_axi_mul_6ns_11s_17_2_1_977                                                      |     18|
|637   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1147                                             |     18|
|638   |      myproject_axi_mul_6ns_11s_17_2_1_U2048                                                      |myproject_axi_mul_6ns_11s_17_2_1_978                                                      |      1|
|639   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1146                                             |      1|
|640   |      myproject_axi_mul_6ns_11s_17_2_1_U2049                                                      |myproject_axi_mul_6ns_11s_17_2_1_979                                                      |     20|
|641   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1145                                             |     20|
|642   |      myproject_axi_mul_6ns_11s_17_2_1_U2051                                                      |myproject_axi_mul_6ns_11s_17_2_1_980                                                      |      1|
|643   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1144                                             |      1|
|644   |      myproject_axi_mul_6ns_11s_17_2_1_U2052                                                      |myproject_axi_mul_6ns_11s_17_2_1_981                                                      |     19|
|645   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1143                                             |     19|
|646   |      myproject_axi_mul_6ns_11s_17_2_1_U2057                                                      |myproject_axi_mul_6ns_11s_17_2_1_982                                                      |      1|
|647   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1142                                             |      1|
|648   |      myproject_axi_mul_6ns_11s_17_2_1_U2058                                                      |myproject_axi_mul_6ns_11s_17_2_1_983                                                      |     41|
|649   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1141                                             |     41|
|650   |      myproject_axi_mul_6ns_11s_17_2_1_U2061                                                      |myproject_axi_mul_6ns_11s_17_2_1_984                                                      |     35|
|651   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1140                                             |     35|
|652   |      myproject_axi_mul_6ns_11s_17_2_1_U2063                                                      |myproject_axi_mul_6ns_11s_17_2_1_985                                                      |     40|
|653   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1139                                             |     40|
|654   |      myproject_axi_mul_6ns_11s_17_2_1_U2065                                                      |myproject_axi_mul_6ns_11s_17_2_1_986                                                      |     19|
|655   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1138                                             |     19|
|656   |      myproject_axi_mul_6ns_11s_17_2_1_U2069                                                      |myproject_axi_mul_6ns_11s_17_2_1_987                                                      |     16|
|657   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1137                                             |     16|
|658   |      myproject_axi_mul_6ns_11s_17_2_1_U2070                                                      |myproject_axi_mul_6ns_11s_17_2_1_988                                                      |     34|
|659   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1136                                             |     34|
|660   |      myproject_axi_mul_6ns_11s_17_2_1_U2071                                                      |myproject_axi_mul_6ns_11s_17_2_1_989                                                      |     11|
|661   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1135                                             |     11|
|662   |      myproject_axi_mul_6ns_11s_17_2_1_U2074                                                      |myproject_axi_mul_6ns_11s_17_2_1_990                                                      |     16|
|663   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1134                                             |     16|
|664   |      myproject_axi_mul_6ns_11s_17_2_1_U2076                                                      |myproject_axi_mul_6ns_11s_17_2_1_991                                                      |      1|
|665   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1133                                             |      1|
|666   |      myproject_axi_mul_6ns_11s_17_2_1_U2077                                                      |myproject_axi_mul_6ns_11s_17_2_1_992                                                      |     19|
|667   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1132                                             |     19|
|668   |      myproject_axi_mul_6ns_11s_17_2_1_U2081                                                      |myproject_axi_mul_6ns_11s_17_2_1_993                                                      |      1|
|669   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1131                                             |      1|
|670   |      myproject_axi_mul_6ns_11s_17_2_1_U2083                                                      |myproject_axi_mul_6ns_11s_17_2_1_994                                                      |     54|
|671   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1130                                             |     54|
|672   |      myproject_axi_mul_6ns_11s_17_2_1_U2086                                                      |myproject_axi_mul_6ns_11s_17_2_1_995                                                      |     10|
|673   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1129                                             |     10|
|674   |      myproject_axi_mul_6ns_11s_17_2_1_U2088                                                      |myproject_axi_mul_6ns_11s_17_2_1_996                                                      |     16|
|675   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1128                                             |     16|
|676   |      myproject_axi_mul_6ns_11s_17_2_1_U2090                                                      |myproject_axi_mul_6ns_11s_17_2_1_997                                                      |      1|
|677   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1127                                             |      1|
|678   |      myproject_axi_mul_6ns_11s_17_2_1_U2094                                                      |myproject_axi_mul_6ns_11s_17_2_1_998                                                      |      1|
|679   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1126                                             |      1|
|680   |      myproject_axi_mul_6ns_11s_17_2_1_U2097                                                      |myproject_axi_mul_6ns_11s_17_2_1_999                                                      |     45|
|681   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1125                                             |     45|
|682   |      myproject_axi_mul_6ns_11s_17_2_1_U2098                                                      |myproject_axi_mul_6ns_11s_17_2_1_1000                                                     |     17|
|683   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1124                                             |     17|
|684   |      myproject_axi_mul_6ns_11s_17_2_1_U2099                                                      |myproject_axi_mul_6ns_11s_17_2_1_1001                                                     |     18|
|685   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1123                                             |     18|
|686   |      myproject_axi_mul_6ns_11s_17_2_1_U2100                                                      |myproject_axi_mul_6ns_11s_17_2_1_1002                                                     |     14|
|687   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1122                                             |     14|
|688   |      myproject_axi_mul_6ns_11s_17_2_1_U2102                                                      |myproject_axi_mul_6ns_11s_17_2_1_1003                                                     |     48|
|689   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1121                                             |     48|
|690   |      myproject_axi_mul_6ns_11s_17_2_1_U2103                                                      |myproject_axi_mul_6ns_11s_17_2_1_1004                                                     |     28|
|691   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1120                                             |     28|
|692   |      myproject_axi_mul_6ns_11s_17_2_1_U2106                                                      |myproject_axi_mul_6ns_11s_17_2_1_1005                                                     |     44|
|693   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1119                                             |     44|
|694   |      myproject_axi_mul_6ns_11s_17_2_1_U2108                                                      |myproject_axi_mul_6ns_11s_17_2_1_1006                                                     |     16|
|695   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1118                                             |     16|
|696   |      myproject_axi_mul_6ns_11s_17_2_1_U2109                                                      |myproject_axi_mul_6ns_11s_17_2_1_1007                                                     |     38|
|697   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1117                                             |     38|
|698   |      myproject_axi_mul_6ns_11s_17_2_1_U2110                                                      |myproject_axi_mul_6ns_11s_17_2_1_1008                                                     |      1|
|699   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1116                                             |      1|
|700   |      myproject_axi_mul_6ns_11s_17_2_1_U2111                                                      |myproject_axi_mul_6ns_11s_17_2_1_1009                                                     |      1|
|701   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1115                                             |      1|
|702   |      myproject_axi_mul_6ns_11s_17_2_1_U2113                                                      |myproject_axi_mul_6ns_11s_17_2_1_1010                                                     |      1|
|703   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1114                                             |      1|
|704   |      myproject_axi_mul_6ns_11s_17_2_1_U2117                                                      |myproject_axi_mul_6ns_11s_17_2_1_1011                                                     |      1|
|705   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1113                                             |      1|
|706   |      myproject_axi_mul_6ns_11s_17_2_1_U2121                                                      |myproject_axi_mul_6ns_11s_17_2_1_1012                                                     |     16|
|707   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1112                                             |     16|
|708   |      myproject_axi_mul_6ns_11s_17_2_1_U2124                                                      |myproject_axi_mul_6ns_11s_17_2_1_1013                                                     |     21|
|709   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1111                                             |     21|
|710   |      myproject_axi_mul_6ns_11s_17_2_1_U2125                                                      |myproject_axi_mul_6ns_11s_17_2_1_1014                                                     |     16|
|711   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1110                                             |     16|
|712   |      myproject_axi_mul_6ns_11s_17_2_1_U2126                                                      |myproject_axi_mul_6ns_11s_17_2_1_1015                                                     |     30|
|713   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1109                                             |     30|
|714   |      myproject_axi_mul_6ns_11s_17_2_1_U2127                                                      |myproject_axi_mul_6ns_11s_17_2_1_1016                                                     |     19|
|715   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1108                                             |     19|
|716   |      myproject_axi_mul_6ns_11s_17_2_1_U2130                                                      |myproject_axi_mul_6ns_11s_17_2_1_1017                                                     |      1|
|717   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1107                                             |      1|
|718   |      myproject_axi_mul_6ns_11s_17_2_1_U2131                                                      |myproject_axi_mul_6ns_11s_17_2_1_1018                                                     |     39|
|719   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1106                                             |     39|
|720   |      myproject_axi_mul_6ns_11s_17_2_1_U2132                                                      |myproject_axi_mul_6ns_11s_17_2_1_1019                                                     |      1|
|721   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1105                                             |      1|
|722   |      myproject_axi_mul_6ns_11s_17_2_1_U2133                                                      |myproject_axi_mul_6ns_11s_17_2_1_1020                                                     |     16|
|723   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1104                                             |     16|
|724   |      myproject_axi_mul_6ns_11s_17_2_1_U2134                                                      |myproject_axi_mul_6ns_11s_17_2_1_1021                                                     |     16|
|725   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1103                                             |     16|
|726   |      myproject_axi_mul_6ns_11s_17_2_1_U2135                                                      |myproject_axi_mul_6ns_11s_17_2_1_1022                                                     |     36|
|727   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1102                                             |     36|
|728   |      myproject_axi_mul_6ns_11s_17_2_1_U2136                                                      |myproject_axi_mul_6ns_11s_17_2_1_1023                                                     |     53|
|729   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1101                                             |     53|
|730   |      myproject_axi_mul_6ns_11s_17_2_1_U2137                                                      |myproject_axi_mul_6ns_11s_17_2_1_1024                                                     |      1|
|731   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1100                                             |      1|
|732   |      myproject_axi_mul_6ns_11s_17_2_1_U2139                                                      |myproject_axi_mul_6ns_11s_17_2_1_1025                                                     |     19|
|733   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1099                                             |     19|
|734   |      myproject_axi_mul_6ns_11s_17_2_1_U2140                                                      |myproject_axi_mul_6ns_11s_17_2_1_1026                                                     |     19|
|735   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1098                                             |     19|
|736   |      myproject_axi_mul_6ns_11s_17_2_1_U2141                                                      |myproject_axi_mul_6ns_11s_17_2_1_1027                                                     |      1|
|737   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1097                                             |      1|
|738   |      myproject_axi_mul_6ns_11s_17_2_1_U2142                                                      |myproject_axi_mul_6ns_11s_17_2_1_1028                                                     |     16|
|739   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1096                                             |     16|
|740   |      myproject_axi_mul_6ns_11s_17_2_1_U2143                                                      |myproject_axi_mul_6ns_11s_17_2_1_1029                                                     |      1|
|741   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1095                                             |      1|
|742   |      myproject_axi_mul_6ns_11s_17_2_1_U2144                                                      |myproject_axi_mul_6ns_11s_17_2_1_1030                                                     |     40|
|743   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1094                                             |     40|
|744   |      myproject_axi_mul_6ns_11s_17_2_1_U2145                                                      |myproject_axi_mul_6ns_11s_17_2_1_1031                                                     |     19|
|745   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1093                                             |     19|
|746   |      myproject_axi_mul_6ns_11s_17_2_1_U2146                                                      |myproject_axi_mul_6ns_11s_17_2_1_1032                                                     |     16|
|747   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1092                                             |     16|
|748   |      myproject_axi_mul_6ns_11s_17_2_1_U2148                                                      |myproject_axi_mul_6ns_11s_17_2_1_1033                                                     |     15|
|749   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1091                                             |     15|
|750   |      myproject_axi_mul_6ns_11s_17_2_1_U2149                                                      |myproject_axi_mul_6ns_11s_17_2_1_1034                                                     |     16|
|751   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1090                                             |     16|
|752   |      myproject_axi_mul_6ns_11s_17_2_1_U2154                                                      |myproject_axi_mul_6ns_11s_17_2_1_1035                                                     |     16|
|753   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1089                                             |     16|
|754   |      myproject_axi_mul_6ns_11s_17_2_1_U2155                                                      |myproject_axi_mul_6ns_11s_17_2_1_1036                                                     |     16|
|755   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1088                                             |     16|
|756   |      myproject_axi_mul_6ns_11s_17_2_1_U2157                                                      |myproject_axi_mul_6ns_11s_17_2_1_1037                                                     |     32|
|757   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1087                                             |     32|
|758   |      myproject_axi_mul_6ns_11s_17_2_1_U2158                                                      |myproject_axi_mul_6ns_11s_17_2_1_1038                                                     |     19|
|759   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1086                                             |     19|
|760   |      myproject_axi_mul_6ns_11s_17_2_1_U2159                                                      |myproject_axi_mul_6ns_11s_17_2_1_1039                                                     |      1|
|761   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1085                                             |      1|
|762   |      myproject_axi_mul_6ns_11s_17_2_1_U2160                                                      |myproject_axi_mul_6ns_11s_17_2_1_1040                                                     |     19|
|763   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1084                                             |     19|
|764   |      myproject_axi_mul_6ns_11s_17_2_1_U2161                                                      |myproject_axi_mul_6ns_11s_17_2_1_1041                                                     |     42|
|765   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1083                                             |     42|
|766   |      myproject_axi_mul_6ns_11s_17_2_1_U2164                                                      |myproject_axi_mul_6ns_11s_17_2_1_1042                                                     |     42|
|767   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1082                                             |     42|
|768   |      myproject_axi_mul_6ns_11s_17_2_1_U2169                                                      |myproject_axi_mul_6ns_11s_17_2_1_1043                                                     |      1|
|769   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1081                                             |      1|
|770   |      myproject_axi_mul_6ns_11s_17_2_1_U2174                                                      |myproject_axi_mul_6ns_11s_17_2_1_1044                                                     |     40|
|771   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1080                                             |     40|
|772   |      myproject_axi_mul_6ns_11s_17_2_1_U2175                                                      |myproject_axi_mul_6ns_11s_17_2_1_1045                                                     |     16|
|773   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1079                                             |     16|
|774   |      myproject_axi_mul_6ns_11s_17_2_1_U2178                                                      |myproject_axi_mul_6ns_11s_17_2_1_1046                                                     |      1|
|775   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1078                                             |      1|
|776   |      myproject_axi_mul_6ns_11s_17_2_1_U2183                                                      |myproject_axi_mul_6ns_11s_17_2_1_1047                                                     |     16|
|777   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1077                                             |     16|
|778   |      myproject_axi_mul_6ns_11s_17_2_1_U2184                                                      |myproject_axi_mul_6ns_11s_17_2_1_1048                                                     |     32|
|779   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1076                                             |     32|
|780   |      myproject_axi_mul_6ns_11s_17_2_1_U2185                                                      |myproject_axi_mul_6ns_11s_17_2_1_1049                                                     |     48|
|781   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1075                                             |     48|
|782   |      myproject_axi_mul_6ns_11s_17_2_1_U2188                                                      |myproject_axi_mul_6ns_11s_17_2_1_1050                                                     |     16|
|783   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1074                                             |     16|
|784   |      myproject_axi_mul_6ns_11s_17_2_1_U2192                                                      |myproject_axi_mul_6ns_11s_17_2_1_1051                                                     |     41|
|785   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1073                                             |     41|
|786   |      myproject_axi_mul_6ns_11s_17_2_1_U2195                                                      |myproject_axi_mul_6ns_11s_17_2_1_1052                                                     |     52|
|787   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1072                                             |     52|
|788   |      myproject_axi_mul_6ns_11s_17_2_1_U2196                                                      |myproject_axi_mul_6ns_11s_17_2_1_1053                                                     |      1|
|789   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1071                                             |      1|
|790   |      myproject_axi_mul_6ns_11s_17_2_1_U2197                                                      |myproject_axi_mul_6ns_11s_17_2_1_1054                                                     |     19|
|791   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1070                                             |     19|
|792   |      myproject_axi_mul_6ns_11s_17_2_1_U2199                                                      |myproject_axi_mul_6ns_11s_17_2_1_1055                                                     |     19|
|793   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1069                                             |     19|
|794   |      myproject_axi_mul_6ns_11s_17_2_1_U2201                                                      |myproject_axi_mul_6ns_11s_17_2_1_1056                                                     |     18|
|795   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1068                                             |     18|
|796   |      myproject_axi_mul_6ns_11s_17_2_1_U2202                                                      |myproject_axi_mul_6ns_11s_17_2_1_1057                                                     |     34|
|797   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1067                                             |     34|
|798   |      myproject_axi_mul_6ns_11s_17_2_1_U2206                                                      |myproject_axi_mul_6ns_11s_17_2_1_1058                                                     |      1|
|799   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1066                                             |      1|
|800   |      myproject_axi_mul_6ns_11s_17_2_1_U2208                                                      |myproject_axi_mul_6ns_11s_17_2_1_1059                                                     |      1|
|801   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1065                                             |      1|
|802   |      myproject_axi_mul_6ns_11s_17_2_1_U2210                                                      |myproject_axi_mul_6ns_11s_17_2_1_1060                                                     |     39|
|803   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_1064                                             |     39|
|804   |      myproject_axi_mul_6ns_11s_17_2_1_U2211                                                      |myproject_axi_mul_6ns_11s_17_2_1_1061                                                     |     12|
|805   |        myproject_axi_mul_6ns_11s_17_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_11s_17_2_1_MulnS_7                                                  |     12|
|806   |      myproject_axi_mul_6ns_12s_18_2_1_U2053                                                      |myproject_axi_mul_6ns_12s_18_2_1                                                          |     19|
|807   |        myproject_axi_mul_6ns_12s_18_2_1_MulnS_9_U                                                |myproject_axi_mul_6ns_12s_18_2_1_MulnS_9_1063                                             |     19|
|808   |      myproject_axi_mul_6ns_12s_18_2_1_U2176                                                      |myproject_axi_mul_6ns_12s_18_2_1_1062                                                     |     12|
|809   |        myproject_axi_mul_6ns_12s_18_2_1_MulnS_9_U                                                |myproject_axi_mul_6ns_12s_18_2_1_MulnS_9                                                  |     12|
|810   |  layer10_out_V_data_0_V_U                                                                        |fifo_w16_d16_A                                                                            |     42|
|811   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_898                                                               |     24|
|812   |  layer10_out_V_data_10_V_U                                                                       |fifo_w16_d16_A_0                                                                          |     41|
|813   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_897                                                               |     24|
|814   |  layer10_out_V_data_11_V_U                                                                       |fifo_w16_d16_A_1                                                                          |     41|
|815   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_896                                                               |     24|
|816   |  layer10_out_V_data_12_V_U                                                                       |fifo_w16_d16_A_2                                                                          |     43|
|817   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_895                                                               |     24|
|818   |  layer10_out_V_data_13_V_U                                                                       |fifo_w16_d16_A_3                                                                          |     41|
|819   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_894                                                               |     24|
|820   |  layer10_out_V_data_14_V_U                                                                       |fifo_w16_d16_A_4                                                                          |     41|
|821   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_893                                                               |     24|
|822   |  layer10_out_V_data_15_V_U                                                                       |fifo_w16_d16_A_5                                                                          |     43|
|823   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_892                                                               |     24|
|824   |  layer10_out_V_data_16_V_U                                                                       |fifo_w16_d16_A_6                                                                          |     41|
|825   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_891                                                               |     24|
|826   |  layer10_out_V_data_17_V_U                                                                       |fifo_w16_d16_A_7                                                                          |     41|
|827   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_890                                                               |     24|
|828   |  layer10_out_V_data_18_V_U                                                                       |fifo_w16_d16_A_8                                                                          |     42|
|829   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_889                                                               |     24|
|830   |  layer10_out_V_data_19_V_U                                                                       |fifo_w16_d16_A_9                                                                          |     41|
|831   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_888                                                               |     24|
|832   |  layer10_out_V_data_1_V_U                                                                        |fifo_w16_d16_A_10                                                                         |     43|
|833   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_887                                                               |     24|
|834   |  layer10_out_V_data_20_V_U                                                                       |fifo_w16_d16_A_11                                                                         |     41|
|835   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_886                                                               |     24|
|836   |  layer10_out_V_data_21_V_U                                                                       |fifo_w16_d16_A_12                                                                         |     43|
|837   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_885                                                               |     24|
|838   |  layer10_out_V_data_22_V_U                                                                       |fifo_w16_d16_A_13                                                                         |     41|
|839   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_884                                                               |     24|
|840   |  layer10_out_V_data_23_V_U                                                                       |fifo_w16_d16_A_14                                                                         |     42|
|841   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_883                                                               |     24|
|842   |  layer10_out_V_data_2_V_U                                                                        |fifo_w16_d16_A_15                                                                         |     41|
|843   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_882                                                               |     24|
|844   |  layer10_out_V_data_3_V_U                                                                        |fifo_w16_d16_A_16                                                                         |     42|
|845   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_881                                                               |     24|
|846   |  layer10_out_V_data_4_V_U                                                                        |fifo_w16_d16_A_17                                                                         |     41|
|847   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_880                                                               |     24|
|848   |  layer10_out_V_data_5_V_U                                                                        |fifo_w16_d16_A_18                                                                         |     41|
|849   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_879                                                               |     24|
|850   |  layer10_out_V_data_6_V_U                                                                        |fifo_w16_d16_A_19                                                                         |     42|
|851   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_878                                                               |     24|
|852   |  layer10_out_V_data_7_V_U                                                                        |fifo_w16_d16_A_20                                                                         |     42|
|853   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_877                                                               |     24|
|854   |  layer10_out_V_data_8_V_U                                                                        |fifo_w16_d16_A_21                                                                         |     43|
|855   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_876                                                               |     24|
|856   |  layer10_out_V_data_9_V_U                                                                        |fifo_w16_d16_A_22                                                                         |     42|
|857   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg                                                                   |     24|
|858   |  layer12_out_V_data_0_V_U                                                                        |fifo_w6_d16_A                                                                             |     28|
|859   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_875                                                                |     10|
|860   |  layer12_out_V_data_10_V_U                                                                       |fifo_w6_d16_A_23                                                                          |     28|
|861   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_874                                                                |     10|
|862   |  layer12_out_V_data_11_V_U                                                                       |fifo_w6_d16_A_24                                                                          |     29|
|863   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_873                                                                |     10|
|864   |  layer12_out_V_data_12_V_U                                                                       |fifo_w6_d16_A_25                                                                          |     30|
|865   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_872                                                                |     10|
|866   |  layer12_out_V_data_13_V_U                                                                       |fifo_w6_d16_A_26                                                                          |     28|
|867   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_871                                                                |     10|
|868   |  layer12_out_V_data_14_V_U                                                                       |fifo_w6_d16_A_27                                                                          |     29|
|869   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_870                                                                |     11|
|870   |  layer12_out_V_data_15_V_U                                                                       |fifo_w6_d16_A_28                                                                          |     29|
|871   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_869                                                                |     10|
|872   |  layer12_out_V_data_16_V_U                                                                       |fifo_w6_d16_A_29                                                                          |     28|
|873   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_868                                                                |     10|
|874   |  layer12_out_V_data_17_V_U                                                                       |fifo_w6_d16_A_30                                                                          |     28|
|875   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_867                                                                |     10|
|876   |  layer12_out_V_data_18_V_U                                                                       |fifo_w6_d16_A_31                                                                          |     28|
|877   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_866                                                                |     10|
|878   |  layer12_out_V_data_19_V_U                                                                       |fifo_w6_d16_A_32                                                                          |     28|
|879   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_865                                                                |     10|
|880   |  layer12_out_V_data_1_V_U                                                                        |fifo_w6_d16_A_33                                                                          |     28|
|881   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_864                                                                |     10|
|882   |  layer12_out_V_data_20_V_U                                                                       |fifo_w6_d16_A_34                                                                          |     29|
|883   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_863                                                                |     11|
|884   |  layer12_out_V_data_21_V_U                                                                       |fifo_w6_d16_A_35                                                                          |     28|
|885   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_862                                                                |     10|
|886   |  layer12_out_V_data_22_V_U                                                                       |fifo_w6_d16_A_36                                                                          |     29|
|887   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_861                                                                |     10|
|888   |  layer12_out_V_data_23_V_U                                                                       |fifo_w6_d16_A_37                                                                          |     28|
|889   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_860                                                                |     10|
|890   |  layer12_out_V_data_2_V_U                                                                        |fifo_w6_d16_A_38                                                                          |     28|
|891   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_859                                                                |     10|
|892   |  layer12_out_V_data_3_V_U                                                                        |fifo_w6_d16_A_39                                                                          |     29|
|893   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_858                                                                |     10|
|894   |  layer12_out_V_data_4_V_U                                                                        |fifo_w6_d16_A_40                                                                          |     28|
|895   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_857                                                                |     10|
|896   |  layer12_out_V_data_5_V_U                                                                        |fifo_w6_d16_A_41                                                                          |     29|
|897   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_856                                                                |     10|
|898   |  layer12_out_V_data_6_V_U                                                                        |fifo_w6_d16_A_42                                                                          |     31|
|899   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_855                                                                |     11|
|900   |  layer12_out_V_data_7_V_U                                                                        |fifo_w6_d16_A_43                                                                          |     28|
|901   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_854                                                                |     10|
|902   |  layer12_out_V_data_8_V_U                                                                        |fifo_w6_d16_A_44                                                                          |     28|
|903   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_853                                                                |     10|
|904   |  layer12_out_V_data_9_V_U                                                                        |fifo_w6_d16_A_45                                                                          |     29|
|905   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg                                                                    |     10|
|906   |  layer13_out_V_data_0_V_U                                                                        |fifo_w16_d4_A                                                                             |     21|
|907   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_852                                                                |      9|
|908   |  layer13_out_V_data_10_V_U                                                                       |fifo_w16_d4_A_46                                                                          |     33|
|909   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_851                                                                |     19|
|910   |  layer13_out_V_data_11_V_U                                                                       |fifo_w16_d4_A_47                                                                          |     34|
|911   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_850                                                                |     19|
|912   |  layer13_out_V_data_12_V_U                                                                       |fifo_w16_d4_A_48                                                                          |     32|
|913   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_849                                                                |     19|
|914   |  layer13_out_V_data_13_V_U                                                                       |fifo_w16_d4_A_49                                                                          |     32|
|915   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_848                                                                |     19|
|916   |  layer13_out_V_data_14_V_U                                                                       |fifo_w16_d4_A_50                                                                          |     32|
|917   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_847                                                                |     19|
|918   |  layer13_out_V_data_15_V_U                                                                       |fifo_w16_d4_A_51                                                                          |     32|
|919   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_846                                                                |     19|
|920   |  layer13_out_V_data_16_V_U                                                                       |fifo_w16_d4_A_52                                                                          |     32|
|921   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_845                                                                |     19|
|922   |  layer13_out_V_data_17_V_U                                                                       |fifo_w16_d4_A_53                                                                          |     32|
|923   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_844                                                                |     19|
|924   |  layer13_out_V_data_18_V_U                                                                       |fifo_w16_d4_A_54                                                                          |     33|
|925   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_843                                                                |     19|
|926   |  layer13_out_V_data_19_V_U                                                                       |fifo_w16_d4_A_55                                                                          |     33|
|927   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_842                                                                |     19|
|928   |  layer13_out_V_data_1_V_U                                                                        |fifo_w16_d4_A_56                                                                          |     21|
|929   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_841                                                                |      9|
|930   |  layer13_out_V_data_20_V_U                                                                       |fifo_w16_d4_A_57                                                                          |     32|
|931   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_840                                                                |     19|
|932   |  layer13_out_V_data_21_V_U                                                                       |fifo_w16_d4_A_58                                                                          |     33|
|933   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_839                                                                |     19|
|934   |  layer13_out_V_data_22_V_U                                                                       |fifo_w16_d4_A_59                                                                          |     32|
|935   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_838                                                                |     19|
|936   |  layer13_out_V_data_23_V_U                                                                       |fifo_w16_d4_A_60                                                                          |     33|
|937   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_837                                                                |     19|
|938   |  layer13_out_V_data_2_V_U                                                                        |fifo_w16_d4_A_61                                                                          |     22|
|939   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_836                                                                |      9|
|940   |  layer13_out_V_data_3_V_U                                                                        |fifo_w16_d4_A_62                                                                          |     21|
|941   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_835                                                                |      9|
|942   |  layer13_out_V_data_4_V_U                                                                        |fifo_w16_d4_A_63                                                                          |     22|
|943   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_834                                                                |      9|
|944   |  layer13_out_V_data_5_V_U                                                                        |fifo_w16_d4_A_64                                                                          |     23|
|945   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_833                                                                |      9|
|946   |  layer13_out_V_data_6_V_U                                                                        |fifo_w16_d4_A_65                                                                          |     33|
|947   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_832                                                                |     19|
|948   |  layer13_out_V_data_7_V_U                                                                        |fifo_w16_d4_A_66                                                                          |     32|
|949   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_831                                                                |     19|
|950   |  layer13_out_V_data_8_V_U                                                                        |fifo_w16_d4_A_67                                                                          |     32|
|951   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_830                                                                |     19|
|952   |  layer13_out_V_data_9_V_U                                                                        |fifo_w16_d4_A_68                                                                          |     32|
|953   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg                                                                    |     19|
|954   |  layer15_out_V_data_0_V_U                                                                        |fifo_w16_d1_A                                                                             |     11|
|955   |  layer15_out_V_data_10_V_U                                                                       |fifo_w16_d1_A_69                                                                          |     11|
|956   |  layer15_out_V_data_11_V_U                                                                       |fifo_w16_d1_A_70                                                                          |     11|
|957   |  layer15_out_V_data_12_V_U                                                                       |fifo_w16_d1_A_71                                                                          |     13|
|958   |  layer15_out_V_data_13_V_U                                                                       |fifo_w16_d1_A_72                                                                          |     12|
|959   |  layer15_out_V_data_14_V_U                                                                       |fifo_w16_d1_A_73                                                                          |     11|
|960   |  layer15_out_V_data_15_V_U                                                                       |fifo_w16_d1_A_74                                                                          |     15|
|961   |  layer15_out_V_data_16_V_U                                                                       |fifo_w16_d1_A_75                                                                          |     11|
|962   |  layer15_out_V_data_17_V_U                                                                       |fifo_w16_d1_A_76                                                                          |     13|
|963   |  layer15_out_V_data_18_V_U                                                                       |fifo_w16_d1_A_77                                                                          |     12|
|964   |  layer15_out_V_data_19_V_U                                                                       |fifo_w16_d1_A_78                                                                          |     11|
|965   |  layer15_out_V_data_1_V_U                                                                        |fifo_w16_d1_A_79                                                                          |     12|
|966   |  layer15_out_V_data_20_V_U                                                                       |fifo_w16_d1_A_80                                                                          |     27|
|967   |  layer15_out_V_data_21_V_U                                                                       |fifo_w16_d1_A_81                                                                          |     11|
|968   |  layer15_out_V_data_22_V_U                                                                       |fifo_w16_d1_A_82                                                                          |     11|
|969   |  layer15_out_V_data_23_V_U                                                                       |fifo_w16_d1_A_83                                                                          |     11|
|970   |  layer15_out_V_data_24_V_U                                                                       |fifo_w16_d1_A_84                                                                          |     12|
|971   |  layer15_out_V_data_25_V_U                                                                       |fifo_w16_d1_A_85                                                                          |     11|
|972   |  layer15_out_V_data_26_V_U                                                                       |fifo_w16_d1_A_86                                                                          |     13|
|973   |  layer15_out_V_data_27_V_U                                                                       |fifo_w16_d1_A_87                                                                          |     11|
|974   |  layer15_out_V_data_28_V_U                                                                       |fifo_w16_d1_A_88                                                                          |     11|
|975   |  layer15_out_V_data_29_V_U                                                                       |fifo_w16_d1_A_89                                                                          |     12|
|976   |  layer15_out_V_data_2_V_U                                                                        |fifo_w16_d1_A_90                                                                          |     11|
|977   |  layer15_out_V_data_30_V_U                                                                       |fifo_w16_d1_A_91                                                                          |     11|
|978   |  layer15_out_V_data_31_V_U                                                                       |fifo_w16_d1_A_92                                                                          |     11|
|979   |  layer15_out_V_data_32_V_U                                                                       |fifo_w16_d1_A_93                                                                          |     12|
|980   |  layer15_out_V_data_33_V_U                                                                       |fifo_w16_d1_A_94                                                                          |     11|
|981   |  layer15_out_V_data_34_V_U                                                                       |fifo_w16_d1_A_95                                                                          |     11|
|982   |  layer15_out_V_data_35_V_U                                                                       |fifo_w16_d1_A_96                                                                          |     12|
|983   |  layer15_out_V_data_36_V_U                                                                       |fifo_w16_d1_A_97                                                                          |     12|
|984   |  layer15_out_V_data_37_V_U                                                                       |fifo_w16_d1_A_98                                                                          |     11|
|985   |  layer15_out_V_data_38_V_U                                                                       |fifo_w16_d1_A_99                                                                          |     11|
|986   |  layer15_out_V_data_39_V_U                                                                       |fifo_w16_d1_A_100                                                                         |     11|
|987   |  layer15_out_V_data_3_V_U                                                                        |fifo_w16_d1_A_101                                                                         |     14|
|988   |  layer15_out_V_data_40_V_U                                                                       |fifo_w16_d1_A_102                                                                         |     11|
|989   |  layer15_out_V_data_41_V_U                                                                       |fifo_w16_d1_A_103                                                                         |     12|
|990   |  layer15_out_V_data_4_V_U                                                                        |fifo_w16_d1_A_104                                                                         |     12|
|991   |  layer15_out_V_data_5_V_U                                                                        |fifo_w16_d1_A_105                                                                         |     12|
|992   |  layer15_out_V_data_6_V_U                                                                        |fifo_w16_d1_A_106                                                                         |     11|
|993   |  layer15_out_V_data_7_V_U                                                                        |fifo_w16_d1_A_107                                                                         |     56|
|994   |  layer15_out_V_data_8_V_U                                                                        |fifo_w16_d1_A_108                                                                         |     11|
|995   |  layer15_out_V_data_9_V_U                                                                        |fifo_w16_d1_A_109                                                                         |     11|
|996   |  layer17_out_V_data_0_V_U                                                                        |fifo_w16_d1_A_110                                                                         |     28|
|997   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_829                                                                |     20|
|998   |  layer17_out_V_data_10_V_U                                                                       |fifo_w16_d1_A_111                                                                         |     28|
|999   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_828                                                                |     20|
|1000  |  layer17_out_V_data_11_V_U                                                                       |fifo_w16_d1_A_112                                                                         |     28|
|1001  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_827                                                                |     20|
|1002  |  layer17_out_V_data_12_V_U                                                                       |fifo_w16_d1_A_113                                                                         |     29|
|1003  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_826                                                                |     20|
|1004  |  layer17_out_V_data_13_V_U                                                                       |fifo_w16_d1_A_114                                                                         |     28|
|1005  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_825                                                                |     20|
|1006  |  layer17_out_V_data_14_V_U                                                                       |fifo_w16_d1_A_115                                                                         |     28|
|1007  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_824                                                                |     20|
|1008  |  layer17_out_V_data_15_V_U                                                                       |fifo_w16_d1_A_116                                                                         |     29|
|1009  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_823                                                                |     20|
|1010  |  layer17_out_V_data_16_V_U                                                                       |fifo_w16_d1_A_117                                                                         |     28|
|1011  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_822                                                                |     20|
|1012  |  layer17_out_V_data_17_V_U                                                                       |fifo_w16_d1_A_118                                                                         |     30|
|1013  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_821                                                                |     20|
|1014  |  layer17_out_V_data_18_V_U                                                                       |fifo_w16_d1_A_119                                                                         |     29|
|1015  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_820                                                                |     20|
|1016  |  layer17_out_V_data_19_V_U                                                                       |fifo_w16_d1_A_120                                                                         |     29|
|1017  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_819                                                                |     20|
|1018  |  layer17_out_V_data_1_V_U                                                                        |fifo_w16_d1_A_121                                                                         |     28|
|1019  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_818                                                                |     20|
|1020  |  layer17_out_V_data_20_V_U                                                                       |fifo_w16_d1_A_122                                                                         |     29|
|1021  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_817                                                                |     20|
|1022  |  layer17_out_V_data_21_V_U                                                                       |fifo_w16_d1_A_123                                                                         |     29|
|1023  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_816                                                                |     20|
|1024  |  layer17_out_V_data_22_V_U                                                                       |fifo_w16_d1_A_124                                                                         |     32|
|1025  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_815                                                                |     20|
|1026  |  layer17_out_V_data_23_V_U                                                                       |fifo_w16_d1_A_125                                                                         |     28|
|1027  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_814                                                                |     20|
|1028  |  layer17_out_V_data_24_V_U                                                                       |fifo_w16_d1_A_126                                                                         |     28|
|1029  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_813                                                                |     20|
|1030  |  layer17_out_V_data_25_V_U                                                                       |fifo_w16_d1_A_127                                                                         |     28|
|1031  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_812                                                                |     20|
|1032  |  layer17_out_V_data_26_V_U                                                                       |fifo_w16_d1_A_128                                                                         |     29|
|1033  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_811                                                                |     20|
|1034  |  layer17_out_V_data_27_V_U                                                                       |fifo_w16_d1_A_129                                                                         |     28|
|1035  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_810                                                                |     20|
|1036  |  layer17_out_V_data_28_V_U                                                                       |fifo_w16_d1_A_130                                                                         |     28|
|1037  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_809                                                                |     20|
|1038  |  layer17_out_V_data_29_V_U                                                                       |fifo_w16_d1_A_131                                                                         |     28|
|1039  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_808                                                                |     20|
|1040  |  layer17_out_V_data_2_V_U                                                                        |fifo_w16_d1_A_132                                                                         |     29|
|1041  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_807                                                                |     20|
|1042  |  layer17_out_V_data_30_V_U                                                                       |fifo_w16_d1_A_133                                                                         |     28|
|1043  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_806                                                                |     20|
|1044  |  layer17_out_V_data_31_V_U                                                                       |fifo_w16_d1_A_134                                                                         |     28|
|1045  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_805                                                                |     20|
|1046  |  layer17_out_V_data_32_V_U                                                                       |fifo_w16_d1_A_135                                                                         |     28|
|1047  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_804                                                                |     20|
|1048  |  layer17_out_V_data_33_V_U                                                                       |fifo_w16_d1_A_136                                                                         |     29|
|1049  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_803                                                                |     20|
|1050  |  layer17_out_V_data_34_V_U                                                                       |fifo_w16_d1_A_137                                                                         |     28|
|1051  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_802                                                                |     20|
|1052  |  layer17_out_V_data_35_V_U                                                                       |fifo_w16_d1_A_138                                                                         |     28|
|1053  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_801                                                                |     20|
|1054  |  layer17_out_V_data_36_V_U                                                                       |fifo_w16_d1_A_139                                                                         |     28|
|1055  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_800                                                                |     20|
|1056  |  layer17_out_V_data_37_V_U                                                                       |fifo_w16_d1_A_140                                                                         |     29|
|1057  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_799                                                                |     20|
|1058  |  layer17_out_V_data_38_V_U                                                                       |fifo_w16_d1_A_141                                                                         |     28|
|1059  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_798                                                                |     20|
|1060  |  layer17_out_V_data_39_V_U                                                                       |fifo_w16_d1_A_142                                                                         |     28|
|1061  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_797                                                                |     20|
|1062  |  layer17_out_V_data_3_V_U                                                                        |fifo_w16_d1_A_143                                                                         |     28|
|1063  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_796                                                                |     20|
|1064  |  layer17_out_V_data_40_V_U                                                                       |fifo_w16_d1_A_144                                                                         |     32|
|1065  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_795                                                                |     20|
|1066  |  layer17_out_V_data_41_V_U                                                                       |fifo_w16_d1_A_145                                                                         |     29|
|1067  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_794                                                                |     20|
|1068  |  layer17_out_V_data_4_V_U                                                                        |fifo_w16_d1_A_146                                                                         |     29|
|1069  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_793                                                                |     20|
|1070  |  layer17_out_V_data_5_V_U                                                                        |fifo_w16_d1_A_147                                                                         |     28|
|1071  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_792                                                                |     20|
|1072  |  layer17_out_V_data_6_V_U                                                                        |fifo_w16_d1_A_148                                                                         |     30|
|1073  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_791                                                                |     20|
|1074  |  layer17_out_V_data_7_V_U                                                                        |fifo_w16_d1_A_149                                                                         |     28|
|1075  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_790                                                                |     20|
|1076  |  layer17_out_V_data_8_V_U                                                                        |fifo_w16_d1_A_150                                                                         |     28|
|1077  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_789                                                                |     20|
|1078  |  layer17_out_V_data_9_V_U                                                                        |fifo_w16_d1_A_151                                                                         |     28|
|1079  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_788                                                                |     20|
|1080  |  layer18_out_V_data_0_V_U                                                                        |fifo_w6_d1_A                                                                              |     17|
|1081  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_787                                                                 |      7|
|1082  |  layer18_out_V_data_10_V_U                                                                       |fifo_w6_d1_A_152                                                                          |     18|
|1083  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_786                                                                 |      7|
|1084  |  layer18_out_V_data_11_V_U                                                                       |fifo_w6_d1_A_153                                                                          |     17|
|1085  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_785                                                                 |      7|
|1086  |  layer18_out_V_data_12_V_U                                                                       |fifo_w6_d1_A_154                                                                          |     17|
|1087  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_784                                                                 |      7|
|1088  |  layer18_out_V_data_13_V_U                                                                       |fifo_w6_d1_A_155                                                                          |     17|
|1089  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_783                                                                 |      7|
|1090  |  layer18_out_V_data_14_V_U                                                                       |fifo_w6_d1_A_156                                                                          |     17|
|1091  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_782                                                                 |      7|
|1092  |  layer18_out_V_data_15_V_U                                                                       |fifo_w6_d1_A_157                                                                          |     17|
|1093  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_781                                                                 |      7|
|1094  |  layer18_out_V_data_16_V_U                                                                       |fifo_w6_d1_A_158                                                                          |     17|
|1095  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_780                                                                 |      7|
|1096  |  layer18_out_V_data_17_V_U                                                                       |fifo_w6_d1_A_159                                                                          |     18|
|1097  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_779                                                                 |      7|
|1098  |  layer18_out_V_data_18_V_U                                                                       |fifo_w6_d1_A_160                                                                          |     18|
|1099  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_778                                                                 |      7|
|1100  |  layer18_out_V_data_19_V_U                                                                       |fifo_w6_d1_A_161                                                                          |     18|
|1101  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_777                                                                 |      7|
|1102  |  layer18_out_V_data_1_V_U                                                                        |fifo_w6_d1_A_162                                                                          |     17|
|1103  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_776                                                                 |      7|
|1104  |  layer18_out_V_data_20_V_U                                                                       |fifo_w6_d1_A_163                                                                          |     18|
|1105  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_775                                                                 |      7|
|1106  |  layer18_out_V_data_21_V_U                                                                       |fifo_w6_d1_A_164                                                                          |     18|
|1107  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_774                                                                 |      7|
|1108  |  layer18_out_V_data_22_V_U                                                                       |fifo_w6_d1_A_165                                                                          |     17|
|1109  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_773                                                                 |      7|
|1110  |  layer18_out_V_data_23_V_U                                                                       |fifo_w6_d1_A_166                                                                          |     17|
|1111  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_772                                                                 |      7|
|1112  |  layer18_out_V_data_24_V_U                                                                       |fifo_w6_d1_A_167                                                                          |     20|
|1113  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_771                                                                 |      7|
|1114  |  layer18_out_V_data_25_V_U                                                                       |fifo_w6_d1_A_168                                                                          |     17|
|1115  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_770                                                                 |      7|
|1116  |  layer18_out_V_data_26_V_U                                                                       |fifo_w6_d1_A_169                                                                          |     17|
|1117  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_769                                                                 |      7|
|1118  |  layer18_out_V_data_27_V_U                                                                       |fifo_w6_d1_A_170                                                                          |     17|
|1119  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_768                                                                 |      7|
|1120  |  layer18_out_V_data_28_V_U                                                                       |fifo_w6_d1_A_171                                                                          |     17|
|1121  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_767                                                                 |      7|
|1122  |  layer18_out_V_data_29_V_U                                                                       |fifo_w6_d1_A_172                                                                          |     18|
|1123  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_766                                                                 |      7|
|1124  |  layer18_out_V_data_2_V_U                                                                        |fifo_w6_d1_A_173                                                                          |     17|
|1125  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_765                                                                 |      7|
|1126  |  layer18_out_V_data_30_V_U                                                                       |fifo_w6_d1_A_174                                                                          |     17|
|1127  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_764                                                                 |      7|
|1128  |  layer18_out_V_data_31_V_U                                                                       |fifo_w6_d1_A_175                                                                          |     17|
|1129  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_763                                                                 |      7|
|1130  |  layer18_out_V_data_32_V_U                                                                       |fifo_w6_d1_A_176                                                                          |     17|
|1131  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_762                                                                 |      7|
|1132  |  layer18_out_V_data_33_V_U                                                                       |fifo_w6_d1_A_177                                                                          |     19|
|1133  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_761                                                                 |      7|
|1134  |  layer18_out_V_data_34_V_U                                                                       |fifo_w6_d1_A_178                                                                          |     17|
|1135  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_760                                                                 |      7|
|1136  |  layer18_out_V_data_35_V_U                                                                       |fifo_w6_d1_A_179                                                                          |     17|
|1137  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_759                                                                 |      7|
|1138  |  layer18_out_V_data_36_V_U                                                                       |fifo_w6_d1_A_180                                                                          |     17|
|1139  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_758                                                                 |      7|
|1140  |  layer18_out_V_data_37_V_U                                                                       |fifo_w6_d1_A_181                                                                          |     17|
|1141  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_757                                                                 |      7|
|1142  |  layer18_out_V_data_38_V_U                                                                       |fifo_w6_d1_A_182                                                                          |     17|
|1143  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_756                                                                 |      7|
|1144  |  layer18_out_V_data_39_V_U                                                                       |fifo_w6_d1_A_183                                                                          |     19|
|1145  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_755                                                                 |      7|
|1146  |  layer18_out_V_data_3_V_U                                                                        |fifo_w6_d1_A_184                                                                          |     17|
|1147  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_754                                                                 |      7|
|1148  |  layer18_out_V_data_40_V_U                                                                       |fifo_w6_d1_A_185                                                                          |     19|
|1149  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_753                                                                 |      7|
|1150  |  layer18_out_V_data_41_V_U                                                                       |fifo_w6_d1_A_186                                                                          |     18|
|1151  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_752                                                                 |      7|
|1152  |  layer18_out_V_data_4_V_U                                                                        |fifo_w6_d1_A_187                                                                          |     18|
|1153  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_751                                                                 |      7|
|1154  |  layer18_out_V_data_5_V_U                                                                        |fifo_w6_d1_A_188                                                                          |     18|
|1155  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_750                                                                 |      7|
|1156  |  layer18_out_V_data_6_V_U                                                                        |fifo_w6_d1_A_189                                                                          |     18|
|1157  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_749                                                                 |      7|
|1158  |  layer18_out_V_data_7_V_U                                                                        |fifo_w6_d1_A_190                                                                          |     17|
|1159  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_748                                                                 |      7|
|1160  |  layer18_out_V_data_8_V_U                                                                        |fifo_w6_d1_A_191                                                                          |     17|
|1161  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_747                                                                 |      7|
|1162  |  layer18_out_V_data_9_V_U                                                                        |fifo_w6_d1_A_192                                                                          |     17|
|1163  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_746                                                                 |      7|
|1164  |  layer19_out_V_data_0_V_U                                                                        |fifo_w16_d1_A_193                                                                         |     12|
|1165  |  layer19_out_V_data_10_V_U                                                                       |fifo_w16_d1_A_194                                                                         |      9|
|1166  |  layer19_out_V_data_11_V_U                                                                       |fifo_w16_d1_A_195                                                                         |      9|
|1167  |  layer19_out_V_data_12_V_U                                                                       |fifo_w16_d1_A_196                                                                         |      9|
|1168  |  layer19_out_V_data_13_V_U                                                                       |fifo_w16_d1_A_197                                                                         |      9|
|1169  |  layer19_out_V_data_14_V_U                                                                       |fifo_w16_d1_A_198                                                                         |      9|
|1170  |  layer19_out_V_data_15_V_U                                                                       |fifo_w16_d1_A_199                                                                         |      9|
|1171  |  layer19_out_V_data_16_V_U                                                                       |fifo_w16_d1_A_200                                                                         |      9|
|1172  |  layer19_out_V_data_17_V_U                                                                       |fifo_w16_d1_A_201                                                                         |     13|
|1173  |  layer19_out_V_data_18_V_U                                                                       |fifo_w16_d1_A_202                                                                         |     10|
|1174  |  layer19_out_V_data_19_V_U                                                                       |fifo_w16_d1_A_203                                                                         |      9|
|1175  |  layer19_out_V_data_1_V_U                                                                        |fifo_w16_d1_A_204                                                                         |      9|
|1176  |  layer19_out_V_data_20_V_U                                                                       |fifo_w16_d1_A_205                                                                         |      9|
|1177  |  layer19_out_V_data_21_V_U                                                                       |fifo_w16_d1_A_206                                                                         |     10|
|1178  |  layer19_out_V_data_22_V_U                                                                       |fifo_w16_d1_A_207                                                                         |     10|
|1179  |  layer19_out_V_data_23_V_U                                                                       |fifo_w16_d1_A_208                                                                         |      9|
|1180  |  layer19_out_V_data_24_V_U                                                                       |fifo_w16_d1_A_209                                                                         |     10|
|1181  |  layer19_out_V_data_25_V_U                                                                       |fifo_w16_d1_A_210                                                                         |      9|
|1182  |  layer19_out_V_data_26_V_U                                                                       |fifo_w16_d1_A_211                                                                         |      9|
|1183  |  layer19_out_V_data_27_V_U                                                                       |fifo_w16_d1_A_212                                                                         |      9|
|1184  |  layer19_out_V_data_28_V_U                                                                       |fifo_w16_d1_A_213                                                                         |     10|
|1185  |  layer19_out_V_data_29_V_U                                                                       |fifo_w16_d1_A_214                                                                         |      9|
|1186  |  layer19_out_V_data_2_V_U                                                                        |fifo_w16_d1_A_215                                                                         |      9|
|1187  |  layer19_out_V_data_30_V_U                                                                       |fifo_w16_d1_A_216                                                                         |      9|
|1188  |  layer19_out_V_data_31_V_U                                                                       |fifo_w16_d1_A_217                                                                         |      9|
|1189  |  layer19_out_V_data_32_V_U                                                                       |fifo_w16_d1_A_218                                                                         |      9|
|1190  |  layer19_out_V_data_33_V_U                                                                       |fifo_w16_d1_A_219                                                                         |      9|
|1191  |  layer19_out_V_data_34_V_U                                                                       |fifo_w16_d1_A_220                                                                         |      9|
|1192  |  layer19_out_V_data_35_V_U                                                                       |fifo_w16_d1_A_221                                                                         |      9|
|1193  |  layer19_out_V_data_36_V_U                                                                       |fifo_w16_d1_A_222                                                                         |     11|
|1194  |  layer19_out_V_data_37_V_U                                                                       |fifo_w16_d1_A_223                                                                         |      9|
|1195  |  layer19_out_V_data_38_V_U                                                                       |fifo_w16_d1_A_224                                                                         |      9|
|1196  |  layer19_out_V_data_39_V_U                                                                       |fifo_w16_d1_A_225                                                                         |     10|
|1197  |  layer19_out_V_data_3_V_U                                                                        |fifo_w16_d1_A_226                                                                         |     10|
|1198  |  layer19_out_V_data_40_V_U                                                                       |fifo_w16_d1_A_227                                                                         |      9|
|1199  |  layer19_out_V_data_41_V_U                                                                       |fifo_w16_d1_A_228                                                                         |      9|
|1200  |  layer19_out_V_data_42_V_U                                                                       |fifo_w16_d1_A_229                                                                         |     10|
|1201  |  layer19_out_V_data_43_V_U                                                                       |fifo_w16_d1_A_230                                                                         |      9|
|1202  |  layer19_out_V_data_44_V_U                                                                       |fifo_w16_d1_A_231                                                                         |     10|
|1203  |  layer19_out_V_data_45_V_U                                                                       |fifo_w16_d1_A_232                                                                         |      9|
|1204  |  layer19_out_V_data_46_V_U                                                                       |fifo_w16_d1_A_233                                                                         |     10|
|1205  |  layer19_out_V_data_47_V_U                                                                       |fifo_w16_d1_A_234                                                                         |      9|
|1206  |  layer19_out_V_data_48_V_U                                                                       |fifo_w16_d1_A_235                                                                         |     11|
|1207  |  layer19_out_V_data_49_V_U                                                                       |fifo_w16_d1_A_236                                                                         |     10|
|1208  |  layer19_out_V_data_4_V_U                                                                        |fifo_w16_d1_A_237                                                                         |      9|
|1209  |  layer19_out_V_data_50_V_U                                                                       |fifo_w16_d1_A_238                                                                         |     11|
|1210  |  layer19_out_V_data_51_V_U                                                                       |fifo_w16_d1_A_239                                                                         |      9|
|1211  |  layer19_out_V_data_52_V_U                                                                       |fifo_w16_d1_A_240                                                                         |      9|
|1212  |  layer19_out_V_data_53_V_U                                                                       |fifo_w16_d1_A_241                                                                         |     10|
|1213  |  layer19_out_V_data_54_V_U                                                                       |fifo_w16_d1_A_242                                                                         |     10|
|1214  |  layer19_out_V_data_55_V_U                                                                       |fifo_w16_d1_A_243                                                                         |     10|
|1215  |  layer19_out_V_data_56_V_U                                                                       |fifo_w16_d1_A_244                                                                         |      9|
|1216  |  layer19_out_V_data_57_V_U                                                                       |fifo_w16_d1_A_245                                                                         |      9|
|1217  |  layer19_out_V_data_58_V_U                                                                       |fifo_w16_d1_A_246                                                                         |     10|
|1218  |  layer19_out_V_data_59_V_U                                                                       |fifo_w16_d1_A_247                                                                         |     11|
|1219  |  layer19_out_V_data_5_V_U                                                                        |fifo_w16_d1_A_248                                                                         |      9|
|1220  |  layer19_out_V_data_60_V_U                                                                       |fifo_w16_d1_A_249                                                                         |      9|
|1221  |  layer19_out_V_data_61_V_U                                                                       |fifo_w16_d1_A_250                                                                         |     10|
|1222  |  layer19_out_V_data_62_V_U                                                                       |fifo_w16_d1_A_251                                                                         |      9|
|1223  |  layer19_out_V_data_63_V_U                                                                       |fifo_w16_d1_A_252                                                                         |     10|
|1224  |  layer19_out_V_data_6_V_U                                                                        |fifo_w16_d1_A_253                                                                         |      9|
|1225  |  layer19_out_V_data_7_V_U                                                                        |fifo_w16_d1_A_254                                                                         |      9|
|1226  |  layer19_out_V_data_8_V_U                                                                        |fifo_w16_d1_A_255                                                                         |     10|
|1227  |  layer19_out_V_data_9_V_U                                                                        |fifo_w16_d1_A_256                                                                         |      9|
|1228  |  layer21_out_V_data_0_V_U                                                                        |fifo_w16_d1_A_257                                                                         |     27|
|1229  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_745                                                                |     19|
|1230  |  layer21_out_V_data_10_V_U                                                                       |fifo_w16_d1_A_258                                                                         |     28|
|1231  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_744                                                                |     19|
|1232  |  layer21_out_V_data_11_V_U                                                                       |fifo_w16_d1_A_259                                                                         |     27|
|1233  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_743                                                                |     19|
|1234  |  layer21_out_V_data_12_V_U                                                                       |fifo_w16_d1_A_260                                                                         |     27|
|1235  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_742                                                                |     19|
|1236  |  layer21_out_V_data_13_V_U                                                                       |fifo_w16_d1_A_261                                                                         |     27|
|1237  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_741                                                                |     19|
|1238  |  layer21_out_V_data_14_V_U                                                                       |fifo_w16_d1_A_262                                                                         |     27|
|1239  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_740                                                                |     19|
|1240  |  layer21_out_V_data_15_V_U                                                                       |fifo_w16_d1_A_263                                                                         |     27|
|1241  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_739                                                                |     19|
|1242  |  layer21_out_V_data_16_V_U                                                                       |fifo_w16_d1_A_264                                                                         |     28|
|1243  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_738                                                                |     19|
|1244  |  layer21_out_V_data_17_V_U                                                                       |fifo_w16_d1_A_265                                                                         |     27|
|1245  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_737                                                                |     19|
|1246  |  layer21_out_V_data_18_V_U                                                                       |fifo_w16_d1_A_266                                                                         |     27|
|1247  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_736                                                                |     19|
|1248  |  layer21_out_V_data_19_V_U                                                                       |fifo_w16_d1_A_267                                                                         |     28|
|1249  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_735                                                                |     19|
|1250  |  layer21_out_V_data_1_V_U                                                                        |fifo_w16_d1_A_268                                                                         |     27|
|1251  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_734                                                                |     19|
|1252  |  layer21_out_V_data_20_V_U                                                                       |fifo_w16_d1_A_269                                                                         |     27|
|1253  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_733                                                                |     19|
|1254  |  layer21_out_V_data_21_V_U                                                                       |fifo_w16_d1_A_270                                                                         |     27|
|1255  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_732                                                                |     19|
|1256  |  layer21_out_V_data_22_V_U                                                                       |fifo_w16_d1_A_271                                                                         |     27|
|1257  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_731                                                                |     19|
|1258  |  layer21_out_V_data_23_V_U                                                                       |fifo_w16_d1_A_272                                                                         |     28|
|1259  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_730                                                                |     19|
|1260  |  layer21_out_V_data_24_V_U                                                                       |fifo_w16_d1_A_273                                                                         |     29|
|1261  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_729                                                                |     19|
|1262  |  layer21_out_V_data_25_V_U                                                                       |fifo_w16_d1_A_274                                                                         |     28|
|1263  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_728                                                                |     19|
|1264  |  layer21_out_V_data_26_V_U                                                                       |fifo_w16_d1_A_275                                                                         |     28|
|1265  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_727                                                                |     19|
|1266  |  layer21_out_V_data_27_V_U                                                                       |fifo_w16_d1_A_276                                                                         |     29|
|1267  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_726                                                                |     19|
|1268  |  layer21_out_V_data_28_V_U                                                                       |fifo_w16_d1_A_277                                                                         |     28|
|1269  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_725                                                                |     19|
|1270  |  layer21_out_V_data_29_V_U                                                                       |fifo_w16_d1_A_278                                                                         |     28|
|1271  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_724                                                                |     19|
|1272  |  layer21_out_V_data_2_V_U                                                                        |fifo_w16_d1_A_279                                                                         |     29|
|1273  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_723                                                                |     19|
|1274  |  layer21_out_V_data_30_V_U                                                                       |fifo_w16_d1_A_280                                                                         |     27|
|1275  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_722                                                                |     19|
|1276  |  layer21_out_V_data_31_V_U                                                                       |fifo_w16_d1_A_281                                                                         |     27|
|1277  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_721                                                                |     19|
|1278  |  layer21_out_V_data_32_V_U                                                                       |fifo_w16_d1_A_282                                                                         |     27|
|1279  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_720                                                                |     19|
|1280  |  layer21_out_V_data_33_V_U                                                                       |fifo_w16_d1_A_283                                                                         |     27|
|1281  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_719                                                                |     19|
|1282  |  layer21_out_V_data_34_V_U                                                                       |fifo_w16_d1_A_284                                                                         |     27|
|1283  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_718                                                                |     19|
|1284  |  layer21_out_V_data_35_V_U                                                                       |fifo_w16_d1_A_285                                                                         |     27|
|1285  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_717                                                                |     19|
|1286  |  layer21_out_V_data_36_V_U                                                                       |fifo_w16_d1_A_286                                                                         |     27|
|1287  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_716                                                                |     19|
|1288  |  layer21_out_V_data_37_V_U                                                                       |fifo_w16_d1_A_287                                                                         |     27|
|1289  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_715                                                                |     19|
|1290  |  layer21_out_V_data_38_V_U                                                                       |fifo_w16_d1_A_288                                                                         |     27|
|1291  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_714                                                                |     19|
|1292  |  layer21_out_V_data_39_V_U                                                                       |fifo_w16_d1_A_289                                                                         |     27|
|1293  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_713                                                                |     19|
|1294  |  layer21_out_V_data_3_V_U                                                                        |fifo_w16_d1_A_290                                                                         |     27|
|1295  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_712                                                                |     19|
|1296  |  layer21_out_V_data_40_V_U                                                                       |fifo_w16_d1_A_291                                                                         |     27|
|1297  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_711                                                                |     19|
|1298  |  layer21_out_V_data_41_V_U                                                                       |fifo_w16_d1_A_292                                                                         |     27|
|1299  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_710                                                                |     19|
|1300  |  layer21_out_V_data_42_V_U                                                                       |fifo_w16_d1_A_293                                                                         |     27|
|1301  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_709                                                                |     19|
|1302  |  layer21_out_V_data_43_V_U                                                                       |fifo_w16_d1_A_294                                                                         |     28|
|1303  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_708                                                                |     19|
|1304  |  layer21_out_V_data_44_V_U                                                                       |fifo_w16_d1_A_295                                                                         |     27|
|1305  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_707                                                                |     19|
|1306  |  layer21_out_V_data_45_V_U                                                                       |fifo_w16_d1_A_296                                                                         |     28|
|1307  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_706                                                                |     19|
|1308  |  layer21_out_V_data_46_V_U                                                                       |fifo_w16_d1_A_297                                                                         |     28|
|1309  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_705                                                                |     19|
|1310  |  layer21_out_V_data_47_V_U                                                                       |fifo_w16_d1_A_298                                                                         |     32|
|1311  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_704                                                                |     19|
|1312  |  layer21_out_V_data_48_V_U                                                                       |fifo_w16_d1_A_299                                                                         |     30|
|1313  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_703                                                                |     19|
|1314  |  layer21_out_V_data_49_V_U                                                                       |fifo_w16_d1_A_300                                                                         |     28|
|1315  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_702                                                                |     19|
|1316  |  layer21_out_V_data_4_V_U                                                                        |fifo_w16_d1_A_301                                                                         |     28|
|1317  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_701                                                                |     19|
|1318  |  layer21_out_V_data_50_V_U                                                                       |fifo_w16_d1_A_302                                                                         |     28|
|1319  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_700                                                                |     19|
|1320  |  layer21_out_V_data_51_V_U                                                                       |fifo_w16_d1_A_303                                                                         |     28|
|1321  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_699                                                                |     19|
|1322  |  layer21_out_V_data_52_V_U                                                                       |fifo_w16_d1_A_304                                                                         |     27|
|1323  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_698                                                                |     19|
|1324  |  layer21_out_V_data_53_V_U                                                                       |fifo_w16_d1_A_305                                                                         |     27|
|1325  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_697                                                                |     19|
|1326  |  layer21_out_V_data_54_V_U                                                                       |fifo_w16_d1_A_306                                                                         |     28|
|1327  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_696                                                                |     19|
|1328  |  layer21_out_V_data_55_V_U                                                                       |fifo_w16_d1_A_307                                                                         |     27|
|1329  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_695                                                                |     19|
|1330  |  layer21_out_V_data_56_V_U                                                                       |fifo_w16_d1_A_308                                                                         |     27|
|1331  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_694                                                                |     19|
|1332  |  layer21_out_V_data_57_V_U                                                                       |fifo_w16_d1_A_309                                                                         |     27|
|1333  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_693                                                                |     19|
|1334  |  layer21_out_V_data_58_V_U                                                                       |fifo_w16_d1_A_310                                                                         |     29|
|1335  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_692                                                                |     19|
|1336  |  layer21_out_V_data_59_V_U                                                                       |fifo_w16_d1_A_311                                                                         |     27|
|1337  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_691                                                                |     19|
|1338  |  layer21_out_V_data_5_V_U                                                                        |fifo_w16_d1_A_312                                                                         |     27|
|1339  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_690                                                                |     19|
|1340  |  layer21_out_V_data_60_V_U                                                                       |fifo_w16_d1_A_313                                                                         |     27|
|1341  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_689                                                                |     19|
|1342  |  layer21_out_V_data_61_V_U                                                                       |fifo_w16_d1_A_314                                                                         |     28|
|1343  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_688                                                                |     19|
|1344  |  layer21_out_V_data_62_V_U                                                                       |fifo_w16_d1_A_315                                                                         |     27|
|1345  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_687                                                                |     19|
|1346  |  layer21_out_V_data_63_V_U                                                                       |fifo_w16_d1_A_316                                                                         |     28|
|1347  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_686                                                                |     19|
|1348  |  layer21_out_V_data_6_V_U                                                                        |fifo_w16_d1_A_317                                                                         |     27|
|1349  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_685                                                                |     19|
|1350  |  layer21_out_V_data_7_V_U                                                                        |fifo_w16_d1_A_318                                                                         |     27|
|1351  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_684                                                                |     19|
|1352  |  layer21_out_V_data_8_V_U                                                                        |fifo_w16_d1_A_319                                                                         |     29|
|1353  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_683                                                                |     19|
|1354  |  layer21_out_V_data_9_V_U                                                                        |fifo_w16_d1_A_320                                                                         |     27|
|1355  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_682                                                                |     19|
|1356  |  layer22_out_V_data_0_V_U                                                                        |fifo_w6_d1_A_321                                                                          |     17|
|1357  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_681                                                                 |      6|
|1358  |  layer22_out_V_data_10_V_U                                                                       |fifo_w6_d1_A_322                                                                          |     15|
|1359  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_680                                                                 |      6|
|1360  |  layer22_out_V_data_11_V_U                                                                       |fifo_w6_d1_A_323                                                                          |     15|
|1361  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_679                                                                 |      6|
|1362  |  layer22_out_V_data_12_V_U                                                                       |fifo_w6_d1_A_324                                                                          |     15|
|1363  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_678                                                                 |      6|
|1364  |  layer22_out_V_data_13_V_U                                                                       |fifo_w6_d1_A_325                                                                          |     16|
|1365  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_677                                                                 |      6|
|1366  |  layer22_out_V_data_14_V_U                                                                       |fifo_w6_d1_A_326                                                                          |     16|
|1367  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_676                                                                 |      6|
|1368  |  layer22_out_V_data_15_V_U                                                                       |fifo_w6_d1_A_327                                                                          |     15|
|1369  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_675                                                                 |      6|
|1370  |  layer22_out_V_data_16_V_U                                                                       |fifo_w6_d1_A_328                                                                          |     15|
|1371  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_674                                                                 |      6|
|1372  |  layer22_out_V_data_17_V_U                                                                       |fifo_w6_d1_A_329                                                                          |     16|
|1373  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_673                                                                 |      6|
|1374  |  layer22_out_V_data_18_V_U                                                                       |fifo_w6_d1_A_330                                                                          |     15|
|1375  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_672                                                                 |      6|
|1376  |  layer22_out_V_data_19_V_U                                                                       |fifo_w6_d1_A_331                                                                          |     15|
|1377  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_671                                                                 |      6|
|1378  |  layer22_out_V_data_1_V_U                                                                        |fifo_w6_d1_A_332                                                                          |     15|
|1379  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_670                                                                 |      6|
|1380  |  layer22_out_V_data_20_V_U                                                                       |fifo_w6_d1_A_333                                                                          |     16|
|1381  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_669                                                                 |      6|
|1382  |  layer22_out_V_data_21_V_U                                                                       |fifo_w6_d1_A_334                                                                          |     15|
|1383  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_668                                                                 |      6|
|1384  |  layer22_out_V_data_22_V_U                                                                       |fifo_w6_d1_A_335                                                                          |     17|
|1385  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_667                                                                 |      6|
|1386  |  layer22_out_V_data_23_V_U                                                                       |fifo_w6_d1_A_336                                                                          |     15|
|1387  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_666                                                                 |      6|
|1388  |  layer22_out_V_data_24_V_U                                                                       |fifo_w6_d1_A_337                                                                          |     18|
|1389  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_665                                                                 |      6|
|1390  |  layer22_out_V_data_25_V_U                                                                       |fifo_w6_d1_A_338                                                                          |     16|
|1391  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_664                                                                 |      6|
|1392  |  layer22_out_V_data_26_V_U                                                                       |fifo_w6_d1_A_339                                                                          |     16|
|1393  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_663                                                                 |      6|
|1394  |  layer22_out_V_data_27_V_U                                                                       |fifo_w6_d1_A_340                                                                          |     16|
|1395  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_662                                                                 |      6|
|1396  |  layer22_out_V_data_28_V_U                                                                       |fifo_w6_d1_A_341                                                                          |     18|
|1397  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_661                                                                 |      6|
|1398  |  layer22_out_V_data_29_V_U                                                                       |fifo_w6_d1_A_342                                                                          |     16|
|1399  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_660                                                                 |      6|
|1400  |  layer22_out_V_data_2_V_U                                                                        |fifo_w6_d1_A_343                                                                          |     15|
|1401  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_659                                                                 |      6|
|1402  |  layer22_out_V_data_30_V_U                                                                       |fifo_w6_d1_A_344                                                                          |     16|
|1403  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_658                                                                 |      6|
|1404  |  layer22_out_V_data_31_V_U                                                                       |fifo_w6_d1_A_345                                                                          |     16|
|1405  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_657                                                                 |      6|
|1406  |  layer22_out_V_data_32_V_U                                                                       |fifo_w6_d1_A_346                                                                          |     15|
|1407  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_656                                                                 |      6|
|1408  |  layer22_out_V_data_33_V_U                                                                       |fifo_w6_d1_A_347                                                                          |     15|
|1409  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_655                                                                 |      6|
|1410  |  layer22_out_V_data_34_V_U                                                                       |fifo_w6_d1_A_348                                                                          |     15|
|1411  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_654                                                                 |      6|
|1412  |  layer22_out_V_data_35_V_U                                                                       |fifo_w6_d1_A_349                                                                          |     16|
|1413  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_653                                                                 |      6|
|1414  |  layer22_out_V_data_36_V_U                                                                       |fifo_w6_d1_A_350                                                                          |     15|
|1415  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_652                                                                 |      6|
|1416  |  layer22_out_V_data_37_V_U                                                                       |fifo_w6_d1_A_351                                                                          |     15|
|1417  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_651                                                                 |      6|
|1418  |  layer22_out_V_data_38_V_U                                                                       |fifo_w6_d1_A_352                                                                          |     15|
|1419  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_650                                                                 |      6|
|1420  |  layer22_out_V_data_39_V_U                                                                       |fifo_w6_d1_A_353                                                                          |     17|
|1421  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_649                                                                 |      6|
|1422  |  layer22_out_V_data_3_V_U                                                                        |fifo_w6_d1_A_354                                                                          |     15|
|1423  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_648                                                                 |      6|
|1424  |  layer22_out_V_data_40_V_U                                                                       |fifo_w6_d1_A_355                                                                          |     15|
|1425  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_647                                                                 |      6|
|1426  |  layer22_out_V_data_41_V_U                                                                       |fifo_w6_d1_A_356                                                                          |     15|
|1427  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_646                                                                 |      6|
|1428  |  layer22_out_V_data_42_V_U                                                                       |fifo_w6_d1_A_357                                                                          |     16|
|1429  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_645                                                                 |      6|
|1430  |  layer22_out_V_data_43_V_U                                                                       |fifo_w6_d1_A_358                                                                          |     15|
|1431  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_644                                                                 |      6|
|1432  |  layer22_out_V_data_44_V_U                                                                       |fifo_w6_d1_A_359                                                                          |     16|
|1433  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_643                                                                 |      6|
|1434  |  layer22_out_V_data_45_V_U                                                                       |fifo_w6_d1_A_360                                                                          |     15|
|1435  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_642                                                                 |      6|
|1436  |  layer22_out_V_data_46_V_U                                                                       |fifo_w6_d1_A_361                                                                          |     17|
|1437  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_641                                                                 |      6|
|1438  |  layer22_out_V_data_47_V_U                                                                       |fifo_w6_d1_A_362                                                                          |     16|
|1439  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_640                                                                 |      6|
|1440  |  layer22_out_V_data_48_V_U                                                                       |fifo_w6_d1_A_363                                                                          |     16|
|1441  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_639                                                                 |      6|
|1442  |  layer22_out_V_data_49_V_U                                                                       |fifo_w6_d1_A_364                                                                          |     16|
|1443  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_638                                                                 |      6|
|1444  |  layer22_out_V_data_4_V_U                                                                        |fifo_w6_d1_A_365                                                                          |     17|
|1445  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_637                                                                 |      6|
|1446  |  layer22_out_V_data_50_V_U                                                                       |fifo_w6_d1_A_366                                                                          |     16|
|1447  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_636                                                                 |      6|
|1448  |  layer22_out_V_data_51_V_U                                                                       |fifo_w6_d1_A_367                                                                          |     15|
|1449  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_635                                                                 |      6|
|1450  |  layer22_out_V_data_52_V_U                                                                       |fifo_w6_d1_A_368                                                                          |     16|
|1451  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_634                                                                 |      6|
|1452  |  layer22_out_V_data_53_V_U                                                                       |fifo_w6_d1_A_369                                                                          |     17|
|1453  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_633                                                                 |      6|
|1454  |  layer22_out_V_data_54_V_U                                                                       |fifo_w6_d1_A_370                                                                          |     15|
|1455  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_632                                                                 |      6|
|1456  |  layer22_out_V_data_55_V_U                                                                       |fifo_w6_d1_A_371                                                                          |     15|
|1457  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_631                                                                 |      6|
|1458  |  layer22_out_V_data_56_V_U                                                                       |fifo_w6_d1_A_372                                                                          |     15|
|1459  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_630                                                                 |      6|
|1460  |  layer22_out_V_data_57_V_U                                                                       |fifo_w6_d1_A_373                                                                          |     16|
|1461  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_629                                                                 |      6|
|1462  |  layer22_out_V_data_58_V_U                                                                       |fifo_w6_d1_A_374                                                                          |     15|
|1463  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_628                                                                 |      6|
|1464  |  layer22_out_V_data_59_V_U                                                                       |fifo_w6_d1_A_375                                                                          |     15|
|1465  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_627                                                                 |      6|
|1466  |  layer22_out_V_data_5_V_U                                                                        |fifo_w6_d1_A_376                                                                          |     15|
|1467  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_626                                                                 |      6|
|1468  |  layer22_out_V_data_60_V_U                                                                       |fifo_w6_d1_A_377                                                                          |     16|
|1469  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_625                                                                 |      6|
|1470  |  layer22_out_V_data_61_V_U                                                                       |fifo_w6_d1_A_378                                                                          |     15|
|1471  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_624                                                                 |      6|
|1472  |  layer22_out_V_data_62_V_U                                                                       |fifo_w6_d1_A_379                                                                          |     15|
|1473  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_623                                                                 |      6|
|1474  |  layer22_out_V_data_63_V_U                                                                       |fifo_w6_d1_A_380                                                                          |     15|
|1475  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_622                                                                 |      6|
|1476  |  layer22_out_V_data_6_V_U                                                                        |fifo_w6_d1_A_381                                                                          |     16|
|1477  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_621                                                                 |      6|
|1478  |  layer22_out_V_data_7_V_U                                                                        |fifo_w6_d1_A_382                                                                          |     15|
|1479  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_620                                                                 |      6|
|1480  |  layer22_out_V_data_8_V_U                                                                        |fifo_w6_d1_A_383                                                                          |     15|
|1481  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_619                                                                 |      6|
|1482  |  layer22_out_V_data_9_V_U                                                                        |fifo_w6_d1_A_384                                                                          |     15|
|1483  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg                                                                     |      6|
|1484  |  layer23_out_V_data_0_V_U                                                                        |fifo_w16_d1_A_385                                                                         |     26|
|1485  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_618                                                                |     16|
|1486  |  layer23_out_V_data_1_V_U                                                                        |fifo_w16_d1_A_386                                                                         |     26|
|1487  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_617                                                                |     16|
|1488  |  layer23_out_V_data_2_V_U                                                                        |fifo_w16_d1_A_387                                                                         |     49|
|1489  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_616                                                                |     27|
|1490  |  layer23_out_V_data_3_V_U                                                                        |fifo_w16_d1_A_388                                                                         |     27|
|1491  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_615                                                                |     16|
|1492  |  layer23_out_V_data_4_V_U                                                                        |fifo_w16_d1_A_389                                                                         |     26|
|1493  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_614                                                                |     16|
|1494  |  layer23_out_V_data_5_V_U                                                                        |fifo_w16_d1_A_390                                                                         |     27|
|1495  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_613                                                                |     16|
|1496  |  layer23_out_V_data_6_V_U                                                                        |fifo_w16_d1_A_391                                                                         |     26|
|1497  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_612                                                                |     16|
|1498  |  layer23_out_V_data_7_V_U                                                                        |fifo_w16_d1_A_392                                                                         |     29|
|1499  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_611                                                                |     16|
|1500  |  layer23_out_V_data_8_V_U                                                                        |fifo_w16_d1_A_393                                                                         |     26|
|1501  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_610                                                                |     16|
|1502  |  layer23_out_V_data_9_V_U                                                                        |fifo_w16_d1_A_394                                                                         |     26|
|1503  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg                                                                    |     16|
|1504  |  layer2_out_V_data_0_V_U                                                                         |fifo_w16_d900_A                                                                           |    146|
|1505  |  layer2_out_V_data_10_V_U                                                                        |fifo_w16_d900_A_395                                                                       |    146|
|1506  |  layer2_out_V_data_11_V_U                                                                        |fifo_w16_d900_A_396                                                                       |    146|
|1507  |  layer2_out_V_data_12_V_U                                                                        |fifo_w16_d900_A_397                                                                       |    148|
|1508  |  layer2_out_V_data_13_V_U                                                                        |fifo_w16_d900_A_398                                                                       |    147|
|1509  |  layer2_out_V_data_14_V_U                                                                        |fifo_w16_d900_A_399                                                                       |    146|
|1510  |  layer2_out_V_data_15_V_U                                                                        |fifo_w16_d900_A_400                                                                       |    146|
|1511  |  layer2_out_V_data_1_V_U                                                                         |fifo_w16_d900_A_401                                                                       |    147|
|1512  |  layer2_out_V_data_2_V_U                                                                         |fifo_w16_d900_A_402                                                                       |    147|
|1513  |  layer2_out_V_data_3_V_U                                                                         |fifo_w16_d900_A_403                                                                       |    146|
|1514  |  layer2_out_V_data_4_V_U                                                                         |fifo_w16_d900_A_404                                                                       |    146|
|1515  |  layer2_out_V_data_5_V_U                                                                         |fifo_w16_d900_A_405                                                                       |    146|
|1516  |  layer2_out_V_data_6_V_U                                                                         |fifo_w16_d900_A_406                                                                       |    146|
|1517  |  layer2_out_V_data_7_V_U                                                                         |fifo_w16_d900_A_407                                                                       |    147|
|1518  |  layer2_out_V_data_8_V_U                                                                         |fifo_w16_d900_A_408                                                                       |    147|
|1519  |  layer2_out_V_data_9_V_U                                                                         |fifo_w16_d900_A_409                                                                       |    147|
|1520  |  layer4_out_V_data_0_V_U                                                                         |fifo_w6_d900_A                                                                            |    113|
|1521  |  layer4_out_V_data_10_V_U                                                                        |fifo_w6_d900_A_410                                                                        |    113|
|1522  |  layer4_out_V_data_11_V_U                                                                        |fifo_w6_d900_A_411                                                                        |    112|
|1523  |  layer4_out_V_data_12_V_U                                                                        |fifo_w6_d900_A_412                                                                        |    113|
|1524  |  layer4_out_V_data_13_V_U                                                                        |fifo_w6_d900_A_413                                                                        |    112|
|1525  |  layer4_out_V_data_14_V_U                                                                        |fifo_w6_d900_A_414                                                                        |    112|
|1526  |  layer4_out_V_data_15_V_U                                                                        |fifo_w6_d900_A_415                                                                        |    113|
|1527  |  layer4_out_V_data_1_V_U                                                                         |fifo_w6_d900_A_416                                                                        |    113|
|1528  |  layer4_out_V_data_2_V_U                                                                         |fifo_w6_d900_A_417                                                                        |    113|
|1529  |  layer4_out_V_data_3_V_U                                                                         |fifo_w6_d900_A_418                                                                        |    112|
|1530  |  layer4_out_V_data_4_V_U                                                                         |fifo_w6_d900_A_419                                                                        |    113|
|1531  |  layer4_out_V_data_5_V_U                                                                         |fifo_w6_d900_A_420                                                                        |    112|
|1532  |  layer4_out_V_data_6_V_U                                                                         |fifo_w6_d900_A_421                                                                        |    112|
|1533  |  layer4_out_V_data_7_V_U                                                                         |fifo_w6_d900_A_422                                                                        |    113|
|1534  |  layer4_out_V_data_8_V_U                                                                         |fifo_w6_d900_A_423                                                                        |    112|
|1535  |  layer4_out_V_data_9_V_U                                                                         |fifo_w6_d900_A_424                                                                        |    112|
|1536  |  layer5_out_V_data_0_V_U                                                                         |fifo_w16_d225_A                                                                           |    113|
|1537  |  layer5_out_V_data_10_V_U                                                                        |fifo_w16_d225_A_425                                                                       |    112|
|1538  |  layer5_out_V_data_11_V_U                                                                        |fifo_w16_d225_A_426                                                                       |    112|
|1539  |  layer5_out_V_data_12_V_U                                                                        |fifo_w16_d225_A_427                                                                       |    112|
|1540  |  layer5_out_V_data_13_V_U                                                                        |fifo_w16_d225_A_428                                                                       |    114|
|1541  |  layer5_out_V_data_14_V_U                                                                        |fifo_w16_d225_A_429                                                                       |    112|
|1542  |  layer5_out_V_data_15_V_U                                                                        |fifo_w16_d225_A_430                                                                       |    112|
|1543  |  layer5_out_V_data_1_V_U                                                                         |fifo_w16_d225_A_431                                                                       |    112|
|1544  |  layer5_out_V_data_2_V_U                                                                         |fifo_w16_d225_A_432                                                                       |    113|
|1545  |  layer5_out_V_data_3_V_U                                                                         |fifo_w16_d225_A_433                                                                       |    112|
|1546  |  layer5_out_V_data_4_V_U                                                                         |fifo_w16_d225_A_434                                                                       |    114|
|1547  |  layer5_out_V_data_5_V_U                                                                         |fifo_w16_d225_A_435                                                                       |    112|
|1548  |  layer5_out_V_data_6_V_U                                                                         |fifo_w16_d225_A_436                                                                       |    112|
|1549  |  layer5_out_V_data_7_V_U                                                                         |fifo_w16_d225_A_437                                                                       |    112|
|1550  |  layer5_out_V_data_8_V_U                                                                         |fifo_w16_d225_A_438                                                                       |    114|
|1551  |  layer5_out_V_data_9_V_U                                                                         |fifo_w16_d225_A_439                                                                       |    114|
|1552  |  layer6_out_V_data_0_V_U                                                                         |fifo_w16_d169_A                                                                           |    126|
|1553  |  layer6_out_V_data_10_V_U                                                                        |fifo_w16_d169_A_440                                                                       |    125|
|1554  |  layer6_out_V_data_11_V_U                                                                        |fifo_w16_d169_A_441                                                                       |    125|
|1555  |  layer6_out_V_data_12_V_U                                                                        |fifo_w16_d169_A_442                                                                       |    127|
|1556  |  layer6_out_V_data_13_V_U                                                                        |fifo_w16_d169_A_443                                                                       |    126|
|1557  |  layer6_out_V_data_14_V_U                                                                        |fifo_w16_d169_A_444                                                                       |    125|
|1558  |  layer6_out_V_data_15_V_U                                                                        |fifo_w16_d169_A_445                                                                       |    126|
|1559  |  layer6_out_V_data_1_V_U                                                                         |fifo_w16_d169_A_446                                                                       |    126|
|1560  |  layer6_out_V_data_2_V_U                                                                         |fifo_w16_d169_A_447                                                                       |    125|
|1561  |  layer6_out_V_data_3_V_U                                                                         |fifo_w16_d169_A_448                                                                       |    125|
|1562  |  layer6_out_V_data_4_V_U                                                                         |fifo_w16_d169_A_449                                                                       |    125|
|1563  |  layer6_out_V_data_5_V_U                                                                         |fifo_w16_d169_A_450                                                                       |    125|
|1564  |  layer6_out_V_data_6_V_U                                                                         |fifo_w16_d169_A_451                                                                       |    125|
|1565  |  layer6_out_V_data_7_V_U                                                                         |fifo_w16_d169_A_452                                                                       |    126|
|1566  |  layer6_out_V_data_8_V_U                                                                         |fifo_w16_d169_A_453                                                                       |    127|
|1567  |  layer6_out_V_data_9_V_U                                                                         |fifo_w16_d169_A_454                                                                       |    126|
|1568  |  layer8_out_V_data_0_V_U                                                                         |fifo_w6_d169_A                                                                            |    105|
|1569  |    U_fifo_w6_d169_A_shiftReg                                                                     |fifo_w6_d169_A_shiftReg_609                                                               |     72|
|1570  |  layer8_out_V_data_10_V_U                                                                        |fifo_w6_d169_A_455                                                                        |    105|
|1571  |    U_fifo_w6_d169_A_shiftReg                                                                     |fifo_w6_d169_A_shiftReg_608                                                               |     72|
|1572  |  layer8_out_V_data_11_V_U                                                                        |fifo_w6_d169_A_456                                                                        |    104|
|1573  |    U_fifo_w6_d169_A_shiftReg                                                                     |fifo_w6_d169_A_shiftReg_607                                                               |     72|
|1574  |  layer8_out_V_data_12_V_U                                                                        |fifo_w6_d169_A_457                                                                        |    105|
|1575  |    U_fifo_w6_d169_A_shiftReg                                                                     |fifo_w6_d169_A_shiftReg_606                                                               |     73|
|1576  |  layer8_out_V_data_13_V_U                                                                        |fifo_w6_d169_A_458                                                                        |    105|
|1577  |    U_fifo_w6_d169_A_shiftReg                                                                     |fifo_w6_d169_A_shiftReg_605                                                               |     73|
|1578  |  layer8_out_V_data_14_V_U                                                                        |fifo_w6_d169_A_459                                                                        |    104|
|1579  |    U_fifo_w6_d169_A_shiftReg                                                                     |fifo_w6_d169_A_shiftReg_604                                                               |     72|
|1580  |  layer8_out_V_data_15_V_U                                                                        |fifo_w6_d169_A_460                                                                        |    105|
|1581  |    U_fifo_w6_d169_A_shiftReg                                                                     |fifo_w6_d169_A_shiftReg_603                                                               |     72|
|1582  |  layer8_out_V_data_1_V_U                                                                         |fifo_w6_d169_A_461                                                                        |    105|
|1583  |    U_fifo_w6_d169_A_shiftReg                                                                     |fifo_w6_d169_A_shiftReg_602                                                               |     73|
|1584  |  layer8_out_V_data_2_V_U                                                                         |fifo_w6_d169_A_462                                                                        |    105|
|1585  |    U_fifo_w6_d169_A_shiftReg                                                                     |fifo_w6_d169_A_shiftReg_601                                                               |     72|
|1586  |  layer8_out_V_data_3_V_U                                                                         |fifo_w6_d169_A_463                                                                        |    104|
|1587  |    U_fifo_w6_d169_A_shiftReg                                                                     |fifo_w6_d169_A_shiftReg_600                                                               |     72|
|1588  |  layer8_out_V_data_4_V_U                                                                         |fifo_w6_d169_A_464                                                                        |    105|
|1589  |    U_fifo_w6_d169_A_shiftReg                                                                     |fifo_w6_d169_A_shiftReg_599                                                               |     72|
|1590  |  layer8_out_V_data_5_V_U                                                                         |fifo_w6_d169_A_465                                                                        |    104|
|1591  |    U_fifo_w6_d169_A_shiftReg                                                                     |fifo_w6_d169_A_shiftReg_598                                                               |     72|
|1592  |  layer8_out_V_data_6_V_U                                                                         |fifo_w6_d169_A_466                                                                        |    104|
|1593  |    U_fifo_w6_d169_A_shiftReg                                                                     |fifo_w6_d169_A_shiftReg_597                                                               |     72|
|1594  |  layer8_out_V_data_7_V_U                                                                         |fifo_w6_d169_A_467                                                                        |    105|
|1595  |    U_fifo_w6_d169_A_shiftReg                                                                     |fifo_w6_d169_A_shiftReg_596                                                               |     72|
|1596  |  layer8_out_V_data_8_V_U                                                                         |fifo_w6_d169_A_468                                                                        |    105|
|1597  |    U_fifo_w6_d169_A_shiftReg                                                                     |fifo_w6_d169_A_shiftReg_595                                                               |     73|
|1598  |  layer8_out_V_data_9_V_U                                                                         |fifo_w6_d169_A_469                                                                        |    104|
|1599  |    U_fifo_w6_d169_A_shiftReg                                                                     |fifo_w6_d169_A_shiftReg                                                                   |     72|
|1600  |  layer9_out_V_data_0_V_U                                                                         |fifo_w16_d36_A                                                                            |     51|
|1601  |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg_594                                                               |     24|
|1602  |  layer9_out_V_data_10_V_U                                                                        |fifo_w16_d36_A_470                                                                        |     51|
|1603  |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg_593                                                               |     24|
|1604  |  layer9_out_V_data_11_V_U                                                                        |fifo_w16_d36_A_471                                                                        |     52|
|1605  |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg_592                                                               |     25|
|1606  |  layer9_out_V_data_12_V_U                                                                        |fifo_w16_d36_A_472                                                                        |     50|
|1607  |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg_591                                                               |     24|
|1608  |  layer9_out_V_data_13_V_U                                                                        |fifo_w16_d36_A_473                                                                        |     51|
|1609  |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg_590                                                               |     24|
|1610  |  layer9_out_V_data_14_V_U                                                                        |fifo_w16_d36_A_474                                                                        |     51|
|1611  |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg_589                                                               |     24|
|1612  |  layer9_out_V_data_15_V_U                                                                        |fifo_w16_d36_A_475                                                                        |     50|
|1613  |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg_588                                                               |     24|
|1614  |  layer9_out_V_data_1_V_U                                                                         |fifo_w16_d36_A_476                                                                        |     50|
|1615  |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg_587                                                               |     24|
|1616  |  layer9_out_V_data_2_V_U                                                                         |fifo_w16_d36_A_477                                                                        |     50|
|1617  |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg_586                                                               |     24|
|1618  |  layer9_out_V_data_3_V_U                                                                         |fifo_w16_d36_A_478                                                                        |     50|
|1619  |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg_585                                                               |     24|
|1620  |  layer9_out_V_data_4_V_U                                                                         |fifo_w16_d36_A_479                                                                        |     50|
|1621  |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg_584                                                               |     24|
|1622  |  layer9_out_V_data_5_V_U                                                                         |fifo_w16_d36_A_480                                                                        |     51|
|1623  |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg_583                                                               |     24|
|1624  |  layer9_out_V_data_6_V_U                                                                         |fifo_w16_d36_A_481                                                                        |     51|
|1625  |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg_582                                                               |     24|
|1626  |  layer9_out_V_data_7_V_U                                                                         |fifo_w16_d36_A_482                                                                        |     50|
|1627  |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg_581                                                               |     24|
|1628  |  layer9_out_V_data_8_V_U                                                                         |fifo_w16_d36_A_483                                                                        |     50|
|1629  |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg_580                                                               |     24|
|1630  |  layer9_out_V_data_9_V_U                                                                         |fifo_w16_d36_A_484                                                                        |     51|
|1631  |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg                                                                   |     24|
|1632  |  normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0                          |normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s                     |   1209|
|1633  |  normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0                          |normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s                     |   1925|
|1634  |  pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0                                     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s                                |   2293|
|1635  |    line_buffer_Array_V_3_0_0_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi          |     12|
|1636  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__1  |     12|
|1637  |    line_buffer_Array_V_3_0_10_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_565      |     12|
|1638  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__11 |     12|
|1639  |    line_buffer_Array_V_3_0_11_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_566      |     12|
|1640  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__12 |     12|
|1641  |    line_buffer_Array_V_3_0_12_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_567      |     12|
|1642  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__13 |     12|
|1643  |    line_buffer_Array_V_3_0_13_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_568      |     12|
|1644  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__14 |     12|
|1645  |    line_buffer_Array_V_3_0_14_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_569      |     12|
|1646  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__15 |     12|
|1647  |    line_buffer_Array_V_3_0_15_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_570      |     14|
|1648  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core     |     12|
|1649  |    line_buffer_Array_V_3_0_1_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_571      |     12|
|1650  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__2  |     12|
|1651  |    line_buffer_Array_V_3_0_2_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_572      |     12|
|1652  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__3  |     12|
|1653  |    line_buffer_Array_V_3_0_3_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_573      |     12|
|1654  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__4  |     12|
|1655  |    line_buffer_Array_V_3_0_4_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_574      |     12|
|1656  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__5  |     12|
|1657  |    line_buffer_Array_V_3_0_5_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_575      |     12|
|1658  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__6  |     12|
|1659  |    line_buffer_Array_V_3_0_6_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_576      |     12|
|1660  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__7  |     12|
|1661  |    line_buffer_Array_V_3_0_7_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_577      |     12|
|1662  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__8  |     12|
|1663  |    line_buffer_Array_V_3_0_8_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_578      |     12|
|1664  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__9  |     12|
|1665  |    line_buffer_Array_V_3_0_9_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_579      |     12|
|1666  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__10 |     12|
|1667  |  pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0                                     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s                                |   2306|
|1668  |    line_buffer_Array_V_4_0_0_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2          |     12|
|1669  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__1  |     12|
|1670  |    line_buffer_Array_V_4_0_10_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_550      |     12|
|1671  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__11 |     12|
|1672  |    line_buffer_Array_V_4_0_11_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_551      |     12|
|1673  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__12 |     12|
|1674  |    line_buffer_Array_V_4_0_12_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_552      |     12|
|1675  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__13 |     12|
|1676  |    line_buffer_Array_V_4_0_13_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_553      |     12|
|1677  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__14 |     12|
|1678  |    line_buffer_Array_V_4_0_14_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_554      |     12|
|1679  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__15 |     12|
|1680  |    line_buffer_Array_V_4_0_15_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_555      |     13|
|1681  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core     |     12|
|1682  |    line_buffer_Array_V_4_0_1_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_556      |     12|
|1683  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__2  |     12|
|1684  |    line_buffer_Array_V_4_0_2_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_557      |     12|
|1685  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__3  |     12|
|1686  |    line_buffer_Array_V_4_0_3_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_558      |     12|
|1687  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__4  |     12|
|1688  |    line_buffer_Array_V_4_0_4_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_559      |     12|
|1689  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__5  |     12|
|1690  |    line_buffer_Array_V_4_0_5_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_560      |     12|
|1691  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__6  |     12|
|1692  |    line_buffer_Array_V_4_0_6_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_561      |     12|
|1693  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__7  |     12|
|1694  |    line_buffer_Array_V_4_0_7_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_562      |     12|
|1695  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__8  |     12|
|1696  |    line_buffer_Array_V_4_0_8_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_563      |     12|
|1697  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__9  |     12|
|1698  |    line_buffer_Array_V_4_0_9_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_564      |     12|
|1699  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__10 |     12|
|1700  |  pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0                                    |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s                               |   3048|
|1701  |    line_buffer_Array_V_5_0_0_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq          |      6|
|1702  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__1  |      6|
|1703  |    line_buffer_Array_V_5_0_10_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_504      |      6|
|1704  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__11 |      6|
|1705  |    line_buffer_Array_V_5_0_11_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_505      |      6|
|1706  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__12 |      6|
|1707  |    line_buffer_Array_V_5_0_12_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_506      |      6|
|1708  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__13 |      6|
|1709  |    line_buffer_Array_V_5_0_13_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_507      |      6|
|1710  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__14 |      6|
|1711  |    line_buffer_Array_V_5_0_14_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_508      |      6|
|1712  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__15 |      6|
|1713  |    line_buffer_Array_V_5_0_15_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_509      |      6|
|1714  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__16 |      6|
|1715  |    line_buffer_Array_V_5_0_16_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_510      |      6|
|1716  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__17 |      6|
|1717  |    line_buffer_Array_V_5_0_17_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_511      |      6|
|1718  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__18 |      6|
|1719  |    line_buffer_Array_V_5_0_18_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_512      |      6|
|1720  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__19 |      6|
|1721  |    line_buffer_Array_V_5_0_19_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_513      |      6|
|1722  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__20 |      6|
|1723  |    line_buffer_Array_V_5_0_1_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_514      |      6|
|1724  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__2  |      6|
|1725  |    line_buffer_Array_V_5_0_20_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_515      |      6|
|1726  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__21 |      6|
|1727  |    line_buffer_Array_V_5_0_21_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_516      |      6|
|1728  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__22 |      6|
|1729  |    line_buffer_Array_V_5_0_22_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_517      |      6|
|1730  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__23 |      6|
|1731  |    line_buffer_Array_V_5_0_23_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_518      |      8|
|1732  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core     |      6|
|1733  |    line_buffer_Array_V_5_0_2_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_519      |      6|
|1734  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__3  |      6|
|1735  |    line_buffer_Array_V_5_0_3_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_520      |      6|
|1736  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__4  |      6|
|1737  |    line_buffer_Array_V_5_0_4_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_521      |      6|
|1738  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__5  |      6|
|1739  |    line_buffer_Array_V_5_0_5_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_522      |      6|
|1740  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__6  |      6|
|1741  |    line_buffer_Array_V_5_0_6_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_523      |      6|
|1742  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__7  |      6|
|1743  |    line_buffer_Array_V_5_0_7_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_524      |      6|
|1744  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__8  |      6|
|1745  |    line_buffer_Array_V_5_0_8_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_525      |      6|
|1746  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__9  |      6|
|1747  |    line_buffer_Array_V_5_0_9_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_526      |      6|
|1748  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__10 |      6|
|1749  |    myproject_axi_mux_42_16_1_1_U1114                                                             |myproject_axi_mux_42_16_1_1                                                               |      6|
|1750  |    myproject_axi_mux_42_16_1_1_U1115                                                             |myproject_axi_mux_42_16_1_1_527                                                           |      6|
|1751  |    myproject_axi_mux_42_16_1_1_U1116                                                             |myproject_axi_mux_42_16_1_1_528                                                           |      6|
|1752  |    myproject_axi_mux_42_16_1_1_U1117                                                             |myproject_axi_mux_42_16_1_1_529                                                           |      6|
|1753  |    myproject_axi_mux_42_16_1_1_U1118                                                             |myproject_axi_mux_42_16_1_1_530                                                           |      6|
|1754  |    myproject_axi_mux_42_16_1_1_U1119                                                             |myproject_axi_mux_42_16_1_1_531                                                           |      6|
|1755  |    myproject_axi_mux_42_16_1_1_U1120                                                             |myproject_axi_mux_42_16_1_1_532                                                           |      6|
|1756  |    myproject_axi_mux_42_16_1_1_U1121                                                             |myproject_axi_mux_42_16_1_1_533                                                           |      6|
|1757  |    myproject_axi_mux_42_16_1_1_U1122                                                             |myproject_axi_mux_42_16_1_1_534                                                           |      6|
|1758  |    myproject_axi_mux_42_16_1_1_U1123                                                             |myproject_axi_mux_42_16_1_1_535                                                           |      6|
|1759  |    myproject_axi_mux_42_16_1_1_U1124                                                             |myproject_axi_mux_42_16_1_1_536                                                           |      6|
|1760  |    myproject_axi_mux_42_16_1_1_U1125                                                             |myproject_axi_mux_42_16_1_1_537                                                           |      6|
|1761  |    myproject_axi_mux_42_16_1_1_U1126                                                             |myproject_axi_mux_42_16_1_1_538                                                           |      6|
|1762  |    myproject_axi_mux_42_16_1_1_U1127                                                             |myproject_axi_mux_42_16_1_1_539                                                           |      6|
|1763  |    myproject_axi_mux_42_16_1_1_U1128                                                             |myproject_axi_mux_42_16_1_1_540                                                           |      6|
|1764  |    myproject_axi_mux_42_16_1_1_U1129                                                             |myproject_axi_mux_42_16_1_1_541                                                           |      6|
|1765  |    myproject_axi_mux_42_16_1_1_U1130                                                             |myproject_axi_mux_42_16_1_1_542                                                           |      6|
|1766  |    myproject_axi_mux_42_16_1_1_U1131                                                             |myproject_axi_mux_42_16_1_1_543                                                           |      6|
|1767  |    myproject_axi_mux_42_16_1_1_U1132                                                             |myproject_axi_mux_42_16_1_1_544                                                           |      6|
|1768  |    myproject_axi_mux_42_16_1_1_U1133                                                             |myproject_axi_mux_42_16_1_1_545                                                           |      6|
|1769  |    myproject_axi_mux_42_16_1_1_U1134                                                             |myproject_axi_mux_42_16_1_1_546                                                           |      6|
|1770  |    myproject_axi_mux_42_16_1_1_U1135                                                             |myproject_axi_mux_42_16_1_1_547                                                           |      6|
|1771  |    myproject_axi_mux_42_16_1_1_U1136                                                             |myproject_axi_mux_42_16_1_1_548                                                           |      6|
|1772  |    myproject_axi_mux_42_16_1_1_U1137                                                             |myproject_axi_mux_42_16_1_1_549                                                           |      6|
|1773  |  relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0                           |relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s                      |    938|
|1774  |  relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0                           |relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s                      |    937|
|1775  |  relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0                          |relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s                     |   1390|
|1776  |  relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0                          |relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_s                     |   2278|
|1777  |  relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0                          |relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_s                     |   3661|
|1778  |  softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0                                 |softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s                            |   2267|
|1779  |    grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58               |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s                     |   2237|
|1780  |      myproject_axi_mul_17ns_18s_26_2_1_U2370                                                     |myproject_axi_mul_17ns_18s_26_2_1                                                         |      1|
|1781  |        myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U                                              |myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_503                                            |      1|
|1782  |      myproject_axi_mul_17ns_18s_26_2_1_U2371                                                     |myproject_axi_mul_17ns_18s_26_2_1_486                                                     |      1|
|1783  |        myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U                                              |myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_502                                            |      1|
|1784  |      myproject_axi_mul_17ns_18s_26_2_1_U2372                                                     |myproject_axi_mul_17ns_18s_26_2_1_487                                                     |      1|
|1785  |        myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U                                              |myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_501                                            |      1|
|1786  |      myproject_axi_mul_17ns_18s_26_2_1_U2373                                                     |myproject_axi_mul_17ns_18s_26_2_1_488                                                     |      1|
|1787  |        myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U                                              |myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_500                                            |      1|
|1788  |      myproject_axi_mul_17ns_18s_26_2_1_U2374                                                     |myproject_axi_mul_17ns_18s_26_2_1_489                                                     |      1|
|1789  |        myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U                                              |myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_499                                            |      1|
|1790  |      exp_table5_U                                                                                |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu          |     49|
|1791  |        softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu_rom_U    |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu_rom      |     49|
|1792  |      grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_699                        |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s                                 |    391|
|1793  |      grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_715                        |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_485                             |    249|
|1794  |      invert_table6_U                                                                             |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu          |      2|
|1795  |        softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu_rom_U    |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu_rom      |      2|
|1796  |      myproject_axi_mul_17ns_18s_26_2_1_U2375                                                     |myproject_axi_mul_17ns_18s_26_2_1_490                                                     |      4|
|1797  |        myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U                                              |myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_498                                            |      4|
|1798  |      myproject_axi_mul_17ns_18s_26_2_1_U2376                                                     |myproject_axi_mul_17ns_18s_26_2_1_491                                                     |      1|
|1799  |        myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U                                              |myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_497                                            |      1|
|1800  |      myproject_axi_mul_17ns_18s_26_2_1_U2377                                                     |myproject_axi_mul_17ns_18s_26_2_1_492                                                     |      2|
|1801  |        myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U                                              |myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_496                                            |      2|
|1802  |      myproject_axi_mul_17ns_18s_26_2_1_U2378                                                     |myproject_axi_mul_17ns_18s_26_2_1_493                                                     |      1|
|1803  |        myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U                                              |myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_495                                            |      1|
|1804  |      myproject_axi_mul_17ns_18s_26_2_1_U2379                                                     |myproject_axi_mul_17ns_18s_26_2_1_494                                                     |      3|
|1805  |        myproject_axi_mul_17ns_18s_26_2_1_MulnS_11_U                                              |myproject_axi_mul_17ns_18s_26_2_1_MulnS_11                                                |      3|
|1806  |  start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6cfu_U              |start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6cfu          |     12|
|1807  |  start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config1cgu_U              |start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config1cgu          |     10|
|1808  |  start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_U                  |start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0              |     10|
|1809  |  start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_U                 |start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0             |     11|
|1810  |  start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0_U                 |start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0             |      8|
|1811  |  start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17civ_U              |start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17civ          |     13|
|1812  |  start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21ckv_U              |start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21ckv          |     13|
|1813  |  start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_U                         |start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0                     |     12|
|1814  |  start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_U                         |start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0                     |     12|
|1815  |  start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_U                        |start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0                    |     10|
|1816  |  start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_U               |start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0           |     11|
|1817  |  start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_U               |start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0           |      9|
|1818  |  start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12chv_U              |start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12chv          |     10|
|1819  |  start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18cjv_U              |start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18cjv          |    183|
|1820  |  start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22clv_U              |start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22clv          |     10|
|1821  |  start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0_U                     |start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0                 |     10|
+------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:35 ; elapsed = 00:10:05 . Memory (MB): peak = 3074.367 ; gain = 1526.895 ; free physical = 957 ; free virtual = 16958
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:09:39 ; elapsed = 00:10:08 . Memory (MB): peak = 3078.277 ; gain = 1530.805 ; free physical = 4516 ; free virtual = 20528
Synthesis Optimization Complete : Time (s): cpu = 00:09:39 ; elapsed = 00:10:08 . Memory (MB): peak = 3078.277 ; gain = 1530.805 ; free physical = 4548 ; free virtual = 20522
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3078.277 ; gain = 0.000 ; free physical = 3560 ; free virtual = 19835
INFO: [Netlist 29-17] Analyzing 36413 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3224.648 ; gain = 0.000 ; free physical = 3871 ; free virtual = 20159
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
876 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:58 ; elapsed = 00:11:28 . Memory (MB): peak = 3224.648 ; gain = 1701.285 ; free physical = 4177 ; free virtual = 20466
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Apr  3 18:03:25 2024...
***** VIVADO SYNTHESIS COMPLETED IN 0h12m11s *****
INFO: [HLS 200-112] Total elapsed time: 8960.11 seconds; peak allocated memory: 2.329 GB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Apr  3 18:03:29 2024...
