// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
module __rs_Serpens_aux_split_aux_316 #(
    parameter C_S_AXI_CONTROL_DATA_WIDTH  = 32,
    parameter C_S_AXI_CONTROL_ADDR_WIDTH  = 9,
    parameter C_S_AXI_DATA_WIDTH          = 32,
    parameter C_S_AXI_CONTROL_WSTRB_WIDTH = 4,
    parameter C_S_AXI_WSTRB_WIDTH         = 4
) (
    output wire Arbiter_Y_0_ap_clk,
    output wire Arbiter_Y_1_ap_clk,
    output wire Arbiter_Y_2_ap_clk,
    output wire Arbiter_Y_3_ap_clk,
    output wire Arbiter_Y_4_ap_clk,
    output wire Arbiter_Y_5_ap_clk,
    output wire Arbiter_Y_6_ap_clk,
    output wire Arbiter_Y_7_ap_clk,
    output wire FloatvAddFloatv_0_ap_clk,
    output wire FloatvMultConst_0_ap_clk,
    output wire FloatvMultConst_1_ap_clk,
    output wire Merger_Y_0_ap_clk,
    output wire PEG_Xvec_0_ap_clk,
    output wire PEG_Xvec_10_ap_clk,
    output wire PEG_Xvec_11_ap_clk,
    output wire PEG_Xvec_12_ap_clk,
    output wire PEG_Xvec_13_ap_clk,
    output wire PEG_Xvec_14_ap_clk,
    output wire PEG_Xvec_15_ap_clk,
    output wire PEG_Xvec_16_ap_clk,
    output wire PEG_Xvec_17_ap_clk,
    output wire PEG_Xvec_18_ap_clk,
    output wire PEG_Xvec_19_ap_clk,
    output wire PEG_Xvec_1_ap_clk,
    output wire PEG_Xvec_20_ap_clk,
    output wire PEG_Xvec_21_ap_clk,
    output wire PEG_Xvec_22_ap_clk,
    output wire PEG_Xvec_23_ap_clk,
    output wire PEG_Xvec_24_ap_clk,
    output wire PEG_Xvec_25_ap_clk,
    output wire PEG_Xvec_26_ap_clk,
    output wire PEG_Xvec_27_ap_clk,
    output wire PEG_Xvec_28_ap_clk,
    output wire PEG_Xvec_29_ap_clk,
    output wire PEG_Xvec_2_ap_clk,
    output wire PEG_Xvec_30_ap_clk,
    output wire PEG_Xvec_31_ap_clk,
    output wire PEG_Xvec_3_ap_clk,
    output wire PEG_Xvec_4_ap_clk,
    output wire PEG_Xvec_5_ap_clk,
    output wire PEG_Xvec_6_ap_clk,
    output wire PEG_Xvec_7_ap_clk,
    output wire PEG_Xvec_8_ap_clk,
    output wire PEG_Xvec_9_ap_clk,
    output wire PEG_Yvec_0_ap_clk,
    output wire PEG_Yvec_10_ap_clk,
    output wire PEG_Yvec_11_ap_clk,
    output wire PEG_Yvec_12_ap_clk,
    output wire PEG_Yvec_13_ap_clk,
    output wire PEG_Yvec_14_ap_clk,
    output wire PEG_Yvec_15_ap_clk,
    output wire PEG_Yvec_16_ap_clk,
    output wire PEG_Yvec_17_ap_clk,
    output wire PEG_Yvec_18_ap_clk,
    output wire PEG_Yvec_19_ap_clk,
    output wire PEG_Yvec_1_ap_clk,
    output wire PEG_Yvec_20_ap_clk,
    output wire PEG_Yvec_21_ap_clk,
    output wire PEG_Yvec_22_ap_clk,
    output wire PEG_Yvec_23_ap_clk,
    output wire PEG_Yvec_24_ap_clk,
    output wire PEG_Yvec_25_ap_clk,
    output wire PEG_Yvec_26_ap_clk,
    output wire PEG_Yvec_27_ap_clk,
    output wire PEG_Yvec_28_ap_clk,
    output wire PEG_Yvec_29_ap_clk,
    output wire PEG_Yvec_2_ap_clk,
    output wire PEG_Yvec_30_ap_clk,
    output wire PEG_Yvec_31_ap_clk,
    output wire PEG_Yvec_3_ap_clk,
    output wire PEG_Yvec_4_ap_clk,
    output wire PEG_Yvec_5_ap_clk,
    output wire PEG_Yvec_6_ap_clk,
    output wire PEG_Yvec_7_ap_clk,
    output wire PEG_Yvec_8_ap_clk,
    output wire PEG_Yvec_9_ap_clk,
    output wire PE_inst_0_clk,
    output wire PE_inst_10_clk,
    output wire PE_inst_11_clk,
    output wire PE_inst_12_clk,
    output wire PE_inst_13_clk,
    output wire PE_inst_14_clk,
    output wire PE_inst_15_clk,
    output wire PE_inst_16_clk,
    output wire PE_inst_17_clk,
    output wire PE_inst_18_clk,
    output wire PE_inst_19_clk,
    output wire PE_inst_1_clk,
    output wire PE_inst_20_clk,
    output wire PE_inst_21_clk,
    output wire PE_inst_22_clk,
    output wire PE_inst_23_clk,
    output wire PE_inst_24_clk,
    output wire PE_inst_25_clk,
    output wire PE_inst_26_clk,
    output wire PE_inst_27_clk,
    output wire PE_inst_28_clk,
    output wire PE_inst_29_clk,
    output wire PE_inst_2_clk,
    output wire PE_inst_30_clk,
    output wire PE_inst_31_clk,
    output wire PE_inst_32_clk,
    output wire PE_inst_3_clk,
    output wire PE_inst_4_clk,
    output wire PE_inst_5_clk,
    output wire PE_inst_6_clk,
    output wire PE_inst_7_clk,
    output wire PE_inst_8_clk,
    output wire PE_inst_9_clk,
    output wire Yvec_inst_0_clk,
    output wire Yvec_inst_10_clk,
    output wire Yvec_inst_11_clk,
    output wire Yvec_inst_12_clk,
    output wire Yvec_inst_13_clk,
    output wire Yvec_inst_14_clk,
    output wire Yvec_inst_15_clk,
    output wire Yvec_inst_16_clk,
    output wire Yvec_inst_17_clk,
    output wire Yvec_inst_18_clk,
    output wire Yvec_inst_19_clk,
    output wire Yvec_inst_1_clk,
    output wire Yvec_inst_20_clk,
    output wire Yvec_inst_21_clk,
    output wire Yvec_inst_22_clk,
    output wire Yvec_inst_23_clk,
    output wire Yvec_inst_24_clk,
    output wire Yvec_inst_25_clk,
    output wire Yvec_inst_26_clk,
    output wire Yvec_inst_27_clk,
    output wire Yvec_inst_28_clk,
    output wire Yvec_inst_29_clk,
    output wire Yvec_inst_2_clk,
    output wire Yvec_inst_30_clk,
    output wire Yvec_inst_31_clk,
    output wire Yvec_inst_3_clk,
    output wire Yvec_inst_4_clk,
    output wire Yvec_inst_5_clk,
    output wire Yvec_inst_6_clk,
    output wire Yvec_inst_7_clk,
    output wire Yvec_inst_8_clk,
    output wire Yvec_inst_9_clk,
    output wire __tapa_fsm_unit_ap_clk,
    input wire  ap_clk,
    output wire black_hole_float_v16_0_ap_clk,
    output wire black_hole_int_0_ap_clk,
    output wire control_s_axi_U_ACLK,
    output wire edge_list_ch_0__m_axi_clk,
    output wire edge_list_ch_10__m_axi_clk,
    output wire edge_list_ch_11__m_axi_clk,
    output wire edge_list_ch_12__m_axi_clk,
    output wire edge_list_ch_13__m_axi_clk,
    output wire edge_list_ch_14__m_axi_clk,
    output wire edge_list_ch_15__m_axi_clk,
    output wire edge_list_ch_16__m_axi_clk,
    output wire edge_list_ch_17__m_axi_clk,
    output wire edge_list_ch_18__m_axi_clk,
    output wire edge_list_ch_19__m_axi_clk,
    output wire edge_list_ch_1__m_axi_clk,
    output wire edge_list_ch_20__m_axi_clk,
    output wire edge_list_ch_21__m_axi_clk,
    output wire edge_list_ch_22__m_axi_clk,
    output wire edge_list_ch_23__m_axi_clk,
    output wire edge_list_ch_24__m_axi_clk,
    output wire edge_list_ch_25__m_axi_clk,
    output wire edge_list_ch_26__m_axi_clk,
    output wire edge_list_ch_27__m_axi_clk,
    output wire edge_list_ch_28__m_axi_clk,
    output wire edge_list_ch_29__m_axi_clk,
    output wire edge_list_ch_2__m_axi_clk,
    output wire edge_list_ch_30__m_axi_clk,
    output wire edge_list_ch_31__m_axi_clk,
    output wire edge_list_ch_3__m_axi_clk,
    output wire edge_list_ch_4__m_axi_clk,
    output wire edge_list_ch_5__m_axi_clk,
    output wire edge_list_ch_6__m_axi_clk,
    output wire edge_list_ch_7__m_axi_clk,
    output wire edge_list_ch_8__m_axi_clk,
    output wire edge_list_ch_9__m_axi_clk,
    output wire edge_list_ptr__m_axi_clk,
    output wire fifo_A_0_clk,
    output wire fifo_A_10_clk,
    output wire fifo_A_11_clk,
    output wire fifo_A_12_clk,
    output wire fifo_A_13_clk,
    output wire fifo_A_14_clk,
    output wire fifo_A_15_clk,
    output wire fifo_A_16_clk,
    output wire fifo_A_17_clk,
    output wire fifo_A_18_clk,
    output wire fifo_A_19_clk,
    output wire fifo_A_1_clk,
    output wire fifo_A_20_clk,
    output wire fifo_A_21_clk,
    output wire fifo_A_22_clk,
    output wire fifo_A_23_clk,
    output wire fifo_A_24_clk,
    output wire fifo_A_25_clk,
    output wire fifo_A_26_clk,
    output wire fifo_A_27_clk,
    output wire fifo_A_28_clk,
    output wire fifo_A_29_clk,
    output wire fifo_A_2_clk,
    output wire fifo_A_30_clk,
    output wire fifo_A_31_clk,
    output wire fifo_A_3_clk,
    output wire fifo_A_4_clk,
    output wire fifo_A_5_clk,
    output wire fifo_A_6_clk,
    output wire fifo_A_7_clk,
    output wire fifo_A_8_clk,
    output wire fifo_A_9_clk,
    output wire fifo_X_pe_0_clk,
    output wire fifo_X_pe_10_clk,
    output wire fifo_X_pe_11_clk,
    output wire fifo_X_pe_12_clk,
    output wire fifo_X_pe_13_clk,
    output wire fifo_X_pe_14_clk,
    output wire fifo_X_pe_15_clk,
    output wire fifo_X_pe_16_clk,
    output wire fifo_X_pe_17_clk,
    output wire fifo_X_pe_18_clk,
    output wire fifo_X_pe_19_clk,
    output wire fifo_X_pe_1_clk,
    output wire fifo_X_pe_20_clk,
    output wire fifo_X_pe_21_clk,
    output wire fifo_X_pe_22_clk,
    output wire fifo_X_pe_23_clk,
    output wire fifo_X_pe_24_clk,
    output wire fifo_X_pe_25_clk,
    output wire fifo_X_pe_26_clk,
    output wire fifo_X_pe_27_clk,
    output wire fifo_X_pe_28_clk,
    output wire fifo_X_pe_29_clk,
    output wire fifo_X_pe_2_clk,
    output wire fifo_X_pe_30_clk,
    output wire fifo_X_pe_31_clk,
    output wire fifo_X_pe_32_clk,
    output wire fifo_X_pe_3_clk,
    output wire fifo_X_pe_4_clk,
    output wire fifo_X_pe_5_clk,
    output wire fifo_X_pe_6_clk,
    output wire fifo_X_pe_7_clk,
    output wire fifo_X_pe_8_clk,
    output wire fifo_X_pe_9_clk,
    output wire fifo_Y_AX_clk,
    output wire fifo_Y_alpha_AX_clk,
    output wire fifo_Y_in_beta_clk,
    output wire fifo_Y_in_clk,
    output wire fifo_Y_out_clk,
    output wire fifo_Y_pe_0_clk,
    output wire fifo_Y_pe_10_clk,
    output wire fifo_Y_pe_11_clk,
    output wire fifo_Y_pe_12_clk,
    output wire fifo_Y_pe_13_clk,
    output wire fifo_Y_pe_14_clk,
    output wire fifo_Y_pe_15_clk,
    output wire fifo_Y_pe_16_clk,
    output wire fifo_Y_pe_17_clk,
    output wire fifo_Y_pe_18_clk,
    output wire fifo_Y_pe_19_clk,
    output wire fifo_Y_pe_1_clk,
    output wire fifo_Y_pe_20_clk,
    output wire fifo_Y_pe_21_clk,
    output wire fifo_Y_pe_22_clk,
    output wire fifo_Y_pe_23_clk,
    output wire fifo_Y_pe_24_clk,
    output wire fifo_Y_pe_25_clk,
    output wire fifo_Y_pe_26_clk,
    output wire fifo_Y_pe_27_clk,
    output wire fifo_Y_pe_28_clk,
    output wire fifo_Y_pe_29_clk,
    output wire fifo_Y_pe_2_clk,
    output wire fifo_Y_pe_30_clk,
    output wire fifo_Y_pe_31_clk,
    output wire fifo_Y_pe_3_clk,
    output wire fifo_Y_pe_4_clk,
    output wire fifo_Y_pe_5_clk,
    output wire fifo_Y_pe_6_clk,
    output wire fifo_Y_pe_7_clk,
    output wire fifo_Y_pe_8_clk,
    output wire fifo_Y_pe_9_clk,
    output wire fifo_Y_pe_abd_0_clk,
    output wire fifo_Y_pe_abd_1_clk,
    output wire fifo_Y_pe_abd_2_clk,
    output wire fifo_Y_pe_abd_3_clk,
    output wire fifo_Y_pe_abd_4_clk,
    output wire fifo_Y_pe_abd_5_clk,
    output wire fifo_Y_pe_abd_6_clk,
    output wire fifo_Y_pe_abd_7_clk,
    output wire fifo_aXvec_0_clk,
    output wire fifo_aXvec_10_clk,
    output wire fifo_aXvec_11_clk,
    output wire fifo_aXvec_12_clk,
    output wire fifo_aXvec_13_clk,
    output wire fifo_aXvec_14_clk,
    output wire fifo_aXvec_15_clk,
    output wire fifo_aXvec_16_clk,
    output wire fifo_aXvec_17_clk,
    output wire fifo_aXvec_18_clk,
    output wire fifo_aXvec_19_clk,
    output wire fifo_aXvec_1_clk,
    output wire fifo_aXvec_20_clk,
    output wire fifo_aXvec_21_clk,
    output wire fifo_aXvec_22_clk,
    output wire fifo_aXvec_23_clk,
    output wire fifo_aXvec_24_clk,
    output wire fifo_aXvec_25_clk,
    output wire fifo_aXvec_26_clk,
    output wire fifo_aXvec_27_clk,
    output wire fifo_aXvec_28_clk,
    output wire fifo_aXvec_29_clk,
    output wire fifo_aXvec_2_clk,
    output wire fifo_aXvec_30_clk,
    output wire fifo_aXvec_31_clk,
    output wire fifo_aXvec_3_clk,
    output wire fifo_aXvec_4_clk,
    output wire fifo_aXvec_5_clk,
    output wire fifo_aXvec_6_clk,
    output wire fifo_aXvec_7_clk,
    output wire fifo_aXvec_8_clk,
    output wire fifo_aXvec_9_clk,
    output wire read_A_0_ap_clk,
    output wire read_A_10_ap_clk,
    output wire read_A_11_ap_clk,
    output wire read_A_12_ap_clk,
    output wire read_A_13_ap_clk,
    output wire read_A_14_ap_clk,
    output wire read_A_15_ap_clk,
    output wire read_A_16_ap_clk,
    output wire read_A_17_ap_clk,
    output wire read_A_18_ap_clk,
    output wire read_A_19_ap_clk,
    output wire read_A_1_ap_clk,
    output wire read_A_20_ap_clk,
    output wire read_A_21_ap_clk,
    output wire read_A_22_ap_clk,
    output wire read_A_23_ap_clk,
    output wire read_A_24_ap_clk,
    output wire read_A_25_ap_clk,
    output wire read_A_26_ap_clk,
    output wire read_A_27_ap_clk,
    output wire read_A_28_ap_clk,
    output wire read_A_29_ap_clk,
    output wire read_A_2_ap_clk,
    output wire read_A_30_ap_clk,
    output wire read_A_31_ap_clk,
    output wire read_A_3_ap_clk,
    output wire read_A_4_ap_clk,
    output wire read_A_5_ap_clk,
    output wire read_A_6_ap_clk,
    output wire read_A_7_ap_clk,
    output wire read_A_8_ap_clk,
    output wire read_A_9_ap_clk,
    output wire read_X_0_ap_clk,
    output wire read_Y_0_ap_clk,
    output wire read_edge_list_ptr_0_ap_clk,
    output wire vec_X__m_axi_clk,
    output wire vec_Y__m_axi_clk,
    output wire vec_Y_out__m_axi_clk,
    output wire write_Y_0_ap_clk
);
assign Arbiter_Y_0_ap_clk = ap_clk;
assign Arbiter_Y_1_ap_clk = ap_clk;
assign Arbiter_Y_2_ap_clk = ap_clk;
assign Arbiter_Y_3_ap_clk = ap_clk;
assign Arbiter_Y_4_ap_clk = ap_clk;
assign Arbiter_Y_5_ap_clk = ap_clk;
assign Arbiter_Y_6_ap_clk = ap_clk;
assign Arbiter_Y_7_ap_clk = ap_clk;
assign FloatvAddFloatv_0_ap_clk = ap_clk;
assign FloatvMultConst_0_ap_clk = ap_clk;
assign FloatvMultConst_1_ap_clk = ap_clk;
assign Merger_Y_0_ap_clk = ap_clk;
assign PEG_Xvec_0_ap_clk = ap_clk;
assign PEG_Xvec_10_ap_clk = ap_clk;
assign PEG_Xvec_11_ap_clk = ap_clk;
assign PEG_Xvec_12_ap_clk = ap_clk;
assign PEG_Xvec_13_ap_clk = ap_clk;
assign PEG_Xvec_14_ap_clk = ap_clk;
assign PEG_Xvec_15_ap_clk = ap_clk;
assign PEG_Xvec_16_ap_clk = ap_clk;
assign PEG_Xvec_17_ap_clk = ap_clk;
assign PEG_Xvec_18_ap_clk = ap_clk;
assign PEG_Xvec_19_ap_clk = ap_clk;
assign PEG_Xvec_1_ap_clk = ap_clk;
assign PEG_Xvec_20_ap_clk = ap_clk;
assign PEG_Xvec_21_ap_clk = ap_clk;
assign PEG_Xvec_22_ap_clk = ap_clk;
assign PEG_Xvec_23_ap_clk = ap_clk;
assign PEG_Xvec_24_ap_clk = ap_clk;
assign PEG_Xvec_25_ap_clk = ap_clk;
assign PEG_Xvec_26_ap_clk = ap_clk;
assign PEG_Xvec_27_ap_clk = ap_clk;
assign PEG_Xvec_28_ap_clk = ap_clk;
assign PEG_Xvec_29_ap_clk = ap_clk;
assign PEG_Xvec_2_ap_clk = ap_clk;
assign PEG_Xvec_30_ap_clk = ap_clk;
assign PEG_Xvec_31_ap_clk = ap_clk;
assign PEG_Xvec_3_ap_clk = ap_clk;
assign PEG_Xvec_4_ap_clk = ap_clk;
assign PEG_Xvec_5_ap_clk = ap_clk;
assign PEG_Xvec_6_ap_clk = ap_clk;
assign PEG_Xvec_7_ap_clk = ap_clk;
assign PEG_Xvec_8_ap_clk = ap_clk;
assign PEG_Xvec_9_ap_clk = ap_clk;
assign PEG_Yvec_0_ap_clk = ap_clk;
assign PEG_Yvec_10_ap_clk = ap_clk;
assign PEG_Yvec_11_ap_clk = ap_clk;
assign PEG_Yvec_12_ap_clk = ap_clk;
assign PEG_Yvec_13_ap_clk = ap_clk;
assign PEG_Yvec_14_ap_clk = ap_clk;
assign PEG_Yvec_15_ap_clk = ap_clk;
assign PEG_Yvec_16_ap_clk = ap_clk;
assign PEG_Yvec_17_ap_clk = ap_clk;
assign PEG_Yvec_18_ap_clk = ap_clk;
assign PEG_Yvec_19_ap_clk = ap_clk;
assign PEG_Yvec_1_ap_clk = ap_clk;
assign PEG_Yvec_20_ap_clk = ap_clk;
assign PEG_Yvec_21_ap_clk = ap_clk;
assign PEG_Yvec_22_ap_clk = ap_clk;
assign PEG_Yvec_23_ap_clk = ap_clk;
assign PEG_Yvec_24_ap_clk = ap_clk;
assign PEG_Yvec_25_ap_clk = ap_clk;
assign PEG_Yvec_26_ap_clk = ap_clk;
assign PEG_Yvec_27_ap_clk = ap_clk;
assign PEG_Yvec_28_ap_clk = ap_clk;
assign PEG_Yvec_29_ap_clk = ap_clk;
assign PEG_Yvec_2_ap_clk = ap_clk;
assign PEG_Yvec_30_ap_clk = ap_clk;
assign PEG_Yvec_31_ap_clk = ap_clk;
assign PEG_Yvec_3_ap_clk = ap_clk;
assign PEG_Yvec_4_ap_clk = ap_clk;
assign PEG_Yvec_5_ap_clk = ap_clk;
assign PEG_Yvec_6_ap_clk = ap_clk;
assign PEG_Yvec_7_ap_clk = ap_clk;
assign PEG_Yvec_8_ap_clk = ap_clk;
assign PEG_Yvec_9_ap_clk = ap_clk;
assign PE_inst_0_clk = ap_clk;
assign PE_inst_10_clk = ap_clk;
assign PE_inst_11_clk = ap_clk;
assign PE_inst_12_clk = ap_clk;
assign PE_inst_13_clk = ap_clk;
assign PE_inst_14_clk = ap_clk;
assign PE_inst_15_clk = ap_clk;
assign PE_inst_16_clk = ap_clk;
assign PE_inst_17_clk = ap_clk;
assign PE_inst_18_clk = ap_clk;
assign PE_inst_19_clk = ap_clk;
assign PE_inst_1_clk = ap_clk;
assign PE_inst_20_clk = ap_clk;
assign PE_inst_21_clk = ap_clk;
assign PE_inst_22_clk = ap_clk;
assign PE_inst_23_clk = ap_clk;
assign PE_inst_24_clk = ap_clk;
assign PE_inst_25_clk = ap_clk;
assign PE_inst_26_clk = ap_clk;
assign PE_inst_27_clk = ap_clk;
assign PE_inst_28_clk = ap_clk;
assign PE_inst_29_clk = ap_clk;
assign PE_inst_2_clk = ap_clk;
assign PE_inst_30_clk = ap_clk;
assign PE_inst_31_clk = ap_clk;
assign PE_inst_32_clk = ap_clk;
assign PE_inst_3_clk = ap_clk;
assign PE_inst_4_clk = ap_clk;
assign PE_inst_5_clk = ap_clk;
assign PE_inst_6_clk = ap_clk;
assign PE_inst_7_clk = ap_clk;
assign PE_inst_8_clk = ap_clk;
assign PE_inst_9_clk = ap_clk;
assign Yvec_inst_0_clk = ap_clk;
assign Yvec_inst_10_clk = ap_clk;
assign Yvec_inst_11_clk = ap_clk;
assign Yvec_inst_12_clk = ap_clk;
assign Yvec_inst_13_clk = ap_clk;
assign Yvec_inst_14_clk = ap_clk;
assign Yvec_inst_15_clk = ap_clk;
assign Yvec_inst_16_clk = ap_clk;
assign Yvec_inst_17_clk = ap_clk;
assign Yvec_inst_18_clk = ap_clk;
assign Yvec_inst_19_clk = ap_clk;
assign Yvec_inst_1_clk = ap_clk;
assign Yvec_inst_20_clk = ap_clk;
assign Yvec_inst_21_clk = ap_clk;
assign Yvec_inst_22_clk = ap_clk;
assign Yvec_inst_23_clk = ap_clk;
assign Yvec_inst_24_clk = ap_clk;
assign Yvec_inst_25_clk = ap_clk;
assign Yvec_inst_26_clk = ap_clk;
assign Yvec_inst_27_clk = ap_clk;
assign Yvec_inst_28_clk = ap_clk;
assign Yvec_inst_29_clk = ap_clk;
assign Yvec_inst_2_clk = ap_clk;
assign Yvec_inst_30_clk = ap_clk;
assign Yvec_inst_31_clk = ap_clk;
assign Yvec_inst_3_clk = ap_clk;
assign Yvec_inst_4_clk = ap_clk;
assign Yvec_inst_5_clk = ap_clk;
assign Yvec_inst_6_clk = ap_clk;
assign Yvec_inst_7_clk = ap_clk;
assign Yvec_inst_8_clk = ap_clk;
assign Yvec_inst_9_clk = ap_clk;
assign __tapa_fsm_unit_ap_clk = ap_clk;
assign black_hole_float_v16_0_ap_clk = ap_clk;
assign black_hole_int_0_ap_clk = ap_clk;
assign control_s_axi_U_ACLK = ap_clk;
assign edge_list_ch_0__m_axi_clk = ap_clk;
assign edge_list_ch_10__m_axi_clk = ap_clk;
assign edge_list_ch_11__m_axi_clk = ap_clk;
assign edge_list_ch_12__m_axi_clk = ap_clk;
assign edge_list_ch_13__m_axi_clk = ap_clk;
assign edge_list_ch_14__m_axi_clk = ap_clk;
assign edge_list_ch_15__m_axi_clk = ap_clk;
assign edge_list_ch_16__m_axi_clk = ap_clk;
assign edge_list_ch_17__m_axi_clk = ap_clk;
assign edge_list_ch_18__m_axi_clk = ap_clk;
assign edge_list_ch_19__m_axi_clk = ap_clk;
assign edge_list_ch_1__m_axi_clk = ap_clk;
assign edge_list_ch_20__m_axi_clk = ap_clk;
assign edge_list_ch_21__m_axi_clk = ap_clk;
assign edge_list_ch_22__m_axi_clk = ap_clk;
assign edge_list_ch_23__m_axi_clk = ap_clk;
assign edge_list_ch_24__m_axi_clk = ap_clk;
assign edge_list_ch_25__m_axi_clk = ap_clk;
assign edge_list_ch_26__m_axi_clk = ap_clk;
assign edge_list_ch_27__m_axi_clk = ap_clk;
assign edge_list_ch_28__m_axi_clk = ap_clk;
assign edge_list_ch_29__m_axi_clk = ap_clk;
assign edge_list_ch_2__m_axi_clk = ap_clk;
assign edge_list_ch_30__m_axi_clk = ap_clk;
assign edge_list_ch_31__m_axi_clk = ap_clk;
assign edge_list_ch_3__m_axi_clk = ap_clk;
assign edge_list_ch_4__m_axi_clk = ap_clk;
assign edge_list_ch_5__m_axi_clk = ap_clk;
assign edge_list_ch_6__m_axi_clk = ap_clk;
assign edge_list_ch_7__m_axi_clk = ap_clk;
assign edge_list_ch_8__m_axi_clk = ap_clk;
assign edge_list_ch_9__m_axi_clk = ap_clk;
assign edge_list_ptr__m_axi_clk = ap_clk;
assign fifo_A_0_clk = ap_clk;
assign fifo_A_10_clk = ap_clk;
assign fifo_A_11_clk = ap_clk;
assign fifo_A_12_clk = ap_clk;
assign fifo_A_13_clk = ap_clk;
assign fifo_A_14_clk = ap_clk;
assign fifo_A_15_clk = ap_clk;
assign fifo_A_16_clk = ap_clk;
assign fifo_A_17_clk = ap_clk;
assign fifo_A_18_clk = ap_clk;
assign fifo_A_19_clk = ap_clk;
assign fifo_A_1_clk = ap_clk;
assign fifo_A_20_clk = ap_clk;
assign fifo_A_21_clk = ap_clk;
assign fifo_A_22_clk = ap_clk;
assign fifo_A_23_clk = ap_clk;
assign fifo_A_24_clk = ap_clk;
assign fifo_A_25_clk = ap_clk;
assign fifo_A_26_clk = ap_clk;
assign fifo_A_27_clk = ap_clk;
assign fifo_A_28_clk = ap_clk;
assign fifo_A_29_clk = ap_clk;
assign fifo_A_2_clk = ap_clk;
assign fifo_A_30_clk = ap_clk;
assign fifo_A_31_clk = ap_clk;
assign fifo_A_3_clk = ap_clk;
assign fifo_A_4_clk = ap_clk;
assign fifo_A_5_clk = ap_clk;
assign fifo_A_6_clk = ap_clk;
assign fifo_A_7_clk = ap_clk;
assign fifo_A_8_clk = ap_clk;
assign fifo_A_9_clk = ap_clk;
assign fifo_X_pe_0_clk = ap_clk;
assign fifo_X_pe_10_clk = ap_clk;
assign fifo_X_pe_11_clk = ap_clk;
assign fifo_X_pe_12_clk = ap_clk;
assign fifo_X_pe_13_clk = ap_clk;
assign fifo_X_pe_14_clk = ap_clk;
assign fifo_X_pe_15_clk = ap_clk;
assign fifo_X_pe_16_clk = ap_clk;
assign fifo_X_pe_17_clk = ap_clk;
assign fifo_X_pe_18_clk = ap_clk;
assign fifo_X_pe_19_clk = ap_clk;
assign fifo_X_pe_1_clk = ap_clk;
assign fifo_X_pe_20_clk = ap_clk;
assign fifo_X_pe_21_clk = ap_clk;
assign fifo_X_pe_22_clk = ap_clk;
assign fifo_X_pe_23_clk = ap_clk;
assign fifo_X_pe_24_clk = ap_clk;
assign fifo_X_pe_25_clk = ap_clk;
assign fifo_X_pe_26_clk = ap_clk;
assign fifo_X_pe_27_clk = ap_clk;
assign fifo_X_pe_28_clk = ap_clk;
assign fifo_X_pe_29_clk = ap_clk;
assign fifo_X_pe_2_clk = ap_clk;
assign fifo_X_pe_30_clk = ap_clk;
assign fifo_X_pe_31_clk = ap_clk;
assign fifo_X_pe_32_clk = ap_clk;
assign fifo_X_pe_3_clk = ap_clk;
assign fifo_X_pe_4_clk = ap_clk;
assign fifo_X_pe_5_clk = ap_clk;
assign fifo_X_pe_6_clk = ap_clk;
assign fifo_X_pe_7_clk = ap_clk;
assign fifo_X_pe_8_clk = ap_clk;
assign fifo_X_pe_9_clk = ap_clk;
assign fifo_Y_AX_clk = ap_clk;
assign fifo_Y_alpha_AX_clk = ap_clk;
assign fifo_Y_in_beta_clk = ap_clk;
assign fifo_Y_in_clk = ap_clk;
assign fifo_Y_out_clk = ap_clk;
assign fifo_Y_pe_0_clk = ap_clk;
assign fifo_Y_pe_10_clk = ap_clk;
assign fifo_Y_pe_11_clk = ap_clk;
assign fifo_Y_pe_12_clk = ap_clk;
assign fifo_Y_pe_13_clk = ap_clk;
assign fifo_Y_pe_14_clk = ap_clk;
assign fifo_Y_pe_15_clk = ap_clk;
assign fifo_Y_pe_16_clk = ap_clk;
assign fifo_Y_pe_17_clk = ap_clk;
assign fifo_Y_pe_18_clk = ap_clk;
assign fifo_Y_pe_19_clk = ap_clk;
assign fifo_Y_pe_1_clk = ap_clk;
assign fifo_Y_pe_20_clk = ap_clk;
assign fifo_Y_pe_21_clk = ap_clk;
assign fifo_Y_pe_22_clk = ap_clk;
assign fifo_Y_pe_23_clk = ap_clk;
assign fifo_Y_pe_24_clk = ap_clk;
assign fifo_Y_pe_25_clk = ap_clk;
assign fifo_Y_pe_26_clk = ap_clk;
assign fifo_Y_pe_27_clk = ap_clk;
assign fifo_Y_pe_28_clk = ap_clk;
assign fifo_Y_pe_29_clk = ap_clk;
assign fifo_Y_pe_2_clk = ap_clk;
assign fifo_Y_pe_30_clk = ap_clk;
assign fifo_Y_pe_31_clk = ap_clk;
assign fifo_Y_pe_3_clk = ap_clk;
assign fifo_Y_pe_4_clk = ap_clk;
assign fifo_Y_pe_5_clk = ap_clk;
assign fifo_Y_pe_6_clk = ap_clk;
assign fifo_Y_pe_7_clk = ap_clk;
assign fifo_Y_pe_8_clk = ap_clk;
assign fifo_Y_pe_9_clk = ap_clk;
assign fifo_Y_pe_abd_0_clk = ap_clk;
assign fifo_Y_pe_abd_1_clk = ap_clk;
assign fifo_Y_pe_abd_2_clk = ap_clk;
assign fifo_Y_pe_abd_3_clk = ap_clk;
assign fifo_Y_pe_abd_4_clk = ap_clk;
assign fifo_Y_pe_abd_5_clk = ap_clk;
assign fifo_Y_pe_abd_6_clk = ap_clk;
assign fifo_Y_pe_abd_7_clk = ap_clk;
assign fifo_aXvec_0_clk = ap_clk;
assign fifo_aXvec_10_clk = ap_clk;
assign fifo_aXvec_11_clk = ap_clk;
assign fifo_aXvec_12_clk = ap_clk;
assign fifo_aXvec_13_clk = ap_clk;
assign fifo_aXvec_14_clk = ap_clk;
assign fifo_aXvec_15_clk = ap_clk;
assign fifo_aXvec_16_clk = ap_clk;
assign fifo_aXvec_17_clk = ap_clk;
assign fifo_aXvec_18_clk = ap_clk;
assign fifo_aXvec_19_clk = ap_clk;
assign fifo_aXvec_1_clk = ap_clk;
assign fifo_aXvec_20_clk = ap_clk;
assign fifo_aXvec_21_clk = ap_clk;
assign fifo_aXvec_22_clk = ap_clk;
assign fifo_aXvec_23_clk = ap_clk;
assign fifo_aXvec_24_clk = ap_clk;
assign fifo_aXvec_25_clk = ap_clk;
assign fifo_aXvec_26_clk = ap_clk;
assign fifo_aXvec_27_clk = ap_clk;
assign fifo_aXvec_28_clk = ap_clk;
assign fifo_aXvec_29_clk = ap_clk;
assign fifo_aXvec_2_clk = ap_clk;
assign fifo_aXvec_30_clk = ap_clk;
assign fifo_aXvec_31_clk = ap_clk;
assign fifo_aXvec_3_clk = ap_clk;
assign fifo_aXvec_4_clk = ap_clk;
assign fifo_aXvec_5_clk = ap_clk;
assign fifo_aXvec_6_clk = ap_clk;
assign fifo_aXvec_7_clk = ap_clk;
assign fifo_aXvec_8_clk = ap_clk;
assign fifo_aXvec_9_clk = ap_clk;
assign read_A_0_ap_clk = ap_clk;
assign read_A_10_ap_clk = ap_clk;
assign read_A_11_ap_clk = ap_clk;
assign read_A_12_ap_clk = ap_clk;
assign read_A_13_ap_clk = ap_clk;
assign read_A_14_ap_clk = ap_clk;
assign read_A_15_ap_clk = ap_clk;
assign read_A_16_ap_clk = ap_clk;
assign read_A_17_ap_clk = ap_clk;
assign read_A_18_ap_clk = ap_clk;
assign read_A_19_ap_clk = ap_clk;
assign read_A_1_ap_clk = ap_clk;
assign read_A_20_ap_clk = ap_clk;
assign read_A_21_ap_clk = ap_clk;
assign read_A_22_ap_clk = ap_clk;
assign read_A_23_ap_clk = ap_clk;
assign read_A_24_ap_clk = ap_clk;
assign read_A_25_ap_clk = ap_clk;
assign read_A_26_ap_clk = ap_clk;
assign read_A_27_ap_clk = ap_clk;
assign read_A_28_ap_clk = ap_clk;
assign read_A_29_ap_clk = ap_clk;
assign read_A_2_ap_clk = ap_clk;
assign read_A_30_ap_clk = ap_clk;
assign read_A_31_ap_clk = ap_clk;
assign read_A_3_ap_clk = ap_clk;
assign read_A_4_ap_clk = ap_clk;
assign read_A_5_ap_clk = ap_clk;
assign read_A_6_ap_clk = ap_clk;
assign read_A_7_ap_clk = ap_clk;
assign read_A_8_ap_clk = ap_clk;
assign read_A_9_ap_clk = ap_clk;
assign read_X_0_ap_clk = ap_clk;
assign read_Y_0_ap_clk = ap_clk;
assign read_edge_list_ptr_0_ap_clk = ap_clk;
assign vec_X__m_axi_clk = ap_clk;
assign vec_Y__m_axi_clk = ap_clk;
assign vec_Y_out__m_axi_clk = ap_clk;
assign write_Y_0_ap_clk = ap_clk;
endmodule
