{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733417169389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733417169390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  5 13:46:09 2024 " "Processing started: Thu Dec  5 13:46:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733417169390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733417169390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main_SPI -c main_SPI --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off main_SPI -c main_SPI --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733417169390 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733417169491 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main_SPI.v(111) " "Verilog HDL information at main_SPI.v(111): always construct contains both blocking and non-blocking assignments" {  } { { "main_SPI.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SPI/main_SPI.v" 111 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1733417169540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_SPI.v 1 1 " "Found 1 design units, including 1 entities, in source file main_SPI.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_SPI " "Found entity 1: main_SPI" {  } { { "main_SPI.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SPI/main_SPI.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733417169542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733417169542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_spi_mode0.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_spi_mode0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_spi_mode0 " "Found entity 1: tb_spi_mode0" {  } { { "tb_spi_mode0.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SPI/tb_spi_mode0.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733417169542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733417169542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave_ex " "Found entity 1: spi_slave_ex" {  } { { "spi_slave_ex.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SPI/spi_slave_ex.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733417169543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733417169543 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_spi_mode0 " "Elaborating entity \"tb_spi_mode0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733417169586 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "sys_clk tb_spi_mode0.v(60) " "Verilog HDL warning at tb_spi_mode0.v(60): assignments to sys_clk create a combinational loop" {  } { { "tb_spi_mode0.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SPI/tb_spi_mode0.v" 60 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1733417169587 "|tb_spi_mode0"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_spi_mode0.v(63) " "Verilog HDL warning at tb_spi_mode0.v(63): ignoring unsupported system task" {  } { { "tb_spi_mode0.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SPI/tb_spi_mode0.v" 63 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1733417169587 "|tb_spi_mode0"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_spi_mode0.v(64) " "Verilog HDL warning at tb_spi_mode0.v(64): ignoring unsupported system task" {  } { { "tb_spi_mode0.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SPI/tb_spi_mode0.v" 64 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1733417169587 "|tb_spi_mode0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tb_spi_mode0.v(118) " "Verilog HDL assignment warning at tb_spi_mode0.v(118): truncated value with size 32 to match size of target (4)" {  } { { "tb_spi_mode0.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SPI/tb_spi_mode0.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733417169587 "|tb_spi_mode0"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\\t---> MISMATCH <--- tb_spi_mode0.v(103) " "Verilog HDL Display System Task info at tb_spi_mode0.v(103): \\t---> MISMATCH <---" {  } { { "tb_spi_mode0.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SPI/tb_spi_mode0.v" 103 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1733417169587 "|tb_spi_mode0"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\\t\\t Master output: 00 \\t Expected: ab  tb_spi_mode0.v(104) " "Verilog HDL Display System Task info at tb_spi_mode0.v(104): \\t\\t Master output: 00 \\t Expected: ab " {  } { { "tb_spi_mode0.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SPI/tb_spi_mode0.v" 104 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1733417169587 "|tb_spi_mode0"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_spi_mode0.v(105) " "Verilog HDL warning at tb_spi_mode0.v(105): ignoring unsupported system task" {  } { { "tb_spi_mode0.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SPI/tb_spi_mode0.v" 105 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1733417169587 "|tb_spi_mode0"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\\t---> MISMATCH <--- tb_spi_mode0.v(103) " "Verilog HDL Display System Task info at tb_spi_mode0.v(103): \\t---> MISMATCH <---" {  } { { "tb_spi_mode0.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SPI/tb_spi_mode0.v" 103 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1733417169587 "|tb_spi_mode0"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\\t\\t Master output: 00 \\t Expected: cd  tb_spi_mode0.v(104) " "Verilog HDL Display System Task info at tb_spi_mode0.v(104): \\t\\t Master output: 00 \\t Expected: cd " {  } { { "tb_spi_mode0.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SPI/tb_spi_mode0.v" 104 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1733417169587 "|tb_spi_mode0"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\\t---> MISMATCH <--- tb_spi_mode0.v(103) " "Verilog HDL Display System Task info at tb_spi_mode0.v(103): \\t---> MISMATCH <---" {  } { { "tb_spi_mode0.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SPI/tb_spi_mode0.v" 103 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1733417169587 "|tb_spi_mode0"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\\t\\t Master output: 00 \\t Expected: 67  tb_spi_mode0.v(104) " "Verilog HDL Display System Task info at tb_spi_mode0.v(104): \\t\\t Master output: 00 \\t Expected: 67 " {  } { { "tb_spi_mode0.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SPI/tb_spi_mode0.v" 104 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1733417169587 "|tb_spi_mode0"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\\t SUCCESS tb_spi_mode0.v(140) " "Verilog HDL Display System Task info at tb_spi_mode0.v(140): \\t SUCCESS" {  } { { "tb_spi_mode0.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SPI/tb_spi_mode0.v" 140 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1733417169587 "|tb_spi_mode0"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_spi_mode0.v(141) " "Verilog HDL warning at tb_spi_mode0.v(141): ignoring unsupported system task" {  } { { "tb_spi_mode0.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SPI/tb_spi_mode0.v" 141 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1733417169587 "|tb_spi_mode0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_SPI main_SPI:master " "Elaborating entity \"main_SPI\" for hierarchy \"main_SPI:master\"" {  } { { "tb_spi_mode0.v" "master" { Text "/home/gme/guilherme.manske/quartus/Verilog/SPI/tb_spi_mode0.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733417169589 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_SPI.v(112) " "Verilog HDL assignment warning at main_SPI.v(112): truncated value with size 32 to match size of target (4)" {  } { { "main_SPI.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SPI/main_SPI.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733417169589 "|tb_spi_mode0|main_SPI:master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave_ex spi_slave_ex:slave " "Elaborating entity \"spi_slave_ex\" for hierarchy \"spi_slave_ex:slave\"" {  } { { "tb_spi_mode0.v" "slave" { Text "/home/gme/guilherme.manske/quartus/Verilog/SPI/tb_spi_mode0.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733417169589 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "spi_slave_ex.v(38) " "Verilog HDL warning at spi_slave_ex.v(38): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "spi_slave_ex.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SPI/spi_slave_ex.v" 38 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1733417169590 "|tb_spi_mode0|spi_slave_ex:slave"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_clk " "Net \"sys_clk\" is missing source, defaulting to GND" {  } { { "tb_spi_mode0.v" "sys_clk" { Text "/home/gme/guilherme.manske/quartus/Verilog/SPI/tb_spi_mode0.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1733417169595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rstn " "Net \"rstn\" is missing source, defaulting to GND" {  } { { "tb_spi_mode0.v" "rstn" { Text "/home/gme/guilherme.manske/quartus/Verilog/SPI/tb_spi_mode0.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1733417169595 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1733417169595 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gme/guilherme.manske/quartus/Verilog/SPI/output_files/main_SPI.map.smsg " "Generated suppressed messages file /home/gme/guilherme.manske/quartus/Verilog/SPI/output_files/main_SPI.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1733417169613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 12 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Elaboration was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733417169617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  5 13:46:09 2024 " "Processing ended: Thu Dec  5 13:46:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733417169617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733417169617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733417169617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733417169617 ""}
