Model {
  Name			  "downlink_8c4t"
  Version		  8.7
  MdlSubVersion		  1
  SavedCharacterEncoding  "UTF-8"
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.5591"
    NumModelReferences	    0
    NumTestPointedSignals   0
    NumProvidedFunctions    0
    NumRequiredFunctions    0
  }
  Description		  " DSP Builder Advanced Template for Template Design implementing ModelIP designs"
  PreLoadFcn		  "% Run the setup script when the model is opened\nsetup_downlink_8c4t;\n"
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  InitFcn		  "% Run the setup script again just before the \n% model is run, so that any updates made\n% after opening"
  " are applied. \n\nsetup_downlink_8c4t;\n\n\n%% DSPBuilder Start\nalt_dspbuilder_update_model(bdroot)\n%% DSPBuilder "
  "End\n"
  LastSavedArchitecture	  "glnxa64"
  Object {
    $PropName		    "BdWindowsInfo"
    $ObjectID		    1
    $ClassName		    "Simulink.BDWindowsInfo"
    Object {
      $PropName		      "WindowsInfo"
      $ObjectID		      2
      $ClassName	      "Simulink.WindowInfo"
      IsActive		      [1]
      Location		      [0.0, 28.0, 1920.0, 1030.0]
      Object {
	$PropName		"ModelBrowserInfo"
	$ObjectID		3
	$ClassName		"Simulink.ModelBrowserInfo"
	Visible			[1]
	DockPosition		"Left"
	Width			[50]
	Height			[50]
	Filter			[9]
      }
      Object {
	$PropName		"ExplorerBarInfo"
	$ObjectID		4
	$ClassName		"Simulink.ExplorerBarInfo"
	Visible			[1]
      }
      Object {
	$PropName		"EditorsInfo"
	$ObjectID		5
	$ClassName		"Simulink.EditorInfo"
	IsActive		[1]
	ViewObjType		"SimulinkTopLevel"
	LoadSaveID		"0"
	Extents			[1691.0, 846.0]
	ZoomFactor		[0.8]
	Offset			[177.93367346938771, 409.36224489795904]
      }
    }
  }
  Created		  "Mon May 16 15:21:05 2011"
  Creator		  "mjervis"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "5g"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Thu Jun 22 18:41:32 2017"
  RTWModifiedTimeStamp	  420057657
  ModelVersionFormat	  "1.%<AutoIncrement:5591>"
  ConfigurationManager	  "none"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  on
  ShowLineDimensions	  on
  ShowPortDataTypes	  on
  ShowEditTimeErrors	  on
  ShowEditTimeWarnings	  off
  ShowEditTimeAdvisorChecks off
  ShowPortUnits		  off
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  VariantCondition	  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  ShowVisualizeInsertedRTB on
  ShowMarkup		  on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  FunctionConnectors	  off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  PauseTimes		  "5"
  NumberOfSteps		  1
  SnapshotBufferSize	  10
  SnapshotInterval	  10
  NumberOfLastSnapshots	  0
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  Object {
    $PropName		    "DataLoggingOverride"
    $ObjectID		    6
    $ClassName		    "Simulink.SimulationData.ModelLoggingInfo"
    model_		    "downlink_8c4t"
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      "downlink_8c4t"
      PropName		      "logAsSpecifiedByModels_"
    }
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      ""
      PropName		      "logAsSpecifiedByModelsSSIDs_"
    }
  }
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      7
      Version		      "1.16.2"
      Array {
	Type			"Handle"
	Dimension		9
	Simulink.SolverCC {
	  $ObjectID		  8
	  Version		  "1.16.2"
	  StartTime		  "0.0"
	  StopTime		  "20000"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  EnableConcurrentExecution off
	  ConcurrentTasks	  off
	  Solver		  "VariableStepDiscrete"
	  SolverName		  "VariableStepDiscrete"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverInfoToggleStatus  off
	  IsAutoAppliedInSIP	  off
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  9
	  Version		  "1.16.2"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "ModelDataLogs"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  VisualizeSimOutput	  on
	  StreamToWorkspace	  off
	  StreamVariableName	  "streamout"
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	  LoggingToFile		  off
	  LoggingFileName	  "out.mat"
	  LoggingIntervals	  "[-inf, inf]"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  10
	  Version		  "1.16.2"
	  Array {
	    Type		    "Cell"
	    Dimension		    7
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  DefaultParameterBehavior "Tunable"
	  UseDivisionForNetSlopeComputation "off"
	  UseFloatMulNetSlope	  off
	  DefaultUnderspecifiedDataType	"double"
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  CachingGlobalReferences off
	  GlobalBufferReuse	  on
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  PassReuseOutputArgsThreshold 12
	  ExpressionDepthLimit	  2147483647
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  StateBitsets		  off
	  DataBitsets		  off
	  ActiveStateOutputEnumStorageType "Native Integer"
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  11
	  Version		  "1.16.2"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "none"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "none"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "UseLocalSettings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "error"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  AllowSymbolicDim	  on
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  SymbolicDimMinMaxWarning "warning"
	  LossOfSymbolicDimsSimulationWarning "warning"
	  LossOfSymbolicDimsCodeGenerationWarning "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnconditionalTransitionShadowingDiag "warning"
	  SFUndirectedBroadcastEventsDiag "warning"
	  SFTransitionActionBeforeConditionDiag	"warning"
	  SFOutputUsedAsStateInMooreChartDiag "error"
	  IntegerSaturationMsg	  "none"
	  AllowedUnitSystems	  "all"
	  UnitsInconsistencyMsg	  "warning"
	  AllowAutomaticUnitConversions	on
	}
	Simulink.HardwareCC {
	  $ObjectID		  12
	  Version		  "1.16.2"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerLongLong	  64
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdLongLongMode	  off
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerLongLong	  64
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetLongLongMode	  off
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	  UseEmbeddedCoderFeatures on
	  UseSimulinkCoderFeatures on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  13
	  Version		  "1.16.2"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  EnableRefExpFcnMdlSchedulingChecks on
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  14
	  Version		  "1.16.2"
	  SFSimEcho		  on
	  SimCtrlC		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	  SimGenImportedTypeDefs  off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  15
	  Version		  "1.16.2"
	  Array {
	    Type		    "Cell"
	    Dimension		    6
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  HardwareBoard		  "None"
	  TLCOptions		  ""
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  PackageGeneratedCodeAndArtifacts off
	  TemplateMakefile	  "grt_default_tmf"
	  PostCodeGenCommand	  ""
	  Description		  ""
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  Toolchain		  "Automatically locate an installed toolchain"
	  BuildConfiguration	  "Faster Builds"
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  PortableWordSizes	  off
	  CreateSILPILBlock	  "None"
	  CodeExecutionProfiling  off
	  CodeExecutionProfileVariable "executionProfile"
	  CodeProfilingSaveOptions "SummaryOnly"
	  CodeProfilingInstrumentation off
	  SILDebugging		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateWebview	  off
	  GenerateCodeMetricsReport off
	  GenerateCodeReplacementReport	off
	  GenerateMissedCodeReplacementReport off
	  RTWCompilerOptimization "off"
	  RTWCustomCompilerOptimizations ""
	  CheckMdlBeforeBuild	  "Off"
	  SharedConstantsCachingThreshold 1024
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      16
	      Version		      "1.16.2"
	      Array {
		Type			"Cell"
		Dimension		19
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      CommentStyle	      "Auto"
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      OperatorAnnotations     off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M_T"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      CustomSymbolStrUtil     "$N$C"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InternalIdentifier      "Shortened"
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      17
	      Version		      "1.16.2"
	      Array {
		Type			"Cell"
		Dimension		15
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"GenerateAllocFcn"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PurelyIntegerCode"
		Cell			"PortableWordSizes"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      GenFloatMathFcnCalls    "NOT IN USE"
	      TargetLangStandard      "C89/C90 (ANSI)"
	      CodeReplacementLibrary  "None"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      InferredTypesCompatibility off
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      CodeInterfacePackaging  "Nonreusable function"
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      ParenthesesLevel	      "Nominal"
	      CastingMode	      "Nominal"
	      MATLABClassNameForMDSCustomization "Simulink.SoftwareTarget.GRTCustomization"
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    on
	      AutosarCompliant	      off
	      GRTInterface	      on
	      GenerateAllocFcn	      off
	      UseToolchainInfoCompliant	on
	      GenerateSharedConstants on
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	      MultiInstanceErrorCode  "Error"
	    }
	    PropName		    "Components"
	  }
	}
	SlCovCC.ConfigComp {
	  $ObjectID		  18
	  Version		  "1.16.2"
	  Description		  "Simulink Coverage Configuration Component"
	  Name			  "Simulink Coverage"
	  CovEnable		  off
	  CovScope		  "EntireSystem"
	  CovIncludeTopModel	  on
	  RecordCoverage	  off
	  CovPath		  "/"
	  CovSaveName		  "covdata"
	  CovMetricSettings	  "dw"
	  CovNameIncrementing	  off
	  CovHtmlReporting	  on
	  CovForceBlockReductionOff on
	  CovEnableCumulative	  on
	  CovSaveCumulativeToWorkspaceVar on
	  CovSaveSingleToWorkspaceVar on
	  CovCumulativeVarName	  "covCumulativeData"
	  CovCumulativeReport	  off
	  CovSaveOutputData	  on
	  CovOutputDir		  "slcov_output/$ModelName$"
	  CovDataFileName	  "$ModelName$_cvdata"
	  CovReportOnPause	  on
	  CovModelRefEnable	  "Off"
	  CovExternalEMLEnable	  off
	  CovSFcnEnable		  off
	  CovBoundaryAbsTol	  1e-05
	  CovBoundaryRelTol	  0.01
	  CovUseTimeInterval	  off
	  CovStartTime		  0
	  CovStopTime		  0
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Simulation Target"
      ConfigPrmDlgPosition     [ 344, 194, 1440, 931 ] 
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    7
  }
  Object {
    $PropName		    "DataTransfer"
    $ObjectID		    19
    $ClassName		    "Simulink.GlobalDataTransfer"
    DefaultTransitionBetweenSyncTasks "Ensure deterministic transfer (maximum delay)"
    DefaultTransitionBetweenAsyncTasks "Ensure data integrity only"
    DefaultTransitionBetweenContTasks "Ensure deterministic transfer (minimum delay)"
    DefaultExtrapolationMethodBetweenContTasks "None"
    AutoInsertRateTranBlk   [0]
  }
  ExplicitPartitioning	  off
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  MaskDefaults {
    SelfModifiable	    "off"
    IconFrame		    "on"
    IconOpaque		    "opaque"
    RunInitForIconRedraw    "off"
    IconRotate		    "none"
    PortRotate		    "default"
    IconUnits		    "autoscale"
  }
  MaskParameterDefaults {
    Evaluate		    "on"
    Tunable		    "on"
    NeverSave		    "off"
    Internal		    "off"
    ReadOnly		    "off"
    Enabled		    "on"
    Visible		    "on"
    ToolTip		    "on"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      ComplexToRealImag
      Output		      "Real and imag"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      DataTypeConversion
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via back propagation"
      LockScale		      off
      ConvertRealWorld	      "Real World Value (RWV)"
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Demux
      Outputs		      "4"
      DisplayOption	      "none"
      BusSelectionMode	      off
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      Unit		      "inherit"
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Mux
      Inputs		      "4"
      DisplayOption	      "none"
      UseBusObject	      off
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      Unit		      "inherit"
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Scope
      DefaultConfigurationName "Simulink.scopes.TimeScopeBlockCfg"
      NumInputPorts	      "1"
      Floating		      off
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWSystemCode	      "Auto"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      FunctionInterfaceSpec   "void_void"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Opaque		      off
      MaskHideContents	      off
      SFBlockType	      "NONE"
      GeneratePreprocessorConditionals off
      TreatAsGroupedWhenPropagatingVariantConditions on
      ContentPreviewEnabled   off
      IsWebBlock	      off
    }
  }
  System {
    Name		    "downlink_8c4t"
    Location		    [0, 28, 1920, 1058]
    Open		    on
    ModelBrowserVisibility  on
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "A4"
    PaperUnits		    "centimeters"
    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "80"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "29511"
    Block {
      BlockType		      Reference
      Name		      "AvalonMMSlaveSettings"
      SID		      "23149"
      Ports		      []
      Position		      [1815, 415, 2042, 586]
      ZOrder		      1811
      BackgroundColor	      "[0.000000, 0.317647, 0.584314]"
      ShowName		      off
      LibraryVersion	      "1.163"
      FontName		      "Sans Serif"
      FontSize		      22
      SourceBlock	      "DSPBABase/AvalonMMSlaveSettings"
      SourceType	      "DSP Builder Advanced Blockset Avalon MM Slave Settings Block"
      ContentPreviewEnabled   off
    }
    Block {
      BlockType		      Reference
      Name		      "Control"
      SID		      "3"
      Ports		      []
      Position		      [1370, 415, 1760, 490]
      ZOrder		      -3
      ShowName		      off
      LibraryVersion	      "1.163"
      FontName		      "Sans Serif"
      FontSize		      22
      SourceBlock	      "DSPBABase/Control"
      SourceType	      "DSP Builder Advanced Blockset Control Block"
      generate		      on
      language		      "VHDL"
      destination	      "./rtl"
      destination_gui	      "./rtl"
      make_full_path	      off
      path_is_relative	      on
      autotestbench	      off
      signaldepth	      "2"
      coveragetestbench	      off
      logs		      off
      spacewidth	      "2"
      spacenum		      "1"
      addrwidth		      "13"
      datawidth		      "32"
      dataendian	      "Big Endian"
      hierarchicalnames	      off
      ramThresholdBits	      "-1"
      distRamThresholdBits    "-1"
      mlabThresholdBits	      "-1"
      hardMultiplierThresholdLuts "-1"
      version		      "20090407"
      errorOnChanMismatch     "1"
      errorOnGPIOMismatch     "0"
      importModelsimResults   "0"
      cycleAccurate	      off
      reinterpretCastMult     off
      paramFile		      "downlink_8c4t_params.xml"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Cplx2IQVec"
      SID		      "29491"
      Ports		      [1, 1]
      Position		      [2390, 790, 2455, 820]
      ZOrder		      2320
      RequestExecContextInheritance off
      Variant		      off
      System {
	Name			"Cplx2IQVec"
	Location		[0, 28, 1920, 1136]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"611"
	Block {
	  BlockType		  Inport
	  Name			  "CplxIn"
	  SID			  "29492"
	  Position		  [20, 33, 50, 47]
	  ZOrder		  2320
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  ComplexToRealImag
	  Name			  "Complex to\nReal-Imag"
	  SID			  "29489"
	  Ports			  [1, 2]
	  Position		  [105, 20, 135, 60]
	  ZOrder		  2318
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  SID			  "29490"
	  Ports			  [2, 1]
	  Position		  [205, 21, 210, 59]
	  ZOrder		  2319
	  ShowName		  off
	  Inputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Outport
	  Name			  "IQOut"
	  SID			  "29493"
	  Position		  [260, 33, 290, 47]
	  ZOrder		  2321
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  522
	  SrcBlock		  "Complex to\nReal-Imag"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  ZOrder		  527
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "IQOut"
	  DstPort		  1
	}
	Line {
	  ZOrder		  523
	  SrcBlock		  "Complex to\nReal-Imag"
	  SrcPort		  2
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  ZOrder		  526
	  SrcBlock		  "CplxIn"
	  SrcPort		  1
	  DstBlock		  "Complex to\nReal-Imag"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Cplx2IQVec1"
      SID		      "29494"
      Ports		      [1, 1]
      Position		      [2390, 1060, 2455, 1090]
      ZOrder		      2321
      RequestExecContextInheritance off
      Variant		      off
      System {
	Name			"Cplx2IQVec1"
	Location		[0, 28, 1920, 1136]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"611"
	Block {
	  BlockType		  Inport
	  Name			  "CplxIn"
	  SID			  "29495"
	  Position		  [20, 33, 50, 47]
	  ZOrder		  2320
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  ComplexToRealImag
	  Name			  "Complex to\nReal-Imag"
	  SID			  "29496"
	  Ports			  [1, 2]
	  Position		  [105, 20, 135, 60]
	  ZOrder		  2318
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  SID			  "29497"
	  Ports			  [2, 1]
	  Position		  [205, 21, 210, 59]
	  ZOrder		  2319
	  ShowName		  off
	  Inputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Outport
	  Name			  "IQOut"
	  SID			  "29498"
	  Position		  [260, 33, 290, 47]
	  ZOrder		  2321
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "CplxIn"
	  SrcPort		  1
	  DstBlock		  "Complex to\nReal-Imag"
	  DstPort		  1
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "Complex to\nReal-Imag"
	  SrcPort		  2
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "IQOut"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "Complex to\nReal-Imag"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Cplx2IQVec2"
      SID		      "29499"
      Ports		      [1, 1]
      Position		      [2390, 1330, 2455, 1360]
      ZOrder		      2322
      RequestExecContextInheritance off
      Variant		      off
      System {
	Name			"Cplx2IQVec2"
	Location		[0, 28, 1920, 1136]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"611"
	Block {
	  BlockType		  Inport
	  Name			  "CplxIn"
	  SID			  "29500"
	  Position		  [20, 33, 50, 47]
	  ZOrder		  2320
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  ComplexToRealImag
	  Name			  "Complex to\nReal-Imag"
	  SID			  "29501"
	  Ports			  [1, 2]
	  Position		  [105, 20, 135, 60]
	  ZOrder		  2318
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  SID			  "29502"
	  Ports			  [2, 1]
	  Position		  [205, 21, 210, 59]
	  ZOrder		  2319
	  ShowName		  off
	  Inputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Outport
	  Name			  "IQOut"
	  SID			  "29503"
	  Position		  [260, 33, 290, 47]
	  ZOrder		  2321
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "Complex to\nReal-Imag"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "IQOut"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "Complex to\nReal-Imag"
	  SrcPort		  2
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "CplxIn"
	  SrcPort		  1
	  DstBlock		  "Complex to\nReal-Imag"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Cplx2IQVec3"
      SID		      "29504"
      Ports		      [1, 1]
      Position		      [2390, 1600, 2455, 1630]
      ZOrder		      2323
      RequestExecContextInheritance off
      Variant		      off
      System {
	Name			"Cplx2IQVec3"
	Location		[0, 28, 1920, 1136]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"611"
	Block {
	  BlockType		  Inport
	  Name			  "CplxIn"
	  SID			  "29505"
	  Position		  [20, 33, 50, 47]
	  ZOrder		  2320
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  ComplexToRealImag
	  Name			  "Complex to\nReal-Imag"
	  SID			  "29506"
	  Ports			  [1, 2]
	  Position		  [105, 20, 135, 60]
	  ZOrder		  2318
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  SID			  "29507"
	  Ports			  [2, 1]
	  Position		  [205, 21, 210, 59]
	  ZOrder		  2319
	  ShowName		  off
	  Inputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Outport
	  Name			  "IQOut"
	  SID			  "29508"
	  Position		  [260, 33, 290, 47]
	  ZOrder		  2321
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "CplxIn"
	  SrcPort		  1
	  DstBlock		  "Complex to\nReal-Imag"
	  DstPort		  1
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "Complex to\nReal-Imag"
	  SrcPort		  2
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "IQOut"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "Complex to\nReal-Imag"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "EditParams"
      SID		      "6"
      Ports		      []
      Position		      [2215, 423, 2319, 561]
      ZOrder		      -6
      BackgroundColor	      "[0.925490, 1.000000, 1.000000]"
      ShowName		      off
      LibraryVersion	      "1.163"
      FontName		      "Sans Serif"
      FontSize		      22
      SourceBlock	      "DSPBABase/EditParams"
      SourceType	      "DSP Builder Advanced Blockset Ignored Block"
      ContentPreviewEnabled   off
      version		      "20090407"
    }
    Block {
      BlockType		      Reference
      Name		      "Run Modelsim"
      SID		      "19151"
      Ports		      []
      Position		      [2096, 423, 2156, 485]
      ZOrder		      1074
      ShowName		      off
      LibraryVersion	      "1.163"
      FontName		      "Sans Serif"
      FontSize		      22
      SourceBlock	      "DSPBABase/Run Modelsim"
      SourceType	      "DSP Builder Advanced Blockset Ignored Block"
      ContentPreviewEnabled   off
      version		      "20090407"
    }
    Block {
      BlockType		      Reference
      Name		      "Run QuartusII "
      SID		      "9"
      Ports		      []
      Position		      [2097, 511, 2162, 568]
      ZOrder		      -9
      ShowName		      off
      LibraryVersion	      "1.163"
      FontName		      "Sans Serif"
      FontSize		      22
      SourceBlock	      "DSPBABase/Quartus Prime"
      SourceType	      "DSP Builder Advanced Blockset Ignored Block"
      ContentPreviewEnabled   off
      version		      "20090407"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope"
      SID		      "29469"
      Ports		      [3]
      Position		      [2505, 760, 2630, 1030]
      ZOrder		      2314
      NamePlacement	      "alternate"
      ScopeSpecificationString "C++SS(StrPVP('Location','[10, 149, 1928, 1044]'),StrPVP('Open','off'),MxPVP('AxesTitle"
      "s',24,'struct(''axes1'',''%<SignalLabel>'',''axes2'',''%<SignalLabel>'',''axes3'',''%<SignalLabel>'')'),MxPVP('S"
      "copeGraphics',28,'struct(''FigureColor'',''[0.5 0.5 0.5]'',''AxesColor'',''[0 0 0]'',''AxesTickColor'',''[1 1 1]"
      "'',''LineColors'',''[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]'',''LineStyles'',''-|-|-|-|-|-'',''LineWidths'',''[0.5"
      " 0.5 0.5 0.5 0.5 0.5]'',''MarkerStyles'',''none|none|none|none|none|none'')'),StrPVP('ShowLegends','off'),StrPVP"
      "('YMin','-0.12676~0.9~-1.00000'),StrPVP('YMax','0.12673~1.1~1.00000'),StrPVP('SaveToWorkspace','on'),StrPVP('Sav"
      "eName','ScopeData_ant1_out'),StrPVP('DataFormat','StructureWithTime'),StrPVP('LimitDataPoints','off'),StrPVP('Sc"
      "rollMode','off'),StrPVP('Decimation','1'),StrPVP('BlockParamSampleInput','off'))"
      NumInputPorts	      "3"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope1"
      SID		      "29470"
      Ports		      [3]
      Position		      [2505, 1030, 2630, 1300]
      ZOrder		      2315
      NamePlacement	      "alternate"
      ScopeSpecificationString "C++SS(StrPVP('Location','[2, 159, 1920, 1044]'),StrPVP('Open','off'),MxPVP('AxesTitles"
      "',24,'struct(''axes1'',''%<SignalLabel>'',''axes2'',''%<SignalLabel>'',''axes3'',''%<SignalLabel>'')'),MxPVP('Sc"
      "opeGraphics',28,'struct(''FigureColor'',''[0.5 0.5 0.5]'',''AxesColor'',''[0 0 0]'',''AxesTickColor'',''[1 1 1]'"
      "',''LineColors'',''[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]'',''LineStyles'',''-|-|-|-|-|-'',''LineWidths'',''[0.5 "
      "0.5 0.5 0.5 0.5 0.5]'',''MarkerStyles'',''none|none|none|none|none|none'')'),StrPVP('ShowLegends','off'),StrPVP("
      "'YMin','-1.00000~0.9~-1.00000'),StrPVP('YMax','1.00000~1.1~1.00000'),StrPVP('SaveToWorkspace','on'),StrPVP('Save"
      "Name','ScopeData_ant2_out'),StrPVP('DataFormat','StructureWithTime'),StrPVP('LimitDataPoints','off'),StrPVP('Scr"
      "ollMode','off'),StrPVP('Decimation','1'),StrPVP('BlockParamSampleInput','off'))"
      NumInputPorts	      "3"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope2"
      SID		      "29471"
      Ports		      [3]
      Position		      [2505, 1300, 2630, 1570]
      ZOrder		      2316
      NamePlacement	      "alternate"
      ScopeSpecificationString "C++SS(StrPVP('Location','[2, 159, 1920, 1044]'),StrPVP('Open','off'),MxPVP('AxesTitles"
      "',24,'struct(''axes1'',''%<SignalLabel>'',''axes2'',''%<SignalLabel>'',''axes3'',''%<SignalLabel>'')'),MxPVP('Sc"
      "opeGraphics',28,'struct(''FigureColor'',''[0.5 0.5 0.5]'',''AxesColor'',''[0 0 0]'',''AxesTickColor'',''[1 1 1]'"
      "',''LineColors'',''[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]'',''LineStyles'',''-|-|-|-|-|-'',''LineWidths'',''[0.5 "
      "0.5 0.5 0.5 0.5 0.5]'',''MarkerStyles'',''none|none|none|none|none|none'')'),StrPVP('ShowLegends','off'),StrPVP("
      "'YMin','-0.12676~0.9~-1.00000'),StrPVP('YMax','0.12673~1.1~1.00000'),StrPVP('SaveToWorkspace','on'),StrPVP('Save"
      "Name','ScopeData_ant3_out'),StrPVP('DataFormat','StructureWithTime'),StrPVP('LimitDataPoints','off'),StrPVP('Scr"
      "ollMode','off'),StrPVP('Decimation','1'),StrPVP('BlockParamSampleInput','off'))"
      NumInputPorts	      "3"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope3"
      SID		      "29472"
      Ports		      [3]
      Position		      [2505, 1570, 2630, 1840]
      ZOrder		      2317
      NamePlacement	      "alternate"
      ScopeSpecificationString "C++SS(StrPVP('Location','[10, 159, 1928, 1044]'),StrPVP('Open','off'),MxPVP('AxesTitle"
      "s',24,'struct(''axes1'',''%<SignalLabel>'',''axes2'',''%<SignalLabel>'',''axes3'',''%<SignalLabel>'')'),MxPVP('S"
      "copeGraphics',28,'struct(''FigureColor'',''[0.5 0.5 0.5]'',''AxesColor'',''[0 0 0]'',''AxesTickColor'',''[1 1 1]"
      "'',''LineColors'',''[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]'',''LineStyles'',''-|-|-|-|-|-'',''LineWidths'',''[0.5"
      " 0.5 0.5 0.5 0.5 0.5]'',''MarkerStyles'',''none|none|none|none|none|none'')'),StrPVP('ShowLegends','off'),StrPVP"
      "('YMin','-4.40738~-1.00000~-1.875'),StrPVP('YMax','3.83878~1.00000~16.875'),StrPVP('SaveToWorkspace','on'),StrPV"
      "P('SaveName','ScopeData_ant4_out'),StrPVP('DataFormat','StructureWithTime'),StrPVP('LimitDataPoints','off'),StrP"
      "VP('ScrollMode','off'),StrPVP('Decimation','1'),StrPVP('BlockParamSampleInput','off'))"
      NumInputPorts	      "3"
    }
    Block {
      BlockType		      Reference
      Name		      "Signals"
      SID		      "13"
      Ports		      []
      Position		      [1370, 525, 1761, 589]
      ZOrder		      -13
      ShowName		      off
      LibraryVersion	      "1.163"
      FontName		      "Sans Serif"
      FontSize		      22
      SourceBlock	      "DSPBABase/Signals"
      SourceType	      "DSP Builder Advanced Blockset Signals Block"
      ContentPreviewEnabled   off
      clk		      "clk"
      freq		      "DUC_LINEUP_param.ClockRate"
      margin		      "DUC_LINEUP_param.ClockMargin"
      rst		      "areset"
      rstactive		      "High"
      bus		      "bus"
      enbusclock	      on
      busfreq		      "61.44"
      bussync		      on
      version		      "20090407"
    }
    Block {
      BlockType		      SubSystem
      Name		      "TEST_BENCH"
      SID		      "29381"
      Ports		      [0, 3]
      Position		      [895, 794, 1050, 1056]
      ZOrder		      2313
      BackgroundColor	      "orange"
      FontName		      "Arial"
      FontSize		      12
      RequestExecContextInheritance off
      Variant		      off
      System {
	Name			"TEST_BENCH"
	Location		[0, 28, 1920, 1136]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"128"
	Block {
	  BlockType		  Reference
	  Name			  "ChanViewIm"
	  SID			  "29382"
	  Ports			  [3, 16]
	  Position		  [1465, 812, 1590, 988]
	  ZOrder		  2314
	  LibraryVersion	  "1.163"
	  SourceBlock		  "DSPBABase/ChanView"
	  SourceType		  "DSP Builder Advanced Blockset Channel Viewer"
	  nchans		  "16"
	  chan_vector		  "[0:15]"
	  outsvalid		  off
	  latency		  "1"
	  version		  "20090407"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ChanViewReal"
	  SID			  "29383"
	  Ports			  [3, 16]
	  Position		  [1465, 632, 1590, 808]
	  ZOrder		  2301
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.163"
	  SourceBlock		  "DSPBABase/ChanView"
	  SourceType		  "DSP Builder Advanced Blockset Channel Viewer"
	  nchans		  "16"
	  chan_vector		  "[0:15]"
	  outsvalid		  off
	  latency		  "1"
	  version		  "20090407"
	}
	Block {
	  BlockType		  ComplexToRealImag
	  Name			  "Complex to\nReal-Imag"
	  SID			  "29384"
	  Ports			  [1, 2]
	  Position		  [1330, 526, 1370, 564]
	  ZOrder		  1630
	  NamePlacement		  "alternate"
	  ShowName		  off
	}
	Block {
	  BlockType		  ComplexToRealImag
	  Name			  "Complex to\nReal-Imag3"
	  SID			  "29385"
	  Ports			  [1, 2]
	  Position		  [1330, 648, 1370, 697]
	  ZOrder		  2313
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  "29386"
	  Position		  [1140, 295, 1170, 325]
	  ZOrder		  1635
	  OutDataTypeStr	  "boolean"
	  SampleTime		  "1"
	  Port {
	    PortNumber		    1
	    Name		    "valid signal"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion"
	  SID			  "29387"
	  Position		  [1095, 378, 1170, 402]
	  ZOrder		  1637
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Scope
	  Name			  "ImScope"
	  SID			  "29388"
	  Ports			  [4]
	  Position		  [1770, 816, 1810, 984]
	  ZOrder		  2315
	  ScopeSpecificationString "C++SS(StrPVP('Location','[188, 365, 512, 604]'),StrPVP('Open','off'),MxPVP('AxesTitles',2"
	  "4,'struct(''axes1'',''%<SignalLabel>'',''axes2'',''%<SignalLabel>'',''axes3'',''%<SignalLabel>'',''axes4'',''%<Sign"
	  "alLabel>'')'),StrPVP('ShowLegends','off'),StrPVP('ScrollMode','off'),StrPVP('LimitDataPoints','on'),StrPVP('DataFor"
	  "mat','Array'),StrPVP('Decimation','1'),StrPVP('BlockParamSampleInput','off'))"
	  NumInputPorts		  "4"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux1"
	  SID			  "29389"
	  Ports			  [4, 1]
	  Position		  [1700, 817, 1705, 863]
	  ZOrder		  2316
	  ShowName		  off
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux12"
	  SID			  "29390"
	  Ports			  [4, 1]
	  Position		  [1700, 637, 1705, 683]
	  ZOrder		  2309
	  ShowName		  off
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux13"
	  SID			  "29391"
	  Ports			  [4, 1]
	  Position		  [1700, 677, 1705, 723]
	  ZOrder		  2310
	  ShowName		  off
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux14"
	  SID			  "29392"
	  Ports			  [4, 1]
	  Position		  [1700, 717, 1705, 763]
	  ZOrder		  2311
	  ShowName		  off
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux15"
	  SID			  "29393"
	  Ports			  [4, 1]
	  Position		  [1700, 759, 1705, 801]
	  ZOrder		  2312
	  ShowName		  off
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux2"
	  SID			  "29394"
	  Ports			  [4, 1]
	  Position		  [1700, 857, 1705, 903]
	  ZOrder		  2317
	  ShowName		  off
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux3"
	  SID			  "29395"
	  Ports			  [4, 1]
	  Position		  [1700, 897, 1705, 943]
	  ZOrder		  2318
	  ShowName		  off
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux4"
	  SID			  "29396"
	  Ports			  [4, 1]
	  Position		  [1700, 939, 1705, 981]
	  ZOrder		  2319
	  ShowName		  off
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Scope
	  Name			  "RealScope"
	  SID			  "29397"
	  Ports			  [4]
	  Position		  [1770, 636, 1810, 804]
	  ZOrder		  2308
	  NamePlacement		  "alternate"
	  ScopeSpecificationString "C++SS(StrPVP('Location','[1025, 119, 1357, 772]'),StrPVP('Open','off'),MxPVP('AxesTitles'"
	  ",24,'struct(''axes1'',''%<SignalLabel>'',''axes2'',''%<SignalLabel>'',''axes3'',''%<SignalLabel>'',''axes4'',''%<Si"
	  "gnalLabel>'')'),MxPVP('ScopeGraphics',28,'struct(''FigureColor'',''[0.5 0.5 0.5]'',''AxesColor'',''[0 0 0]'',''Axes"
	  "TickColor'',''[1 1 1]'',''LineColors'',''[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]'',''LineStyles'',''-|-|-|-|-|-'',''L"
	  "ineWidths'',''[0.5 0.5 0.5 0.5 0.5 0.5]'',''MarkerStyles'',''none|none|none|none|none|none'')'),StrPVP('ShowLegends"
	  "','off'),StrPVP('YMin','-5~-5~-5~-5'),StrPVP('YMax','5~5~5~5'),StrPVP('SaveName','ScopeData20'),StrPVP('DataFormat'"
	  ",'StructureWithTime'),StrPVP('LimitDataPoints','off'),StrPVP('ScrollMode','off'),StrPVP('Decimation','1'),StrPVP('B"
	  "lockParamSampleInput','off'))"
	  NumInputPorts		  "4"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Repeating\nSequence\nData"
	  SID			  "29398"
	  Ports			  [0, 1]
	  Position		  [1110, 465, 1140, 495]
	  ZOrder		  1636
	  LibraryVersion	  "1.386"
	  SourceBlock		  "simulink/Sources/Repeating\nSequence\nStair"
	  SourceType		  "Repeating Sequence Stair"
	  ContentPreviewEnabled	  off
	  OutValues		  "DUC_LINEUP_param.inputdata"
	  tsamp			  "1"
	  OutMin		  "[]"
	  OutMax		  "[]"
	  OutDataTypeStr	  "fixdt(1,16,15)"
	  OutputDataTypeScalingMode "Specify via dialog"
	  OutDataType		  "fixdt(1,16,15)"
	  ConRadixGroup		  "Best Precision: Vector-wise"
	  OutScaling		  "[]"
	  LockScale		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Repeating\nSequence\nchannel"
	  SID			  "29399"
	  Ports			  [0, 1]
	  Position		  [950, 375, 980, 405]
	  ZOrder		  1640
	  LibraryVersion	  "1.386"
	  SourceBlock		  "simulink/Sources/Repeating\nSequence\nStair"
	  SourceType		  "Repeating Sequence Stair"
	  ContentPreviewEnabled	  off
	  OutValues		  "[0:15].'"
	  tsamp			  "1"
	  OutMin		  "[]"
	  OutMax		  "[]"
	  OutDataTypeStr	  "uint8"
	  OutputDataTypeScalingMode "uint8"
	  OutDataType		  "fixdt(1,16)"
	  ConRadixGroup		  "Best Precision: Vector-wise"
	  OutScaling		  "[]"
	  LockScale		  off
	  Port {
	    PortNumber		    1
	    Name		    "channel count signal"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  SID			  "29400"
	  Ports			  [4]
	  Position		  [1770, 524, 1810, 606]
	  ZOrder		  1631
	  NamePlacement		  "alternate"
	  ScopeSpecificationString "C++SS(StrPVP('Location','[2, 149, 1920, 1044]'),StrPVP('Open','off'),MxPVP('AxesTitles',2"
	  "4,'struct(''axes1'',''%<SignalLabel>'',''axes2'',''%<SignalLabel>'',''axes3'',''%<SignalLabel>'',''axes4'',''%<Sign"
	  "alLabel>'')'),MxPVP('ScopeGraphics',28,'struct(''FigureColor'',''[0.5 0.5 0.5]'',''AxesColor'',''[0 0 0]'',''AxesTi"
	  "ckColor'',''[1 1 1]'',''LineColors'',''[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]'',''LineStyles'',''-|-|-|-|-|-'',''Lin"
	  "eWidths'',''[0.5 0.5 0.5 0.5 0.5 0.5]'',''MarkerStyles'',''none|none|none|none|none|none'')'),StrPVP('ShowLegends',"
	  "'off'),StrPVP('YMin','-0.49759~-0.49134~0.9~-1.875'),StrPVP('YMax','0.49759~0.49903~1.1~16.875'),StrPVP('SaveName',"
	  "'ScopeData9'),StrPVP('ScrollMode','off'),StrPVP('LimitDataPoints','on'),StrPVP('DataFormat','Array'),StrPVP('Decima"
	  "tion','1'),StrPVP('BlockParamSampleInput','off'))"
	  NumInputPorts		  "4"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out_valid"
	  SID			  "29401"
	  Position		  [1335, 303, 1365, 317]
	  ZOrder		  1607
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out_chan"
	  SID			  "29402"
	  Position		  [1335, 383, 1365, 397]
	  ZOrder		  1608
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out_data"
	  SID			  "29403"
	  Position		  [1335, 473, 1365, 487]
	  ZOrder		  1606
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "Repeating\nSequence\nData"
	  SrcPort		  1
	  Points		  [102, 0]
	  Branch {
	    ZOrder		    2
	    DstBlock		    "Out_data"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    3
	    Points		    [0, 65]
	    Branch {
	      ZOrder		      4
	      DstBlock		      "Complex to\nReal-Imag"
	      DstPort		      1
	    }
	    Branch {
	      ZOrder		      5
	      Points		      [0, 130]
	      DstBlock		      "Complex to\nReal-Imag3"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "Complex to\nReal-Imag"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  Name			  "valid signal"
	  ZOrder		  7
	  Labels		  [0, 0]
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [64, 0]
	  Branch {
	    ZOrder		    8
	    DstBlock		    "Out_valid"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    9
	    Points		    [0, 265]
	    Branch {
	      ZOrder		      10
	      Points		      [0, 145]
	      Branch {
		ZOrder			11
		Points			[0, 180]
		DstBlock		"ChanViewIm"
		DstPort			2
	      }
	      Branch {
		ZOrder			12
		DstBlock		"ChanViewReal"
		DstPort			2
	      }
	    }
	    Branch {
	      ZOrder		      13
	      DstBlock		      "Scope"
	      DstPort		      3
	    }
	  }
	}
	Line {
	  Name			  "channel count signal"
	  ZOrder		  14
	  Labels		  [0, 0]
	  SrcBlock		  "Repeating\nSequence\nchannel"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion"
	  DstPort		  1
	}
	Line {
	  ZOrder		  15
	  SrcBlock		  "Complex to\nReal-Imag"
	  SrcPort		  2
	  DstBlock		  "Scope"
	  DstPort		  2
	}
	Line {
	  ZOrder		  65
	  SrcBlock		  "Mux12"
	  SrcPort		  1
	  DstBlock		  "RealScope"
	  DstPort		  1
	}
	Line {
	  ZOrder		  66
	  SrcBlock		  "Mux13"
	  SrcPort		  1
	  DstBlock		  "RealScope"
	  DstPort		  2
	}
	Line {
	  ZOrder		  67
	  SrcBlock		  "Mux14"
	  SrcPort		  1
	  DstBlock		  "RealScope"
	  DstPort		  3
	}
	Line {
	  ZOrder		  68
	  SrcBlock		  "Mux15"
	  SrcPort		  1
	  DstBlock		  "RealScope"
	  DstPort		  4
	}
	Line {
	  ZOrder		  20
	  SrcBlock		  "Complex to\nReal-Imag3"
	  SrcPort		  1
	  DstBlock		  "ChanViewReal"
	  DstPort		  1
	}
	Line {
	  ZOrder		  21
	  SrcBlock		  "Complex to\nReal-Imag3"
	  SrcPort		  2
	  Points		  [8, 0; 0, 155]
	  DstBlock		  "ChanViewIm"
	  DstPort		  1
	}
	Line {
	  ZOrder		  22
	  SrcBlock		  "ChanViewReal"
	  SrcPort		  2
	  DstBlock		  "Mux12"
	  DstPort		  2
	}
	Line {
	  ZOrder		  23
	  SrcBlock		  "ChanViewReal"
	  SrcPort		  4
	  DstBlock		  "Mux12"
	  DstPort		  4
	}
	Line {
	  ZOrder		  24
	  SrcBlock		  "ChanViewReal"
	  SrcPort		  1
	  DstBlock		  "Mux12"
	  DstPort		  1
	}
	Line {
	  ZOrder		  25
	  SrcBlock		  "ChanViewReal"
	  SrcPort		  3
	  DstBlock		  "Mux12"
	  DstPort		  3
	}
	Line {
	  ZOrder		  26
	  SrcBlock		  "ChanViewReal"
	  SrcPort		  8
	  DstBlock		  "Mux13"
	  DstPort		  4
	}
	Line {
	  ZOrder		  27
	  SrcBlock		  "ChanViewReal"
	  SrcPort		  5
	  DstBlock		  "Mux13"
	  DstPort		  1
	}
	Line {
	  ZOrder		  28
	  SrcBlock		  "ChanViewReal"
	  SrcPort		  6
	  DstBlock		  "Mux13"
	  DstPort		  2
	}
	Line {
	  ZOrder		  29
	  SrcBlock		  "ChanViewReal"
	  SrcPort		  7
	  DstBlock		  "Mux13"
	  DstPort		  3
	}
	Line {
	  ZOrder		  30
	  SrcBlock		  "ChanViewReal"
	  SrcPort		  12
	  DstBlock		  "Mux14"
	  DstPort		  4
	}
	Line {
	  ZOrder		  31
	  SrcBlock		  "ChanViewReal"
	  SrcPort		  9
	  DstBlock		  "Mux14"
	  DstPort		  1
	}
	Line {
	  ZOrder		  32
	  SrcBlock		  "ChanViewReal"
	  SrcPort		  11
	  DstBlock		  "Mux14"
	  DstPort		  3
	}
	Line {
	  ZOrder		  33
	  SrcBlock		  "ChanViewReal"
	  SrcPort		  10
	  DstBlock		  "Mux14"
	  DstPort		  2
	}
	Line {
	  ZOrder		  34
	  SrcBlock		  "ChanViewReal"
	  SrcPort		  15
	  DstBlock		  "Mux15"
	  DstPort		  3
	}
	Line {
	  ZOrder		  35
	  SrcBlock		  "ChanViewReal"
	  SrcPort		  13
	  DstBlock		  "Mux15"
	  DstPort		  1
	}
	Line {
	  ZOrder		  36
	  SrcBlock		  "ChanViewReal"
	  SrcPort		  16
	  DstBlock		  "Mux15"
	  DstPort		  4
	}
	Line {
	  ZOrder		  37
	  SrcBlock		  "ChanViewReal"
	  SrcPort		  14
	  DstBlock		  "Mux15"
	  DstPort		  2
	}
	Line {
	  ZOrder		  38
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  DstBlock		  "ImScope"
	  DstPort		  1
	}
	Line {
	  ZOrder		  39
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  DstBlock		  "ImScope"
	  DstPort		  2
	}
	Line {
	  ZOrder		  40
	  SrcBlock		  "Mux3"
	  SrcPort		  1
	  DstBlock		  "ImScope"
	  DstPort		  3
	}
	Line {
	  ZOrder		  41
	  SrcBlock		  "Mux4"
	  SrcPort		  1
	  DstBlock		  "ImScope"
	  DstPort		  4
	}
	Line {
	  ZOrder		  42
	  SrcBlock		  "ChanViewIm"
	  SrcPort		  2
	  DstBlock		  "Mux1"
	  DstPort		  2
	}
	Line {
	  ZOrder		  43
	  SrcBlock		  "ChanViewIm"
	  SrcPort		  4
	  DstBlock		  "Mux1"
	  DstPort		  4
	}
	Line {
	  ZOrder		  44
	  SrcBlock		  "ChanViewIm"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  45
	  SrcBlock		  "ChanViewIm"
	  SrcPort		  3
	  DstBlock		  "Mux1"
	  DstPort		  3
	}
	Line {
	  ZOrder		  46
	  SrcBlock		  "ChanViewIm"
	  SrcPort		  8
	  DstBlock		  "Mux2"
	  DstPort		  4
	}
	Line {
	  ZOrder		  47
	  SrcBlock		  "ChanViewIm"
	  SrcPort		  5
	  DstBlock		  "Mux2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  48
	  SrcBlock		  "ChanViewIm"
	  SrcPort		  6
	  DstBlock		  "Mux2"
	  DstPort		  2
	}
	Line {
	  ZOrder		  49
	  SrcBlock		  "ChanViewIm"
	  SrcPort		  7
	  DstBlock		  "Mux2"
	  DstPort		  3
	}
	Line {
	  ZOrder		  50
	  SrcBlock		  "ChanViewIm"
	  SrcPort		  12
	  DstBlock		  "Mux3"
	  DstPort		  4
	}
	Line {
	  ZOrder		  51
	  SrcBlock		  "ChanViewIm"
	  SrcPort		  9
	  DstBlock		  "Mux3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  52
	  SrcBlock		  "ChanViewIm"
	  SrcPort		  11
	  DstBlock		  "Mux3"
	  DstPort		  3
	}
	Line {
	  ZOrder		  53
	  SrcBlock		  "ChanViewIm"
	  SrcPort		  10
	  DstBlock		  "Mux3"
	  DstPort		  2
	}
	Line {
	  ZOrder		  54
	  SrcBlock		  "ChanViewIm"
	  SrcPort		  15
	  DstBlock		  "Mux4"
	  DstPort		  3
	}
	Line {
	  ZOrder		  55
	  SrcBlock		  "ChanViewIm"
	  SrcPort		  13
	  DstBlock		  "Mux4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  56
	  SrcBlock		  "ChanViewIm"
	  SrcPort		  16
	  DstBlock		  "Mux4"
	  DstPort		  4
	}
	Line {
	  ZOrder		  57
	  SrcBlock		  "ChanViewIm"
	  SrcPort		  14
	  DstBlock		  "Mux4"
	  DstPort		  2
	}
	Line {
	  ZOrder		  58
	  SrcBlock		  "Data Type Conversion"
	  SrcPort		  1
	  Points		  [56, 0]
	  Branch {
	    ZOrder		    59
	    DstBlock		    "Out_chan"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    60
	    Points		    [0, 205]
	    Branch {
	      ZOrder		      61
	      Points		      [0, 185]
	      Branch {
		ZOrder			62
		Points			[0, 180]
		DstBlock		"ChanViewIm"
		DstPort			3
	      }
	      Branch {
		ZOrder			63
		DstBlock		"ChanViewReal"
		DstPort			3
	      }
	    }
	    Branch {
	      ZOrder		      64
	      DstBlock		      "Scope"
	      DstPort		      4
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "dut"
      SID		      "10270"
      Ports		      [6, 12]
      Position		      [1550, 750, 2250, 1850]
      ZOrder		      941
      BackgroundColor	      "lightBlue"
      FontName		      "Sans Serif"
      FontSize		      22
      RequestExecContextInheritance off
      Variant		      off
      System {
	Name			"dut"
	Location		[0, 25, 1920, 1055]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"47"
	Block {
	  BlockType		  Inport
	  Name			  "Ant1_Valid_In"
	  SID			  "23542"
	  Position		  [2635, 1833, 2665, 1847]
	  ZOrder		  2130
	  FontName		  "Sans Serif"
	  FontSize		  16
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Ant1_Chan_In"
	  SID			  "23543"
	  Position		  [2635, 2048, 2665, 2062]
	  ZOrder		  2131
	  FontName		  "Sans Serif"
	  FontSize		  16
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Ant1_Data_In"
	  SID			  "23544"
	  Position		  [2635, 1618, 2665, 1632]
	  ZOrder		  2132
	  FontName		  "Sans Serif"
	  FontSize		  16
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Ant3_Valid_In"
	  SID			  "27373"
	  Position		  [2625, 2478, 2655, 2492]
	  ZOrder		  2299
	  FontName		  "Sans Serif"
	  FontSize		  16
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Ant3_Chan_In"
	  SID			  "27374"
	  Position		  [2625, 2693, 2655, 2707]
	  ZOrder		  2300
	  FontName		  "Sans Serif"
	  FontSize		  16
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Ant3_Data_In"
	  SID			  "27375"
	  Position		  [2635, 2263, 2665, 2277]
	  ZOrder		  2301
	  FontName		  "Sans Serif"
	  FontSize		  16
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CFR_ANT1"
	  SID			  "29263"
	  Ports			  [3, 3]
	  Position		  [4730, 1507, 4915, 1743]
	  ZOrder		  2829
	  BackgroundColor	  "lightBlue"
	  LibraryVersion	  "1.220"
	  LinkData {
	    BlockName		    "CFR/CPG gen/ChannelOut"
	    DialogParameters {
	      latency		      "25"
	    }
	    BlockName		    "CFR/PeakCan/ChannelOut1"
	    DialogParameters {
	      latency		      "12"
	    }
	    BlockName		    "CFR/PulseScale/ChannelOut"
	    DialogParameters {
	      latency		      "25"
	    }
	    BlockName		    "PipeReg/ChannelOut"
	    DialogParameters {
	      latency		      "0"
	    }
	    BlockName		    "PipeReg1/ChannelOut"
	    DialogParameters {
	      latency		      "0"
	    }
	  }
	  SourceBlock		  "blind_cfr_lib/CFR_Block"
	  SourceType		  "Altera CFR Library Block   "
	  ContentPreviewEnabled	  off
	  clk			  "clock_rate"
	  sample_rate		  "sample_rate"
	  block_id		  "cfr0_id"
	  block_id_addr		  "REG_dut_id_addr"
	  cfr_Params		  "cfr_Params_Ant1"
	  REG			  "REG"
	  Pipeline_stages	  "0"
	  ClockMargin		  "DUC_LINEUP_param.ClockMargin_CFR"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CFR_ANT2"
	  SID			  "29264"
	  Ports			  [3, 3]
	  Position		  [4725, 1823, 4910, 2047]
	  ZOrder		  2830
	  BackgroundColor	  "lightBlue"
	  LibraryVersion	  "1.220"
	  LinkData {
	    BlockName		    "CFR/CPG gen/ChannelOut"
	    DialogParameters {
	      latency		      "25"
	    }
	    BlockName		    "CFR/PeakCan/ChannelOut1"
	    DialogParameters {
	      latency		      "12"
	    }
	    BlockName		    "CFR/PulseScale/ChannelOut"
	    DialogParameters {
	      latency		      "25"
	    }
	    BlockName		    "PipeReg/ChannelOut"
	    DialogParameters {
	      latency		      "0"
	    }
	    BlockName		    "PipeReg1/ChannelOut"
	    DialogParameters {
	      latency		      "0"
	    }
	  }
	  SourceBlock		  "blind_cfr_lib/CFR_Block"
	  SourceType		  "Altera CFR Library Block   "
	  ContentPreviewEnabled	  off
	  clk			  "clock_rate"
	  sample_rate		  "sample_rate"
	  block_id		  "cfr0_id"
	  block_id_addr		  "REG_dut_id_addr"
	  cfr_Params		  "cfr_Params_Ant2"
	  REG			  "REG"
	  Pipeline_stages	  "0"
	  ClockMargin		  "DUC_LINEUP_param.ClockMargin_CFR"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CFR_ANT3"
	  SID			  "29297"
	  Ports			  [3, 3]
	  Position		  [4735, 2134, 4935, 2376]
	  ZOrder		  2831
	  BackgroundColor	  "lightBlue"
	  LibraryVersion	  "1.220"
	  LinkData {
	    BlockName		    "CFR/CPG gen/ChannelOut"
	    DialogParameters {
	      latency		      "25"
	    }
	    BlockName		    "CFR/PeakCan/ChannelOut1"
	    DialogParameters {
	      latency		      "12"
	    }
	    BlockName		    "CFR/PulseScale/ChannelOut"
	    DialogParameters {
	      latency		      "25"
	    }
	    BlockName		    "PipeReg/ChannelOut"
	    DialogParameters {
	      latency		      "0"
	    }
	    BlockName		    "PipeReg1/ChannelOut"
	    DialogParameters {
	      latency		      "0"
	    }
	  }
	  SourceBlock		  "blind_cfr_lib/CFR_Block"
	  SourceType		  "Altera CFR Library Block   "
	  ContentPreviewEnabled	  off
	  clk			  "clock_rate"
	  sample_rate		  "sample_rate"
	  block_id		  "cfr0_id"
	  block_id_addr		  "REG_dut_id_addr"
	  cfr_Params		  "cfr_Params_Ant3"
	  REG			  "REG"
	  Pipeline_stages	  "0"
	  ClockMargin		  "DUC_LINEUP_param.ClockMargin_CFR"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CFR_ANT4"
	  SID			  "29298"
	  Ports			  [3, 3]
	  Position		  [4735, 2449, 4930, 2701]
	  ZOrder		  2832
	  BackgroundColor	  "lightBlue"
	  LibraryVersion	  "1.220"
	  LinkData {
	    BlockName		    "CFR/CPG gen/ChannelOut"
	    DialogParameters {
	      latency		      "25"
	    }
	    BlockName		    "CFR/PeakCan/ChannelOut1"
	    DialogParameters {
	      latency		      "12"
	    }
	    BlockName		    "CFR/PulseScale/ChannelOut"
	    DialogParameters {
	      latency		      "25"
	    }
	    BlockName		    "PipeReg/ChannelOut"
	    DialogParameters {
	      latency		      "0"
	    }
	    BlockName		    "PipeReg1/ChannelOut"
	    DialogParameters {
	      latency		      "0"
	    }
	  }
	  SourceBlock		  "blind_cfr_lib/CFR_Block"
	  SourceType		  "Altera CFR Library Block   "
	  ContentPreviewEnabled	  off
	  clk			  "clock_rate"
	  sample_rate		  "sample_rate"
	  block_id		  "cfr0_id"
	  block_id_addr		  "REG_dut_id_addr"
	  cfr_Params		  "cfr_Params_Ant4"
	  REG			  "REG"
	  Pipeline_stages	  "0"
	  ClockMargin		  "DUC_LINEUP_param.ClockMargin_CFR"
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux1"
	  SID			  "29299"
	  Ports			  [1, 2]
	  Position		  [4480, 1620, 4485, 1680]
	  ZOrder		  2833
	  ShowName		  off
	  FontName		  "Sans Serif"
	  FontSize		  16
	  Outputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux4"
	  SID			  "29300"
	  Ports			  [1, 2]
	  Position		  [4500, 2280, 4505, 2340]
	  ZOrder		  2834
	  ShowName		  off
	  FontName		  "Sans Serif"
	  FontSize		  16
	  Outputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Device"
	  SID			  "26829"
	  Ports			  []
	  Position		  [2755, 1090, 3084, 1276]
	  ZOrder		  2163
	  BackgroundColor	  "[0.843137, 0.839216, 0.666667]"
	  ShowName		  off
	  LibraryVersion	  "1.163"
	  FontName		  "Sans Serif"
	  FontSize		  16
	  SourceBlock		  "DSPBABase/Device"
	  SourceType		  "DSP Builder Advanced Blockset Device Block"
	  ContentPreviewEnabled	  off
	  family		  "Arria 10"
	  deviceMember		  "Arria 10"
	  stratix4device	  "Stratix IV GX"
	  hardcopy4device	  "HardCopy IV E"
	  stratix5device	  "Stratix V GX"
	  device		  "10AS066N2F40I1SGES"
	  speed			  "1"
	  stratixSpeed		  "-5"
	  stratix2Speed		  "-3"
	  stratix3Speed		  "-3"
	  stratix4gxSpeed	  "-2"
	  stratix4gtSpeed	  "-1"
	  cyclone2Speed		  "-6"
	  cyclone3Speed		  "-7"
	  arria2Speed		  "-4"
	  cyclone4eSpeed	  "-8"
	  stratix5Speed		  "-3"
	  arria5Speed		  "-4"
	  arriaSpeed		  "-6"
	  cyclone3lsSpeed	  "-7"
	  cyclone5Speed		  "-6"
	  arria2gzSpeed		  "-3"
	  nightFurySpeed	  "-2"
	  ecp2Speed		  "-7"
	  hardcopycompat	  off
	  version		  "20140217"
	  max10flashmode	  "off"
	  max10nomeminit	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "HDUC"
	  SID			  "29259"
	  Ports			  [3, 3]
	  Position		  [3840, 1555, 4045, 2125]
	  ZOrder		  2825
	  BackgroundColor	  "lightBlue"
	  LibraryVersion	  "1.19"
	  LinkData {
	    BlockName		    "HB_filter"
	    DialogParameters {
	      latency		      "14"
	    }
	    BlockName		    "HB_filter1"
	    DialogParameters {
	      latency		      "14"
	    }
	    BlockName		    "scale_HB_filter"
	    DialogParameters {
	      latency		      "6"
	    }
	    BlockName		    "scale_HB_filter1"
	    DialogParameters {
	      latency		      "6"
	    }
	  }
	  FontName		  "Sans Serif"
	  FontSize		  12
	  SourceBlock		  "hduc_lib/HDUC"
	  SourceType		  ""
	  ContentPreviewEnabled	  off
	  HB_filt_SampleRate	  "DUC_LINEUP_param.HB_filt6.SampleRate"
	  HB_filt_Interpolation	  "DUC_LINEUP_param.HB_filt6.Interpolation"
	  HB_filt_ChanCount	  "DUC_LINEUP_param.HB_filt6.ChanCount"
	  HB_filt_coeffs	  "DUC_LINEUP_param.HB_filt6.coeffs(1,:)"
	  HB_filt_base_addr	  "DUC_LINEUP_param.HB_filt6.base_addr1"
	  output_word_length	  "DUC_LINEUP_param.output_word_length"
	  output_fraction_length  "DUC_LINEUP_param.output_fraction_length"
	  Multiplication_factor	  "DUC_LINEUP_param.HB_filt6.Mult_factor"
	  Bits_to_shift_left	  "DUC_LINEUP_param.HB_filt6.left_shift"
	  Pipeline_stages	  "2"
	  ClockMargin		  "DUC_LINEUP_param.ClockMargin"
	}
	Block {
	  BlockType		  Reference
	  Name			  "HDUC1"
	  SID			  "29260"
	  Ports			  [3, 3]
	  Position		  [3845, 2223, 4050, 2747]
	  ZOrder		  2826
	  BackgroundColor	  "lightBlue"
	  LibraryVersion	  "1.19"
	  LinkData {
	    BlockName		    "HB_filter"
	    DialogParameters {
	      latency		      "14"
	    }
	    BlockName		    "HB_filter1"
	    DialogParameters {
	      latency		      "14"
	    }
	    BlockName		    "scale_HB_filter"
	    DialogParameters {
	      latency		      "6"
	    }
	    BlockName		    "scale_HB_filter1"
	    DialogParameters {
	      latency		      "6"
	    }
	  }
	  FontName		  "Sans Serif"
	  FontSize		  12
	  SourceBlock		  "hduc_lib/HDUC"
	  SourceType		  ""
	  ContentPreviewEnabled	  off
	  HB_filt_SampleRate	  "DUC_LINEUP_param.HB_filt6.SampleRate"
	  HB_filt_Interpolation	  "DUC_LINEUP_param.HB_filt6.Interpolation"
	  HB_filt_ChanCount	  "DUC_LINEUP_param.HB_filt6.ChanCount"
	  HB_filt_coeffs	  "DUC_LINEUP_param.HB_filt6.coeffs(1,:)"
	  HB_filt_base_addr	  "DUC_LINEUP_param.HB_filt6.base_addr2"
	  output_word_length	  "DUC_LINEUP_param.output_word_length"
	  output_fraction_length  "DUC_LINEUP_param.output_fraction_length"
	  Multiplication_factor	  "DUC_LINEUP_param.HB_filt6.Mult_factor"
	  Bits_to_shift_left	  "DUC_LINEUP_param.HB_filt6.left_shift"
	  Pipeline_stages	  "2"
	  ClockMargin		  "DUC_LINEUP_param.ClockMargin"
	}
	Block {
	  BlockType		  Reference
	  Name			  "HDUC2"
	  SID			  "29261"
	  Ports			  [3, 3]
	  Position		  [4185, 1556, 4375, 2124]
	  ZOrder		  2827
	  BackgroundColor	  "lightBlue"
	  LibraryVersion	  "1.19"
	  LinkData {
	    BlockName		    "HB_filter"
	    DialogParameters {
	      latency		      "7"
	    }
	    BlockName		    "HB_filter1"
	    DialogParameters {
	      latency		      "7"
	    }
	    BlockName		    "scale_HB_filter"
	    DialogParameters {
	      latency		      "6"
	    }
	    BlockName		    "scale_HB_filter1"
	    DialogParameters {
	      latency		      "6"
	    }
	  }
	  FontName		  "Sans Serif"
	  FontSize		  12
	  SourceBlock		  "hduc_lib/HDUC"
	  SourceType		  ""
	  ContentPreviewEnabled	  off
	  HB_filt_SampleRate	  "DUC_LINEUP_param.HB_filt7.SampleRate"
	  HB_filt_Interpolation	  "DUC_LINEUP_param.HB_filt7.Interpolation"
	  HB_filt_ChanCount	  "DUC_LINEUP_param.HB_filt7.ChanCount"
	  HB_filt_coeffs	  "DUC_LINEUP_param.HB_filt7.coeffs(1,:)"
	  HB_filt_base_addr	  "DUC_LINEUP_param.HB_filt7.base_addr1"
	  output_word_length	  "DUC_LINEUP_param.HB_filt7.coeff_word_length"
	  output_fraction_length  "DUC_LINEUP_param.HB_filt7.coeff_fraction_length"
	  Multiplication_factor	  "DUC_LINEUP_param.HB_filt7.Mult_factor"
	  Bits_to_shift_left	  "DUC_LINEUP_param.HB_filt7.left_shift"
	  Pipeline_stages	  "2"
	  ClockMargin		  "DUC_LINEUP_param.ClockMargin"
	}
	Block {
	  BlockType		  Reference
	  Name			  "HDUC3"
	  SID			  "29262"
	  Ports			  [3, 3]
	  Position		  [4190, 2225, 4385, 2745]
	  ZOrder		  2828
	  BackgroundColor	  "lightBlue"
	  LibraryVersion	  "1.19"
	  LinkData {
	    BlockName		    "HB_filter"
	    DialogParameters {
	      latency		      "7"
	    }
	    BlockName		    "HB_filter1"
	    DialogParameters {
	      latency		      "7"
	    }
	    BlockName		    "scale_HB_filter"
	    DialogParameters {
	      latency		      "6"
	    }
	    BlockName		    "scale_HB_filter1"
	    DialogParameters {
	      latency		      "6"
	    }
	  }
	  FontName		  "Sans Serif"
	  FontSize		  12
	  SourceBlock		  "hduc_lib/HDUC"
	  SourceType		  ""
	  ContentPreviewEnabled	  off
	  HB_filt_SampleRate	  "DUC_LINEUP_param.HB_filt7.SampleRate"
	  HB_filt_Interpolation	  "DUC_LINEUP_param.HB_filt7.Interpolation"
	  HB_filt_ChanCount	  "DUC_LINEUP_param.HB_filt7.ChanCount"
	  HB_filt_coeffs	  "DUC_LINEUP_param.HB_filt7.coeffs(1,:)"
	  HB_filt_base_addr	  "DUC_LINEUP_param.HB_filt7.base_addr2"
	  output_word_length	  "DUC_LINEUP_param.HB_filt7.coeff_word_length"
	  output_fraction_length  "DUC_LINEUP_param.HB_filt7.coeff_fraction_length"
	  Multiplication_factor	  "DUC_LINEUP_param.HB_filt7.Mult_factor"
	  Bits_to_shift_left	  "DUC_LINEUP_param.HB_filt7.left_shift"
	  Pipeline_stages	  "0"
	  ClockMargin		  "DUC_LINEUP_param.ClockMargin"
	}
	Block {
	  BlockType		  Reference
	  Name			  "PipeReg1"
	  SID			  "29136"
	  Ports			  [3, 3]
	  Position		  [2890, 2165, 3120, 2805]
	  ZOrder		  2781
	  LibraryVersion	  "1.80"
	  LinkData {
	    BlockName		    "ChannelOut"
	    DialogParameters {
	      value		      "1"
	      packetBeginEnabled      "off"
	      latency		      "6"
	    }
	  }
	  FontName		  "Sans Serif"
	  FontSize		  16
	  SourceBlock		  "pipereg_lib/PipeReg"
	  SourceType		  ""
	  ContentPreviewEnabled	  off
	  NPipe			  "6"
	  Clock_Margin		  "DUC_LINEUP_param.ClockMargin"
	}
	Block {
	  BlockType		  Reference
	  Name			  "PipeReg2"
	  SID			  "29137"
	  Ports			  [3, 3]
	  Position		  [5785, 1491, 5975, 1809]
	  ZOrder		  2782
	  LibraryVersion	  "1.80"
	  LinkData {
	    BlockName		    "ChannelOut"
	    DialogParameters {
	      value		      "1"
	      packetBeginEnabled      "off"
	      latency		      "6"
	    }
	  }
	  FontName		  "Sans Serif"
	  FontSize		  16
	  SourceBlock		  "pipereg_lib/PipeReg"
	  SourceType		  ""
	  ContentPreviewEnabled	  off
	  NPipe			  "6"
	  Clock_Margin		  "DUC_LINEUP_param.ClockMargin"
	}
	Block {
	  BlockType		  Reference
	  Name			  "PipeReg3"
	  SID			  "29458"
	  Ports			  [3, 3]
	  Position		  [5785, 2125, 5970, 2435]
	  ZOrder		  2837
	  LibraryVersion	  "1.80"
	  LinkData {
	    BlockName		    "ChannelOut"
	    DialogParameters {
	      value		      "1"
	      packetBeginEnabled      "off"
	      latency		      "6"
	    }
	  }
	  FontName		  "Sans Serif"
	  FontSize		  16
	  SourceBlock		  "pipereg_lib/PipeReg"
	  SourceType		  ""
	  ContentPreviewEnabled	  off
	  NPipe			  "6"
	  Clock_Margin		  "DUC_LINEUP_param.ClockMargin"
	}
	Block {
	  BlockType		  Reference
	  Name			  "PipeReg4"
	  SID			  "29459"
	  Ports			  [3, 3]
	  Position		  [5785, 2440, 5970, 2750]
	  ZOrder		  2838
	  LibraryVersion	  "1.80"
	  LinkData {
	    BlockName		    "ChannelOut"
	    DialogParameters {
	      value		      "1"
	      packetBeginEnabled      "off"
	      latency		      "6"
	    }
	  }
	  FontName		  "Sans Serif"
	  FontSize		  16
	  SourceBlock		  "pipereg_lib/PipeReg"
	  SourceType		  ""
	  ContentPreviewEnabled	  off
	  NPipe			  "6"
	  Clock_Margin		  "DUC_LINEUP_param.ClockMargin"
	}
	Block {
	  BlockType		  Reference
	  Name			  "PipeReg6"
	  SID			  "29457"
	  Ports			  [3, 3]
	  Position		  [5785, 1810, 5970, 2120]
	  ZOrder		  2836
	  LibraryVersion	  "1.80"
	  LinkData {
	    BlockName		    "ChannelOut"
	    DialogParameters {
	      value		      "1"
	      packetBeginEnabled      "off"
	      latency		      "6"
	    }
	  }
	  FontName		  "Sans Serif"
	  FontSize		  16
	  SourceBlock		  "pipereg_lib/PipeReg"
	  SourceType		  ""
	  ContentPreviewEnabled	  off
	  NPipe			  "6"
	  Clock_Margin		  "DUC_LINEUP_param.ClockMargin"
	}
	Block {
	  BlockType		  Reference
	  Name			  "PipeReg8"
	  SID			  "29135"
	  Ports			  [3, 3]
	  Position		  [2890, 1520, 3120, 2160]
	  ZOrder		  2780
	  LibraryVersion	  "1.80"
	  LinkData {
	    BlockName		    "ChannelOut"
	    DialogParameters {
	      value		      "1"
	      packetBeginEnabled      "off"
	      latency		      "6"
	    }
	  }
	  FontName		  "Sans Serif"
	  FontSize		  16
	  SourceBlock		  "pipereg_lib/PipeReg"
	  SourceType		  ""
	  ContentPreviewEnabled	  off
	  NPipe			  "6"
	  Clock_Margin		  "DUC_LINEUP_param.ClockMargin"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "dpd"
	  SID			  "29188"
	  Ports			  [12, 12]
	  Position		  [5135, 1497, 5545, 2748]
	  ZOrder		  2792
	  BackgroundColor	  "lightBlue"
	  FontName		  "Sans Serif"
	  FontSize		  16
	  RequestExecContextInheritance	off
	  Variant		  off
	  System {
	    Name		    "dpd"
	    Location		    [0, 28, 1920, 1136]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "dpd_ant1_d"
	      SID		      "29189"
	      Position		      [150, 103, 180, 117]
	      ZOrder		      2762
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "dpd_ant1_v"
	      SID		      "29190"
	      Position		      [150, 143, 180, 157]
	      ZOrder		      2763
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "dpd_ant1_c"
	      SID		      "29191"
	      Position		      [150, 183, 180, 197]
	      ZOrder		      2764
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "dpd_ant2_d"
	      SID		      "29301"
	      Position		      [155, 718, 185, 732]
	      ZOrder		      2793
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "dpd_ant2_v"
	      SID		      "29302"
	      Position		      [155, 758, 185, 772]
	      ZOrder		      2794
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "dpd_ant2_c"
	      SID		      "29303"
	      Position		      [155, 798, 185, 812]
	      ZOrder		      2795
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "dpd_ant3_d"
	      SID		      "29327"
	      Position		      [155, 1333, 185, 1347]
	      ZOrder		      2800
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "dpd_ant3_v"
	      SID		      "29328"
	      Position		      [155, 1373, 185, 1387]
	      ZOrder		      2801
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "dpd_ant3_c"
	      SID		      "29329"
	      Position		      [155, 1413, 185, 1427]
	      ZOrder		      2802
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "dpd_ant4_d"
	      SID		      "29353"
	      Position		      [160, 1978, 190, 1992]
	      ZOrder		      2807
	      Port		      "10"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "dpd_ant4_v"
	      SID		      "29354"
	      Position		      [160, 2018, 190, 2032]
	      ZOrder		      2808
	      Port		      "11"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "dpd_ant4_c"
	      SID		      "29355"
	      Position		      [160, 2058, 190, 2072]
	      ZOrder		      2809
	      Port		      "12"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Coeffs  1"
	      SID		      "29416"
	      Ports		      [0, 1]
	      Position		      [30, 1105, 155, 1145]
	      ZOrder		      2832
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd2_StartAddress10"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "2*(DUC_LINEUP_param.input_word_length)-1"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(2*DUC_LINEUP_param.input_word_length)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "I and Q coeffs for the next LUT entrance"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9050"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Coeffs  2"
	      SID		      "29427"
	      Ports		      [0, 1]
	      Position		      [30, 1720, 155, 1760]
	      ZOrder		      2843
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd3_StartAddress10"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "2*(DUC_LINEUP_param.input_word_length)-1"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(2*DUC_LINEUP_param.input_word_length)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "I and Q coeffs for the next LUT entrance"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9062"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Coeffs  3"
	      SID		      "29438"
	      Ports		      [0, 1]
	      Position		      [30, 2365, 155, 2405]
	      ZOrder		      2854
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd4_StartAddress10"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "2*(DUC_LINEUP_param.input_word_length)-1"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(2*DUC_LINEUP_param.input_word_length)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "I and Q coeffs for the next LUT entrance"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9074"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Coeffs  81"
	      SID		      "29405"
	      Ports		      [0, 1]
	      Position		      [20, 490, 145, 530]
	      ZOrder		      2821
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd1_StartAddress10"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "2*(DUC_LINEUP_param.input_word_length)-1"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(2*DUC_LINEUP_param.input_word_length)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "I and Q coeffs for the next LUT entrance"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9038"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Coeffs1"
	      SID		      "29406"
	      Ports		      [0, 1]
	      Position		      [20, 210, 145, 250]
	      ZOrder		      2822
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd1_StartAddress3"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "2*(DUC_LINEUP_param.input_word_length)-1"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(2*DUC_LINEUP_param.input_word_length)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "I and Q coeffs for the next LUT entrance"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9031"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Coeffs10"
	      SID		      "29421"
	      Ports		      [0, 1]
	      Position		      [30, 985, 155, 1025]
	      ZOrder		      2827
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd2_StartAddress7"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "2*(DUC_LINEUP_param.input_word_length)-1"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(2*DUC_LINEUP_param.input_word_length)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "I and Q coeffs for the next LUT entrance"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9047"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Coeffs11"
	      SID		      "29422"
	      Ports		      [0, 1]
	      Position		      [30, 1025, 155, 1065]
	      ZOrder		      2828
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd2_StartAddress8"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "2*(DUC_LINEUP_param.input_word_length)-1"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(2*DUC_LINEUP_param.input_word_length)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "I and Q coeffs for the next LUT entrance"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9048"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Coeffs12"
	      SID		      "29423"
	      Ports		      [0, 1]
	      Position		      [30, 1065, 155, 1105]
	      ZOrder		      2831
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd2_StartAddress9"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "2*(DUC_LINEUP_param.input_word_length)-1"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(2*DUC_LINEUP_param.input_word_length)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "I and Q coeffs for the next LUT entrance"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9049"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Coeffs13"
	      SID		      "29428"
	      Ports		      [0, 1]
	      Position		      [30, 1440, 155, 1480]
	      ZOrder		      2844
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd3_StartAddress3"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "2*(DUC_LINEUP_param.input_word_length)-1"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(2*DUC_LINEUP_param.input_word_length)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "I and Q coeffs for the next LUT entrance"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9055"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Coeffs14"
	      SID		      "29429"
	      Ports		      [0, 1]
	      Position		      [30, 1480, 155, 1520]
	      ZOrder		      2841
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd3_StartAddress4"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "2*(DUC_LINEUP_param.input_word_length)-1"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(2*DUC_LINEUP_param.input_word_length)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "I and Q coeffs for the next LUT entrance"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9056"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Coeffs15"
	      SID		      "29430"
	      Ports		      [0, 1]
	      Position		      [30, 1520, 155, 1560]
	      ZOrder		      2840
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd3_StartAddress5"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "2*(DUC_LINEUP_param.input_word_length)-1"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(2*DUC_LINEUP_param.input_word_length)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "I and Q coeffs for the next LUT entrance"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9057"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Coeffs16"
	      SID		      "29431"
	      Ports		      [0, 1]
	      Position		      [30, 1560, 155, 1600]
	      ZOrder		      2837
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd3_StartAddress6"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "2*(DUC_LINEUP_param.input_word_length)-1"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(2*DUC_LINEUP_param.input_word_length)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "I and Q coeffs for the next LUT entrance"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9058"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Coeffs17"
	      SID		      "29432"
	      Ports		      [0, 1]
	      Position		      [30, 1600, 155, 1640]
	      ZOrder		      2838
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd3_StartAddress7"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "2*(DUC_LINEUP_param.input_word_length)-1"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(2*DUC_LINEUP_param.input_word_length)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "I and Q coeffs for the next LUT entrance"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9059"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Coeffs18"
	      SID		      "29433"
	      Ports		      [0, 1]
	      Position		      [30, 1640, 155, 1680]
	      ZOrder		      2839
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd3_StartAddress8"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "2*(DUC_LINEUP_param.input_word_length)-1"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(2*DUC_LINEUP_param.input_word_length)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "I and Q coeffs for the next LUT entrance"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9060"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Coeffs19"
	      SID		      "29434"
	      Ports		      [0, 1]
	      Position		      [30, 1680, 155, 1720]
	      ZOrder		      2842
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd3_StartAddress9"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "2*(DUC_LINEUP_param.input_word_length)-1"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(2*DUC_LINEUP_param.input_word_length)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "I and Q coeffs for the next LUT entrance"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9061"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Coeffs2"
	      SID		      "29407"
	      Ports		      [0, 1]
	      Position		      [20, 250, 145, 290]
	      ZOrder		      2819
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd1_StartAddress4"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "2*(DUC_LINEUP_param.input_word_length)-1"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(2*DUC_LINEUP_param.input_word_length)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "I and Q coeffs for the next LUT entrance"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9032"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Coeffs20"
	      SID		      "29439"
	      Ports		      [0, 1]
	      Position		      [30, 2085, 155, 2125]
	      ZOrder		      2855
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd4_StartAddress3"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "2*(DUC_LINEUP_param.input_word_length)-1"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(2*DUC_LINEUP_param.input_word_length)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "I and Q coeffs for the next LUT entrance"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9067"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Coeffs21"
	      SID		      "29440"
	      Ports		      [0, 1]
	      Position		      [30, 2125, 155, 2165]
	      ZOrder		      2852
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd4_StartAddress4"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "2*(DUC_LINEUP_param.input_word_length)-1"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(2*DUC_LINEUP_param.input_word_length)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "I and Q coeffs for the next LUT entrance"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9068"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Coeffs22"
	      SID		      "29441"
	      Ports		      [0, 1]
	      Position		      [30, 2165, 155, 2205]
	      ZOrder		      2851
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd4_StartAddress5"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "2*(DUC_LINEUP_param.input_word_length)-1"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(2*DUC_LINEUP_param.input_word_length)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "I and Q coeffs for the next LUT entrance"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9069"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Coeffs23"
	      SID		      "29442"
	      Ports		      [0, 1]
	      Position		      [30, 2205, 155, 2245]
	      ZOrder		      2848
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd4_StartAddress6"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "2*(DUC_LINEUP_param.input_word_length)-1"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(2*DUC_LINEUP_param.input_word_length)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "I and Q coeffs for the next LUT entrance"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9070"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Coeffs24"
	      SID		      "29443"
	      Ports		      [0, 1]
	      Position		      [30, 2245, 155, 2285]
	      ZOrder		      2849
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd4_StartAddress7"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "2*(DUC_LINEUP_param.input_word_length)-1"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(2*DUC_LINEUP_param.input_word_length)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "I and Q coeffs for the next LUT entrance"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9071"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Coeffs25"
	      SID		      "29444"
	      Ports		      [0, 1]
	      Position		      [30, 2285, 155, 2325]
	      ZOrder		      2850
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd4_StartAddress8"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "2*(DUC_LINEUP_param.input_word_length)-1"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(2*DUC_LINEUP_param.input_word_length)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "I and Q coeffs for the next LUT entrance"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9072"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Coeffs26"
	      SID		      "29445"
	      Ports		      [0, 1]
	      Position		      [30, 2325, 155, 2365]
	      ZOrder		      2853
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd4_StartAddress9"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "2*(DUC_LINEUP_param.input_word_length)-1"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(2*DUC_LINEUP_param.input_word_length)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "I and Q coeffs for the next LUT entrance"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9073"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Coeffs3"
	      SID		      "29408"
	      Ports		      [0, 1]
	      Position		      [20, 290, 145, 330]
	      ZOrder		      2818
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd1_StartAddress5"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "2*(DUC_LINEUP_param.input_word_length)-1"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(2*DUC_LINEUP_param.input_word_length)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "I and Q coeffs for the next LUT entrance"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9033"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Coeffs4"
	      SID		      "29409"
	      Ports		      [0, 1]
	      Position		      [20, 330, 145, 370]
	      ZOrder		      2815
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd1_StartAddress6"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "2*(DUC_LINEUP_param.input_word_length)-1"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(2*DUC_LINEUP_param.input_word_length)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "I and Q coeffs for the next LUT entrance"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9034"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Coeffs5"
	      SID		      "29410"
	      Ports		      [0, 1]
	      Position		      [20, 370, 145, 410]
	      ZOrder		      2816
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd1_StartAddress7"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "2*(DUC_LINEUP_param.input_word_length)-1"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(2*DUC_LINEUP_param.input_word_length)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "I and Q coeffs for the next LUT entrance"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9035"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Coeffs6"
	      SID		      "29417"
	      Ports		      [0, 1]
	      Position		      [30, 825, 155, 865]
	      ZOrder		      2833
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd2_StartAddress3"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "2*(DUC_LINEUP_param.input_word_length)-1"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(2*DUC_LINEUP_param.input_word_length)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "I and Q coeffs for the next LUT entrance"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9043"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Coeffs61"
	      SID		      "29411"
	      Ports		      [0, 1]
	      Position		      [20, 410, 145, 450]
	      ZOrder		      2817
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd1_StartAddress8"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "2*(DUC_LINEUP_param.input_word_length)-1"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(2*DUC_LINEUP_param.input_word_length)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "I and Q coeffs for the next LUT entrance"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9036"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Coeffs7"
	      SID		      "29418"
	      Ports		      [0, 1]
	      Position		      [30, 865, 155, 905]
	      ZOrder		      2830
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd2_StartAddress4"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "2*(DUC_LINEUP_param.input_word_length)-1"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(2*DUC_LINEUP_param.input_word_length)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "I and Q coeffs for the next LUT entrance"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9044"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Coeffs71"
	      SID		      "29412"
	      Ports		      [0, 1]
	      Position		      [20, 450, 145, 490]
	      ZOrder		      2820
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd1_StartAddress9"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "2*(DUC_LINEUP_param.input_word_length)-1"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(2*DUC_LINEUP_param.input_word_length)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "I and Q coeffs for the next LUT entrance"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9037"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Coeffs8"
	      SID		      "29419"
	      Ports		      [0, 1]
	      Position		      [30, 905, 155, 945]
	      ZOrder		      2829
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd2_StartAddress5"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "2*(DUC_LINEUP_param.input_word_length)-1"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(2*DUC_LINEUP_param.input_word_length)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "I and Q coeffs for the next LUT entrance"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9045"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Coeffs9"
	      SID		      "29420"
	      Ports		      [0, 1]
	      Position		      [30, 945, 155, 985]
	      ZOrder		      2826
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd2_StartAddress6"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "2*(DUC_LINEUP_param.input_word_length)-1"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(2*DUC_LINEUP_param.input_word_length)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "I and Q coeffs for the next LUT entrance"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9046"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "LUTAddress1"
	      SID		      "29413"
	      Ports		      [0, 1]
	      Position		      [20, 530, 145, 570]
	      ZOrder		      2813
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd1_StartAddress2"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "ceil(log2(size(LUTS.ENTRIES,1)))"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(log2(size(LUTS.ENTRIES,1)) + 1)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "LUT address for Coeff update "
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9030"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "LUTAddress2"
	      SID		      "29424"
	      Ports		      [0, 1]
	      Position		      [30, 1145, 155, 1185]
	      ZOrder		      2824
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd2_StartAddress2"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "ceil(log2(size(LUTS.ENTRIES,1)))"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(log2(size(LUTS.ENTRIES,1)) + 1)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "LUT address for Coeff update "
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9042"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "LUTAddress3"
	      SID		      "29435"
	      Ports		      [0, 1]
	      Position		      [30, 1760, 155, 1800]
	      ZOrder		      2835
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd3_StartAddress2"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "ceil(log2(size(LUTS.ENTRIES,1)))"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(log2(size(LUTS.ENTRIES,1)) + 1)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "LUT address for Coeff update "
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9054"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "LUTAddress4"
	      SID		      "29446"
	      Ports		      [0, 1]
	      Position		      [30, 2405, 155, 2445]
	      ZOrder		      2846
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd4_StartAddress2"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "ceil(log2(size(LUTS.ENTRIES,1)))"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(log2(size(LUTS.ENTRIES,1)) + 1)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "LUT address for Coeff update "
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9066"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Predistorter Enable"
	      SID		      "29414"
	      Ports		      [0, 1]
	      Position		      [20, 610, 145, 650]
	      ZOrder		      2823
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd1_StartAddress12"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "0"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(1)"
	      reg_scale		      "2^0"
	      reg_init		      "1"
	      reg_desc		      "Enable the DPD"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9040"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Predistorter Enable1"
	      SID		      "29425"
	      Ports		      [0, 1]
	      Position		      [30, 1225, 155, 1265]
	      ZOrder		      2834
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd2_StartAddress12"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "0"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(1)"
	      reg_scale		      "2^0"
	      reg_init		      "1"
	      reg_desc		      "Enable the DPD"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9052"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Predistorter Enable2"
	      SID		      "29436"
	      Ports		      [0, 1]
	      Position		      [30, 1840, 155, 1880]
	      ZOrder		      2845
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd3_StartAddress12"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "0"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(1)"
	      reg_scale		      "2^0"
	      reg_init		      "1"
	      reg_desc		      "Enable the DPD"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9064"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Predistorter Enable3"
	      SID		      "29447"
	      Ports		      [0, 1]
	      Position		      [30, 2485, 155, 2525]
	      ZOrder		      2856
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd4_StartAddress12"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "0"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(1)"
	      reg_scale		      "2^0"
	      reg_init		      "1"
	      reg_desc		      "Enable the DPD"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9076"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "RegField1"
	      SID		      "29426"
	      Ports		      [0, 1]
	      Position		      [30, 1185, 155, 1225]
	      ZOrder		      2825
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd2_StartAddress11"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "0"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(1)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "Selects LUT bank"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9051"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "RegField12"
	      SID		      "29415"
	      Ports		      [0, 1]
	      Position		      [20, 570, 145, 610]
	      ZOrder		      2814
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd1_StartAddress11"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "0"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(1)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "Selects LUT bank"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9039"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "RegField2"
	      SID		      "29437"
	      Ports		      [0, 1]
	      Position		      [30, 1800, 155, 1840]
	      ZOrder		      2836
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd3_StartAddress11"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "0"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(1)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "Selects LUT bank"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9063"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "RegField3"
	      SID		      "29448"
	      Ports		      [0, 1]
	      Position		      [30, 2445, 155, 2485]
	      ZOrder		      2847
	      ShowName		      off
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "dpd4_StartAddress11"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "0"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(1)"
	      reg_scale		      "1"
	      reg_init		      "0"
	      reg_desc		      "Selects LUT bank"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "9075"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "dpd_ant1"
	      SID		      "29270"
	      Ports		      [14, 3]
	      Position		      [295, 104, 535, 636]
	      ZOrder		      -30
	      RequestExecContextInheritance off
	      Variant		      off
	      System {
		Name			"dpd_ant1"
		Location		[0, 28, 1920, 1136]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"151"
		Block {
		  BlockType		  Inport
		  Name			  "In_d"
		  SID			  "29271"
		  Position		  [20, 48, 50, 62]
		  ZOrder		  2791
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In_v"
		  SID			  "29272"
		  Position		  [20, 83, 50, 97]
		  ZOrder		  2792
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In_c"
		  SID			  "29273"
		  Position		  [20, 118, 50, 132]
		  ZOrder		  2793
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeffs1"
		  SID			  "29274"
		  Position		  [20, 153, 50, 167]
		  ZOrder		  2794
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeffs2"
		  SID			  "29275"
		  Position		  [20, 188, 50, 202]
		  ZOrder		  2795
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeffs3"
		  SID			  "29276"
		  Position		  [20, 223, 50, 237]
		  ZOrder		  2796
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeffs4"
		  SID			  "29278"
		  Position		  [20, 258, 50, 272]
		  ZOrder		  2798
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeffs5"
		  SID			  "29280"
		  Position		  [20, 293, 50, 307]
		  ZOrder		  2800
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeffs6"
		  SID			  "29281"
		  Position		  [20, 328, 50, 342]
		  ZOrder		  2801
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeffs7"
		  SID			  "29282"
		  Position		  [20, 363, 50, 377]
		  ZOrder		  2802
		  Port			  "10"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeffs8"
		  SID			  "29283"
		  Position		  [20, 398, 50, 412]
		  ZOrder		  2803
		  Port			  "11"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "lut_addr"
		  SID			  "29285"
		  Position		  [20, 433, 50, 447]
		  ZOrder		  2805
		  Port			  "12"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "reg_field"
		  SID			  "29287"
		  Position		  [20, 468, 50, 482]
		  ZOrder		  2807
		  Port			  "13"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "enable"
		  SID			  "29288"
		  Position		  [20, 503, 50, 517]
		  ZOrder		  2808
		  Port			  "14"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "DPD_LIB"
		  SID			  "29269"
		  Ports			  [14, 3]
		  Position		  [205, 51, 320, 514]
		  ZOrder		  2790
		  BackgroundColor	  "lightBlue"
		  LibraryVersion	  "1.135"
		  LinkData {
		    BlockName		    "dpd/ChannelOut1"
		    DialogParameters {
		    latency		    "61"
		    }
		  }
		  SourceBlock		  "dpd_lib/DPD_LIB"
		  SourceType		  ""
		  ContentPreviewEnabled	  off
		  CoefWidth		  "16"
		  Coeff_fractionwidth	  "11"
		  DataWidth		  "16"
		  fractionwidth		  "15"
		  Lateny		  "60"
		  ClockMargin		  "DUC_LINEUP_param.ClockMargin_DPD"
		  Pipeline_stages	  "2"
		  LutContent		  "LUTS.ENTRIES"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q_d"
		  SID			  "29291"
		  Position		  [425, 123, 455, 137]
		  ZOrder		  2811
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q_v"
		  SID			  "29292"
		  Position		  [425, 278, 455, 292]
		  ZOrder		  2812
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q_c"
		  SID			  "29294"
		  Position		  [425, 433, 455, 447]
		  ZOrder		  2814
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Line {
		  ZOrder		  49
		  SrcBlock		  "coeffs1"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  4
		}
		Line {
		  ZOrder		  48
		  SrcBlock		  "In_c"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  3
		}
		Line {
		  ZOrder		  50
		  SrcBlock		  "coeffs2"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  5
		}
		Line {
		  ZOrder		  57
		  SrcBlock		  "coeffs8"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  11
		}
		Line {
		  ZOrder		  47
		  SrcBlock		  "In_v"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  2
		}
		Line {
		  ZOrder		  46
		  SrcBlock		  "In_d"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  1
		}
		Line {
		  ZOrder		  58
		  SrcBlock		  "lut_addr"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  12
		}
		Line {
		  ZOrder		  55
		  SrcBlock		  "coeffs6"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  9
		}
		Line {
		  ZOrder		  54
		  SrcBlock		  "coeffs5"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  8
		}
		Line {
		  ZOrder		  52
		  SrcBlock		  "coeffs4"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  7
		}
		Line {
		  ZOrder		  51
		  SrcBlock		  "coeffs3"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  6
		}
		Line {
		  ZOrder		  61
		  SrcBlock		  "enable"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  14
		}
		Line {
		  ZOrder		  56
		  SrcBlock		  "coeffs7"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  10
		}
		Line {
		  ZOrder		  63
		  SrcBlock		  "DPD_LIB"
		  SrcPort		  1
		  DstBlock		  "q_d"
		  DstPort		  1
		}
		Line {
		  ZOrder		  66
		  SrcBlock		  "DPD_LIB"
		  SrcPort		  3
		  DstBlock		  "q_c"
		  DstPort		  1
		}
		Line {
		  ZOrder		  60
		  SrcBlock		  "reg_field"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  13
		}
		Line {
		  ZOrder		  64
		  SrcBlock		  "DPD_LIB"
		  SrcPort		  2
		  DstBlock		  "q_v"
		  DstPort		  1
		}
		Annotation {
		  SID			  "28078"
		  Name			  "DPD1 "
		  Position		  [227, -12, 290, 14]
		  InternalMargins	  [0, 0, 0, 0]
		  FixedHeight		  off
		  FixedWidth		  off
		  BackgroundColor	  "[1.000000, 0.666667, 1.000000]"
		  ZOrder		  -2
		  FontName		  "Sans Serif"
		  FontSize		  20
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "dpd_ant2"
	      SID		      "29304"
	      Ports		      [14, 3]
	      Position		      [300, 719, 540, 1251]
	      ZOrder		      2792
	      RequestExecContextInheritance off
	      Variant		      off
	      System {
		Name			"dpd_ant2"
		Location		[0, 28, 1920, 1046]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"151"
		Block {
		  BlockType		  Inport
		  Name			  "In_d"
		  SID			  "29305"
		  Position		  [20, 48, 50, 62]
		  ZOrder		  2791
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In_v"
		  SID			  "29306"
		  Position		  [20, 83, 50, 97]
		  ZOrder		  2792
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In_c"
		  SID			  "29307"
		  Position		  [20, 118, 50, 132]
		  ZOrder		  2793
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeffs1"
		  SID			  "29308"
		  Position		  [20, 153, 50, 167]
		  ZOrder		  2794
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeffs2"
		  SID			  "29309"
		  Position		  [20, 188, 50, 202]
		  ZOrder		  2795
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeffs3"
		  SID			  "29310"
		  Position		  [20, 223, 50, 237]
		  ZOrder		  2796
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeffs4"
		  SID			  "29311"
		  Position		  [20, 258, 50, 272]
		  ZOrder		  2798
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeffs5"
		  SID			  "29312"
		  Position		  [20, 293, 50, 307]
		  ZOrder		  2800
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeffs6"
		  SID			  "29313"
		  Position		  [20, 328, 50, 342]
		  ZOrder		  2801
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeffs7"
		  SID			  "29314"
		  Position		  [20, 363, 50, 377]
		  ZOrder		  2802
		  Port			  "10"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeffs8"
		  SID			  "29315"
		  Position		  [20, 398, 50, 412]
		  ZOrder		  2803
		  Port			  "11"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "lut_addr"
		  SID			  "29316"
		  Position		  [20, 433, 50, 447]
		  ZOrder		  2805
		  Port			  "12"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "reg_field"
		  SID			  "29317"
		  Position		  [20, 468, 50, 482]
		  ZOrder		  2807
		  Port			  "13"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "enable"
		  SID			  "29318"
		  Position		  [20, 503, 50, 517]
		  ZOrder		  2808
		  Port			  "14"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "DPD_LIB"
		  SID			  "29319"
		  Ports			  [14, 3]
		  Position		  [205, 51, 320, 514]
		  ZOrder		  2790
		  BackgroundColor	  "lightBlue"
		  LibraryVersion	  "1.135"
		  LinkData {
		    BlockName		    "dpd/ChannelOut1"
		    DialogParameters {
		    latency		    "61"
		    }
		  }
		  SourceBlock		  "dpd_lib/DPD_LIB"
		  SourceType		  ""
		  ContentPreviewEnabled	  off
		  CoefWidth		  "16"
		  Coeff_fractionwidth	  "11"
		  DataWidth		  "16"
		  fractionwidth		  "15"
		  Lateny		  "60"
		  ClockMargin		  "DUC_LINEUP_param.ClockMargin_DPD"
		  Pipeline_stages	  "2"
		  LutContent		  "LUTS.ENTRIES"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q_d"
		  SID			  "29320"
		  Position		  [425, 123, 455, 137]
		  ZOrder		  2811
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q_v"
		  SID			  "29321"
		  Position		  [425, 278, 455, 292]
		  ZOrder		  2812
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q_c"
		  SID			  "29322"
		  Position		  [425, 433, 455, 447]
		  ZOrder		  2814
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Line {
		  ZOrder		  1
		  SrcBlock		  "coeffs1"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  4
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "In_c"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  3
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "coeffs2"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  5
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "coeffs8"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  11
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "In_v"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  2
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "In_d"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "lut_addr"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  12
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "coeffs6"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  9
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "coeffs5"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  8
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "coeffs4"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  7
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "coeffs3"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  6
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "enable"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  14
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "coeffs7"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  10
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "DPD_LIB"
		  SrcPort		  1
		  DstBlock		  "q_d"
		  DstPort		  1
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "DPD_LIB"
		  SrcPort		  3
		  DstBlock		  "q_c"
		  DstPort		  1
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "reg_field"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  13
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "DPD_LIB"
		  SrcPort		  2
		  DstBlock		  "q_v"
		  DstPort		  1
		}
		Annotation {
		  SID			  "29323"
		  Name			  "DPD1 "
		  Position		  [227, -12, 290, 14]
		  InternalMargins	  [0, 0, 0, 0]
		  FixedHeight		  off
		  FixedWidth		  off
		  BackgroundColor	  "[1.000000, 0.666667, 1.000000]"
		  ZOrder		  -1
		  FontName		  "Sans Serif"
		  FontSize		  20
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "dpd_ant3"
	      SID		      "29330"
	      Ports		      [14, 3]
	      Position		      [300, 1334, 540, 1866]
	      ZOrder		      2799
	      RequestExecContextInheritance off
	      Variant		      off
	      System {
		Name			"dpd_ant3"
		Location		[0, 28, 1920, 1046]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"152"
		Block {
		  BlockType		  Inport
		  Name			  "In_d"
		  SID			  "29331"
		  Position		  [20, 48, 50, 62]
		  ZOrder		  2791
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In_v"
		  SID			  "29332"
		  Position		  [20, 83, 50, 97]
		  ZOrder		  2792
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In_c"
		  SID			  "29333"
		  Position		  [20, 118, 50, 132]
		  ZOrder		  2793
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeffs1"
		  SID			  "29334"
		  Position		  [20, 153, 50, 167]
		  ZOrder		  2794
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeffs2"
		  SID			  "29335"
		  Position		  [20, 188, 50, 202]
		  ZOrder		  2795
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeffs3"
		  SID			  "29336"
		  Position		  [20, 223, 50, 237]
		  ZOrder		  2796
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeffs4"
		  SID			  "29337"
		  Position		  [20, 258, 50, 272]
		  ZOrder		  2798
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeffs5"
		  SID			  "29338"
		  Position		  [20, 293, 50, 307]
		  ZOrder		  2800
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeffs6"
		  SID			  "29339"
		  Position		  [20, 328, 50, 342]
		  ZOrder		  2801
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeffs7"
		  SID			  "29340"
		  Position		  [20, 363, 50, 377]
		  ZOrder		  2802
		  Port			  "10"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeffs8"
		  SID			  "29341"
		  Position		  [20, 398, 50, 412]
		  ZOrder		  2803
		  Port			  "11"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "lut_addr"
		  SID			  "29342"
		  Position		  [20, 433, 50, 447]
		  ZOrder		  2805
		  Port			  "12"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "reg_field"
		  SID			  "29343"
		  Position		  [20, 468, 50, 482]
		  ZOrder		  2807
		  Port			  "13"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "enable"
		  SID			  "29344"
		  Position		  [20, 503, 50, 517]
		  ZOrder		  2808
		  Port			  "14"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "DPD_LIB"
		  SID			  "29345"
		  Ports			  [14, 3]
		  Position		  [205, 51, 320, 514]
		  ZOrder		  2790
		  BackgroundColor	  "lightBlue"
		  LibraryVersion	  "1.135"
		  LinkData {
		    BlockName		    "dpd/ChannelOut1"
		    DialogParameters {
		    latency		    "61"
		    }
		  }
		  SourceBlock		  "dpd_lib/DPD_LIB"
		  SourceType		  ""
		  ContentPreviewEnabled	  off
		  CoefWidth		  "16"
		  Coeff_fractionwidth	  "11"
		  DataWidth		  "16"
		  fractionwidth		  "15"
		  Lateny		  "60"
		  ClockMargin		  "DUC_LINEUP_param.ClockMargin_DPD"
		  Pipeline_stages	  "2"
		  LutContent		  "LUTS.ENTRIES"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q_d"
		  SID			  "29346"
		  Position		  [425, 123, 455, 137]
		  ZOrder		  2811
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q_v"
		  SID			  "29347"
		  Position		  [425, 278, 455, 292]
		  ZOrder		  2812
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q_c"
		  SID			  "29348"
		  Position		  [425, 433, 455, 447]
		  ZOrder		  2814
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Line {
		  ZOrder		  1
		  SrcBlock		  "coeffs1"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  4
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "In_c"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  3
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "coeffs2"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  5
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "coeffs8"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  11
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "In_v"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  2
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "In_d"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "lut_addr"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  12
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "coeffs6"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  9
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "coeffs5"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  8
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "coeffs4"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  7
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "coeffs3"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  6
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "enable"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  14
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "coeffs7"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  10
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "DPD_LIB"
		  SrcPort		  1
		  DstBlock		  "q_d"
		  DstPort		  1
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "DPD_LIB"
		  SrcPort		  3
		  DstBlock		  "q_c"
		  DstPort		  1
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "reg_field"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  13
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "DPD_LIB"
		  SrcPort		  2
		  DstBlock		  "q_v"
		  DstPort		  1
		}
		Annotation {
		  SID			  "29349"
		  Name			  "DPD1 "
		  Position		  [227, -12, 290, 14]
		  InternalMargins	  [0, 0, 0, 0]
		  FixedHeight		  off
		  FixedWidth		  off
		  BackgroundColor	  "[1.000000, 0.666667, 1.000000]"
		  ZOrder		  -1
		  FontName		  "Sans Serif"
		  FontSize		  20
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "dpd_ant4"
	      SID		      "29356"
	      Ports		      [14, 3]
	      Position		      [305, 1979, 545, 2511]
	      ZOrder		      2806
	      RequestExecContextInheritance off
	      Variant		      off
	      System {
		Name			"dpd_ant4"
		Location		[0, 28, 1920, 1046]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"152"
		Block {
		  BlockType		  Inport
		  Name			  "In_d"
		  SID			  "29357"
		  Position		  [20, 48, 50, 62]
		  ZOrder		  2791
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In_v"
		  SID			  "29358"
		  Position		  [20, 83, 50, 97]
		  ZOrder		  2792
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In_c"
		  SID			  "29359"
		  Position		  [20, 118, 50, 132]
		  ZOrder		  2793
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeffs1"
		  SID			  "29360"
		  Position		  [20, 153, 50, 167]
		  ZOrder		  2794
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeffs2"
		  SID			  "29361"
		  Position		  [20, 188, 50, 202]
		  ZOrder		  2795
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeffs3"
		  SID			  "29362"
		  Position		  [20, 223, 50, 237]
		  ZOrder		  2796
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeffs4"
		  SID			  "29363"
		  Position		  [20, 258, 50, 272]
		  ZOrder		  2798
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeffs5"
		  SID			  "29364"
		  Position		  [20, 293, 50, 307]
		  ZOrder		  2800
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeffs6"
		  SID			  "29365"
		  Position		  [20, 328, 50, 342]
		  ZOrder		  2801
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeffs7"
		  SID			  "29366"
		  Position		  [20, 363, 50, 377]
		  ZOrder		  2802
		  Port			  "10"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeffs8"
		  SID			  "29367"
		  Position		  [20, 398, 50, 412]
		  ZOrder		  2803
		  Port			  "11"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "lut_addr"
		  SID			  "29368"
		  Position		  [20, 433, 50, 447]
		  ZOrder		  2805
		  Port			  "12"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "reg_field"
		  SID			  "29369"
		  Position		  [20, 468, 50, 482]
		  ZOrder		  2807
		  Port			  "13"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "enable"
		  SID			  "29370"
		  Position		  [20, 503, 50, 517]
		  ZOrder		  2808
		  Port			  "14"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "DPD_LIB"
		  SID			  "29371"
		  Ports			  [14, 3]
		  Position		  [205, 51, 320, 514]
		  ZOrder		  2790
		  BackgroundColor	  "lightBlue"
		  LibraryVersion	  "1.135"
		  LinkData {
		    BlockName		    "dpd/ChannelOut1"
		    DialogParameters {
		    latency		    "61"
		    }
		  }
		  SourceBlock		  "dpd_lib/DPD_LIB"
		  SourceType		  ""
		  ContentPreviewEnabled	  off
		  CoefWidth		  "16"
		  Coeff_fractionwidth	  "11"
		  DataWidth		  "16"
		  fractionwidth		  "15"
		  Lateny		  "60"
		  ClockMargin		  "DUC_LINEUP_param.ClockMargin_DPD"
		  Pipeline_stages	  "2"
		  LutContent		  "LUTS.ENTRIES"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q_d"
		  SID			  "29372"
		  Position		  [425, 123, 455, 137]
		  ZOrder		  2811
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q_v"
		  SID			  "29373"
		  Position		  [425, 278, 455, 292]
		  ZOrder		  2812
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q_c"
		  SID			  "29374"
		  Position		  [425, 433, 455, 447]
		  ZOrder		  2814
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Line {
		  ZOrder		  1
		  SrcBlock		  "coeffs1"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  4
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "In_c"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  3
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "coeffs2"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  5
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "coeffs8"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  11
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "In_v"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  2
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "In_d"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "lut_addr"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  12
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "coeffs6"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  9
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "coeffs5"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  8
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "coeffs4"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  7
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "coeffs3"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  6
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "enable"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  14
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "coeffs7"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  10
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "DPD_LIB"
		  SrcPort		  1
		  DstBlock		  "q_d"
		  DstPort		  1
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "DPD_LIB"
		  SrcPort		  3
		  DstBlock		  "q_c"
		  DstPort		  1
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "reg_field"
		  SrcPort		  1
		  DstBlock		  "DPD_LIB"
		  DstPort		  13
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "DPD_LIB"
		  SrcPort		  2
		  DstBlock		  "q_v"
		  DstPort		  1
		}
		Annotation {
		  SID			  "29375"
		  Name			  "DPD1 "
		  Position		  [227, -12, 290, 14]
		  InternalMargins	  [0, 0, 0, 0]
		  FixedHeight		  off
		  FixedWidth		  off
		  BackgroundColor	  "[1.000000, 0.666667, 1.000000]"
		  ZOrder		  -1
		  FontName		  "Sans Serif"
		  FontSize		  20
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dpd_ant1_out_d"
	      SID		      "29205"
	      Position		      [590, 188, 620, 202]
	      ZOrder		      2778
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dpd_ant1_out_v"
	      SID		      "29206"
	      Position		      [590, 363, 620, 377]
	      ZOrder		      2779
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dpd_ant1_out_c"
	      SID		      "29207"
	      Position		      [580, 538, 610, 552]
	      ZOrder		      2780
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dpd_ant2_out_d"
	      SID		      "29324"
	      Position		      [595, 803, 625, 817]
	      ZOrder		      2796
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dpd_ant2_out_v"
	      SID		      "29325"
	      Position		      [595, 978, 625, 992]
	      ZOrder		      2797
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dpd_ant2_out_c"
	      SID		      "29326"
	      Position		      [585, 1153, 615, 1167]
	      ZOrder		      2798
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dpd_ant3_out_d"
	      SID		      "29350"
	      Position		      [595, 1418, 625, 1432]
	      ZOrder		      2803
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dpd_ant3_out_v"
	      SID		      "29351"
	      Position		      [595, 1593, 625, 1607]
	      ZOrder		      2804
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dpd_ant3_out_c"
	      SID		      "29352"
	      Position		      [585, 1768, 615, 1782]
	      ZOrder		      2805
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dpd_ant4_out_d"
	      SID		      "29376"
	      Position		      [600, 2063, 630, 2077]
	      ZOrder		      2810
	      Port		      "10"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dpd_ant4_out_v"
	      SID		      "29377"
	      Position		      [600, 2238, 630, 2252]
	      ZOrder		      2811
	      Port		      "11"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dpd_ant4_out_c"
	      SID		      "29378"
	      Position		      [590, 2413, 620, 2427]
	      ZOrder		      2812
	      Port		      "12"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      52
	      SrcBlock		      "dpd_ant1"
	      SrcPort		      1
	      DstBlock		      "dpd_ant1_out_d"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      53
	      SrcBlock		      "dpd_ant1"
	      SrcPort		      2
	      DstBlock		      "dpd_ant1_out_v"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      54
	      SrcBlock		      "dpd_ant1"
	      SrcPort		      3
	      DstBlock		      "dpd_ant1_out_c"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      55
	      SrcBlock		      "dpd_ant1_d"
	      SrcPort		      1
	      DstBlock		      "dpd_ant1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      56
	      SrcBlock		      "dpd_ant1_v"
	      SrcPort		      1
	      DstBlock		      "dpd_ant1"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      57
	      SrcBlock		      "dpd_ant1_c"
	      SrcPort		      1
	      DstBlock		      "dpd_ant1"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      58
	      SrcBlock		      "dpd_ant2"
	      SrcPort		      1
	      DstBlock		      "dpd_ant2_out_d"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      59
	      SrcBlock		      "dpd_ant2"
	      SrcPort		      2
	      DstBlock		      "dpd_ant2_out_v"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      60
	      SrcBlock		      "dpd_ant2"
	      SrcPort		      3
	      DstBlock		      "dpd_ant2_out_c"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      61
	      SrcBlock		      "dpd_ant2_d"
	      SrcPort		      1
	      DstBlock		      "dpd_ant2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      62
	      SrcBlock		      "dpd_ant2_v"
	      SrcPort		      1
	      DstBlock		      "dpd_ant2"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      63
	      SrcBlock		      "dpd_ant2_c"
	      SrcPort		      1
	      DstBlock		      "dpd_ant2"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      64
	      SrcBlock		      "dpd_ant3"
	      SrcPort		      1
	      DstBlock		      "dpd_ant3_out_d"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      65
	      SrcBlock		      "dpd_ant3"
	      SrcPort		      2
	      DstBlock		      "dpd_ant3_out_v"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      66
	      SrcBlock		      "dpd_ant3"
	      SrcPort		      3
	      DstBlock		      "dpd_ant3_out_c"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      67
	      SrcBlock		      "dpd_ant3_d"
	      SrcPort		      1
	      DstBlock		      "dpd_ant3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      68
	      SrcBlock		      "dpd_ant3_v"
	      SrcPort		      1
	      DstBlock		      "dpd_ant3"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      69
	      SrcBlock		      "dpd_ant3_c"
	      SrcPort		      1
	      DstBlock		      "dpd_ant3"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      70
	      SrcBlock		      "dpd_ant4"
	      SrcPort		      1
	      DstBlock		      "dpd_ant4_out_d"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      71
	      SrcBlock		      "dpd_ant4"
	      SrcPort		      2
	      DstBlock		      "dpd_ant4_out_v"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      72
	      SrcBlock		      "dpd_ant4"
	      SrcPort		      3
	      DstBlock		      "dpd_ant4_out_c"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      73
	      SrcBlock		      "dpd_ant4_d"
	      SrcPort		      1
	      DstBlock		      "dpd_ant4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      74
	      SrcBlock		      "dpd_ant4_v"
	      SrcPort		      1
	      DstBlock		      "dpd_ant4"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      75
	      SrcBlock		      "dpd_ant4_c"
	      SrcPort		      1
	      DstBlock		      "dpd_ant4"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      87
	      SrcBlock		      "Coeffs1"
	      SrcPort		      1
	      DstBlock		      "dpd_ant1"
	      DstPort		      4
	    }
	    Line {
	      ZOrder		      88
	      SrcBlock		      "Coeffs2"
	      SrcPort		      1
	      DstBlock		      "dpd_ant1"
	      DstPort		      5
	    }
	    Line {
	      ZOrder		      91
	      SrcBlock		      "Coeffs3"
	      SrcPort		      1
	      DstBlock		      "dpd_ant1"
	      DstPort		      6
	    }
	    Line {
	      ZOrder		      90
	      SrcBlock		      "Coeffs4"
	      SrcPort		      1
	      DstBlock		      "dpd_ant1"
	      DstPort		      7
	    }
	    Line {
	      ZOrder		      94
	      SrcBlock		      "Coeffs5"
	      SrcPort		      1
	      DstBlock		      "dpd_ant1"
	      DstPort		      8
	    }
	    Line {
	      ZOrder		      89
	      SrcBlock		      "Coeffs61"
	      SrcPort		      1
	      DstBlock		      "dpd_ant1"
	      DstPort		      9
	    }
	    Line {
	      ZOrder		      96
	      SrcBlock		      "Coeffs71"
	      SrcPort		      1
	      DstBlock		      "dpd_ant1"
	      DstPort		      10
	    }
	    Line {
	      ZOrder		      92
	      SrcBlock		      "Coeffs  81"
	      SrcPort		      1
	      DstBlock		      "dpd_ant1"
	      DstPort		      11
	    }
	    Line {
	      ZOrder		      95
	      SrcBlock		      "LUTAddress1"
	      SrcPort		      1
	      DstBlock		      "dpd_ant1"
	      DstPort		      12
	    }
	    Line {
	      ZOrder		      93
	      SrcBlock		      "Predistorter Enable"
	      SrcPort		      1
	      DstBlock		      "dpd_ant1"
	      DstPort		      14
	    }
	    Line {
	      ZOrder		      97
	      SrcBlock		      "RegField12"
	      SrcPort		      1
	      DstBlock		      "dpd_ant1"
	      DstPort		      13
	    }
	    Line {
	      ZOrder		      112
	      SrcBlock		      "Coeffs6"
	      SrcPort		      1
	      DstBlock		      "dpd_ant2"
	      DstPort		      4
	    }
	    Line {
	      ZOrder		      113
	      SrcBlock		      "Coeffs7"
	      SrcPort		      1
	      DstBlock		      "dpd_ant2"
	      DstPort		      5
	    }
	    Line {
	      ZOrder		      114
	      SrcBlock		      "Coeffs8"
	      SrcPort		      1
	      DstBlock		      "dpd_ant2"
	      DstPort		      6
	    }
	    Line {
	      ZOrder		      118
	      SrcBlock		      "Coeffs9"
	      SrcPort		      1
	      DstBlock		      "dpd_ant2"
	      DstPort		      7
	    }
	    Line {
	      ZOrder		      119
	      SrcBlock		      "Coeffs10"
	      SrcPort		      1
	      DstBlock		      "dpd_ant2"
	      DstPort		      8
	    }
	    Line {
	      ZOrder		      109
	      SrcBlock		      "Coeffs11"
	      SrcPort		      1
	      DstBlock		      "dpd_ant2"
	      DstPort		      9
	    }
	    Line {
	      ZOrder		      110
	      SrcBlock		      "Coeffs12"
	      SrcPort		      1
	      DstBlock		      "dpd_ant2"
	      DstPort		      10
	    }
	    Line {
	      ZOrder		      111
	      SrcBlock		      "Coeffs  1"
	      SrcPort		      1
	      DstBlock		      "dpd_ant2"
	      DstPort		      11
	    }
	    Line {
	      ZOrder		      115
	      SrcBlock		      "LUTAddress2"
	      SrcPort		      1
	      DstBlock		      "dpd_ant2"
	      DstPort		      12
	    }
	    Line {
	      ZOrder		      117
	      SrcBlock		      "Predistorter Enable1"
	      SrcPort		      1
	      DstBlock		      "dpd_ant2"
	      DstPort		      14
	    }
	    Line {
	      ZOrder		      116
	      SrcBlock		      "RegField1"
	      SrcPort		      1
	      DstBlock		      "dpd_ant2"
	      DstPort		      13
	    }
	    Line {
	      ZOrder		      140
	      SrcBlock		      "Coeffs13"
	      SrcPort		      1
	      DstBlock		      "dpd_ant3"
	      DstPort		      4
	    }
	    Line {
	      ZOrder		      141
	      SrcBlock		      "Coeffs14"
	      SrcPort		      1
	      DstBlock		      "dpd_ant3"
	      DstPort		      5
	    }
	    Line {
	      ZOrder		      131
	      SrcBlock		      "Coeffs15"
	      SrcPort		      1
	      DstBlock		      "dpd_ant3"
	      DstPort		      6
	    }
	    Line {
	      ZOrder		      132
	      SrcBlock		      "Coeffs16"
	      SrcPort		      1
	      DstBlock		      "dpd_ant3"
	      DstPort		      7
	    }
	    Line {
	      ZOrder		      133
	      SrcBlock		      "Coeffs17"
	      SrcPort		      1
	      DstBlock		      "dpd_ant3"
	      DstPort		      8
	    }
	    Line {
	      ZOrder		      134
	      SrcBlock		      "Coeffs18"
	      SrcPort		      1
	      DstBlock		      "dpd_ant3"
	      DstPort		      9
	    }
	    Line {
	      ZOrder		      135
	      SrcBlock		      "Coeffs19"
	      SrcPort		      1
	      DstBlock		      "dpd_ant3"
	      DstPort		      10
	    }
	    Line {
	      ZOrder		      136
	      SrcBlock		      "Coeffs  2"
	      SrcPort		      1
	      DstBlock		      "dpd_ant3"
	      DstPort		      11
	    }
	    Line {
	      ZOrder		      137
	      SrcBlock		      "LUTAddress3"
	      SrcPort		      1
	      DstBlock		      "dpd_ant3"
	      DstPort		      12
	    }
	    Line {
	      ZOrder		      139
	      SrcBlock		      "Predistorter Enable2"
	      SrcPort		      1
	      DstBlock		      "dpd_ant3"
	      DstPort		      14
	    }
	    Line {
	      ZOrder		      138
	      SrcBlock		      "RegField2"
	      SrcPort		      1
	      DstBlock		      "dpd_ant3"
	      DstPort		      13
	    }
	    Line {
	      ZOrder		      159
	      SrcBlock		      "Coeffs20"
	      SrcPort		      1
	      DstBlock		      "dpd_ant4"
	      DstPort		      4
	    }
	    Line {
	      ZOrder		      160
	      SrcBlock		      "Coeffs21"
	      SrcPort		      1
	      DstBlock		      "dpd_ant4"
	      DstPort		      5
	    }
	    Line {
	      ZOrder		      161
	      SrcBlock		      "Coeffs22"
	      SrcPort		      1
	      DstBlock		      "dpd_ant4"
	      DstPort		      6
	    }
	    Line {
	      ZOrder		      162
	      SrcBlock		      "Coeffs23"
	      SrcPort		      1
	      DstBlock		      "dpd_ant4"
	      DstPort		      7
	    }
	    Line {
	      ZOrder		      163
	      SrcBlock		      "Coeffs24"
	      SrcPort		      1
	      DstBlock		      "dpd_ant4"
	      DstPort		      8
	    }
	    Line {
	      ZOrder		      153
	      SrcBlock		      "Coeffs25"
	      SrcPort		      1
	      DstBlock		      "dpd_ant4"
	      DstPort		      9
	    }
	    Line {
	      ZOrder		      154
	      SrcBlock		      "Coeffs26"
	      SrcPort		      1
	      DstBlock		      "dpd_ant4"
	      DstPort		      10
	    }
	    Line {
	      ZOrder		      155
	      SrcBlock		      "Coeffs  3"
	      SrcPort		      1
	      DstBlock		      "dpd_ant4"
	      DstPort		      11
	    }
	    Line {
	      ZOrder		      156
	      SrcBlock		      "LUTAddress4"
	      SrcPort		      1
	      DstBlock		      "dpd_ant4"
	      DstPort		      12
	    }
	    Line {
	      ZOrder		      158
	      SrcBlock		      "Predistorter Enable3"
	      SrcPort		      1
	      DstBlock		      "dpd_ant4"
	      DstPort		      14
	    }
	    Line {
	      ZOrder		      157
	      SrcBlock		      "RegField3"
	      SrcPort		      1
	      DstBlock		      "dpd_ant4"
	      DstPort		      13
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "lduc"
	  SID			  "29143"
	  Ports			  [6, 6]
	  Position		  [3275, 1523, 3605, 2802]
	  ZOrder		  2788
	  BackgroundColor	  "lightBlue"
	  FontName		  "Sans Serif"
	  FontSize		  16
	  RequestExecContextInheritance	off
	  Variant		  off
	  System {
	    Name		    "lduc"
	    Location		    [0, 25, 1920, 1055]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "175"
	    Block {
	      BlockType		      Inport
	      Name		      "Ant12_d"
	      SID		      "29144"
	      Position		      [190, 118, 220, 132]
	      ZOrder		      2744
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Ant12_v"
	      SID		      "29145"
	      Position		      [190, 228, 220, 242]
	      ZOrder		      2745
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Ant12_c"
	      SID		      "29146"
	      Position		      [190, 338, 220, 352]
	      ZOrder		      2746
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Ant34_d"
	      SID		      "29147"
	      Position		      [190, 578, 220, 592]
	      ZOrder		      2747
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "An34_v"
	      SID		      "29148"
	      Position		      [190, 708, 220, 722]
	      ZOrder		      2748
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Ant34_c"
	      SID		      "29149"
	      Position		      [190, 838, 220, 852]
	      ZOrder		      2749
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "COMPLEX_MIXER1"
	      SID		      "26906"
	      Ports		      [4, 3]
	      Position		      [610, 72, 790, 508]
	      ZOrder		      2280
	      ForegroundColor	      "red"
	      BackgroundColor	      "yellow"
	      LibraryVersion	      "1.86"
	      LinkData {
		BlockName		"ComplexMixer"
		DialogParameters {
		  latency		  "4"
		}
		BlockName		"ComplexMixer_Scale"
		DialogParameters {
		  latency		  "0"
		}
		BlockName		"Complex_NCO"
		DialogParameters {
		  expSFDR		  "96.32"
		  accumPrecision	  "+/- 3.6621"
		  phaseIncrInMHz	  "[-30  -10   10   30  -30  -10   10   30  -30  -10   10   30  -30  -10   10   30]"
		  outWidth		  "4"
		  tableSize		  "8"
		  latency		  "19"
		}
		BlockName		"Delay Module/ChannelOut"
		DialogParameters {
		  value			  "2"
		  packetBeginEnabled	  "off"
		  latency		  "1"
		}
		BlockName		"NCO Delay Matching/ChannelOut"
		DialogParameters {
		  latency		  "0"
		}
		BlockName		"NCO_Delay_Matching\n/ChannelOut"
		DialogParameters {
		  latency		  "2"
		}
		BlockName		"PipeReg_2in1/ChannelOut"
		DialogParameters {
		  value			  "2"
		  packetBeginEnabled	  "off"
		  latency		  "2"
		}
		BlockName		"PipeReg_2in5/ChannelOut"
		DialogParameters {
		  value			  "2"
		  packetBeginEnabled	  "off"
		  latency		  "2"
		}
	      }
	      SourceBlock	      "mixer_lib/COMPLEX_MIXER"
	      SourceType	      ""
	      ContentPreviewEnabled   off
	      CM_clock_margin	      "DUC_LINEUP_param.ClockMargin"
	      CM_NCO_sample_rate      "DUC_LINEUP_param.NCO.SampleRate"
	      CM_NCO_accumulator_bit_width "DUC_LINEUP_param.NCO.Acumulater_bit_wid"
	      CM_NCO_frequency_word   "DUC_LINEUP_param.NCO_ant12.Freq_word"
	      CM_NCO_base_addr	      "DUC_LINEUP_param.NCO_ant12.base_addr"
	      CM_NCO_data_type	      "DUC_LINEUP_param.NCO.Data_type"
	      CM_NCO_scaling_value    "DUC_LINEUP_param.NCO.scaling_value"
	      CM_sample_rate	      "DUC_LINEUP_param.CM.SampleRate"
	      CM_complex_channels     "DUC_LINEUP_param.CM.No_Of_Complex_chan"
	      CM_complex_freq	      "DUC_LINEUP_param.CM.No_Of_Complex_Freq"
	      CM_output_word_length   "DUC_LINEUP_param.output_word_length"
	      CM_output_fraction_length	"DUC_LINEUP_param.output_fraction_length"
	      CM_scale_multiplication_factor "DUC_CM_multiplication_factor"
	      CM_scale_left_shift_factor "DUC_CM_Number_of_bits_to_shift_left"
	      CM_NCO_phase	      "DUC_CM_NCO_phase"
	      CM_NCO_sync	      "DUC_CM_NCO_sync"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "COMPLEX_MIXER2"
	      SID		      "27358"
	      Ports		      [4, 3]
	      Position		      [610, 533, 795, 922]
	      ZOrder		      2285
	      ForegroundColor	      "red"
	      BackgroundColor	      "yellow"
	      LibraryVersion	      "1.86"
	      LinkData {
		BlockName		"ComplexMixer"
		DialogParameters {
		  latency		  "4"
		}
		BlockName		"ComplexMixer_Scale"
		DialogParameters {
		  latency		  "0"
		}
		BlockName		"Complex_NCO"
		DialogParameters {
		  expSFDR		  "96.32"
		  accumPrecision	  "+/- 3.6621"
		  phaseIncrInMHz	  "[-30  -10   10   30  -30  -10   10   30  -30  -10   10   30  -30  -10   10   30]"
		  outWidth		  "4"
		  tableSize		  "8"
		  latency		  "19"
		}
		BlockName		"Delay Module/ChannelOut"
		DialogParameters {
		  value			  "2"
		  packetBeginEnabled	  "off"
		  latency		  "1"
		}
		BlockName		"NCO Delay Matching/ChannelOut"
		DialogParameters {
		  latency		  "0"
		}
		BlockName		"NCO_Delay_Matching\n/ChannelOut"
		DialogParameters {
		  latency		  "2"
		}
		BlockName		"PipeReg_2in1/ChannelOut"
		DialogParameters {
		  value			  "2"
		  packetBeginEnabled	  "off"
		  latency		  "2"
		}
		BlockName		"PipeReg_2in5/ChannelOut"
		DialogParameters {
		  value			  "2"
		  packetBeginEnabled	  "off"
		  latency		  "2"
		}
	      }
	      SourceBlock	      "mixer_lib/COMPLEX_MIXER"
	      SourceType	      ""
	      ContentPreviewEnabled   off
	      CM_clock_margin	      "DUC_LINEUP_param.ClockMargin"
	      CM_NCO_sample_rate      "DUC_LINEUP_param.NCO.SampleRate"
	      CM_NCO_accumulator_bit_width "DUC_LINEUP_param.NCO.Acumulater_bit_wid"
	      CM_NCO_frequency_word   "DUC_LINEUP_param.NCO_ant34.Freq_word"
	      CM_NCO_base_addr	      "DUC_LINEUP_param.NCO_ant34.base_addr"
	      CM_NCO_data_type	      "DUC_LINEUP_param.NCO.Data_type"
	      CM_NCO_scaling_value    "DUC_LINEUP_param.NCO.scaling_value"
	      CM_sample_rate	      "DUC_LINEUP_param.CM.SampleRate"
	      CM_complex_channels     "DUC_LINEUP_param.CM.No_Of_Complex_chan"
	      CM_complex_freq	      "DUC_LINEUP_param.CM.No_Of_Complex_Freq"
	      CM_output_word_length   "DUC_LINEUP_param.output_word_length"
	      CM_output_fraction_length	"DUC_LINEUP_param.output_fraction_length"
	      CM_scale_multiplication_factor "DUC_CM_multiplication_factor"
	      CM_scale_left_shift_factor "DUC_CM_Number_of_bits_to_shift_left"
	      CM_NCO_phase	      "DUC_CM_NCO_phase"
	      CM_NCO_sync	      "DUC_CM_NCO_sync"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Const"
	      SID		      "29510"
	      Ports		      [0, 1]
	      Position		      [-245, 455, -215, 485]
	      ZOrder		      2759
	      LibraryVersion	      "1.432"
	      SourceBlock	      "DSPBAPrim/Const"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "const"
	      nInputs		      "0"
	      nOutputs		      "1"
	      omode		      "boolean"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "0"
	      inPortNames	      "['+'; '+';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('%s', num2str(value));"
	      style		      "Optimised"
	      visibilities	      "8 + 1024"
	      floatPrecision	      "float32_m23"
	      version		      "20120820"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "LDUC1"
	      SID		      "26904"
	      Ports		      [3, 3]
	      Position		      [370, 71, 530, 399]
	      ZOrder		      2279
	      ForegroundColor	      "red"
	      BackgroundColor	      "yellow"
	      LibraryVersion	      "1.157"
	      LinkData {
		BlockName		"Channel_Filter/ChannelIm"
		DialogParameters {
		  latency		  "4"
		}
		BlockName		"Channel_Filter/ChannelRe"
		DialogParameters {
		  latency		  "4"
		}
		BlockName		"Channel_Filter/scale_ChannelIm"
		DialogParameters {
		  latency		  "3"
		}
		BlockName		"Channel_Filter/scale_ChannelRe"
		DialogParameters {
		  latency		  "3"
		}
		BlockName		"HB4/HB4Im"
		DialogParameters {
		  latency		  "15"
		}
		BlockName		"HB4/HB4Re"
		DialogParameters {
		  latency		  "15"
		}
		BlockName		"HB4/scale_HB4Im"
		DialogParameters {
		  latency		  "3"
		}
		BlockName		"HB4/scale_HB4Re"
		DialogParameters {
		  latency		  "3"
		}
		BlockName		"HB5/HB5Im"
		DialogParameters {
		  latency		  "11"
		}
		BlockName		"HB5/HB5Re"
		DialogParameters {
		  latency		  "11"
		}
		BlockName		"HB5/scale_HB5Im"
		DialogParameters {
		  latency		  "3"
		}
		BlockName		"HB5/scale_HB5Re"
		DialogParameters {
		  latency		  "3"
		}
	      }
	      FontName		      "Sans Serif"
	      FontSize		      12
	      SourceBlock	      "lduc_lib/LDUC"
	      SourceType	      ""
	      ContentPreviewEnabled   off
	      Clock_Margin	      "DUC_LINEUP_param.ClockMargin"
	      chan_filter_SampleRate  "DUC_LINEUP_param.chan_filter.SampleRate"
	      chan_filter_ChanCount   "DUC_LINEUP_param.chan_filter.ChanCount"
	      chan_filter_coeffs      "DUC_LINEUP_param.chan_filter.coeffs(1,:)"
	      chan_filter_base_addr   "DUC_LINEUP_param.chan_filter.base_addr1"
	      HB_filt4_SampleRate     "DUC_LINEUP_param.HB_filt4.SampleRate"
	      HB_filt_Interpolation   "DUC_LINEUP_param.HB_filt4.Interpolation"
	      HB_filt4_ChanCount      "DUC_LINEUP_param.HB_filt4.ChanCount"
	      HB_filt4_coeffs	      "DUC_LINEUP_param.HB_filt4.coeffs(1,:)"
	      HB_filt4_base_addr      "DUC_LINEUP_param.HB_filt4.base_addr1"
	      HB_filt5_SampleRate     "DUC_LINEUP_param.HB_filt5.SampleRate"
	      HB_filt5_Interpolation  "DUC_LINEUP_param.HB_filt5.Interpolation"
	      HB_filt5_ChanCount      "DUC_LINEUP_param.HB_filt5.ChanCount"
	      HB_filt5_coeffs	      "DUC_LINEUP_param.HB_filt5.coeffs(1,:) "
	      HB_filt5_base_addr      "DUC_LINEUP_param.HB_filt5.base_addr1"
	      Pipe_Reg		      "2"
	      CH_Multiplication_fact  "1"
	      CH_Bits_to_Left_shift   "0"
	      HB4_Multiplication_fact "1"
	      HB4_Bits_to_left_shift  "1"
	      HB5_Multiplication_fact "1"
	      HB5_Bits_to_Left_shift  "1"
	      output_word_length      "DUC_LINEUP_param.output_word_length"
	      output_fraction_length  "DUC_LINEUP_param.output_fraction_length"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "LDUC2"
	      SID		      "27361"
	      Ports		      [3, 3]
	      Position		      [365, 522, 540, 908]
	      ZOrder		      2284
	      BackgroundColor	      "lightBlue"
	      LibraryVersion	      "1.157"
	      LinkData {
		BlockName		"Channal_Filter/SingleRateFIR"
		DialogParameters {
		  latency		  "4"
		}
		BlockName		"Channal_Filter/scale_SingleRateFIR"
		DialogParameters {
		  latency		  "4"
		}
		BlockName		"Channel_Filter/ChannelIm"
		DialogParameters {
		  latency		  "4"
		}
		BlockName		"Channel_Filter/ChannelRe"
		DialogParameters {
		  latency		  "4"
		}
		BlockName		"Channel_Filter/scale_ChannelIm"
		DialogParameters {
		  latency		  "3"
		}
		BlockName		"Channel_Filter/scale_ChannelRe"
		DialogParameters {
		  latency		  "3"
		}
		BlockName		"HB4/HB4Im"
		DialogParameters {
		  latency		  "15"
		}
		BlockName		"HB4/HB4Re"
		DialogParameters {
		  latency		  "15"
		}
		BlockName		"HB4/HB_filter4"
		DialogParameters {
		  latency		  "14"
		}
		BlockName		"HB4/scale_HB4Im"
		DialogParameters {
		  latency		  "3"
		}
		BlockName		"HB4/scale_HB4Re"
		DialogParameters {
		  latency		  "3"
		}
		BlockName		"HB4/scale_HB_filter4"
		DialogParameters {
		  latency		  "4"
		}
		BlockName		"HB5/HB5Im"
		DialogParameters {
		  latency		  "11"
		}
		BlockName		"HB5/HB5Re"
		DialogParameters {
		  latency		  "11"
		}
		BlockName		"HB5/HB_filter5"
		DialogParameters {
		  latency		  "10"
		}
		BlockName		"HB5/scale_HB5Im"
		DialogParameters {
		  latency		  "3"
		}
		BlockName		"HB5/scale_HB5Re"
		DialogParameters {
		  latency		  "3"
		}
		BlockName		"HB5/scale_HB_filter5"
		DialogParameters {
		  latency		  "4"
		}
		BlockName		"PipeReg1/ChannelOut"
		DialogParameters {
		  value			  "1"
		  packetBeginEnabled	  "off"
		  latency		  "2"
		}
		BlockName		"PipeReg2/ChannelOut"
		DialogParameters {
		  value			  "1"
		  packetBeginEnabled	  "off"
		  latency		  "2"
		}
		BlockName		"PipeReg3/ChannelOut"
		DialogParameters {
		  value			  "1"
		  packetBeginEnabled	  "off"
		  latency		  "2"
		}
		BlockName		"PipeReg4/ChannelOut"
		DialogParameters {
		  value			  "1"
		  packetBeginEnabled	  "off"
		  latency		  "2"
		}
		BlockName		"PipeReg5/ChannelOut"
		DialogParameters {
		  value			  "1"
		  packetBeginEnabled	  "off"
		  latency		  "2"
		}
		BlockName		"PipeReg6/ChannelOut"
		DialogParameters {
		  value			  "1"
		  packetBeginEnabled	  "off"
		  latency		  "2"
		}
		BlockName		"PipeReg7/ChannelOut"
		DialogParameters {
		  value			  "1"
		  packetBeginEnabled	  "off"
		  latency		  "2"
		}
		BlockName		"PipeReg8/ChannelOut"
		DialogParameters {
		  value			  "1"
		  packetBeginEnabled	  "off"
		  latency		  "2"
		}
	      }
	      FontName		      "Sans Serif"
	      FontSize		      12
	      SourceBlock	      "lduc_lib/LDUC"
	      SourceType	      ""
	      ContentPreviewEnabled   off
	      Clock_Margin	      "DUC_LINEUP_param.ClockMargin"
	      chan_filter_SampleRate  "DUC_LINEUP_param.chan_filter.SampleRate"
	      chan_filter_ChanCount   "DUC_LINEUP_param.chan_filter.ChanCount"
	      chan_filter_coeffs      "DUC_LINEUP_param.chan_filter.coeffs(1,:)"
	      chan_filter_base_addr   "DUC_LINEUP_param.chan_filter.base_addr2"
	      HB_filt4_SampleRate     "DUC_LINEUP_param.HB_filt4.SampleRate"
	      HB_filt_Interpolation   "DUC_LINEUP_param.HB_filt4.Interpolation"
	      HB_filt4_ChanCount      "DUC_LINEUP_param.HB_filt4.ChanCount"
	      HB_filt4_coeffs	      "DUC_LINEUP_param.HB_filt4.coeffs(1,:)"
	      HB_filt4_base_addr      "DUC_LINEUP_param.HB_filt4.base_addr2"
	      HB_filt5_SampleRate     "DUC_LINEUP_param.HB_filt5.SampleRate"
	      HB_filt5_Interpolation  "DUC_LINEUP_param.HB_filt5.Interpolation"
	      HB_filt5_ChanCount      "DUC_LINEUP_param.HB_filt5.ChanCount"
	      HB_filt5_coeffs	      "DUC_LINEUP_param.HB_filt5.coeffs(1,:) "
	      HB_filt5_base_addr      "DUC_LINEUP_param.HB_filt5.base_addr2"
	      Pipe_Reg		      "2"
	      CH_Multiplication_fact  "1"
	      CH_Bits_to_Left_shift   "0"
	      HB4_Multiplication_fact "1"
	      HB4_Bits_to_left_shift  "1"
	      HB5_Multiplication_fact "1"
	      HB5_Bits_to_Left_shift  "1"
	      output_word_length      "DUC_LINEUP_param.output_word_length"
	      output_fraction_length  "DUC_LINEUP_param.output_fraction_length"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux1"
	      SID		      "29511"
	      Ports		      [4, 1]
	      Position		      [5, 371, 10, 609]
	      ZOrder		      2760
	      BackgroundColor	      "lightBlue"
	      FontName		      "Arial"
	      FontSize		      12
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Summer"
	      SID		      "29254"
	      Ports		      [4, 3]
	      Position		      [880, 94, 1030, 511]
	      ZOrder		      2754
	      BackgroundColor	      "lightBlue"
	      LibraryVersion	      "1.59"
	      LinkData {
		BlockName		"Antenna_Summer/ChannelOut"
		DialogParameters {
		  latency		  "3"
		}
		BlockName		"scale_Antenna_Summer"
		DialogParameters {
		  latency		  "6"
		}
	      }
	      SourceBlock	      "summer_4c4t_lib/Summer"
	      SourceType	      ""
	      ContentPreviewEnabled   off
	      ClockMargin	      "DUC_LINEUP_param.ClockMargin"
	      output_word_length      "DUC_LINEUP_param.output_word_length"
	      output_fraction_length  "DUC_LINEUP_param.output_fraction_length"
	      Summer_Multiplication_fact "DUC_SUMMER_multiplication_factor"
	      Summer_left_shift_fact  "DUC_SUMMER_Number_of_bits_to_shift_left"
	      Pipeline_stages	      "2"
	      Latency		      "40"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Summer1"
	      SID		      "29255"
	      Ports		      [4, 3]
	      Position		      [900, 549, 1040, 936]
	      ZOrder		      2755
	      ForegroundColor	      "red"
	      BackgroundColor	      "yellow"
	      LibraryVersion	      "1.59"
	      LinkData {
		BlockName		"Antenna_Summer/ChannelOut"
		DialogParameters {
		  latency		  "3"
		}
		BlockName		"scale_Antenna_Summer"
		DialogParameters {
		  latency		  "6"
		}
	      }
	      SourceBlock	      "summer_4c4t_lib/Summer"
	      SourceType	      ""
	      ContentPreviewEnabled   off
	      ClockMargin	      "DUC_LINEUP_param.ClockMargin"
	      output_word_length      "DUC_LINEUP_param.output_word_length"
	      output_fraction_length  "DUC_LINEUP_param.output_fraction_length"
	      Summer_Multiplication_fact "DUC_SUMMER_multiplication_factor"
	      Summer_left_shift_fact  "DUC_SUMMER_Number_of_bits_to_shift_left"
	      Pipeline_stages	      "2"
	      Latency		      "40"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Ant1_q_d"
	      SID		      "29150"
	      Position		      [1105, 158, 1135, 172]
	      ZOrder		      2750
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Ant1_q_v"
	      SID		      "29152"
	      Position		      [1105, 298, 1135, 312]
	      ZOrder		      2752
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Ant1_q_c"
	      SID		      "29153"
	      Position		      [1105, 438, 1135, 452]
	      ZOrder		      2753
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Ant2_q_d"
	      SID		      "29151"
	      Position		      [1105, 608, 1135, 622]
	      ZOrder		      2751
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Ant2_q_v"
	      SID		      "29257"
	      Position		      [1105, 738, 1135, 752]
	      ZOrder		      2757
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Ant2_q_c"
	      SID		      "29258"
	      Position		      [1105, 868, 1135, 882]
	      ZOrder		      2758
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "Ant12_v"
	      SrcPort		      1
	      DstBlock		      "LDUC1"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "Ant34_c"
	      SrcPort		      1
	      DstBlock		      "LDUC2"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "Ant34_d"
	      SrcPort		      1
	      DstBlock		      "LDUC2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      10
	      SrcBlock		      "Ant12_c"
	      SrcPort		      1
	      DstBlock		      "LDUC1"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      68
	      SrcBlock		      "Summer1"
	      SrcPort		      1
	      DstBlock		      "Ant2_q_d"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      67
	      SrcBlock		      "Summer"
	      SrcPort		      2
	      DstBlock		      "Ant1_q_v"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      65
	      SrcBlock		      "Summer"
	      SrcPort		      1
	      DstBlock		      "Ant1_q_d"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      66
	      SrcBlock		      "Summer"
	      SrcPort		      3
	      DstBlock		      "Ant1_q_c"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      44
	      SrcBlock		      "An34_v"
	      SrcPort		      1
	      DstBlock		      "LDUC2"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      72
	      SrcBlock		      "Summer1"
	      SrcPort		      3
	      DstBlock		      "Ant2_q_c"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      51
	      SrcBlock		      "Ant12_d"
	      SrcPort		      1
	      DstBlock		      "LDUC1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      71
	      SrcBlock		      "Summer1"
	      SrcPort		      2
	      DstBlock		      "Ant2_q_v"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      53
	      SrcBlock		      "LDUC1"
	      SrcPort		      1
	      DstBlock		      "COMPLEX_MIXER1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      54
	      SrcBlock		      "LDUC1"
	      SrcPort		      2
	      DstBlock		      "COMPLEX_MIXER1"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      55
	      SrcBlock		      "LDUC1"
	      SrcPort		      3
	      DstBlock		      "COMPLEX_MIXER1"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      56
	      SrcBlock		      "COMPLEX_MIXER1"
	      SrcPort		      3
	      Points		      [48, 0; 0, -80]
	      DstBlock		      "Summer"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      57
	      SrcBlock		      "COMPLEX_MIXER1"
	      SrcPort		      2
	      Points		      [40, 0; 0, -40]
	      DstBlock		      "Summer"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      58
	      SrcBlock		      "COMPLEX_MIXER1"
	      SrcPort		      1
	      DstBlock		      "Summer"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      59
	      SrcBlock		      "LDUC2"
	      SrcPort		      1
	      DstBlock		      "COMPLEX_MIXER2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      60
	      SrcBlock		      "LDUC2"
	      SrcPort		      2
	      Points		      [25, 0; 0, -35]
	      DstBlock		      "COMPLEX_MIXER2"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      61
	      SrcBlock		      "LDUC2"
	      SrcPort		      3
	      Points		      [25, 0; 0, -70]
	      DstBlock		      "COMPLEX_MIXER2"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      62
	      SrcBlock		      "COMPLEX_MIXER2"
	      SrcPort		      2
	      Points		      [48, 0; 0, -35]
	      DstBlock		      "Summer1"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      63
	      SrcBlock		      "COMPLEX_MIXER2"
	      SrcPort		      1
	      DstBlock		      "Summer1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      64
	      SrcBlock		      "COMPLEX_MIXER2"
	      SrcPort		      3
	      Points		      [48, 0; 0, -70]
	      DstBlock		      "Summer1"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      100
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [560, 0]
	      Branch {
		ZOrder			155
		Points			[0, 380]
		DstBlock		"COMPLEX_MIXER2"
		DstPort			4
	      }
	      Branch {
		ZOrder			114
		Points			[0, -35]
		DstBlock		"COMPLEX_MIXER1"
		DstPort			4
	      }
	    }
	    Line {
	      ZOrder		      95
	      SrcBlock		      "Const"
	      SrcPort		      1
	      Points		      [135, 0]
	      Branch {
		ZOrder			158
		Points			[0, 50]
		Branch {
		  ZOrder		  125
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Branch {
		  ZOrder		  128
		  Points		  [0, 60]
		  DstBlock		  "Mux1"
		  DstPort		  4
		}
	      }
	      Branch {
		ZOrder			157
		Points			[0, -10]
		Branch {
		  ZOrder		  160
		  Points		  [0, -60]
		  DstBlock		  "Mux1"
		  DstPort		  1
		}
		Branch {
		  ZOrder		  159
		  DstBlock		  "Mux1"
		  DstPort		  2
		}
	      }
	    }
	    Annotation {
	      SID		      "28082"
	      Name		      "LDUC "
	      Position		      [422, 13, 485, 39]
	      InternalMargins	      [0, 0, 0, 0]
	      FixedHeight	      off
	      FixedWidth	      off
	      BackgroundColor	      "[1.000000, 0.666667, 1.000000]"
	      ZOrder		      -3
	      FontName		      "Sans Serif"
	      FontSize		      20
	    }
	    Annotation {
	      SID		      "28083"
	      Name		      "COMPLEX_MIXER "
	      Position		      [613, 13, 791, 39]
	      InternalMargins	      [0, 0, 0, 0]
	      FixedHeight	      off
	      FixedWidth	      off
	      BackgroundColor	      "[1.000000, 0.666667, 1.000000]"
	      ZOrder		      -4
	      FontName		      "Sans Serif"
	      FontSize		      20
	    }
	    Annotation {
	      SID		      "28084"
	      Name		      "SUMMER "
	      Position		      [905, 18, 1001, 44]
	      InternalMargins	      [0, 0, 0, 0]
	      FixedHeight	      off
	      FixedWidth	      off
	      BackgroundColor	      "[1.000000, 0.666667, 1.000000]"
	      ZOrder		      -5
	      FontName		      "Sans Serif"
	      FontSize		      20
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Ant1_out_data"
	  SID			  "28000"
	  Position		  [6065, 1538, 6095, 1552]
	  ZOrder		  2304
	  FontName		  "Sans Serif"
	  FontSize		  16
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Ant1_out_valid"
	  SID			  "28001"
	  Position		  [6065, 1643, 6095, 1657]
	  ZOrder		  2306
	  FontName		  "Sans Serif"
	  FontSize		  16
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Ant1_out_chan"
	  SID			  "28002"
	  Position		  [6065, 1748, 6095, 1762]
	  ZOrder		  2305
	  FontName		  "Sans Serif"
	  FontSize		  16
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Ant2_out_data"
	  SID			  "29460"
	  Position		  [6065, 1853, 6095, 1867]
	  ZOrder		  2839
	  FontName		  "Sans Serif"
	  FontSize		  16
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Ant2_out_valid"
	  SID			  "29461"
	  Position		  [6065, 1958, 6095, 1972]
	  ZOrder		  2841
	  FontName		  "Sans Serif"
	  FontSize		  16
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Ant2_out_chan"
	  SID			  "29462"
	  Position		  [6065, 2063, 6095, 2077]
	  ZOrder		  2840
	  FontName		  "Sans Serif"
	  FontSize		  16
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Ant3_out_data"
	  SID			  "29463"
	  Position		  [6065, 2168, 6095, 2182]
	  ZOrder		  2842
	  FontName		  "Sans Serif"
	  FontSize		  16
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Ant3_out_valid"
	  SID			  "29464"
	  Position		  [6065, 2273, 6095, 2287]
	  ZOrder		  2844
	  FontName		  "Sans Serif"
	  FontSize		  16
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Ant3_out_chan"
	  SID			  "29465"
	  Position		  [6065, 2378, 6095, 2392]
	  ZOrder		  2843
	  FontName		  "Sans Serif"
	  FontSize		  16
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Ant4_out_data"
	  SID			  "29466"
	  Position		  [6065, 2483, 6095, 2497]
	  ZOrder		  2845
	  FontName		  "Sans Serif"
	  FontSize		  16
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Ant4_out_valid"
	  SID			  "29467"
	  Position		  [6065, 2588, 6095, 2602]
	  ZOrder		  2847
	  FontName		  "Sans Serif"
	  FontSize		  16
	  Port			  "11"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Ant4_out_chan"
	  SID			  "29468"
	  Position		  [6065, 2693, 6095, 2707]
	  ZOrder		  2846
	  FontName		  "Sans Serif"
	  FontSize		  16
	  Port			  "12"
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  175
	  SrcBlock		  "Ant1_Valid_In"
	  SrcPort		  1
	  DstBlock		  "PipeReg8"
	  DstPort		  2
	}
	Line {
	  ZOrder		  176
	  SrcBlock		  "Ant1_Chan_In"
	  SrcPort		  1
	  DstBlock		  "PipeReg8"
	  DstPort		  3
	}
	Line {
	  ZOrder		  177
	  SrcBlock		  "Ant3_Valid_In"
	  SrcPort		  1
	  DstBlock		  "PipeReg1"
	  DstPort		  2
	}
	Line {
	  ZOrder		  178
	  SrcBlock		  "Ant3_Chan_In"
	  SrcPort		  1
	  DstBlock		  "PipeReg1"
	  DstPort		  3
	}
	Line {
	  ZOrder		  216
	  SrcBlock		  "dpd"
	  SrcPort		  2
	  DstBlock		  "PipeReg2"
	  DstPort		  2
	}
	Line {
	  ZOrder		  217
	  SrcBlock		  "dpd"
	  SrcPort		  3
	  DstBlock		  "PipeReg2"
	  DstPort		  3
	}
	Line {
	  ZOrder		  325
	  SrcBlock		  "Ant1_Data_In"
	  SrcPort		  1
	  DstBlock		  "PipeReg8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  326
	  SrcBlock		  "Ant3_Data_In"
	  SrcPort		  1
	  DstBlock		  "PipeReg1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  269
	  SrcBlock		  "lduc"
	  SrcPort		  2
	  DstBlock		  "HDUC"
	  DstPort		  2
	}
	Line {
	  ZOrder		  272
	  SrcBlock		  "lduc"
	  SrcPort		  5
	  DstBlock		  "HDUC1"
	  DstPort		  2
	}
	Line {
	  ZOrder		  273
	  SrcBlock		  "lduc"
	  SrcPort		  6
	  Points		  [122, 0; 0, -40]
	  DstBlock		  "HDUC1"
	  DstPort		  3
	}
	Line {
	  ZOrder		  274
	  SrcBlock		  "HDUC"
	  SrcPort		  2
	  DstBlock		  "HDUC2"
	  DstPort		  2
	}
	Line {
	  ZOrder		  275
	  SrcBlock		  "HDUC"
	  SrcPort		  3
	  DstBlock		  "HDUC2"
	  DstPort		  3
	}
	Line {
	  ZOrder		  276
	  SrcBlock		  "HDUC"
	  SrcPort		  1
	  DstBlock		  "HDUC2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  277
	  SrcBlock		  "HDUC1"
	  SrcPort		  2
	  DstBlock		  "HDUC3"
	  DstPort		  2
	}
	Line {
	  ZOrder		  278
	  SrcBlock		  "HDUC1"
	  SrcPort		  3
	  DstBlock		  "HDUC3"
	  DstPort		  3
	}
	Line {
	  ZOrder		  279
	  SrcBlock		  "HDUC1"
	  SrcPort		  1
	  DstBlock		  "HDUC3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  297
	  SrcBlock		  "HDUC2"
	  SrcPort		  1
	  DstBlock		  "Demux1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  301
	  SrcBlock		  "HDUC3"
	  SrcPort		  1
	  DstBlock		  "Demux4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  305
	  SrcBlock		  "CFR_ANT1"
	  SrcPort		  2
	  Points		  [125, 0; 0, 25]
	  DstBlock		  "dpd"
	  DstPort		  2
	}
	Line {
	  ZOrder		  306
	  SrcBlock		  "CFR_ANT1"
	  SrcPort		  3
	  Points		  [126, 0; 0, 50]
	  DstBlock		  "dpd"
	  DstPort		  3
	}
	Line {
	  ZOrder		  307
	  SrcBlock		  "CFR_ANT2"
	  SrcPort		  1
	  DstBlock		  "dpd"
	  DstPort		  4
	}
	Line {
	  ZOrder		  308
	  SrcBlock		  "CFR_ANT2"
	  SrcPort		  2
	  Points		  [126, 0; 0, 30]
	  DstBlock		  "dpd"
	  DstPort		  5
	}
	Line {
	  ZOrder		  309
	  SrcBlock		  "CFR_ANT2"
	  SrcPort		  3
	  Points		  [130, 0; 0, 60]
	  DstBlock		  "dpd"
	  DstPort		  6
	}
	Line {
	  ZOrder		  310
	  SrcBlock		  "CFR_ANT3"
	  SrcPort		  1
	  DstBlock		  "dpd"
	  DstPort		  7
	}
	Line {
	  ZOrder		  311
	  SrcBlock		  "CFR_ANT3"
	  SrcPort		  2
	  Points		  [118, 0; 0, 25]
	  DstBlock		  "dpd"
	  DstPort		  8
	}
	Line {
	  ZOrder		  312
	  SrcBlock		  "CFR_ANT3"
	  SrcPort		  3
	  Points		  [122, 0; 0, 50]
	  DstBlock		  "dpd"
	  DstPort		  9
	}
	Line {
	  ZOrder		  313
	  SrcBlock		  "CFR_ANT4"
	  SrcPort		  1
	  DstBlock		  "dpd"
	  DstPort		  10
	}
	Line {
	  ZOrder		  314
	  SrcBlock		  "CFR_ANT4"
	  SrcPort		  2
	  Points		  [119, 0; 0, 20]
	  DstBlock		  "dpd"
	  DstPort		  11
	}
	Line {
	  ZOrder		  315
	  SrcBlock		  "CFR_ANT4"
	  SrcPort		  3
	  Points		  [119, 0; 0, 40]
	  DstBlock		  "dpd"
	  DstPort		  12
	}
	Line {
	  ZOrder		  628
	  SrcBlock		  "PipeReg8"
	  SrcPort		  1
	  DstBlock		  "lduc"
	  DstPort		  1
	}
	Line {
	  ZOrder		  629
	  SrcBlock		  "PipeReg8"
	  SrcPort		  2
	  DstBlock		  "lduc"
	  DstPort		  2
	}
	Line {
	  ZOrder		  630
	  SrcBlock		  "PipeReg8"
	  SrcPort		  3
	  DstBlock		  "lduc"
	  DstPort		  3
	}
	Line {
	  ZOrder		  631
	  SrcBlock		  "PipeReg1"
	  SrcPort		  1
	  DstBlock		  "lduc"
	  DstPort		  4
	}
	Line {
	  ZOrder		  633
	  SrcBlock		  "PipeReg1"
	  SrcPort		  2
	  DstBlock		  "lduc"
	  DstPort		  5
	}
	Line {
	  ZOrder		  634
	  SrcBlock		  "PipeReg1"
	  SrcPort		  3
	  DstBlock		  "lduc"
	  DstPort		  6
	}
	Line {
	  ZOrder		  635
	  SrcBlock		  "lduc"
	  SrcPort		  1
	  Points		  [113, 0; 0, 25]
	  DstBlock		  "HDUC"
	  DstPort		  1
	}
	Line {
	  ZOrder		  636
	  SrcBlock		  "lduc"
	  SrcPort		  3
	  Points		  [99, 0; 0, -25]
	  DstBlock		  "HDUC"
	  DstPort		  3
	}
	Line {
	  ZOrder		  637
	  SrcBlock		  "lduc"
	  SrcPort		  4
	  Points		  [120, 0; 0, 40]
	  DstBlock		  "HDUC1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  647
	  SrcBlock		  "Demux1"
	  SrcPort		  2
	  Points		  [95, 0; 0, 195]
	  DstBlock		  "CFR_ANT2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  648
	  SrcBlock		  "HDUC2"
	  SrcPort		  2
	  Points		  [272, 0]
	  Branch {
	    ZOrder		    650
	    Points		    [0, 95]
	    DstBlock		    "CFR_ANT2"
	    DstPort		    2
	  }
	  Branch {
	    ZOrder		    649
	    Points		    [0, -215]
	    DstBlock		    "CFR_ANT1"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  651
	  SrcBlock		  "HDUC2"
	  SrcPort		  3
	  Points		  [0, -120; 299, 0]
	  Branch {
	    ZOrder		    935
	    Points		    [0, 100]
	    DstBlock		    "CFR_ANT2"
	    DstPort		    3
	  }
	  Branch {
	    ZOrder		    656
	    Points		    [0, -205]
	    DstBlock		    "CFR_ANT1"
	    DstPort		    3
	  }
	}
	Line {
	  ZOrder		  657
	  SrcBlock		  "Demux4"
	  SrcPort		  1
	  Points		  [80, 0; 0, -120]
	  DstBlock		  "CFR_ANT3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  658
	  SrcBlock		  "HDUC3"
	  SrcPort		  2
	  Points		  [242, 0]
	  Branch {
	    ZOrder		    662
	    Points		    [0, 90]
	    DstBlock		    "CFR_ANT4"
	    DstPort		    2
	  }
	  Branch {
	    ZOrder		    661
	    Points		    [0, -230]
	    DstBlock		    "CFR_ANT3"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  659
	  SrcBlock		  "HDUC3"
	  SrcPort		  3
	  Points		  [286, 0]
	  Branch {
	    ZOrder		    678
	    DstBlock		    "CFR_ANT4"
	    DstPort		    3
	  }
	  Branch {
	    ZOrder		    677
	    Points		    [0, -325]
	    DstBlock		    "CFR_ANT3"
	    DstPort		    3
	  }
	}
	Line {
	  ZOrder		  660
	  SrcBlock		  "Demux4"
	  SrcPort		  2
	  Points		  [80, 0; 0, 165]
	  DstBlock		  "CFR_ANT4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  903
	  SrcBlock		  "dpd"
	  SrcPort		  4
	  DstBlock		  "PipeReg6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  904
	  SrcBlock		  "dpd"
	  SrcPort		  5
	  DstBlock		  "PipeReg6"
	  DstPort		  2
	}
	Line {
	  ZOrder		  905
	  SrcBlock		  "dpd"
	  SrcPort		  6
	  DstBlock		  "PipeReg6"
	  DstPort		  3
	}
	Line {
	  ZOrder		  906
	  SrcBlock		  "dpd"
	  SrcPort		  7
	  DstBlock		  "PipeReg3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  907
	  SrcBlock		  "dpd"
	  SrcPort		  8
	  DstBlock		  "PipeReg3"
	  DstPort		  2
	}
	Line {
	  ZOrder		  908
	  SrcBlock		  "dpd"
	  SrcPort		  9
	  DstBlock		  "PipeReg3"
	  DstPort		  3
	}
	Line {
	  ZOrder		  909
	  SrcBlock		  "dpd"
	  SrcPort		  10
	  DstBlock		  "PipeReg4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  910
	  SrcBlock		  "dpd"
	  SrcPort		  11
	  DstBlock		  "PipeReg4"
	  DstPort		  2
	}
	Line {
	  ZOrder		  911
	  SrcBlock		  "dpd"
	  SrcPort		  12
	  DstBlock		  "PipeReg4"
	  DstPort		  3
	}
	Line {
	  ZOrder		  912
	  SrcBlock		  "PipeReg2"
	  SrcPort		  1
	  DstBlock		  "Ant1_out_data"
	  DstPort		  1
	}
	Line {
	  ZOrder		  913
	  SrcBlock		  "PipeReg2"
	  SrcPort		  2
	  DstBlock		  "Ant1_out_valid"
	  DstPort		  1
	}
	Line {
	  ZOrder		  914
	  SrcBlock		  "PipeReg2"
	  SrcPort		  3
	  DstBlock		  "Ant1_out_chan"
	  DstPort		  1
	}
	Line {
	  ZOrder		  919
	  SrcBlock		  "PipeReg6"
	  SrcPort		  1
	  DstBlock		  "Ant2_out_data"
	  DstPort		  1
	}
	Line {
	  ZOrder		  920
	  SrcBlock		  "PipeReg6"
	  SrcPort		  2
	  DstBlock		  "Ant2_out_valid"
	  DstPort		  1
	}
	Line {
	  ZOrder		  921
	  SrcBlock		  "PipeReg6"
	  SrcPort		  3
	  DstBlock		  "Ant2_out_chan"
	  DstPort		  1
	}
	Line {
	  ZOrder		  925
	  SrcBlock		  "PipeReg3"
	  SrcPort		  1
	  DstBlock		  "Ant3_out_data"
	  DstPort		  1
	}
	Line {
	  ZOrder		  927
	  SrcBlock		  "PipeReg3"
	  SrcPort		  2
	  DstBlock		  "Ant3_out_valid"
	  DstPort		  1
	}
	Line {
	  ZOrder		  926
	  SrcBlock		  "PipeReg3"
	  SrcPort		  3
	  DstBlock		  "Ant3_out_chan"
	  DstPort		  1
	}
	Line {
	  ZOrder		  928
	  SrcBlock		  "PipeReg4"
	  SrcPort		  1
	  DstBlock		  "Ant4_out_data"
	  DstPort		  1
	}
	Line {
	  ZOrder		  929
	  SrcBlock		  "PipeReg4"
	  SrcPort		  2
	  DstBlock		  "Ant4_out_valid"
	  DstPort		  1
	}
	Line {
	  ZOrder		  930
	  SrcBlock		  "PipeReg4"
	  SrcPort		  3
	  DstBlock		  "Ant4_out_chan"
	  DstPort		  1
	}
	Line {
	  ZOrder		  215
	  SrcBlock		  "dpd"
	  SrcPort		  1
	  DstBlock		  "PipeReg2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  304
	  SrcBlock		  "CFR_ANT1"
	  SrcPort		  1
	  DstBlock		  "dpd"
	  DstPort		  1
	}
	Line {
	  ZOrder		  646
	  SrcBlock		  "Demux1"
	  SrcPort		  1
	  Points		  [93, 0; 0, -90]
	  DstBlock		  "CFR_ANT1"
	  DstPort		  1
	}
	Annotation {
	  SID			  "29218"
	  Name			  "  DUC  "
	  Position		  [3421, 1471, 3478, 1492]
	  InternalMargins	  [0, 0, 0, 0]
	  FixedHeight		  off
	  FixedWidth		  off
	  BackgroundColor	  "[1.000000, 0.666667, 1.000000]"
	  ZOrder		  -11
	  FontName		  "Sans Serif"
	  FontSize		  16
	}
	Annotation {
	  SID			  "29221"
	  Name			  "  DPD  "
	  Position		  [5321, 1401, 5377, 1422]
	  InternalMargins	  [0, 0, 0, 0]
	  FixedHeight		  off
	  FixedWidth		  off
	  BackgroundColor	  "[1.000000, 0.666667, 1.000000]"
	  ZOrder		  -3
	  FontName		  "Sans Serif"
	  FontSize		  16
	}
	Annotation {
	  SID			  "29449"
	  Name			  "  BLIND_CFR "
	  Position		  [4771, 1436, 4876, 1457]
	  InternalMargins	  [0, 0, 0, 0]
	  FixedHeight		  off
	  FixedWidth		  off
	  BackgroundColor	  "[1.000000, 0.666667, 1.000000]"
	  ZOrder		  -4
	  FontName		  "Sans Serif"
	  FontSize		  16
	}
	Annotation {
	  SID			  "29450"
	  Name			  "  HDUC_STG2  "
	  Position		  [4225, 1476, 4345, 1497]
	  InternalMargins	  [0, 0, 0, 0]
	  FixedHeight		  off
	  FixedWidth		  off
	  BackgroundColor	  "[1.000000, 0.666667, 1.000000]"
	  ZOrder		  -5
	  FontName		  "Sans Serif"
	  FontSize		  16
	}
	Annotation {
	  SID			  "29451"
	  Name			  "  HDUC_STG1  "
	  Position		  [3885, 1471, 4005, 1492]
	  InternalMargins	  [0, 0, 0, 0]
	  FixedHeight		  off
	  FixedWidth		  off
	  BackgroundColor	  "[1.000000, 0.666667, 1.000000]"
	  ZOrder		  -6
	  FontName		  "Sans Serif"
	  FontSize		  16
	}
      }
    }
    Line {
      ZOrder		      231
      SrcBlock		      "TEST_BENCH"
      SrcPort		      2
      Points		      [294, 0; 0, 100]
      Branch {
	ZOrder			491
	Points			[0, 555]
	DstBlock		"dut"
	DstPort			5
      }
      Branch {
	ZOrder			482
	DstBlock		"dut"
	DstPort			2
      }
    }
    Line {
      ZOrder		      263
      SrcBlock		      "TEST_BENCH"
      SrcPort		      3
      Points		      [203, 0; 0, 200]
      Branch {
	ZOrder			492
	Points			[0, 555]
	DstBlock		"dut"
	DstPort			6
      }
      Branch {
	ZOrder			239
	DstBlock		"dut"
	DstPort			3
      }
    }
    Line {
      ZOrder		      230
      SrcBlock		      "TEST_BENCH"
      SrcPort		      1
      Points		      [378, 0]
      Branch {
	ZOrder			507
	Points			[0, 555]
	DstBlock		"dut"
	DstPort			4
      }
      Branch {
	ZOrder			483
	DstBlock		"dut"
	DstPort			1
      }
    }
    Line {
      ZOrder		      510
      SrcBlock		      "dut"
      SrcPort		      1
      DstBlock		      "Cplx2IQVec"
      DstPort		      1
    }
    Line {
      ZOrder		      511
      SrcBlock		      "dut"
      SrcPort		      2
      DstBlock		      "Scope"
      DstPort		      2
    }
    Line {
      ZOrder		      512
      SrcBlock		      "dut"
      SrcPort		      3
      DstBlock		      "Scope"
      DstPort		      3
    }
    Line {
      ZOrder		      513
      SrcBlock		      "dut"
      SrcPort		      4
      DstBlock		      "Cplx2IQVec1"
      DstPort		      1
    }
    Line {
      ZOrder		      514
      SrcBlock		      "dut"
      SrcPort		      5
      DstBlock		      "Scope1"
      DstPort		      2
    }
    Line {
      ZOrder		      515
      SrcBlock		      "dut"
      SrcPort		      6
      DstBlock		      "Scope1"
      DstPort		      3
    }
    Line {
      ZOrder		      516
      SrcBlock		      "dut"
      SrcPort		      7
      DstBlock		      "Cplx2IQVec2"
      DstPort		      1
    }
    Line {
      ZOrder		      517
      SrcBlock		      "dut"
      SrcPort		      8
      DstBlock		      "Scope2"
      DstPort		      2
    }
    Line {
      ZOrder		      518
      SrcBlock		      "dut"
      SrcPort		      9
      DstBlock		      "Scope2"
      DstPort		      3
    }
    Line {
      ZOrder		      519
      SrcBlock		      "dut"
      SrcPort		      10
      DstBlock		      "Cplx2IQVec3"
      DstPort		      1
    }
    Line {
      ZOrder		      520
      SrcBlock		      "dut"
      SrcPort		      11
      DstBlock		      "Scope3"
      DstPort		      2
    }
    Line {
      ZOrder		      521
      SrcBlock		      "dut"
      SrcPort		      12
      DstBlock		      "Scope3"
      DstPort		      3
    }
    Line {
      ZOrder		      526
      SrcBlock		      "Cplx2IQVec"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      1
    }
    Line {
      ZOrder		      527
      SrcBlock		      "Cplx2IQVec1"
      SrcPort		      1
      DstBlock		      "Scope1"
      DstPort		      1
    }
    Line {
      ZOrder		      528
      SrcBlock		      "Cplx2IQVec2"
      SrcPort		      1
      DstBlock		      "Scope2"
      DstPort		      1
    }
    Line {
      ZOrder		      529
      SrcBlock		      "Cplx2IQVec3"
      SrcPort		      1
      DstBlock		      "Scope3"
      DstPort		      1
    }
    Annotation {
      SID		      "29509"
      Name		      "<!DOCTYPE HTML PUBLIC \"-//W3C//DTD HTML 4.0//EN\" \"http://www.w3.org/TR/REC-html40/strict.dtd\">\n"
      "<html><head><meta name=\"qrichtext\" content=\"1\" /><style type=\"text/css\">\np, li { white-space: pre-wrap; }"
      "\n</style></head><body style=\" font-family:'Liberation Sans'; font-size:10px; font-weight:400; font-style:norma"
      "l;\">\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; tex"
      "t-indent:0px;\"><span style=\" font-size:10px;\"> %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%</spa"
      "n></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; te"
      "xt-indent:0px;\"><span style=\" font-size:10px;\"> %  </span></p>\n<p style=\" margin-top:0px; margin-bottom:0px"
      "; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px;\"><span style=\" font-size:10px;\"> % "
      "Copyright (c) 2017, BigCat Wireless Pvt Ltd</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-le"
      "ft:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px;\"><span style=\" font-size:10px;\"> % All rights "
      "reserved.</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-bloc"
      "k-indent:0; text-indent:0px;\"><span style=\" font-size:10px;\"> % </span></p>\n<p style=\" margin-top:0px; marg"
      "in-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px;\"><span style=\" font-siz"
      "e:10px;\"> % Redistribution and use in source and binary forms, with or without</span></p>\n<p style=\" margin-t"
      "op:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px;\"><span style"
      "=\" font-size:10px;\"> % modification, are permitted provided that the following conditions are met:</span></p>\n"
      "<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-inden"
      "t:0px;\"><span style=\" font-size:10px;\"> % </span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-"
      "left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px;\"><span style=\" font-size:10px;\"> %     * Red"
      "istributions of source code must retain the above copyright notice,</span></p>\n<p style=\" margin-top:0px; marg"
      "in-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px;\"><span style=\" font-siz"
      "e:10px;\"> %       this list of conditions and the following disclaimer.</span></p>\n<p style=\" margin-top:0px;"
      " margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px;\"><span style=\" fon"
      "t-size:10px;\"> %</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; "
      "-qt-block-indent:0; text-indent:0px;\"><span style=\" font-size:10px;\"> %     * Redistributions in binary form "
      "must reproduce the above copyright</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; m"
      "argin-right:0px; -qt-block-indent:0; text-indent:0px;\"><span style=\" font-size:10px;\"> %       notice, this l"
      "ist of conditions and the following disclaimer in the</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px;"
      " margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px;\"><span style=\" font-size:10px;\"> %  "
      "     documentation and/or other materials provided with the distribution.</span></p>\n<p style=\" margin-top:0px"
      "; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px;\"><span style=\" fo"
      "nt-size:10px;\"> %</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px;"
      " -qt-block-indent:0; text-indent:0px;\"><span style=\" font-size:10px;\"> %     * Neither the name of the copyri"
      "ght holder nor the names of its contributors</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-l"
      "eft:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px;\"><span style=\" font-size:10px;\"> %       may "
      "be used to endorse or promote products derived from this software</span></p>\n<p style=\" margin-top:0px; margin"
      "-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px;\"><span style=\" font-size:"
      "10px;\"> %       without specific prior written permission.</span></p>\n<p style=\" margin-top:0px; margin-botto"
      "m:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px;\"><span style=\" font-size:10px;\""
      "> % </span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-ind"
      "ent:0; text-indent:0px;\"><span style=\" font-size:10px;\"> % </span></p>\n<p style=\" margin-top:0px; margin-bo"
      "ttom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px;\"><span style=\" font-size:10p"
      "x;\"> % </span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block"
      "-indent:0; text-indent:0px;\"><span style=\" font-size:10px;\"> % THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOL"
      "DERS AND CONTRIBUTORS &quot;AS IS&quot;</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0"
      "px; margin-right:0px; -qt-block-indent:0; text-indent:0px;\"><span style=\" font-size:10px;\"> % AND ANY EXPRESS"
      " OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></p>\n<p style=\" margin-top:0px; margin-bottom"
      ":0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px;\"><span style=\" font-size:10px;\""
      "> % IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></p>\n<p style=\" margi"
      "n-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px;\"><span st"
      "yle=\" font-size:10px;\"> % DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE</span><"
      "/p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-"
      "indent:0px;\"><span style=\" font-size:10px;\"> % FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR C"
      "ONSEQUENTIAL</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-b"
      "lock-indent:0; text-indent:0px;\"><span style=\" font-size:10px;\"> % DAMAGES (INCLUDING, BUT NOT LIMITED TO, PR"
      "OCUREMENT OF SUBSTITUTE GOODS OR</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; mar"
      "gin-right:0px; -qt-block-indent:0; text-indent:0px;\"><span style=\" font-size:10px;\"> % SERVICES; LOSS OF USE,"
      " DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; "
      "margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px;\"><span style=\" font-size:10px;\"> % CA"
      "USED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,</span></p>\n<p style=\" margin-top:0"
      "px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px;\"><span style=\" "
      "font-size:10px;\"> % OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></p>\n<"
      "p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent"
      ":0px;\"><span style=\" font-size:10px;\"> % OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE."
      "</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:"
      "0; text-indent:0px;\"><span style=\" font-size:10px;\"> % </span></p>\n<p style=\" margin-top:0px; margin-bottom"
      ":0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px;\"><span style=\" font-size:10px;\""
      ">  %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%</span></p>\n<p style=\"-qt-paragraph-type:empty; m"
      "argin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px;\"><br "
      "/></p></body></html>"
      Position		      [527, 334, 1050, 743]
      InternalMargins	      [0, 0, 0, 0]
      FixedHeight	      on
      FixedWidth	      on
      HorizontalAlignment     "left"
      VerticalAlignment	      "top"
      Interpreter	      "rich"
      ZOrder		      -1
    }
    Annotation {
      SID		      "29"
      Name		      "                                   \n                        DOWNLINK_8C4T                       \n"
      "      "
      Position		      [1373, 212, 2343, 352]
      InternalMargins	      [0, 0, 0, 0]
      FixedHeight	      on
      FixedWidth	      on
      BackgroundColor	      "lightBlue"
      DropShadow	      on
      ZOrder		      -1
      FontName		      "Sans Serif"
      FontSize		      36
    }
  }
}
