// Seed: 654373472
module module_0 (
    output wand id_0,
    input  wor  id_1,
    input  tri0 id_2,
    output tri0 id_3
);
  assign id_3 = 1;
  assign module_2.id_10 = 0;
endmodule
module module_1 (
    input  tri  id_0,
    input  wor  id_1,
    output wand id_2
    , id_7,
    output tri0 id_3,
    input  tri  id_4,
    input  wand id_5
);
  logic id_8;
  ;
  assign id_3 = id_7;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_3 = 32'd56
) (
    output tri id_0,
    input wand id_1,
    output wor id_2,
    input tri1 _id_3,
    output tri1 id_4,
    input wor id_5,
    output wand id_6,
    output supply0 id_7,
    output wor id_8,
    output tri id_9,
    input tri id_10,
    input wire id_11,
    output tri id_12,
    input supply1 id_13
    , id_15
);
  wire [id_3 : id_3] id_16;
  and primCall (id_4, id_13, id_11, id_5, id_1, id_15, id_16, id_10);
  module_0 modCall_1 (
      id_8,
      id_11,
      id_11,
      id_4
  );
endmodule
