
<html><head><title>Connect Modules for SV-RNM Connections</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668851" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Digital-centric Mixed-signal Verification methodology that enables top-level verification at digital speed." />
<meta name="DocTitle" content="Real Number Modeling Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Connect Modules for SV-RNM Connections" />
<meta name="Keywords" content="RNM Connect Modules,SV-AMS Connect Modules" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Digital Mixed-Signal,Digital Mixed-Signal," />
<meta name="prod_subfeature" content="Wreal/Real Nets, SystemVerilog Real Number Modeling," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="wreal" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668851" />
<meta name="NextFile" content="SystemVerilog_Interconnects.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Examples_of_Using_Built-In_Nettypes.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Real Number Modeling Guide -- Connect Modules for SV-RNM Connections" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="wreal2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="wrealTOC.html">Contents</a></li><li><a class="prev" href="Examples_of_Using_Built-In_Nettypes.html" title="Examples_of_Using_Built-In_Nettypes">Examples_of_Using_Built-In_Net ...</a></li><li style="float: right;"><a class="viewPrint" href="wreal.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="SystemVerilog_Interconnects.html" title="SystemVerilog_Interconnects">SystemVerilog_Interconnects</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Real Number Modeling Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Connect Modules for SV-RNM Connections</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    <ul><li>Built-In EE Package Connect Modules for SV-UDN to Electrical Connections/Connect Modules for SystemVerilog User Defined Nettype (SV-UDN) to Electrical&#160;Connections</li><li>DMS IEs for UDN-UDN,&#160;UDN-Logic, and UDN-Real Connections/SV-AMS Connect Modules for UDN-UDN,&#160;UDN-Logic, and UDN-Real Connections</li></ul><h2 id="ConnectModulesforSVRNMConnections-ConnectModulesforSystemVerilogUserDefinedNettype(SV-UDN)toElectricalConnections">Connect Modules for SystemVerilog User Defined Nettype (SV-UDN) to Electrical&#160;Connections</h2>

<p>You can connect a design that has SystemVerilog user-defined nettype&#160;(UDN) to electrical net connections by using the built-in or user-defined <em>UDN to electrical bidirectional</em> connect modules. This enables a SystemVerilog Real Numbered Model UDN and a Verilog-AMS (or SPICE/Spectre) electrical port connection on a mixed-signal net design.</p>

<p>To set up a SystemVerilog UDN-Electrical connection, you can do the following:</p>
<ul><li>Use the built-in nettype (<code>EEnet</code>) declared in the <code>EE_pkg.sv</code> package file to connect electrical&#160;ports (Verilog-AMS or SPICE/Spectre). These connections are done by inserting built-in&#160;Connect Modules (<code>EEnet_2_E.svams</code>, <code>E_2_EEnet.svams</code>, <code>EEnet_to_E_bidir.svams</code>). For more information, see Using the Built-In EE Package Connect Modules.</li><li>Create custom user-defined nettype (UDN) with resolution function and custom Connect&#160;Modules to insert between custom UDN and electrical connections. For more information,&#160;see Using Custom User-Defined Nettype and Connect Modules.</li></ul><h2 id="ConnectModulesforSVRNMConnections-SV-AMSConnectModulesforUDNUDN,UDN-Logic,andUDN-RealConnections">SV-AMS Connect Modules for UDNUDN,&#160;UDN-Logic, and UDN-Real Connections</h2>

<p>You can enable automatic insertion of SV-AMS connect modules for designs where both port&#160;connections are discrete nettypes including wire, SV wreal, and UDN such as:</p>
<ul><li>UDN (User Defined Nettype) to another UDN</li><li>SV real nets (Built-in wreal or real UDNs) to logic nets</li><li>UDN to a logic wire</li><li>UDN to real nets (built-in VAMS/SVwreal nets or real UDNs)</li></ul>
<p>The direction of the connect module is determined by the direction of the port that is declared across&#160;which it is inserted (input, output, or inout). Both the highcon and lowcon of the port must be nets, and the port must be collapsible for a connect module to be inserted.</p>

<p>At elaboration time, when the tool detects port connections, where both the upper and lower&#160;connected nets have different nettype, it inserts the custom SV-AMS connect modules with the&#160;correct parameterization.</p>

<p>To insert custom SV-AMS connect modules, you must specify the <code>-rnm_dmsie</code> option in&#160;the <code>xrun</code> command-line along with the <code>-custom_udn_cr</code> option and other required files such as&#160;the <code>amscf.scs</code> file, the SystemVerilog file (<code>.sv</code>), where the SystemVerilog block/structural netlists are&#160;defined, and the SystemVerilog-AMS (<code>.svams</code>) file that contains the connect module descriptions.</p>

<p>You can provide only UDN to UDN/Logic/Real connect modules.&#160;For DMS SV-RNM designs that do not use <code>ie</code> card and amsd block, and do not have a spectre&#160;<code>*.scs</code> file, you can specify the tool to automatically create <code>ie</code> card with the default <code>vsup=1.8</code> by using&#160;the <code>-auto_config_svams_ie</code> option with the <code>-rnm_dmsie</code> option.</p>

<p><br /></p>

                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Examples_of_Using_Built-In_Nettypes.html" id="prev" title="Examples_of_Using_Built-In_Nettypes">Examples_of_Using_Built-In_Net ...</a></em></b><b><em><a href="SystemVerilog_Interconnects.html" id="nex" title="SystemVerilog_Interconnects">SystemVerilog_Interconnects</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>