Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Mon Jan 15 10:52:13 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-328959080.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: netsoc_info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.229        0.000                      0                12299        0.067        0.000                      0                12299        0.264        0.000                       0                  3925  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk100                  {0.000 5.000}        10.000          100.000         
  netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_clocks_rx           {0.000 4.000}        8.000           125.000         
eth_rx_clk              {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx     {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx90   {2.000 6.000}        8.000           125.000         
  ethphy_pll_fb         {0.000 4.000}        8.000           125.000         
eth_tx_clk              {0.000 4.000}        8.000           125.000         
sys_clk                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     1  
  netsoc_pll_clk200           1.254        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    11  
  netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                             5.845        0.000                       0                     1  
eth_rx_clk                    0.868        0.000                      0                  399        0.096        0.000                      0                  399        2.000        0.000                       0                   160  
  ethphy_pll_clk_tx                                                                                                                                                       5.845        0.000                       0                     2  
  ethphy_pll_clk_tx90                                                                                                                                                     5.845        0.000                       0                     3  
  ethphy_pll_fb                                                                                                                                                           6.751        0.000                       0                     2  
eth_tx_clk                    0.360        0.000                      0                  227        0.121        0.000                      0                  227        3.500        0.000                       0                   102  
sys_clk                       0.229        0.000                      0                11659        0.067        0.000                      0                11659        3.750        0.000                       0                  3558  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_clk200
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.098ns
    Source Clock Delay      (SCD):    6.453ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.738     6.453    clk200_clk
    SLICE_X155Y165       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y165       FDPE (Prop_fdpe_C_Q)         0.456     6.909 r  FDPE_2/Q
                         net (fo=1, routed)           0.190     7.099    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X155Y165       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     4.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     4.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     6.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.478 r  BUFG_3/O
                         net (fo=9, routed)           1.621     8.098    clk200_clk
    SLICE_X155Y165       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.354     8.453    
                         clock uncertainty           -0.053     8.400    
    SLICE_X155Y165       FDPE (Setup_fdpe_C_D)       -0.047     8.353    FDPE_3
  -------------------------------------------------------------------
                         required time                          8.353    
                         arrival time                          -7.099    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.698%)  route 1.208ns (65.302%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.097ns = ( 11.097 - 5.000 ) 
    Source Clock Delay      (SCD):    6.452ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.737     6.452    clk200_clk
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y165       FDSE (Prop_fdse_C_Q)         0.518     6.970 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.799    netsoc_reset_counter[0]
    SLICE_X150Y165       LUT4 (Prop_lut4_I1_O)        0.124     7.923 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.302    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.620    11.097    clk200_clk
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.354    11.452    
                         clock uncertainty           -0.053    11.399    
    SLICE_X150Y165       FDSE (Setup_fdse_C_CE)      -0.169    11.230    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.230    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.698%)  route 1.208ns (65.302%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.097ns = ( 11.097 - 5.000 ) 
    Source Clock Delay      (SCD):    6.452ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.737     6.452    clk200_clk
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y165       FDSE (Prop_fdse_C_Q)         0.518     6.970 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.799    netsoc_reset_counter[0]
    SLICE_X150Y165       LUT4 (Prop_lut4_I1_O)        0.124     7.923 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.302    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.620    11.097    clk200_clk
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.354    11.452    
                         clock uncertainty           -0.053    11.399    
    SLICE_X150Y165       FDSE (Setup_fdse_C_CE)      -0.169    11.230    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.230    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.698%)  route 1.208ns (65.302%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.097ns = ( 11.097 - 5.000 ) 
    Source Clock Delay      (SCD):    6.452ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.737     6.452    clk200_clk
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y165       FDSE (Prop_fdse_C_Q)         0.518     6.970 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.799    netsoc_reset_counter[0]
    SLICE_X150Y165       LUT4 (Prop_lut4_I1_O)        0.124     7.923 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.302    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.620    11.097    clk200_clk
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.354    11.452    
                         clock uncertainty           -0.053    11.399    
    SLICE_X150Y165       FDSE (Setup_fdse_C_CE)      -0.169    11.230    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.230    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.698%)  route 1.208ns (65.302%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.097ns = ( 11.097 - 5.000 ) 
    Source Clock Delay      (SCD):    6.452ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.737     6.452    clk200_clk
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y165       FDSE (Prop_fdse_C_Q)         0.518     6.970 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.799    netsoc_reset_counter[0]
    SLICE_X150Y165       LUT4 (Prop_lut4_I1_O)        0.124     7.923 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.302    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.620    11.097    clk200_clk
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.354    11.452    
                         clock uncertainty           -0.053    11.399    
    SLICE_X150Y165       FDSE (Setup_fdse_C_CE)      -0.169    11.230    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.230    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             3.104ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.787ns  (logic 0.642ns (35.928%)  route 1.145ns (64.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.096ns = ( 11.096 - 5.000 ) 
    Source Clock Delay      (SCD):    6.452ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.737     6.452    clk200_clk
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y165       FDSE (Prop_fdse_C_Q)         0.518     6.970 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.815     7.785    netsoc_reset_counter[0]
    SLICE_X150Y165       LUT6 (Prop_lut6_I1_O)        0.124     7.909 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.330     8.239    netsoc_ic_reset_i_1_n_0
    SLICE_X150Y166       FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.619    11.096    clk200_clk
    SLICE_X150Y166       FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism              0.330    11.427    
                         clock uncertainty           -0.053    11.374    
    SLICE_X150Y166       FDRE (Setup_fdre_C_D)       -0.031    11.343    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.343    
                         arrival time                          -8.239    
  -------------------------------------------------------------------
                         slack                                  3.104    

Slack (MET) :             3.117ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.642ns (33.665%)  route 1.265ns (66.335%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.097ns = ( 11.097 - 5.000 ) 
    Source Clock Delay      (SCD):    6.452ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.737     6.452    clk200_clk
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y165       FDSE (Prop_fdse_C_Q)         0.518     6.970 f  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.265     8.235    netsoc_reset_counter[0]
    SLICE_X150Y165       LUT1 (Prop_lut1_I0_O)        0.124     8.359 r  netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.359    netsoc_reset_counter0[0]
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.620    11.097    clk200_clk
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.354    11.452    
                         clock uncertainty           -0.053    11.399    
    SLICE_X150Y165       FDSE (Setup_fdse_C_D)        0.077    11.476    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.476    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  3.117    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.642ns (33.700%)  route 1.263ns (66.300%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.097ns = ( 11.097 - 5.000 ) 
    Source Clock Delay      (SCD):    6.452ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.737     6.452    clk200_clk
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y165       FDSE (Prop_fdse_C_Q)         0.518     6.970 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.263     8.233    netsoc_reset_counter[0]
    SLICE_X150Y165       LUT3 (Prop_lut3_I1_O)        0.124     8.357 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.357    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.620    11.097    clk200_clk
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.354    11.452    
                         clock uncertainty           -0.053    11.399    
    SLICE_X150Y165       FDSE (Setup_fdse_C_D)        0.081    11.480    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.480    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.666ns (34.489%)  route 1.265ns (65.511%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.097ns = ( 11.097 - 5.000 ) 
    Source Clock Delay      (SCD):    6.452ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.737     6.452    clk200_clk
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y165       FDSE (Prop_fdse_C_Q)         0.518     6.970 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.265     8.235    netsoc_reset_counter[0]
    SLICE_X150Y165       LUT2 (Prop_lut2_I0_O)        0.148     8.383 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.383    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.620    11.097    clk200_clk
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.354    11.452    
                         clock uncertainty           -0.053    11.399    
    SLICE_X150Y165       FDSE (Setup_fdse_C_D)        0.118    11.517    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.517    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                  3.134    

Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.668ns (34.593%)  route 1.263ns (65.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.097ns = ( 11.097 - 5.000 ) 
    Source Clock Delay      (SCD):    6.452ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.737     6.452    clk200_clk
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y165       FDSE (Prop_fdse_C_Q)         0.518     6.970 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.263     8.233    netsoc_reset_counter[0]
    SLICE_X150Y165       LUT4 (Prop_lut4_I1_O)        0.150     8.383 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.383    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.620    11.097    clk200_clk
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.354    11.452    
                         clock uncertainty           -0.053    11.399    
    SLICE_X150Y165       FDSE (Setup_fdse_C_D)        0.118    11.517    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.517    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                  3.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.615     1.920    clk200_clk
    SLICE_X155Y165       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y165       FDPE (Prop_fdpe_C_Q)         0.141     2.061 r  FDPE_2/Q
                         net (fo=1, routed)           0.056     2.117    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X155Y165       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.885     2.473    clk200_clk
    SLICE_X155Y165       FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.553     1.920    
    SLICE_X155Y165       FDPE (Hold_fdpe_C_D)         0.075     1.995    FDPE_3
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.208ns (47.273%)  route 0.232ns (52.728%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.614     1.919    clk200_clk
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y165       FDSE (Prop_fdse_C_Q)         0.164     2.083 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.232     2.315    netsoc_reset_counter[2]
    SLICE_X150Y165       LUT4 (Prop_lut4_I0_O)        0.044     2.359 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.359    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.883     2.472    clk200_clk
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.553     1.919    
    SLICE_X150Y165       FDSE (Hold_fdse_C_D)         0.131     2.050    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.614     1.919    clk200_clk
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y165       FDSE (Prop_fdse_C_Q)         0.164     2.083 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.232     2.315    netsoc_reset_counter[2]
    SLICE_X150Y165       LUT3 (Prop_lut3_I2_O)        0.045     2.360 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.360    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.883     2.472    clk200_clk
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.553     1.919    
    SLICE_X150Y165       FDSE (Hold_fdse_C_D)         0.121     2.040    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.188%)  route 0.246ns (65.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.615     1.920    clk200_clk
    SLICE_X155Y165       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y165       FDPE (Prop_fdpe_C_Q)         0.128     2.048 r  FDPE_3/Q
                         net (fo=5, routed)           0.246     2.294    clk200_rst
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.883     2.472    clk200_clk
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.517     1.955    
    SLICE_X150Y165       FDSE (Hold_fdse_C_S)        -0.045     1.910    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.188%)  route 0.246ns (65.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.615     1.920    clk200_clk
    SLICE_X155Y165       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y165       FDPE (Prop_fdpe_C_Q)         0.128     2.048 r  FDPE_3/Q
                         net (fo=5, routed)           0.246     2.294    clk200_rst
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.883     2.472    clk200_clk
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.517     1.955    
    SLICE_X150Y165       FDSE (Hold_fdse_C_S)        -0.045     1.910    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.188%)  route 0.246ns (65.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.615     1.920    clk200_clk
    SLICE_X155Y165       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y165       FDPE (Prop_fdpe_C_Q)         0.128     2.048 r  FDPE_3/Q
                         net (fo=5, routed)           0.246     2.294    clk200_rst
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.883     2.472    clk200_clk
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.517     1.955    
    SLICE_X150Y165       FDSE (Hold_fdse_C_S)        -0.045     1.910    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.188%)  route 0.246ns (65.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.615     1.920    clk200_clk
    SLICE_X155Y165       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y165       FDPE (Prop_fdpe_C_Q)         0.128     2.048 r  FDPE_3/Q
                         net (fo=5, routed)           0.246     2.294    clk200_rst
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.883     2.472    clk200_clk
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.517     1.955    
    SLICE_X150Y165       FDSE (Hold_fdse_C_S)        -0.045     1.910    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.247ns (51.558%)  route 0.232ns (48.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.614     1.919    clk200_clk
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y165       FDSE (Prop_fdse_C_Q)         0.148     2.067 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.189    netsoc_reset_counter[3]
    SLICE_X150Y165       LUT6 (Prop_lut6_I3_O)        0.099     2.288 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.110     2.398    netsoc_ic_reset_i_1_n_0
    SLICE_X150Y166       FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.882     2.471    clk200_clk
    SLICE_X150Y166       FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism             -0.539     1.932    
    SLICE_X150Y166       FDRE (Hold_fdre_C_D)         0.059     1.991    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.247ns (51.849%)  route 0.229ns (48.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.614     1.919    clk200_clk
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y165       FDSE (Prop_fdse_C_Q)         0.148     2.067 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.113     2.180    netsoc_reset_counter[3]
    SLICE_X150Y165       LUT4 (Prop_lut4_I3_O)        0.099     2.279 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.395    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.883     2.472    clk200_clk
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.553     1.919    
    SLICE_X150Y165       FDSE (Hold_fdse_C_CE)       -0.016     1.903    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.247ns (51.849%)  route 0.229ns (48.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.614     1.919    clk200_clk
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y165       FDSE (Prop_fdse_C_Q)         0.148     2.067 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.113     2.180    netsoc_reset_counter[3]
    SLICE_X150Y165       LUT4 (Prop_lut4_I3_O)        0.099     2.279 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.395    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.883     2.472    clk200_clk
    SLICE_X150Y165       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.553     1.919    
    SLICE_X150Y165       FDSE (Hold_fdse_C_CE)       -0.016     1.903    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.492    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y4    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X155Y165   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X155Y165   FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X150Y166   netsoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X150Y165   netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X150Y165   netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X150Y165   netsoc_reset_counter_reg[2]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X155Y165   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X155Y165   FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X150Y166   netsoc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X150Y165   netsoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X150Y165   netsoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X150Y165   netsoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X150Y165   netsoc_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X155Y165   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X155Y165   FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X150Y166   netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X155Y165   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X155Y165   FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X150Y166   netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X150Y165   netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X150Y165   netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X150Y165   netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X150Y165   netsoc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X150Y166   netsoc_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X150Y165   netsoc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X150Y165   netsoc_reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_fb
  To Clock:  netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys
  To Clock:  netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x
  To Clock:  netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x_dqs
  To Clock:  netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y5   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[18]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 1.462ns (20.772%)  route 5.576ns (79.228%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.895ns = ( 9.895 - 8.000 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.756     1.756    eth_rx_clk
    SLICE_X41Y105        FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDRE (Prop_fdre_C_Q)         0.419     2.175 r  xilinxmultiregimpl5_regs1_reg[0]/Q
                         net (fo=1, routed)           0.859     3.034    xilinxmultiregimpl5_regs1[0]
    SLICE_X41Y105        LUT6 (Prop_lut6_I1_O)        0.299     3.333 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.433     3.766    storage_12_reg_i_11_n_0
    SLICE_X41Y105        LUT5 (Prop_lut5_I2_O)        0.124     3.890 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.404     4.294    ethmac_rx_cdc_asyncfifo_writable0
    SLICE_X41Y104        LUT5 (Prop_lut5_I4_O)        0.124     4.418 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.111     5.530    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X16Y97         LUT6 (Prop_lut6_I1_O)        0.124     5.654 r  ethmac_crc32_checker_syncfifo_level[2]_i_2/O
                         net (fo=13, routed)          0.523     6.177    p_255_in
    SLICE_X11Y96         LUT5 (Prop_lut5_I1_O)        0.124     6.301 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=4, routed)           1.090     7.391    ethmac_crc32_checker_sink_sink_ready
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.124     7.515 r  clockdomainsrenamer5_state[1]_i_2/O
                         net (fo=4, routed)           0.421     7.936    ethmac_crc32_checker_crc_ce0
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.124     8.060 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.735     8.795    ethmac_crc32_checker_crc_ce
    SLICE_X4Y92          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.895     9.895    eth_rx_clk
    SLICE_X4Y92          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[18]/C
                         clock pessimism              0.008     9.903    
                         clock uncertainty           -0.035     9.868    
    SLICE_X4Y92          FDSE (Setup_fdse_C_CE)      -0.205     9.663    ethmac_crc32_checker_crc_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          9.663    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[26]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 1.462ns (20.772%)  route 5.576ns (79.228%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.895ns = ( 9.895 - 8.000 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.756     1.756    eth_rx_clk
    SLICE_X41Y105        FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDRE (Prop_fdre_C_Q)         0.419     2.175 r  xilinxmultiregimpl5_regs1_reg[0]/Q
                         net (fo=1, routed)           0.859     3.034    xilinxmultiregimpl5_regs1[0]
    SLICE_X41Y105        LUT6 (Prop_lut6_I1_O)        0.299     3.333 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.433     3.766    storage_12_reg_i_11_n_0
    SLICE_X41Y105        LUT5 (Prop_lut5_I2_O)        0.124     3.890 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.404     4.294    ethmac_rx_cdc_asyncfifo_writable0
    SLICE_X41Y104        LUT5 (Prop_lut5_I4_O)        0.124     4.418 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.111     5.530    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X16Y97         LUT6 (Prop_lut6_I1_O)        0.124     5.654 r  ethmac_crc32_checker_syncfifo_level[2]_i_2/O
                         net (fo=13, routed)          0.523     6.177    p_255_in
    SLICE_X11Y96         LUT5 (Prop_lut5_I1_O)        0.124     6.301 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=4, routed)           1.090     7.391    ethmac_crc32_checker_sink_sink_ready
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.124     7.515 r  clockdomainsrenamer5_state[1]_i_2/O
                         net (fo=4, routed)           0.421     7.936    ethmac_crc32_checker_crc_ce0
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.124     8.060 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.735     8.795    ethmac_crc32_checker_crc_ce
    SLICE_X4Y92          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.895     9.895    eth_rx_clk
    SLICE_X4Y92          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[26]/C
                         clock pessimism              0.008     9.903    
                         clock uncertainty           -0.035     9.868    
    SLICE_X4Y92          FDSE (Setup_fdse_C_CE)      -0.205     9.663    ethmac_crc32_checker_crc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          9.663    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 1.462ns (20.772%)  route 5.576ns (79.228%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.895ns = ( 9.895 - 8.000 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.756     1.756    eth_rx_clk
    SLICE_X41Y105        FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDRE (Prop_fdre_C_Q)         0.419     2.175 r  xilinxmultiregimpl5_regs1_reg[0]/Q
                         net (fo=1, routed)           0.859     3.034    xilinxmultiregimpl5_regs1[0]
    SLICE_X41Y105        LUT6 (Prop_lut6_I1_O)        0.299     3.333 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.433     3.766    storage_12_reg_i_11_n_0
    SLICE_X41Y105        LUT5 (Prop_lut5_I2_O)        0.124     3.890 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.404     4.294    ethmac_rx_cdc_asyncfifo_writable0
    SLICE_X41Y104        LUT5 (Prop_lut5_I4_O)        0.124     4.418 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.111     5.530    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X16Y97         LUT6 (Prop_lut6_I1_O)        0.124     5.654 r  ethmac_crc32_checker_syncfifo_level[2]_i_2/O
                         net (fo=13, routed)          0.523     6.177    p_255_in
    SLICE_X11Y96         LUT5 (Prop_lut5_I1_O)        0.124     6.301 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=4, routed)           1.090     7.391    ethmac_crc32_checker_sink_sink_ready
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.124     7.515 r  clockdomainsrenamer5_state[1]_i_2/O
                         net (fo=4, routed)           0.421     7.936    ethmac_crc32_checker_crc_ce0
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.124     8.060 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.735     8.795    ethmac_crc32_checker_crc_ce
    SLICE_X4Y92          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.895     9.895    eth_rx_clk
    SLICE_X4Y92          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[5]/C
                         clock pessimism              0.008     9.903    
                         clock uncertainty           -0.035     9.868    
    SLICE_X4Y92          FDSE (Setup_fdse_C_CE)      -0.205     9.663    ethmac_crc32_checker_crc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.663    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.870ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[24]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.072ns  (logic 1.462ns (20.673%)  route 5.610ns (79.327%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.895ns = ( 9.895 - 8.000 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.756     1.756    eth_rx_clk
    SLICE_X41Y105        FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDRE (Prop_fdre_C_Q)         0.419     2.175 r  xilinxmultiregimpl5_regs1_reg[0]/Q
                         net (fo=1, routed)           0.859     3.034    xilinxmultiregimpl5_regs1[0]
    SLICE_X41Y105        LUT6 (Prop_lut6_I1_O)        0.299     3.333 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.433     3.766    storage_12_reg_i_11_n_0
    SLICE_X41Y105        LUT5 (Prop_lut5_I2_O)        0.124     3.890 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.404     4.294    ethmac_rx_cdc_asyncfifo_writable0
    SLICE_X41Y104        LUT5 (Prop_lut5_I4_O)        0.124     4.418 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.111     5.530    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X16Y97         LUT6 (Prop_lut6_I1_O)        0.124     5.654 r  ethmac_crc32_checker_syncfifo_level[2]_i_2/O
                         net (fo=13, routed)          0.523     6.177    p_255_in
    SLICE_X11Y96         LUT5 (Prop_lut5_I1_O)        0.124     6.301 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=4, routed)           1.090     7.391    ethmac_crc32_checker_sink_sink_ready
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.124     7.515 r  clockdomainsrenamer5_state[1]_i_2/O
                         net (fo=4, routed)           0.421     7.936    ethmac_crc32_checker_crc_ce0
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.124     8.060 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.769     8.828    ethmac_crc32_checker_crc_ce
    SLICE_X6Y91          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.895     9.895    eth_rx_clk
    SLICE_X6Y91          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[24]/C
                         clock pessimism              0.008     9.903    
                         clock uncertainty           -0.035     9.868    
    SLICE_X6Y91          FDSE (Setup_fdse_C_CE)      -0.169     9.699    ethmac_crc32_checker_crc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                          9.699    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[21]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.071ns  (logic 1.462ns (20.677%)  route 5.609ns (79.323%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 9.897 - 8.000 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.756     1.756    eth_rx_clk
    SLICE_X41Y105        FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDRE (Prop_fdre_C_Q)         0.419     2.175 r  xilinxmultiregimpl5_regs1_reg[0]/Q
                         net (fo=1, routed)           0.859     3.034    xilinxmultiregimpl5_regs1[0]
    SLICE_X41Y105        LUT6 (Prop_lut6_I1_O)        0.299     3.333 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.433     3.766    storage_12_reg_i_11_n_0
    SLICE_X41Y105        LUT5 (Prop_lut5_I2_O)        0.124     3.890 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.404     4.294    ethmac_rx_cdc_asyncfifo_writable0
    SLICE_X41Y104        LUT5 (Prop_lut5_I4_O)        0.124     4.418 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.111     5.530    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X16Y97         LUT6 (Prop_lut6_I1_O)        0.124     5.654 r  ethmac_crc32_checker_syncfifo_level[2]_i_2/O
                         net (fo=13, routed)          0.523     6.177    p_255_in
    SLICE_X11Y96         LUT5 (Prop_lut5_I1_O)        0.124     6.301 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=4, routed)           1.090     7.391    ethmac_crc32_checker_sink_sink_ready
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.124     7.515 r  clockdomainsrenamer5_state[1]_i_2/O
                         net (fo=4, routed)           0.421     7.936    ethmac_crc32_checker_crc_ce0
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.124     8.060 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.767     8.827    ethmac_crc32_checker_crc_ce
    SLICE_X2Y91          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.897     9.897    eth_rx_clk
    SLICE_X2Y91          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[21]/C
                         clock pessimism              0.008     9.905    
                         clock uncertainty           -0.035     9.870    
    SLICE_X2Y91          FDSE (Setup_fdse_C_CE)      -0.169     9.701    ethmac_crc32_checker_crc_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          9.701    
                         arrival time                          -8.827    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[29]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.071ns  (logic 1.462ns (20.677%)  route 5.609ns (79.323%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 9.897 - 8.000 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.756     1.756    eth_rx_clk
    SLICE_X41Y105        FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDRE (Prop_fdre_C_Q)         0.419     2.175 r  xilinxmultiregimpl5_regs1_reg[0]/Q
                         net (fo=1, routed)           0.859     3.034    xilinxmultiregimpl5_regs1[0]
    SLICE_X41Y105        LUT6 (Prop_lut6_I1_O)        0.299     3.333 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.433     3.766    storage_12_reg_i_11_n_0
    SLICE_X41Y105        LUT5 (Prop_lut5_I2_O)        0.124     3.890 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.404     4.294    ethmac_rx_cdc_asyncfifo_writable0
    SLICE_X41Y104        LUT5 (Prop_lut5_I4_O)        0.124     4.418 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.111     5.530    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X16Y97         LUT6 (Prop_lut6_I1_O)        0.124     5.654 r  ethmac_crc32_checker_syncfifo_level[2]_i_2/O
                         net (fo=13, routed)          0.523     6.177    p_255_in
    SLICE_X11Y96         LUT5 (Prop_lut5_I1_O)        0.124     6.301 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=4, routed)           1.090     7.391    ethmac_crc32_checker_sink_sink_ready
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.124     7.515 r  clockdomainsrenamer5_state[1]_i_2/O
                         net (fo=4, routed)           0.421     7.936    ethmac_crc32_checker_crc_ce0
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.124     8.060 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.767     8.827    ethmac_crc32_checker_crc_ce
    SLICE_X2Y91          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.897     9.897    eth_rx_clk
    SLICE_X2Y91          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[29]/C
                         clock pessimism              0.008     9.905    
                         clock uncertainty           -0.035     9.870    
    SLICE_X2Y91          FDSE (Setup_fdse_C_CE)      -0.169     9.701    ethmac_crc32_checker_crc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          9.701    
                         arrival time                          -8.827    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 1.462ns (20.773%)  route 5.576ns (79.227%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 9.897 - 8.000 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.756     1.756    eth_rx_clk
    SLICE_X41Y105        FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDRE (Prop_fdre_C_Q)         0.419     2.175 r  xilinxmultiregimpl5_regs1_reg[0]/Q
                         net (fo=1, routed)           0.859     3.034    xilinxmultiregimpl5_regs1[0]
    SLICE_X41Y105        LUT6 (Prop_lut6_I1_O)        0.299     3.333 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.433     3.766    storage_12_reg_i_11_n_0
    SLICE_X41Y105        LUT5 (Prop_lut5_I2_O)        0.124     3.890 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.404     4.294    ethmac_rx_cdc_asyncfifo_writable0
    SLICE_X41Y104        LUT5 (Prop_lut5_I4_O)        0.124     4.418 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.111     5.530    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X16Y97         LUT6 (Prop_lut6_I1_O)        0.124     5.654 r  ethmac_crc32_checker_syncfifo_level[2]_i_2/O
                         net (fo=13, routed)          0.523     6.177    p_255_in
    SLICE_X11Y96         LUT5 (Prop_lut5_I1_O)        0.124     6.301 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=4, routed)           1.090     7.391    ethmac_crc32_checker_sink_sink_ready
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.124     7.515 r  clockdomainsrenamer5_state[1]_i_2/O
                         net (fo=4, routed)           0.421     7.936    ethmac_crc32_checker_crc_ce0
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.124     8.060 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.735     8.794    ethmac_crc32_checker_crc_ce
    SLICE_X2Y92          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.897     9.897    eth_rx_clk
    SLICE_X2Y92          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[2]/C
                         clock pessimism              0.008     9.905    
                         clock uncertainty           -0.035     9.870    
    SLICE_X2Y92          FDSE (Setup_fdse_C_CE)      -0.169     9.701    ethmac_crc32_checker_crc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.701    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 1.462ns (20.897%)  route 5.534ns (79.103%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.895ns = ( 9.895 - 8.000 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.756     1.756    eth_rx_clk
    SLICE_X41Y105        FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDRE (Prop_fdre_C_Q)         0.419     2.175 r  xilinxmultiregimpl5_regs1_reg[0]/Q
                         net (fo=1, routed)           0.859     3.034    xilinxmultiregimpl5_regs1[0]
    SLICE_X41Y105        LUT6 (Prop_lut6_I1_O)        0.299     3.333 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.433     3.766    storage_12_reg_i_11_n_0
    SLICE_X41Y105        LUT5 (Prop_lut5_I2_O)        0.124     3.890 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.404     4.294    ethmac_rx_cdc_asyncfifo_writable0
    SLICE_X41Y104        LUT5 (Prop_lut5_I4_O)        0.124     4.418 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.111     5.530    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X16Y97         LUT6 (Prop_lut6_I1_O)        0.124     5.654 r  ethmac_crc32_checker_syncfifo_level[2]_i_2/O
                         net (fo=13, routed)          0.523     6.177    p_255_in
    SLICE_X11Y96         LUT5 (Prop_lut5_I1_O)        0.124     6.301 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=4, routed)           1.090     7.391    ethmac_crc32_checker_sink_sink_ready
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.124     7.515 r  clockdomainsrenamer5_state[1]_i_2/O
                         net (fo=4, routed)           0.421     7.936    ethmac_crc32_checker_crc_ce0
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.124     8.060 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.693     8.753    ethmac_crc32_checker_crc_ce
    SLICE_X4Y91          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.895     9.895    eth_rx_clk
    SLICE_X4Y91          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[10]/C
                         clock pessimism              0.008     9.903    
                         clock uncertainty           -0.035     9.868    
    SLICE_X4Y91          FDSE (Setup_fdse_C_CE)      -0.205     9.663    ethmac_crc32_checker_crc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.663    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[13]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 1.462ns (20.897%)  route 5.534ns (79.103%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.895ns = ( 9.895 - 8.000 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.756     1.756    eth_rx_clk
    SLICE_X41Y105        FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDRE (Prop_fdre_C_Q)         0.419     2.175 r  xilinxmultiregimpl5_regs1_reg[0]/Q
                         net (fo=1, routed)           0.859     3.034    xilinxmultiregimpl5_regs1[0]
    SLICE_X41Y105        LUT6 (Prop_lut6_I1_O)        0.299     3.333 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.433     3.766    storage_12_reg_i_11_n_0
    SLICE_X41Y105        LUT5 (Prop_lut5_I2_O)        0.124     3.890 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.404     4.294    ethmac_rx_cdc_asyncfifo_writable0
    SLICE_X41Y104        LUT5 (Prop_lut5_I4_O)        0.124     4.418 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.111     5.530    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X16Y97         LUT6 (Prop_lut6_I1_O)        0.124     5.654 r  ethmac_crc32_checker_syncfifo_level[2]_i_2/O
                         net (fo=13, routed)          0.523     6.177    p_255_in
    SLICE_X11Y96         LUT5 (Prop_lut5_I1_O)        0.124     6.301 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=4, routed)           1.090     7.391    ethmac_crc32_checker_sink_sink_ready
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.124     7.515 r  clockdomainsrenamer5_state[1]_i_2/O
                         net (fo=4, routed)           0.421     7.936    ethmac_crc32_checker_crc_ce0
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.124     8.060 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.693     8.753    ethmac_crc32_checker_crc_ce
    SLICE_X4Y91          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.895     9.895    eth_rx_clk
    SLICE_X4Y91          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[13]/C
                         clock pessimism              0.008     9.903    
                         clock uncertainty           -0.035     9.868    
    SLICE_X4Y91          FDSE (Setup_fdse_C_CE)      -0.205     9.663    ethmac_crc32_checker_crc_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          9.663    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[16]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 1.462ns (20.897%)  route 5.534ns (79.103%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.895ns = ( 9.895 - 8.000 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.756     1.756    eth_rx_clk
    SLICE_X41Y105        FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDRE (Prop_fdre_C_Q)         0.419     2.175 r  xilinxmultiregimpl5_regs1_reg[0]/Q
                         net (fo=1, routed)           0.859     3.034    xilinxmultiregimpl5_regs1[0]
    SLICE_X41Y105        LUT6 (Prop_lut6_I1_O)        0.299     3.333 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.433     3.766    storage_12_reg_i_11_n_0
    SLICE_X41Y105        LUT5 (Prop_lut5_I2_O)        0.124     3.890 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.404     4.294    ethmac_rx_cdc_asyncfifo_writable0
    SLICE_X41Y104        LUT5 (Prop_lut5_I4_O)        0.124     4.418 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.111     5.530    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X16Y97         LUT6 (Prop_lut6_I1_O)        0.124     5.654 r  ethmac_crc32_checker_syncfifo_level[2]_i_2/O
                         net (fo=13, routed)          0.523     6.177    p_255_in
    SLICE_X11Y96         LUT5 (Prop_lut5_I1_O)        0.124     6.301 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=4, routed)           1.090     7.391    ethmac_crc32_checker_sink_sink_ready
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.124     7.515 r  clockdomainsrenamer5_state[1]_i_2/O
                         net (fo=4, routed)           0.421     7.936    ethmac_crc32_checker_crc_ce0
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.124     8.060 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.693     8.753    ethmac_crc32_checker_crc_ce
    SLICE_X4Y91          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.895     9.895    eth_rx_clk
    SLICE_X4Y91          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[16]/C
                         clock pessimism              0.008     9.903    
                         clock uncertainty           -0.035     9.868    
    SLICE_X4Y91          FDSE (Setup_fdse_C_CE)      -0.205     9.663    ethmac_crc32_checker_crc_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          9.663    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  0.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.115%)  route 0.278ns (62.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.617     0.617    eth_rx_clk
    SLICE_X36Y100        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.164     0.781 r  ethmac_rx_converter_converter_source_payload_data_reg[31]/Q
                         net (fo=1, routed)           0.278     1.058    ethmac_rx_converter_converter_source_payload_data[31]
    RAMB36_X2Y20         RAMB36E1                                     r  storage_12_reg/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.900     0.900    eth_rx_clk
    RAMB36_X2Y20         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.666    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[25])
                                                      0.296     0.962    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.813%)  route 0.302ns (68.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.617     0.617    eth_rx_clk
    SLICE_X37Y101        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     0.758 r  ethmac_rx_converter_converter_source_payload_data_reg[21]/Q
                         net (fo=1, routed)           0.302     1.060    ethmac_rx_converter_converter_source_payload_data[21]
    RAMB36_X2Y20         RAMB36E1                                     r  storage_12_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.900     0.900    eth_rx_clk
    RAMB36_X2Y20         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.666    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[17])
                                                      0.296     0.962    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.074%)  route 0.267ns (61.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.693     0.693    eth_rx_clk
    SLICE_X12Y96         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.164     0.857 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     1.124    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X14Y97         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.970     0.970    storage_10_reg_0_7_0_5/WCLK
    SLICE_X14Y97         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.259     0.710    
    SLICE_X14Y97         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.019    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.074%)  route 0.267ns (61.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.693     0.693    eth_rx_clk
    SLICE_X12Y96         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.164     0.857 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     1.124    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X14Y97         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.970     0.970    storage_10_reg_0_7_0_5/WCLK
    SLICE_X14Y97         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.259     0.710    
    SLICE_X14Y97         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.019    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.074%)  route 0.267ns (61.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.693     0.693    eth_rx_clk
    SLICE_X12Y96         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.164     0.857 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     1.124    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X14Y97         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.970     0.970    storage_10_reg_0_7_0_5/WCLK
    SLICE_X14Y97         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.259     0.710    
    SLICE_X14Y97         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.019    storage_10_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.074%)  route 0.267ns (61.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.693     0.693    eth_rx_clk
    SLICE_X12Y96         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.164     0.857 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     1.124    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X14Y97         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.970     0.970    storage_10_reg_0_7_0_5/WCLK
    SLICE_X14Y97         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.259     0.710    
    SLICE_X14Y97         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.019    storage_10_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.074%)  route 0.267ns (61.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.693     0.693    eth_rx_clk
    SLICE_X12Y96         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.164     0.857 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     1.124    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X14Y97         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.970     0.970    storage_10_reg_0_7_0_5/WCLK
    SLICE_X14Y97         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.259     0.710    
    SLICE_X14Y97         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.019    storage_10_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.074%)  route 0.267ns (61.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.693     0.693    eth_rx_clk
    SLICE_X12Y96         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.164     0.857 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     1.124    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X14Y97         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.970     0.970    storage_10_reg_0_7_0_5/WCLK
    SLICE_X14Y97         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.259     0.710    
    SLICE_X14Y97         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.019    storage_10_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.074%)  route 0.267ns (61.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.693     0.693    eth_rx_clk
    SLICE_X12Y96         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.164     0.857 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     1.124    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X14Y97         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.970     0.970    storage_10_reg_0_7_0_5/WCLK
    SLICE_X14Y97         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.259     0.710    
    SLICE_X14Y97         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.019    storage_10_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.074%)  route 0.267ns (61.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.693     0.693    eth_rx_clk
    SLICE_X12Y96         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.164     0.857 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     1.124    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X14Y97         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.970     0.970    storage_10_reg_0_7_0_5/WCLK
    SLICE_X14Y97         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.259     0.710    
    SLICE_X14Y97         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.019    storage_10_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y20    storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y79    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y96    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y92    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y91    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y86    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X42Y99    FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X42Y99    FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X8Y90     clockdomainsrenamer1_state_reg/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X14Y97    storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X14Y97    storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X14Y97    storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X14Y97    storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X14Y97    storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X14Y97    storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X14Y97    storage_10_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X14Y97    storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X14Y97    storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X14Y97    storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X14Y97    storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X14Y97    storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X14Y97    storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X14Y97    storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X14Y97    storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X14Y97    storage_10_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx
  To Clock:  ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx90
  To Clock:  ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y6   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y89    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_fb
  To Clock:  ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 3.022ns (45.030%)  route 3.689ns (54.970%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.978     1.978    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     4.432 r  storage_11_reg/DOADO[18]
                         net (fo=1, routed)           1.244     5.676    ethmac_tx_converter_converter_sink_payload_data_reg[22]
    SLICE_X24Y81         LUT6 (Prop_lut6_I1_O)        0.124     5.800 r  ODDR_4_i_7/O
                         net (fo=2, routed)           0.855     6.655    ODDR_4_i_7_n_0
    SLICE_X14Y82         LUT4 (Prop_lut4_I3_O)        0.116     6.771 r  ODDR_4_i_4/O
                         net (fo=1, routed)           0.452     7.224    ODDR_4_i_4_n_0
    SLICE_X14Y82         LUT6 (Prop_lut6_I3_O)        0.328     7.552 r  ODDR_4_i_1/O
                         net (fo=1, routed)           1.137     8.689    ethmac_tx_gap_inserter_source_payload_data[2]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D1)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.449ns  (logic 2.826ns (43.818%)  route 3.623ns (56.182%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.978     1.978    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.454     4.432 r  storage_11_reg/DOADO[22]
                         net (fo=1, routed)           1.258     5.689    ethmac_tx_converter_converter_sink_payload_data_reg[26]
    SLICE_X24Y82         LUT6 (Prop_lut6_I1_O)        0.124     5.813 r  ODDR_4_i_8/O
                         net (fo=1, routed)           0.771     6.584    ODDR_4_i_8_n_0
    SLICE_X18Y82         LUT4 (Prop_lut4_I3_O)        0.124     6.708 r  ODDR_4_i_6/O
                         net (fo=4, routed)           0.477     7.186    ODDR_4_i_6_n_0
    SLICE_X14Y82         LUT6 (Prop_lut6_I3_O)        0.124     7.310 r  ODDR_4_i_2/O
                         net (fo=1, routed)           1.117     8.427    ethmac_tx_gap_inserter_source_payload_data[6]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D2)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.427    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_5/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.379ns  (logic 2.826ns (44.305%)  route 3.553ns (55.695%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.978     1.978    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.454     4.432 r  storage_11_reg/DOADO[31]
                         net (fo=1, routed)           1.084     5.516    ethmac_tx_converter_converter_sink_payload_data_reg[37]
    SLICE_X24Y83         LUT6 (Prop_lut6_I2_O)        0.124     5.640 r  ODDR_5_i_7/O
                         net (fo=2, routed)           0.924     6.564    ODDR_5_i_7_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I1_O)        0.124     6.688 r  ODDR_5_i_5/O
                         net (fo=1, routed)           0.609     7.297    ODDR_5_i_5_n_0
    SLICE_X10Y81         LUT6 (Prop_lut6_I4_O)        0.124     7.421 r  ODDR_5_i_2/O
                         net (fo=1, routed)           0.936     8.356    ethmac_tx_gap_inserter_source_payload_data[7]
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y78         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_5
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.356ns  (logic 3.022ns (47.548%)  route 3.334ns (52.452%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.978     1.978    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     4.432 r  storage_11_reg/DOADO[16]
                         net (fo=1, routed)           1.028     5.459    ethmac_tx_converter_converter_sink_payload_data_reg[20]
    SLICE_X24Y81         LUT6 (Prop_lut6_I1_O)        0.124     5.583 r  ODDR_2_i_8/O
                         net (fo=2, routed)           0.859     6.442    ODDR_2_i_8_n_0
    SLICE_X13Y83         LUT4 (Prop_lut4_I3_O)        0.118     6.560 r  ODDR_2_i_4/O
                         net (fo=1, routed)           0.433     6.993    ODDR_2_i_4_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I3_O)        0.326     7.319 r  ODDR_2_i_1/O
                         net (fo=1, routed)           1.014     8.334    ethmac_tx_gap_inserter_source_payload_data[0]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D1)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.325ns  (logic 3.022ns (47.778%)  route 3.303ns (52.222%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.978     1.978    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.454     4.432 r  storage_11_reg/DOADO[20]
                         net (fo=1, routed)           1.127     5.559    ethmac_tx_converter_converter_sink_payload_data_reg[24]
    SLICE_X24Y81         LUT6 (Prop_lut6_I1_O)        0.124     5.683 r  ODDR_2_i_9/O
                         net (fo=2, routed)           0.844     6.526    ODDR_2_i_9_n_0
    SLICE_X16Y82         LUT4 (Prop_lut4_I3_O)        0.116     6.642 r  ODDR_2_i_7/O
                         net (fo=1, routed)           0.314     6.956    ODDR_2_i_7_n_0
    SLICE_X14Y82         LUT6 (Prop_lut6_I3_O)        0.328     7.284 r  ODDR_2_i_2/O
                         net (fo=1, routed)           1.019     8.303    ethmac_tx_gap_inserter_source_payload_data[4]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl2_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 1.811ns (28.162%)  route 4.620ns (71.838%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 9.850 - 8.000 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.934     1.934    eth_tx_clk
    SLICE_X25Y87         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y87         FDRE (Prop_fdre_C_Q)         0.419     2.353 r  xilinxmultiregimpl2_regs1_reg[2]/Q
                         net (fo=1, routed)           0.712     3.065    xilinxmultiregimpl2_regs1[2]
    SLICE_X27Y86         LUT4 (Prop_lut4_I1_O)        0.296     3.361 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.426     3.788    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X24Y86         LUT6 (Prop_lut6_I0_O)        0.124     3.912 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.444     4.356    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X25Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.480 f  clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.481     4.960    ethmac_padding_inserter_source_valid
    SLICE_X24Y82         LUT3 (Prop_lut3_I0_O)        0.124     5.084 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.456     5.540    ethmac_crc32_inserter_source_valid
    SLICE_X24Y82         LUT4 (Prop_lut4_I1_O)        0.150     5.690 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.334     6.024    ethmac_preamble_inserter_sink_ready
    SLICE_X27Y83         LUT6 (Prop_lut6_I5_O)        0.326     6.350 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.416     6.766    ethmac_tx_converter_converter_mux0
    SLICE_X25Y83         LUT3 (Prop_lut3_I2_O)        0.124     6.890 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.508     7.398    ethmac_tx_converter_converter_mux__0
    SLICE_X24Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.522 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.843     8.365    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.850     9.850    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.939    
                         clock uncertainty           -0.069     9.870    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     9.304    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.304    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl2_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 1.811ns (28.215%)  route 4.608ns (71.785%))
  Logic Levels:           8  (LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 9.850 - 8.000 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.934     1.934    eth_tx_clk
    SLICE_X25Y87         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y87         FDRE (Prop_fdre_C_Q)         0.419     2.353 r  xilinxmultiregimpl2_regs1_reg[2]/Q
                         net (fo=1, routed)           0.712     3.065    xilinxmultiregimpl2_regs1[2]
    SLICE_X27Y86         LUT4 (Prop_lut4_I1_O)        0.296     3.361 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.426     3.788    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X24Y86         LUT6 (Prop_lut6_I0_O)        0.124     3.912 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.444     4.356    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X25Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.480 f  clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.481     4.960    ethmac_padding_inserter_source_valid
    SLICE_X24Y82         LUT3 (Prop_lut3_I0_O)        0.124     5.084 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.456     5.540    ethmac_crc32_inserter_source_valid
    SLICE_X24Y82         LUT4 (Prop_lut4_I1_O)        0.150     5.690 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.334     6.024    ethmac_preamble_inserter_sink_ready
    SLICE_X27Y83         LUT6 (Prop_lut6_I5_O)        0.326     6.350 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.416     6.766    ethmac_tx_converter_converter_mux0
    SLICE_X25Y83         LUT3 (Prop_lut3_I2_O)        0.124     6.890 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.504     7.395    ethmac_tx_converter_converter_mux__0
    SLICE_X24Y80         LUT3 (Prop_lut3_I1_O)        0.124     7.519 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.834     8.353    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.850     9.850    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.939    
                         clock uncertainty           -0.069     9.870    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     9.304    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.304    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.893ns  (logic 3.202ns (46.456%)  route 3.691ns (53.544%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.813ns = ( 9.813 - 8.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.978     1.978    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     4.432 r  storage_11_reg/DOADO[13]
                         net (fo=1, routed)           1.258     5.690    ethmac_tx_converter_converter_sink_payload_data_reg[15]
    SLICE_X24Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.814 r  ODDR_3_i_8/O
                         net (fo=2, routed)           0.887     6.700    ODDR_3_i_8_n_0
    SLICE_X16Y84         LUT5 (Prop_lut5_I0_O)        0.124     6.824 r  ethmac_crc32_inserter_reg[28]_i_2/O
                         net (fo=12, routed)          0.862     7.687    ethmac_crc32_inserter_reg[28]_i_2_n_0
    SLICE_X14Y85         LUT4 (Prop_lut4_I0_O)        0.152     7.839 r  ethmac_crc32_inserter_reg[12]_i_2/O
                         net (fo=1, routed)           0.684     8.522    ethmac_crc32_inserter_reg[12]_i_2_n_0
    SLICE_X14Y85         LUT4 (Prop_lut4_I1_O)        0.348     8.870 r  ethmac_crc32_inserter_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     8.870    ethmac_crc32_inserter_next_reg[12]
    SLICE_X14Y85         FDSE                                         r  ethmac_crc32_inserter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.813     9.813    eth_tx_clk
    SLICE_X14Y85         FDSE                                         r  ethmac_crc32_inserter_reg_reg[12]/C
                         clock pessimism              0.088     9.901    
                         clock uncertainty           -0.069     9.832    
    SLICE_X14Y85         FDSE (Setup_fdse_C_D)        0.077     9.909    ethmac_crc32_inserter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          9.909    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl2_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.311ns  (logic 1.811ns (28.696%)  route 4.500ns (71.304%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=2 LUT6=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 9.850 - 8.000 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.934     1.934    eth_tx_clk
    SLICE_X25Y87         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y87         FDRE (Prop_fdre_C_Q)         0.419     2.353 r  xilinxmultiregimpl2_regs1_reg[2]/Q
                         net (fo=1, routed)           0.712     3.065    xilinxmultiregimpl2_regs1[2]
    SLICE_X27Y86         LUT4 (Prop_lut4_I1_O)        0.296     3.361 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.426     3.788    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X24Y86         LUT6 (Prop_lut6_I0_O)        0.124     3.912 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.444     4.356    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X25Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.480 f  clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.481     4.960    ethmac_padding_inserter_source_valid
    SLICE_X24Y82         LUT3 (Prop_lut3_I0_O)        0.124     5.084 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.456     5.540    ethmac_crc32_inserter_source_valid
    SLICE_X24Y82         LUT4 (Prop_lut4_I1_O)        0.150     5.690 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.334     6.024    ethmac_preamble_inserter_sink_ready
    SLICE_X27Y83         LUT6 (Prop_lut6_I5_O)        0.326     6.350 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.416     6.766    ethmac_tx_converter_converter_mux0
    SLICE_X25Y83         LUT3 (Prop_lut3_I2_O)        0.124     6.890 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.474     7.364    ethmac_tx_converter_converter_mux__0
    SLICE_X25Y81         LUT2 (Prop_lut2_I1_O)        0.124     7.488 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.758     8.245    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.850     9.850    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.939    
                         clock uncertainty           -0.069     9.870    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     9.304    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.304    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl2_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 1.811ns (28.844%)  route 4.468ns (71.156%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 9.850 - 8.000 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.934     1.934    eth_tx_clk
    SLICE_X25Y87         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y87         FDRE (Prop_fdre_C_Q)         0.419     2.353 r  xilinxmultiregimpl2_regs1_reg[2]/Q
                         net (fo=1, routed)           0.712     3.065    xilinxmultiregimpl2_regs1[2]
    SLICE_X27Y86         LUT4 (Prop_lut4_I1_O)        0.296     3.361 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.426     3.788    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X24Y86         LUT6 (Prop_lut6_I0_O)        0.124     3.912 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.444     4.356    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X25Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.480 f  clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.481     4.960    ethmac_padding_inserter_source_valid
    SLICE_X24Y82         LUT3 (Prop_lut3_I0_O)        0.124     5.084 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.456     5.540    ethmac_crc32_inserter_source_valid
    SLICE_X24Y82         LUT4 (Prop_lut4_I1_O)        0.150     5.690 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.334     6.024    ethmac_preamble_inserter_sink_ready
    SLICE_X27Y83         LUT6 (Prop_lut6_I5_O)        0.326     6.350 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.416     6.766    ethmac_tx_converter_converter_mux0
    SLICE_X25Y83         LUT3 (Prop_lut3_I2_O)        0.124     6.890 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.505     7.395    ethmac_tx_converter_converter_mux__0
    SLICE_X24Y80         LUT5 (Prop_lut5_I2_O)        0.124     7.519 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.694     8.213    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.850     9.850    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.939    
                         clock uncertainty           -0.069     9.870    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     9.304    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.304    
                         arrival time                          -8.213    
  -------------------------------------------------------------------
                         slack                                  1.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.684     0.684    eth_tx_clk
    SLICE_X25Y86         FDRE                                         r  xilinxmultiregimpl2_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y86         FDRE (Prop_fdre_C_Q)         0.141     0.825 r  xilinxmultiregimpl2_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.881    xilinxmultiregimpl2_regs0[5]
    SLICE_X25Y86         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.959     0.959    eth_tx_clk
    SLICE_X25Y86         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[5]/C
                         clock pessimism             -0.274     0.684    
    SLICE_X25Y86         FDRE (Hold_fdre_C_D)         0.076     0.760    xilinxmultiregimpl2_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.684     0.684    eth_tx_clk
    SLICE_X25Y86         FDRE                                         r  xilinxmultiregimpl2_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y86         FDRE (Prop_fdre_C_Q)         0.141     0.825 r  xilinxmultiregimpl2_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.881    xilinxmultiregimpl2_regs0[0]
    SLICE_X25Y86         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.959     0.959    eth_tx_clk
    SLICE_X25Y86         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[0]/C
                         clock pessimism             -0.274     0.684    
    SLICE_X25Y86         FDRE (Hold_fdre_C_D)         0.075     0.759    xilinxmultiregimpl2_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.685     0.685    eth_tx_clk
    SLICE_X25Y87         FDRE                                         r  xilinxmultiregimpl2_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y87         FDRE (Prop_fdre_C_Q)         0.141     0.826 r  xilinxmultiregimpl2_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.882    xilinxmultiregimpl2_regs0[1]
    SLICE_X25Y87         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.960     0.960    eth_tx_clk
    SLICE_X25Y87         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[1]/C
                         clock pessimism             -0.274     0.685    
    SLICE_X25Y87         FDRE (Hold_fdre_C_D)         0.075     0.760    xilinxmultiregimpl2_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.685     0.685    eth_tx_clk
    SLICE_X25Y87         FDRE                                         r  xilinxmultiregimpl2_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y87         FDRE (Prop_fdre_C_Q)         0.141     0.826 r  xilinxmultiregimpl2_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.882    xilinxmultiregimpl2_regs0[2]
    SLICE_X25Y87         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.960     0.960    eth_tx_clk
    SLICE_X25Y87         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[2]/C
                         clock pessimism             -0.274     0.685    
    SLICE_X25Y87         FDRE (Hold_fdre_C_D)         0.071     0.756    xilinxmultiregimpl2_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.684     0.684    eth_tx_clk
    SLICE_X25Y86         FDRE                                         r  xilinxmultiregimpl2_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y86         FDRE (Prop_fdre_C_Q)         0.141     0.825 r  xilinxmultiregimpl2_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.881    xilinxmultiregimpl2_regs0[3]
    SLICE_X25Y86         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.959     0.959    eth_tx_clk
    SLICE_X25Y86         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[3]/C
                         clock pessimism             -0.274     0.684    
    SLICE_X25Y86         FDRE (Hold_fdre_C_D)         0.071     0.755    xilinxmultiregimpl2_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.684     0.684    eth_tx_clk
    SLICE_X24Y86         FDRE                                         r  xilinxmultiregimpl2_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y86         FDRE (Prop_fdre_C_Q)         0.141     0.825 r  xilinxmultiregimpl2_regs0_reg[6]/Q
                         net (fo=1, routed)           0.058     0.883    xilinxmultiregimpl2_regs0[6]
    SLICE_X24Y86         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.959     0.959    eth_tx_clk
    SLICE_X24Y86         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[6]/C
                         clock pessimism             -0.274     0.684    
    SLICE_X24Y86         FDRE (Hold_fdre_C_D)         0.071     0.755    xilinxmultiregimpl2_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.684     0.684    eth_tx_clk
    SLICE_X24Y86         FDRE                                         r  xilinxmultiregimpl2_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y86         FDRE (Prop_fdre_C_Q)         0.141     0.825 r  xilinxmultiregimpl2_regs0_reg[4]/Q
                         net (fo=1, routed)           0.065     0.891    xilinxmultiregimpl2_regs0[4]
    SLICE_X24Y86         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.959     0.959    eth_tx_clk
    SLICE_X24Y86         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[4]/C
                         clock pessimism             -0.274     0.684    
    SLICE_X24Y86         FDRE (Hold_fdre_C_D)         0.075     0.759    xilinxmultiregimpl2_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.684     0.684    eth_tx_clk
    SLICE_X36Y97         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDPE (Prop_fdpe_C_Q)         0.164     0.848 r  FDPE_6/Q
                         net (fo=1, routed)           0.056     0.904    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X36Y97         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.960     0.960    eth_tx_clk
    SLICE_X36Y97         FDPE                                         r  FDPE_7/C
                         clock pessimism             -0.275     0.684    
    SLICE_X36Y97         FDPE (Hold_fdpe_C_D)         0.060     0.744    FDPE_7
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 clockdomainsrenamer4_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.051%)  route 0.146ns (43.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.684     0.684    eth_tx_clk
    SLICE_X23Y82         FDRE                                         r  clockdomainsrenamer4_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y82         FDRE (Prop_fdre_C_Q)         0.141     0.825 r  clockdomainsrenamer4_state_reg[1]/Q
                         net (fo=27, routed)          0.146     0.971    clockdomainsrenamer4_state[1]
    SLICE_X22Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.016 r  ethmac_crc32_inserter_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.016    ethmac_crc32_inserter_cnt[1]_i_1_n_0
    SLICE_X22Y82         FDRE                                         r  ethmac_crc32_inserter_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.958     0.958    eth_tx_clk
    SLICE_X22Y82         FDRE                                         r  ethmac_crc32_inserter_cnt_reg[1]/C
                         clock pessimism             -0.260     0.697    
    SLICE_X22Y82         FDRE (Hold_fdre_C_D)         0.120     0.817    ethmac_crc32_inserter_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ethmac_tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clockdomainsrenamer0_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.969%)  route 0.119ns (39.031%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.684     0.684    eth_tx_clk
    SLICE_X29Y88         FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141     0.825 f  ethmac_tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.119     0.944    ethmac_tx_gap_inserter_counter_reg__0[0]
    SLICE_X28Y88         LUT6 (Prop_lut6_I3_O)        0.045     0.989 r  clockdomainsrenamer0_state_i_1/O
                         net (fo=1, routed)           0.000     0.989    clockdomainsrenamer0_state_i_1_n_0
    SLICE_X28Y88         FDRE                                         r  clockdomainsrenamer0_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.960     0.960    eth_tx_clk
    SLICE_X28Y88         FDRE                                         r  clockdomainsrenamer0_state_reg/C
                         clock pessimism             -0.262     0.697    
    SLICE_X28Y88         FDRE (Hold_fdre_C_D)         0.091     0.788    clockdomainsrenamer0_state_reg
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y16  storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y80  ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y77  ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y75  ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y76  ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y78  ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X36Y97  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X36Y97  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X28Y88  clockdomainsrenamer0_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X21Y82  clockdomainsrenamer2_state_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X36Y97  FDPE_6/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X36Y97  FDPE_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X24Y82  clockdomainsrenamer4_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y87  xilinxmultiregimpl2_regs0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y87  xilinxmultiregimpl2_regs0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y87  xilinxmultiregimpl2_regs1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y87  xilinxmultiregimpl2_regs1_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X16Y84  ethmac_crc32_inserter_reg_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X14Y84  ethmac_crc32_inserter_reg_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X15Y83  ethmac_crc32_inserter_reg_reg[13]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X36Y97  FDPE_6/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X36Y97  FDPE_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y88  clockdomainsrenamer0_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X23Y83  clockdomainsrenamer6_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y86  xilinxmultiregimpl2_regs0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y86  xilinxmultiregimpl2_regs0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X24Y86  xilinxmultiregimpl2_regs0_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y86  xilinxmultiregimpl2_regs0_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X24Y86  xilinxmultiregimpl2_regs0_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y86  xilinxmultiregimpl2_regs1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 netsoc_bridge_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain5_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.148ns  (logic 3.526ns (38.545%)  route 5.622ns (61.455%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 11.657 - 10.000 ) 
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3559, routed)        1.691     1.691    sys_clk
    SLICE_X138Y141       FDRE                                         r  netsoc_bridge_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y141       FDRE (Prop_fdre_C_Q)         0.456     2.147 r  netsoc_bridge_address_reg[0]/Q
                         net (fo=3, routed)           0.832     2.979    netsoc_bridge_address[0]
    SLICE_X139Y141       LUT2 (Prop_lut2_I0_O)        0.124     3.103 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     3.103    tag_mem_reg_i_43_n_0
    SLICE_X139Y141       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.635 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.635    tag_mem_reg_i_33_n_0
    SLICE_X139Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.749 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.749    tag_mem_reg_i_32_n_0
    SLICE_X139Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.863 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.863    tag_mem_reg_i_31_n_0
    SLICE_X139Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.977 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.977    tag_mem_reg_i_37_n_0
    SLICE_X139Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.091 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.091    tag_mem_reg_i_36_n_0
    SLICE_X139Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.205 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.205    tag_mem_reg_i_35_n_0
    SLICE_X139Y147       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.518 r  tag_mem_reg_i_34/O[3]
                         net (fo=1, routed)           0.418     4.937    lm32_cpu/instruction_unit/netsoc_bridge_wishbone_adr[27]
    SLICE_X138Y147       LUT5 (Prop_lut5_I4_O)        0.306     5.243 r  lm32_cpu/instruction_unit/tag_mem_reg_i_29/O
                         net (fo=15, routed)          0.959     6.202    lm32_cpu/instruction_unit/netsoc_tag_port_dat_w[16]
    SLICE_X140Y147       LUT6 (Prop_lut6_I1_O)        0.124     6.326 r  lm32_cpu/instruction_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.326    lm32_cpu/instruction_unit/tag_mem_reg_i_47_n_0
    SLICE_X140Y147       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.859 r  lm32_cpu/instruction_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.837     7.697    lm32_cpu/instruction_unit/netsoc_interface0_wb_sdram_ack0
    SLICE_X140Y152       LUT6 (Prop_lut6_I1_O)        0.124     7.821 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_13/O
                         net (fo=4, routed)           0.576     8.397    lm32_cpu/instruction_unit/p_289_out
    SLICE_X140Y155       LUT3 (Prop_lut3_I2_O)        0.116     8.513 r  lm32_cpu/instruction_unit/data_mem_grain4_reg_i_10/O
                         net (fo=4, routed)           0.925     9.438    lm32_cpu/load_store_unit/netsoc_grant_reg[0]_2
    SLICE_X153Y164       LUT5 (Prop_lut5_I3_O)        0.328     9.766 r  lm32_cpu/load_store_unit/data_mem_grain5_reg_i_9/O
                         net (fo=2, routed)           1.073    10.839    netsoc_data_port_we[5]
    RAMB18_X8Y70         RAMB18E1                                     r  data_mem_grain5_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3559, routed)        1.657    11.657    sys_clk
    RAMB18_X8Y70         RAMB18E1                                     r  data_mem_grain5_reg/CLKARDCLK
                         clock pessimism              0.000    11.657    
                         clock uncertainty           -0.057    11.600    
    RAMB18_X8Y70         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    11.068    data_mem_grain5_reg
  -------------------------------------------------------------------
                         required time                         11.068    
                         arrival time                         -10.839    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 netsoc_bridge_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/d_stb_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.610ns  (logic 3.975ns (41.363%)  route 5.635ns (58.637%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3559, routed)        1.691     1.691    sys_clk
    SLICE_X138Y141       FDRE                                         r  netsoc_bridge_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y141       FDRE (Prop_fdre_C_Q)         0.456     2.147 r  netsoc_bridge_address_reg[0]/Q
                         net (fo=3, routed)           0.832     2.979    netsoc_bridge_address[0]
    SLICE_X139Y141       LUT2 (Prop_lut2_I0_O)        0.124     3.103 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     3.103    tag_mem_reg_i_43_n_0
    SLICE_X139Y141       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.635 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.635    tag_mem_reg_i_33_n_0
    SLICE_X139Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.749 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.749    tag_mem_reg_i_32_n_0
    SLICE_X139Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.863 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.863    tag_mem_reg_i_31_n_0
    SLICE_X139Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.977 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.977    tag_mem_reg_i_37_n_0
    SLICE_X139Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.091 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.091    tag_mem_reg_i_36_n_0
    SLICE_X139Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.205 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.205    tag_mem_reg_i_35_n_0
    SLICE_X139Y147       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.518 r  tag_mem_reg_i_34/O[3]
                         net (fo=1, routed)           0.418     4.937    lm32_cpu/instruction_unit/netsoc_bridge_wishbone_adr[27]
    SLICE_X138Y147       LUT5 (Prop_lut5_I4_O)        0.306     5.243 r  lm32_cpu/instruction_unit/tag_mem_reg_i_29/O
                         net (fo=15, routed)          0.959     6.202    lm32_cpu/instruction_unit/netsoc_tag_port_dat_w[16]
    SLICE_X140Y147       LUT6 (Prop_lut6_I1_O)        0.124     6.326 r  lm32_cpu/instruction_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.326    lm32_cpu/instruction_unit/tag_mem_reg_i_47_n_0
    SLICE_X140Y147       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.859 f  lm32_cpu/instruction_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           1.009     7.868    lm32_cpu/instruction_unit/netsoc_interface0_wb_sdram_ack0
    SLICE_X139Y150       LUT6 (Prop_lut6_I3_O)        0.124     7.992 f  lm32_cpu/instruction_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.471     8.464    lm32_cpu/instruction_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X137Y150       LUT6 (Prop_lut6_I5_O)        0.124     8.588 f  lm32_cpu/instruction_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.603     9.191    lm32_cpu/instruction_unit/netsoc_shared_ack
    SLICE_X137Y148       LUT4 (Prop_lut4_I0_O)        0.118     9.309 f  lm32_cpu/instruction_unit/wb_data_m[31]_i_1/O
                         net (fo=37, routed)          0.905    10.214    lm32_cpu/load_store_unit/dcache/wb_load_complete
    SLICE_X137Y142       LUT4 (Prop_lut4_I0_O)        0.319    10.533 f  lm32_cpu/load_store_unit/dcache/d_stb_o_i_2/O
                         net (fo=1, routed)           0.436    10.969    lm32_cpu/load_store_unit/dcache/d_stb_o_i_2_n_0
    SLICE_X137Y142       LUT4 (Prop_lut4_I3_O)        0.332    11.301 r  lm32_cpu/load_store_unit/dcache/d_stb_o_i_1/O
                         net (fo=1, routed)           0.000    11.301    lm32_cpu/load_store_unit/dcache_n_43
    SLICE_X137Y142       FDRE                                         r  lm32_cpu/load_store_unit/d_stb_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3559, routed)        1.570    11.570    lm32_cpu/load_store_unit/out
    SLICE_X137Y142       FDRE                                         r  lm32_cpu/load_store_unit/d_stb_o_reg/C
                         clock pessimism              0.096    11.666    
                         clock uncertainty           -0.057    11.610    
    SLICE_X137Y142       FDRE (Setup_fdre_C_D)        0.029    11.639    lm32_cpu/load_store_unit/d_stb_o_reg
  -------------------------------------------------------------------
                         required time                         11.639    
                         arrival time                         -11.301    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 netsoc_bridge_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain9_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 3.330ns (36.948%)  route 5.683ns (63.052%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 11.654 - 10.000 ) 
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3559, routed)        1.691     1.691    sys_clk
    SLICE_X138Y141       FDRE                                         r  netsoc_bridge_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y141       FDRE (Prop_fdre_C_Q)         0.456     2.147 r  netsoc_bridge_address_reg[0]/Q
                         net (fo=3, routed)           0.832     2.979    netsoc_bridge_address[0]
    SLICE_X139Y141       LUT2 (Prop_lut2_I0_O)        0.124     3.103 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     3.103    tag_mem_reg_i_43_n_0
    SLICE_X139Y141       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.635 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.635    tag_mem_reg_i_33_n_0
    SLICE_X139Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.749 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.749    tag_mem_reg_i_32_n_0
    SLICE_X139Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.863 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.863    tag_mem_reg_i_31_n_0
    SLICE_X139Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.977 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.977    tag_mem_reg_i_37_n_0
    SLICE_X139Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.091 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.091    tag_mem_reg_i_36_n_0
    SLICE_X139Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.205 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.205    tag_mem_reg_i_35_n_0
    SLICE_X139Y147       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.518 r  tag_mem_reg_i_34/O[3]
                         net (fo=1, routed)           0.418     4.937    lm32_cpu/instruction_unit/netsoc_bridge_wishbone_adr[27]
    SLICE_X138Y147       LUT5 (Prop_lut5_I4_O)        0.306     5.243 r  lm32_cpu/instruction_unit/tag_mem_reg_i_29/O
                         net (fo=15, routed)          0.959     6.202    lm32_cpu/instruction_unit/netsoc_tag_port_dat_w[16]
    SLICE_X140Y147       LUT6 (Prop_lut6_I1_O)        0.124     6.326 r  lm32_cpu/instruction_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.326    lm32_cpu/instruction_unit/tag_mem_reg_i_47_n_0
    SLICE_X140Y147       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.859 r  lm32_cpu/instruction_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.837     7.697    lm32_cpu/instruction_unit/netsoc_interface0_wb_sdram_ack0
    SLICE_X140Y152       LUT6 (Prop_lut6_I1_O)        0.124     7.821 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_13/O
                         net (fo=4, routed)           0.759     8.579    lm32_cpu/instruction_unit/p_289_out
    SLICE_X140Y155       LUT3 (Prop_lut3_I2_O)        0.124     8.703 r  lm32_cpu/instruction_unit/data_mem_grain8_reg_i_10/O
                         net (fo=4, routed)           1.041     9.745    lm32_cpu/load_store_unit/netsoc_grant_reg[0]_3
    SLICE_X153Y164       LUT5 (Prop_lut5_I3_O)        0.124     9.869 r  lm32_cpu/load_store_unit/data_mem_grain9_reg_i_9/O
                         net (fo=2, routed)           0.836    10.704    netsoc_data_port_we[9]
    RAMB18_X8Y69         RAMB18E1                                     r  data_mem_grain9_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3559, routed)        1.654    11.654    sys_clk
    RAMB18_X8Y69         RAMB18E1                                     r  data_mem_grain9_reg/CLKARDCLK
                         clock pessimism              0.000    11.654    
                         clock uncertainty           -0.057    11.597    
    RAMB18_X8Y69         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    11.065    data_mem_grain9_reg
  -------------------------------------------------------------------
                         required time                         11.065    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 netsoc_bridge_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain9_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.009ns  (logic 3.330ns (36.962%)  route 5.679ns (63.038%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 11.654 - 10.000 ) 
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3559, routed)        1.691     1.691    sys_clk
    SLICE_X138Y141       FDRE                                         r  netsoc_bridge_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y141       FDRE (Prop_fdre_C_Q)         0.456     2.147 r  netsoc_bridge_address_reg[0]/Q
                         net (fo=3, routed)           0.832     2.979    netsoc_bridge_address[0]
    SLICE_X139Y141       LUT2 (Prop_lut2_I0_O)        0.124     3.103 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     3.103    tag_mem_reg_i_43_n_0
    SLICE_X139Y141       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.635 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.635    tag_mem_reg_i_33_n_0
    SLICE_X139Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.749 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.749    tag_mem_reg_i_32_n_0
    SLICE_X139Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.863 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.863    tag_mem_reg_i_31_n_0
    SLICE_X139Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.977 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.977    tag_mem_reg_i_37_n_0
    SLICE_X139Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.091 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.091    tag_mem_reg_i_36_n_0
    SLICE_X139Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.205 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.205    tag_mem_reg_i_35_n_0
    SLICE_X139Y147       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.518 r  tag_mem_reg_i_34/O[3]
                         net (fo=1, routed)           0.418     4.937    lm32_cpu/instruction_unit/netsoc_bridge_wishbone_adr[27]
    SLICE_X138Y147       LUT5 (Prop_lut5_I4_O)        0.306     5.243 r  lm32_cpu/instruction_unit/tag_mem_reg_i_29/O
                         net (fo=15, routed)          0.959     6.202    lm32_cpu/instruction_unit/netsoc_tag_port_dat_w[16]
    SLICE_X140Y147       LUT6 (Prop_lut6_I1_O)        0.124     6.326 r  lm32_cpu/instruction_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.326    lm32_cpu/instruction_unit/tag_mem_reg_i_47_n_0
    SLICE_X140Y147       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.859 r  lm32_cpu/instruction_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.837     7.697    lm32_cpu/instruction_unit/netsoc_interface0_wb_sdram_ack0
    SLICE_X140Y152       LUT6 (Prop_lut6_I1_O)        0.124     7.821 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_13/O
                         net (fo=4, routed)           0.759     8.579    lm32_cpu/instruction_unit/p_289_out
    SLICE_X140Y155       LUT3 (Prop_lut3_I2_O)        0.124     8.703 r  lm32_cpu/instruction_unit/data_mem_grain8_reg_i_10/O
                         net (fo=4, routed)           1.041     9.745    lm32_cpu/load_store_unit/netsoc_grant_reg[0]_3
    SLICE_X153Y164       LUT5 (Prop_lut5_I3_O)        0.124     9.869 r  lm32_cpu/load_store_unit/data_mem_grain9_reg_i_9/O
                         net (fo=2, routed)           0.832    10.701    netsoc_data_port_we[9]
    RAMB18_X8Y69         RAMB18E1                                     r  data_mem_grain9_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3559, routed)        1.654    11.654    sys_clk
    RAMB18_X8Y69         RAMB18E1                                     r  data_mem_grain9_reg/CLKARDCLK
                         clock pessimism              0.000    11.654    
                         clock uncertainty           -0.057    11.597    
    RAMB18_X8Y69         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    11.065    data_mem_grain9_reg
  -------------------------------------------------------------------
                         required time                         11.065    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine0_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine2_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.341ns  (logic 2.740ns (29.332%)  route 6.601ns (70.668%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.623 - 10.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3559, routed)        1.741     1.741    sys_clk
    SLICE_X147Y159       FDRE                                         r  netsoc_sdram_bankmachine0_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y159       FDRE (Prop_fdre_C_Q)         0.419     2.160 r  netsoc_sdram_bankmachine0_consume_reg[1]/Q
                         net (fo=26, routed)          1.176     3.336    storage_2_reg_0_7_12_17/ADDRC1
    SLICE_X146Y159       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     3.664 r  storage_2_reg_0_7_12_17/RAMC/O
                         net (fo=3, routed)           0.748     4.411    p_0_in6_in[8]
    SLICE_X145Y160       LUT6 (Prop_lut6_I4_O)        0.331     4.742 r  netsoc_sdram_bankmachine0_consume[2]_i_10/O
                         net (fo=1, routed)           0.000     4.742    netsoc_sdram_bankmachine0_consume[2]_i_10_n_0
    SLICE_X145Y160       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.140 r  netsoc_sdram_bankmachine0_consume_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.140    netsoc_sdram_bankmachine0_consume_reg[2]_i_7_n_0
    SLICE_X145Y161       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.411 r  netsoc_sdram_bankmachine0_consume_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.572     5.983    netsoc_sdram_bankmachine0_hit
    SLICE_X151Y161       LUT5 (Prop_lut5_I3_O)        0.373     6.356 r  netsoc_sdram_bankmachine0_count[2]_i_3/O
                         net (fo=3, routed)           0.587     6.943    netsoc_sdram_bankmachine0_count[2]_i_3_n_0
    SLICE_X152Y160       LUT5 (Prop_lut5_I1_O)        0.124     7.067 r  netsoc_sdram_choose_cmd_grant[2]_i_28/O
                         net (fo=10, routed)          0.871     7.938    netsoc_sdram_choose_cmd_valids_reg[0]
    SLICE_X153Y157       LUT6 (Prop_lut6_I4_O)        0.124     8.062 r  netsoc_sdram_bankmachine1_consume[2]_i_10/O
                         net (fo=5, routed)           0.584     8.646    netsoc_sdram_bankmachine1_consume[2]_i_10_n_0
    SLICE_X153Y156       LUT3 (Prop_lut3_I1_O)        0.124     8.770 r  netsoc_sdram_bankmachine1_consume[2]_i_7/O
                         net (fo=8, routed)           0.884     9.655    netsoc_sdram_bankmachine1_consume[2]_i_7_n_0
    SLICE_X145Y158       LUT6 (Prop_lut6_I5_O)        0.124     9.779 r  netsoc_sdram_bankmachine2_consume[2]_i_3/O
                         net (fo=10, routed)          0.660    10.439    lm32_cpu/instruction_unit/netsoc_sdram_bankmachine2_cmd_ready
    SLICE_X145Y159       LUT4 (Prop_lut4_I2_O)        0.124    10.563 r  lm32_cpu/instruction_unit/netsoc_sdram_bankmachine2_level[3]_i_1/O
                         net (fo=4, routed)           0.519    11.082    lm32_cpu_n_258
    SLICE_X145Y159       FDRE                                         r  netsoc_sdram_bankmachine2_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3559, routed)        1.623    11.623    sys_clk
    SLICE_X145Y159       FDRE                                         r  netsoc_sdram_bankmachine2_level_reg[0]/C
                         clock pessimism              0.093    11.716    
                         clock uncertainty           -0.057    11.659    
    SLICE_X145Y159       FDRE (Setup_fdre_C_CE)      -0.205    11.454    netsoc_sdram_bankmachine2_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.454    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine0_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine2_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.341ns  (logic 2.740ns (29.332%)  route 6.601ns (70.668%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.623 - 10.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3559, routed)        1.741     1.741    sys_clk
    SLICE_X147Y159       FDRE                                         r  netsoc_sdram_bankmachine0_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y159       FDRE (Prop_fdre_C_Q)         0.419     2.160 r  netsoc_sdram_bankmachine0_consume_reg[1]/Q
                         net (fo=26, routed)          1.176     3.336    storage_2_reg_0_7_12_17/ADDRC1
    SLICE_X146Y159       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     3.664 r  storage_2_reg_0_7_12_17/RAMC/O
                         net (fo=3, routed)           0.748     4.411    p_0_in6_in[8]
    SLICE_X145Y160       LUT6 (Prop_lut6_I4_O)        0.331     4.742 r  netsoc_sdram_bankmachine0_consume[2]_i_10/O
                         net (fo=1, routed)           0.000     4.742    netsoc_sdram_bankmachine0_consume[2]_i_10_n_0
    SLICE_X145Y160       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.140 r  netsoc_sdram_bankmachine0_consume_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.140    netsoc_sdram_bankmachine0_consume_reg[2]_i_7_n_0
    SLICE_X145Y161       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.411 r  netsoc_sdram_bankmachine0_consume_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.572     5.983    netsoc_sdram_bankmachine0_hit
    SLICE_X151Y161       LUT5 (Prop_lut5_I3_O)        0.373     6.356 r  netsoc_sdram_bankmachine0_count[2]_i_3/O
                         net (fo=3, routed)           0.587     6.943    netsoc_sdram_bankmachine0_count[2]_i_3_n_0
    SLICE_X152Y160       LUT5 (Prop_lut5_I1_O)        0.124     7.067 r  netsoc_sdram_choose_cmd_grant[2]_i_28/O
                         net (fo=10, routed)          0.871     7.938    netsoc_sdram_choose_cmd_valids_reg[0]
    SLICE_X153Y157       LUT6 (Prop_lut6_I4_O)        0.124     8.062 r  netsoc_sdram_bankmachine1_consume[2]_i_10/O
                         net (fo=5, routed)           0.584     8.646    netsoc_sdram_bankmachine1_consume[2]_i_10_n_0
    SLICE_X153Y156       LUT3 (Prop_lut3_I1_O)        0.124     8.770 r  netsoc_sdram_bankmachine1_consume[2]_i_7/O
                         net (fo=8, routed)           0.884     9.655    netsoc_sdram_bankmachine1_consume[2]_i_7_n_0
    SLICE_X145Y158       LUT6 (Prop_lut6_I5_O)        0.124     9.779 r  netsoc_sdram_bankmachine2_consume[2]_i_3/O
                         net (fo=10, routed)          0.660    10.439    lm32_cpu/instruction_unit/netsoc_sdram_bankmachine2_cmd_ready
    SLICE_X145Y159       LUT4 (Prop_lut4_I2_O)        0.124    10.563 r  lm32_cpu/instruction_unit/netsoc_sdram_bankmachine2_level[3]_i_1/O
                         net (fo=4, routed)           0.519    11.082    lm32_cpu_n_258
    SLICE_X145Y159       FDRE                                         r  netsoc_sdram_bankmachine2_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3559, routed)        1.623    11.623    sys_clk
    SLICE_X145Y159       FDRE                                         r  netsoc_sdram_bankmachine2_level_reg[1]/C
                         clock pessimism              0.093    11.716    
                         clock uncertainty           -0.057    11.659    
    SLICE_X145Y159       FDRE (Setup_fdre_C_CE)      -0.205    11.454    netsoc_sdram_bankmachine2_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.454    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine0_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine2_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.341ns  (logic 2.740ns (29.332%)  route 6.601ns (70.668%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.623 - 10.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3559, routed)        1.741     1.741    sys_clk
    SLICE_X147Y159       FDRE                                         r  netsoc_sdram_bankmachine0_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y159       FDRE (Prop_fdre_C_Q)         0.419     2.160 r  netsoc_sdram_bankmachine0_consume_reg[1]/Q
                         net (fo=26, routed)          1.176     3.336    storage_2_reg_0_7_12_17/ADDRC1
    SLICE_X146Y159       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     3.664 r  storage_2_reg_0_7_12_17/RAMC/O
                         net (fo=3, routed)           0.748     4.411    p_0_in6_in[8]
    SLICE_X145Y160       LUT6 (Prop_lut6_I4_O)        0.331     4.742 r  netsoc_sdram_bankmachine0_consume[2]_i_10/O
                         net (fo=1, routed)           0.000     4.742    netsoc_sdram_bankmachine0_consume[2]_i_10_n_0
    SLICE_X145Y160       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.140 r  netsoc_sdram_bankmachine0_consume_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.140    netsoc_sdram_bankmachine0_consume_reg[2]_i_7_n_0
    SLICE_X145Y161       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.411 r  netsoc_sdram_bankmachine0_consume_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.572     5.983    netsoc_sdram_bankmachine0_hit
    SLICE_X151Y161       LUT5 (Prop_lut5_I3_O)        0.373     6.356 r  netsoc_sdram_bankmachine0_count[2]_i_3/O
                         net (fo=3, routed)           0.587     6.943    netsoc_sdram_bankmachine0_count[2]_i_3_n_0
    SLICE_X152Y160       LUT5 (Prop_lut5_I1_O)        0.124     7.067 r  netsoc_sdram_choose_cmd_grant[2]_i_28/O
                         net (fo=10, routed)          0.871     7.938    netsoc_sdram_choose_cmd_valids_reg[0]
    SLICE_X153Y157       LUT6 (Prop_lut6_I4_O)        0.124     8.062 r  netsoc_sdram_bankmachine1_consume[2]_i_10/O
                         net (fo=5, routed)           0.584     8.646    netsoc_sdram_bankmachine1_consume[2]_i_10_n_0
    SLICE_X153Y156       LUT3 (Prop_lut3_I1_O)        0.124     8.770 r  netsoc_sdram_bankmachine1_consume[2]_i_7/O
                         net (fo=8, routed)           0.884     9.655    netsoc_sdram_bankmachine1_consume[2]_i_7_n_0
    SLICE_X145Y158       LUT6 (Prop_lut6_I5_O)        0.124     9.779 r  netsoc_sdram_bankmachine2_consume[2]_i_3/O
                         net (fo=10, routed)          0.660    10.439    lm32_cpu/instruction_unit/netsoc_sdram_bankmachine2_cmd_ready
    SLICE_X145Y159       LUT4 (Prop_lut4_I2_O)        0.124    10.563 r  lm32_cpu/instruction_unit/netsoc_sdram_bankmachine2_level[3]_i_1/O
                         net (fo=4, routed)           0.519    11.082    lm32_cpu_n_258
    SLICE_X145Y159       FDRE                                         r  netsoc_sdram_bankmachine2_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3559, routed)        1.623    11.623    sys_clk
    SLICE_X145Y159       FDRE                                         r  netsoc_sdram_bankmachine2_level_reg[2]/C
                         clock pessimism              0.093    11.716    
                         clock uncertainty           -0.057    11.659    
    SLICE_X145Y159       FDRE (Setup_fdre_C_CE)      -0.205    11.454    netsoc_sdram_bankmachine2_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.454    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine0_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine2_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.341ns  (logic 2.740ns (29.332%)  route 6.601ns (70.668%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.623 - 10.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3559, routed)        1.741     1.741    sys_clk
    SLICE_X147Y159       FDRE                                         r  netsoc_sdram_bankmachine0_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y159       FDRE (Prop_fdre_C_Q)         0.419     2.160 r  netsoc_sdram_bankmachine0_consume_reg[1]/Q
                         net (fo=26, routed)          1.176     3.336    storage_2_reg_0_7_12_17/ADDRC1
    SLICE_X146Y159       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     3.664 r  storage_2_reg_0_7_12_17/RAMC/O
                         net (fo=3, routed)           0.748     4.411    p_0_in6_in[8]
    SLICE_X145Y160       LUT6 (Prop_lut6_I4_O)        0.331     4.742 r  netsoc_sdram_bankmachine0_consume[2]_i_10/O
                         net (fo=1, routed)           0.000     4.742    netsoc_sdram_bankmachine0_consume[2]_i_10_n_0
    SLICE_X145Y160       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.140 r  netsoc_sdram_bankmachine0_consume_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.140    netsoc_sdram_bankmachine0_consume_reg[2]_i_7_n_0
    SLICE_X145Y161       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.411 r  netsoc_sdram_bankmachine0_consume_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.572     5.983    netsoc_sdram_bankmachine0_hit
    SLICE_X151Y161       LUT5 (Prop_lut5_I3_O)        0.373     6.356 r  netsoc_sdram_bankmachine0_count[2]_i_3/O
                         net (fo=3, routed)           0.587     6.943    netsoc_sdram_bankmachine0_count[2]_i_3_n_0
    SLICE_X152Y160       LUT5 (Prop_lut5_I1_O)        0.124     7.067 r  netsoc_sdram_choose_cmd_grant[2]_i_28/O
                         net (fo=10, routed)          0.871     7.938    netsoc_sdram_choose_cmd_valids_reg[0]
    SLICE_X153Y157       LUT6 (Prop_lut6_I4_O)        0.124     8.062 r  netsoc_sdram_bankmachine1_consume[2]_i_10/O
                         net (fo=5, routed)           0.584     8.646    netsoc_sdram_bankmachine1_consume[2]_i_10_n_0
    SLICE_X153Y156       LUT3 (Prop_lut3_I1_O)        0.124     8.770 r  netsoc_sdram_bankmachine1_consume[2]_i_7/O
                         net (fo=8, routed)           0.884     9.655    netsoc_sdram_bankmachine1_consume[2]_i_7_n_0
    SLICE_X145Y158       LUT6 (Prop_lut6_I5_O)        0.124     9.779 r  netsoc_sdram_bankmachine2_consume[2]_i_3/O
                         net (fo=10, routed)          0.660    10.439    lm32_cpu/instruction_unit/netsoc_sdram_bankmachine2_cmd_ready
    SLICE_X145Y159       LUT4 (Prop_lut4_I2_O)        0.124    10.563 r  lm32_cpu/instruction_unit/netsoc_sdram_bankmachine2_level[3]_i_1/O
                         net (fo=4, routed)           0.519    11.082    lm32_cpu_n_258
    SLICE_X145Y159       FDRE                                         r  netsoc_sdram_bankmachine2_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3559, routed)        1.623    11.623    sys_clk
    SLICE_X145Y159       FDRE                                         r  netsoc_sdram_bankmachine2_level_reg[3]/C
                         clock pessimism              0.093    11.716    
                         clock uncertainty           -0.057    11.659    
    SLICE_X145Y159       FDRE (Setup_fdre_C_CE)      -0.205    11.454    netsoc_sdram_bankmachine2_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.454    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 netsoc_bridge_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain5_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.999ns  (logic 3.526ns (39.183%)  route 5.473ns (60.817%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 11.657 - 10.000 ) 
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3559, routed)        1.691     1.691    sys_clk
    SLICE_X138Y141       FDRE                                         r  netsoc_bridge_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y141       FDRE (Prop_fdre_C_Q)         0.456     2.147 r  netsoc_bridge_address_reg[0]/Q
                         net (fo=3, routed)           0.832     2.979    netsoc_bridge_address[0]
    SLICE_X139Y141       LUT2 (Prop_lut2_I0_O)        0.124     3.103 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     3.103    tag_mem_reg_i_43_n_0
    SLICE_X139Y141       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.635 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.635    tag_mem_reg_i_33_n_0
    SLICE_X139Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.749 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.749    tag_mem_reg_i_32_n_0
    SLICE_X139Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.863 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.863    tag_mem_reg_i_31_n_0
    SLICE_X139Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.977 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.977    tag_mem_reg_i_37_n_0
    SLICE_X139Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.091 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.091    tag_mem_reg_i_36_n_0
    SLICE_X139Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.205 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.205    tag_mem_reg_i_35_n_0
    SLICE_X139Y147       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.518 r  tag_mem_reg_i_34/O[3]
                         net (fo=1, routed)           0.418     4.937    lm32_cpu/instruction_unit/netsoc_bridge_wishbone_adr[27]
    SLICE_X138Y147       LUT5 (Prop_lut5_I4_O)        0.306     5.243 r  lm32_cpu/instruction_unit/tag_mem_reg_i_29/O
                         net (fo=15, routed)          0.959     6.202    lm32_cpu/instruction_unit/netsoc_tag_port_dat_w[16]
    SLICE_X140Y147       LUT6 (Prop_lut6_I1_O)        0.124     6.326 r  lm32_cpu/instruction_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.326    lm32_cpu/instruction_unit/tag_mem_reg_i_47_n_0
    SLICE_X140Y147       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.859 r  lm32_cpu/instruction_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.837     7.697    lm32_cpu/instruction_unit/netsoc_interface0_wb_sdram_ack0
    SLICE_X140Y152       LUT6 (Prop_lut6_I1_O)        0.124     7.821 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_13/O
                         net (fo=4, routed)           0.576     8.397    lm32_cpu/instruction_unit/p_289_out
    SLICE_X140Y155       LUT3 (Prop_lut3_I2_O)        0.116     8.513 r  lm32_cpu/instruction_unit/data_mem_grain4_reg_i_10/O
                         net (fo=4, routed)           0.925     9.438    lm32_cpu/load_store_unit/netsoc_grant_reg[0]_2
    SLICE_X153Y164       LUT5 (Prop_lut5_I3_O)        0.328     9.766 r  lm32_cpu/load_store_unit/data_mem_grain5_reg_i_9/O
                         net (fo=2, routed)           0.924    10.690    netsoc_data_port_we[5]
    RAMB18_X8Y70         RAMB18E1                                     r  data_mem_grain5_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3559, routed)        1.657    11.657    sys_clk
    RAMB18_X8Y70         RAMB18E1                                     r  data_mem_grain5_reg/CLKARDCLK
                         clock pessimism              0.000    11.657    
                         clock uncertainty           -0.057    11.600    
    RAMB18_X8Y70         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    11.068    data_mem_grain5_reg
  -------------------------------------------------------------------
                         required time                         11.068    
                         arrival time                         -10.690    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 netsoc_bridge_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/d_adr_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.391ns  (logic 3.774ns (40.189%)  route 5.617ns (59.811%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3559, routed)        1.691     1.691    sys_clk
    SLICE_X138Y141       FDRE                                         r  netsoc_bridge_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y141       FDRE (Prop_fdre_C_Q)         0.456     2.147 r  netsoc_bridge_address_reg[0]/Q
                         net (fo=3, routed)           0.832     2.979    netsoc_bridge_address[0]
    SLICE_X139Y141       LUT2 (Prop_lut2_I0_O)        0.124     3.103 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     3.103    tag_mem_reg_i_43_n_0
    SLICE_X139Y141       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.635 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.635    tag_mem_reg_i_33_n_0
    SLICE_X139Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.749 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.749    tag_mem_reg_i_32_n_0
    SLICE_X139Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.863 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.863    tag_mem_reg_i_31_n_0
    SLICE_X139Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.977 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.977    tag_mem_reg_i_37_n_0
    SLICE_X139Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.091 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.091    tag_mem_reg_i_36_n_0
    SLICE_X139Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.205 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.205    tag_mem_reg_i_35_n_0
    SLICE_X139Y147       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.518 r  tag_mem_reg_i_34/O[3]
                         net (fo=1, routed)           0.418     4.937    lm32_cpu/instruction_unit/netsoc_bridge_wishbone_adr[27]
    SLICE_X138Y147       LUT5 (Prop_lut5_I4_O)        0.306     5.243 r  lm32_cpu/instruction_unit/tag_mem_reg_i_29/O
                         net (fo=15, routed)          0.959     6.202    lm32_cpu/instruction_unit/netsoc_tag_port_dat_w[16]
    SLICE_X140Y147       LUT6 (Prop_lut6_I1_O)        0.124     6.326 r  lm32_cpu/instruction_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.326    lm32_cpu/instruction_unit/tag_mem_reg_i_47_n_0
    SLICE_X140Y147       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.859 r  lm32_cpu/instruction_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           1.009     7.868    lm32_cpu/instruction_unit/netsoc_interface0_wb_sdram_ack0
    SLICE_X139Y150       LUT6 (Prop_lut6_I3_O)        0.124     7.992 r  lm32_cpu/instruction_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.471     8.464    lm32_cpu/instruction_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X137Y150       LUT6 (Prop_lut6_I5_O)        0.124     8.588 r  lm32_cpu/instruction_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.603     9.191    lm32_cpu/instruction_unit/netsoc_shared_ack
    SLICE_X137Y148       LUT4 (Prop_lut4_I0_O)        0.118     9.309 r  lm32_cpu/instruction_unit/wb_data_m[31]_i_1/O
                         net (fo=37, routed)          0.905    10.214    lm32_cpu/load_store_unit/dcache/wb_load_complete
    SLICE_X137Y142       LUT5 (Prop_lut5_I4_O)        0.326    10.540 r  lm32_cpu/load_store_unit/dcache/d_adr_o[3]_i_2/O
                         net (fo=2, routed)           0.418    10.958    lm32_cpu/load_store_unit/dcache/d_adr_o[3]_i_2_n_0
    SLICE_X137Y142       LUT6 (Prop_lut6_I1_O)        0.124    11.082 r  lm32_cpu/load_store_unit/dcache/d_adr_o[2]_i_1/O
                         net (fo=1, routed)           0.000    11.082    lm32_cpu/load_store_unit/dcache_n_121
    SLICE_X137Y142       FDRE                                         r  lm32_cpu/load_store_unit/d_adr_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3559, routed)        1.570    11.570    lm32_cpu/load_store_unit/out
    SLICE_X137Y142       FDRE                                         r  lm32_cpu/load_store_unit/d_adr_o_reg[2]/C
                         clock pessimism              0.096    11.666    
                         clock uncertainty           -0.057    11.610    
    SLICE_X137Y142       FDRE (Setup_fdre_C_D)        0.031    11.641    lm32_cpu/load_store_unit/d_adr_o_reg[2]
  -------------------------------------------------------------------
                         required time                         11.641    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  0.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine6_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_18_22/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.898%)  route 0.275ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3559, routed)        0.616     0.616    sys_clk
    SLICE_X141Y153       FDRE                                         r  netsoc_sdram_bankmachine6_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y153       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  netsoc_sdram_bankmachine6_produce_reg[0]/Q
                         net (fo=35, routed)          0.275     1.032    storage_8_reg_0_7_18_22/ADDRD0
    SLICE_X142Y154       RAMD32                                       r  storage_8_reg_0_7_18_22/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3559, routed)        0.888     0.888    storage_8_reg_0_7_18_22/WCLK
    SLICE_X142Y154       RAMD32                                       r  storage_8_reg_0_7_18_22/RAMA/CLK
                         clock pessimism             -0.234     0.655    
    SLICE_X142Y154       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.965    storage_8_reg_0_7_18_22/RAMA
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine6_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_18_22/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.898%)  route 0.275ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3559, routed)        0.616     0.616    sys_clk
    SLICE_X141Y153       FDRE                                         r  netsoc_sdram_bankmachine6_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y153       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  netsoc_sdram_bankmachine6_produce_reg[0]/Q
                         net (fo=35, routed)          0.275     1.032    storage_8_reg_0_7_18_22/ADDRD0
    SLICE_X142Y154       RAMD32                                       r  storage_8_reg_0_7_18_22/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3559, routed)        0.888     0.888    storage_8_reg_0_7_18_22/WCLK
    SLICE_X142Y154       RAMD32                                       r  storage_8_reg_0_7_18_22/RAMA_D1/CLK
                         clock pessimism             -0.234     0.655    
    SLICE_X142Y154       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.965    storage_8_reg_0_7_18_22/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine6_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_18_22/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.898%)  route 0.275ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3559, routed)        0.616     0.616    sys_clk
    SLICE_X141Y153       FDRE                                         r  netsoc_sdram_bankmachine6_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y153       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  netsoc_sdram_bankmachine6_produce_reg[0]/Q
                         net (fo=35, routed)          0.275     1.032    storage_8_reg_0_7_18_22/ADDRD0
    SLICE_X142Y154       RAMD32                                       r  storage_8_reg_0_7_18_22/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3559, routed)        0.888     0.888    storage_8_reg_0_7_18_22/WCLK
    SLICE_X142Y154       RAMD32                                       r  storage_8_reg_0_7_18_22/RAMB/CLK
                         clock pessimism             -0.234     0.655    
    SLICE_X142Y154       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.965    storage_8_reg_0_7_18_22/RAMB
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine6_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_18_22/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.898%)  route 0.275ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3559, routed)        0.616     0.616    sys_clk
    SLICE_X141Y153       FDRE                                         r  netsoc_sdram_bankmachine6_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y153       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  netsoc_sdram_bankmachine6_produce_reg[0]/Q
                         net (fo=35, routed)          0.275     1.032    storage_8_reg_0_7_18_22/ADDRD0
    SLICE_X142Y154       RAMD32                                       r  storage_8_reg_0_7_18_22/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3559, routed)        0.888     0.888    storage_8_reg_0_7_18_22/WCLK
    SLICE_X142Y154       RAMD32                                       r  storage_8_reg_0_7_18_22/RAMB_D1/CLK
                         clock pessimism             -0.234     0.655    
    SLICE_X142Y154       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.965    storage_8_reg_0_7_18_22/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine6_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_18_22/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.898%)  route 0.275ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3559, routed)        0.616     0.616    sys_clk
    SLICE_X141Y153       FDRE                                         r  netsoc_sdram_bankmachine6_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y153       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  netsoc_sdram_bankmachine6_produce_reg[0]/Q
                         net (fo=35, routed)          0.275     1.032    storage_8_reg_0_7_18_22/ADDRD0
    SLICE_X142Y154       RAMD32                                       r  storage_8_reg_0_7_18_22/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3559, routed)        0.888     0.888    storage_8_reg_0_7_18_22/WCLK
    SLICE_X142Y154       RAMD32                                       r  storage_8_reg_0_7_18_22/RAMC/CLK
                         clock pessimism             -0.234     0.655    
    SLICE_X142Y154       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.965    storage_8_reg_0_7_18_22/RAMC
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine6_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_18_22/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.898%)  route 0.275ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3559, routed)        0.616     0.616    sys_clk
    SLICE_X141Y153       FDRE                                         r  netsoc_sdram_bankmachine6_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y153       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  netsoc_sdram_bankmachine6_produce_reg[0]/Q
                         net (fo=35, routed)          0.275     1.032    storage_8_reg_0_7_18_22/ADDRD0
    SLICE_X142Y154       RAMD32                                       r  storage_8_reg_0_7_18_22/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3559, routed)        0.888     0.888    storage_8_reg_0_7_18_22/WCLK
    SLICE_X142Y154       RAMD32                                       r  storage_8_reg_0_7_18_22/RAMC_D1/CLK
                         clock pessimism             -0.234     0.655    
    SLICE_X142Y154       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.965    storage_8_reg_0_7_18_22/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine6_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_18_22/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.898%)  route 0.275ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3559, routed)        0.616     0.616    sys_clk
    SLICE_X141Y153       FDRE                                         r  netsoc_sdram_bankmachine6_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y153       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  netsoc_sdram_bankmachine6_produce_reg[0]/Q
                         net (fo=35, routed)          0.275     1.032    storage_8_reg_0_7_18_22/ADDRD0
    SLICE_X142Y154       RAMS32                                       r  storage_8_reg_0_7_18_22/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3559, routed)        0.888     0.888    storage_8_reg_0_7_18_22/WCLK
    SLICE_X142Y154       RAMS32                                       r  storage_8_reg_0_7_18_22/RAMD/CLK
                         clock pessimism             -0.234     0.655    
    SLICE_X142Y154       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.965    storage_8_reg_0_7_18_22/RAMD
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine6_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_18_22/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.898%)  route 0.275ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3559, routed)        0.616     0.616    sys_clk
    SLICE_X141Y153       FDRE                                         r  netsoc_sdram_bankmachine6_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y153       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  netsoc_sdram_bankmachine6_produce_reg[0]/Q
                         net (fo=35, routed)          0.275     1.032    storage_8_reg_0_7_18_22/ADDRD0
    SLICE_X142Y154       RAMS32                                       r  storage_8_reg_0_7_18_22/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3559, routed)        0.888     0.888    storage_8_reg_0_7_18_22/WCLK
    SLICE_X142Y154       RAMS32                                       r  storage_8_reg_0_7_18_22/RAMD_D1/CLK
                         clock pessimism             -0.234     0.655    
    SLICE_X142Y154       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.965    storage_8_reg_0_7_18_22/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.674%)  route 0.278ns (66.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3559, routed)        0.571     0.571    sys_clk
    SLICE_X93Y129        FDRE                                         r  ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y129        FDRE (Prop_fdre_C_Q)         0.141     0.712 r  ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.278     0.989    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X96Y129        RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3559, routed)        0.841     0.841    storage_14_reg_0_1_6_11/WCLK
    SLICE_X96Y129        RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA/CLK
                         clock pessimism             -0.234     0.607    
    SLICE_X96Y129        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.917    storage_14_reg_0_1_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.674%)  route 0.278ns (66.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3559, routed)        0.571     0.571    sys_clk
    SLICE_X93Y129        FDRE                                         r  ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y129        FDRE (Prop_fdre_C_Q)         0.141     0.712 r  ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.278     0.989    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X96Y129        RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3559, routed)        0.841     0.841    storage_14_reg_0_1_6_11/WCLK
    SLICE_X96Y129        RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA_D1/CLK
                         clock pessimism             -0.234     0.607    
    SLICE_X96Y129        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.917    storage_14_reg_0_1_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y57     lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y58     lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y50    mem_2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y50    mem_2_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y51    mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y51    mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X8Y29    memdat_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16    storage_11_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X6Y49    mem_grain0_1_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y143  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y143  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y143  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y143  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y143  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y143  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y143  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y143  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y146  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y124   storage_13_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y124   storage_13_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y124   storage_13_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y124   storage_13_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y124   storage_13_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y124   storage_13_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y124   storage_13_reg_0_1_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y124   storage_13_reg_0_1_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y124   storage_13_reg_0_1_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y124   storage_13_reg_0_1_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y124   storage_13_reg_0_1_12_17/RAMA_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal          |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock             |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.262 (r) | FAST    |     3.292 (r) | SLOW    | netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.738 (r) | FAST    |     4.766 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.666 (f) | FAST    |     4.766 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.743 (r) | FAST    |     4.766 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.671 (f) | FAST    |     4.766 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.749 (r) | FAST    |     4.774 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.677 (f) | FAST    |     4.774 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.722 (r) | FAST    |     4.752 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.650 (f) | FAST    |     4.752 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.720 (r) | FAST    |     4.750 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.648 (f) | FAST    |     4.750 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.742 (r) | FAST    |     4.766 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.670 (f) | FAST    |     4.766 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.737 (r) | FAST    |     4.766 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.665 (f) | FAST    |     4.766 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.752 (r) | FAST    |     4.776 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.680 (f) | FAST    |     4.776 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.734 (r) | FAST    |     4.765 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (f) | FAST    |     4.765 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.723 (r) | FAST    |     4.754 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.651 (f) | FAST    |     4.754 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.746 (r) | FAST    |     4.777 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.674 (f) | FAST    |     4.777 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.731 (r) | FAST    |     4.763 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.659 (f) | FAST    |     4.763 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.716 (r) | FAST    |     4.748 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.644 (f) | FAST    |     4.748 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.733 (r) | FAST    |     4.765 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.661 (f) | FAST    |     4.765 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | netsoc_pll_sys4x  |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (r) | FAST    |     0.346 (r) | FAST    |                   |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (f) | FAST    |     0.346 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (r) | FAST    |     0.364 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (f) | FAST    |     0.364 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (r) | FAST    |     0.367 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (f) | FAST    |     0.367 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (r) | FAST    |     0.356 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (f) | FAST    |     0.356 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (r) | FAST    |     0.357 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (f) | FAST    |     0.357 (f) | FAST    |                   |
sys_clk    | cpu_reset        | FDPE           | -        |     1.777 (r) | SLOW    |    -0.144 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDRE           | -        |     5.883 (r) | SLOW    |    -2.311 (r) | FAST    |                   |
sys_clk    | serial_rx        | FDRE           | -        |     5.149 (r) | SLOW    |    -1.840 (r) | FAST    |                   |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     6.878 (r) | SLOW    |    -1.734 (r) | FAST    |                   |
sys_clk    | user_sw0         | FDRE           | -        |    11.058 (r) | SLOW    |    -2.589 (r) | FAST    |                   |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal             |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | netsoc_pll_sys4x_dqs |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (r) | SLOW    |      5.703 (r) | FAST    | ethphy_pll_clk_tx90  |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (f) | SLOW    |      5.703 (f) | FAST    | ethphy_pll_clk_tx90  |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (r) | SLOW    |      1.969 (r) | FAST    |                      |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (f) | SLOW    |      1.969 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (r) | SLOW    |      1.939 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (f) | SLOW    |      1.939 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (r) | SLOW    |      1.941 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (f) | SLOW    |      1.941 (f) | FAST    |                      |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      7.681 (r) | SLOW    |      2.027 (r) | FAST    |                      |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      6.925 (r) | SLOW    |      1.682 (r) | FAST    |                      |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      7.228 (r) | SLOW    |      1.813 (r) | FAST    |                      |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      7.854 (r) | SLOW    |      2.132 (r) | FAST    |                      |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      8.004 (r) | SLOW    |      2.199 (r) | FAST    |                      |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      7.216 (r) | SLOW    |      1.805 (r) | FAST    |                      |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      8.003 (r) | SLOW    |      2.174 (r) | FAST    |                      |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      7.378 (r) | SLOW    |      1.875 (r) | FAST    |                      |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      7.996 (r) | SLOW    |      2.181 (r) | FAST    |                      |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      8.913 (r) | SLOW    |      2.605 (r) | FAST    |                      |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      8.156 (r) | SLOW    |      2.244 (r) | FAST    |                      |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      8.449 (r) | SLOW    |      2.389 (r) | FAST    |                      |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      9.053 (r) | SLOW    |      2.652 (r) | FAST    |                      |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      9.065 (r) | SLOW    |      2.682 (r) | FAST    |                      |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      8.600 (r) | SLOW    |      2.448 (r) | FAST    |                      |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      9.205 (r) | SLOW    |      2.727 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      7.668 (r) | SLOW    |      1.992 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      8.890 (r) | SLOW    |      2.544 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      7.669 (r) | SLOW    |      1.994 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      8.891 (r) | SLOW    |      2.542 (r) | FAST    |                      |
sys_clk    | eth_mdc          | FDRE           | -     |     12.467 (r) | SLOW    |      4.924 (r) | FAST    |                      |
sys_clk    | eth_mdio         | FDSE           | -     |     12.385 (r) | SLOW    |      4.091 (r) | FAST    |                      |
sys_clk    | eth_rst_n        | FDRE           | -     |     14.460 (r) | SLOW    |      3.918 (r) | FAST    |                      |
sys_clk    | oled_dc          | FDRE           | -     |     11.611 (r) | SLOW    |      4.348 (r) | FAST    |                      |
sys_clk    | oled_res         | FDRE           | -     |     11.735 (r) | SLOW    |      4.364 (r) | FAST    |                      |
sys_clk    | oled_sclk        | FDRE           | -     |     11.567 (r) | SLOW    |      4.318 (r) | FAST    |                      |
sys_clk    | oled_sdin        | FDRE           | -     |     11.791 (r) | SLOW    |      4.406 (r) | FAST    |                      |
sys_clk    | oled_vbat        | FDRE           | -     |     11.725 (r) | SLOW    |      4.371 (r) | FAST    |                      |
sys_clk    | oled_vdd         | FDRE           | -     |      9.997 (r) | SLOW    |      3.422 (r) | FAST    |                      |
sys_clk    | serial_tx        | FDSE           | -     |     10.805 (r) | SLOW    |      3.704 (r) | FAST    |                      |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |     13.871 (r) | SLOW    |      4.978 (r) | FAST    |                      |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     13.645 (r) | SLOW    |      4.932 (r) | FAST    |                      |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.072 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         7.132 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         6.179 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         7.640 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         6.592 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         2.107 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.958 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.771 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.133 ns
Ideal Clock Offset to Actual Clock: 2.711 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.738 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.666 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.743 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.671 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.749 (r) | FAST    |   4.774 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.677 (f) | FAST    |   4.774 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.722 (r) | FAST    |   4.752 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.650 (f) | FAST    |   4.752 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.720 (r) | FAST    |   4.750 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.648 (f) | FAST    |   4.750 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.742 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.670 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.737 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.665 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.752 (r) | FAST    |   4.776 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.680 (f) | FAST    |   4.776 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.734 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.662 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.723 (r) | FAST    |   4.754 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.651 (f) | FAST    |   4.754 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.746 (r) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.674 (f) | FAST    |   4.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.731 (r) | FAST    |   4.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.659 (f) | FAST    |   4.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.716 (r) | FAST    |   4.748 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.644 (f) | FAST    |   4.748 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.733 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.661 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.644 (f) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 0.750 ns
Ideal Clock Offset to Actual Clock: -0.008 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.374 (r) | FAST    |  0.364 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.374 (f) | FAST    |  0.364 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (f) | FAST    |  0.367 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (r) | FAST    |  0.356 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (f) | FAST    |  0.356 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (r) | FAST    |  0.357 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (f) | FAST    |  0.357 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.383 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 2.280 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.681 (r) | SLOW    |   2.027 (r) | FAST    |    0.756 |
ddram_dq[1]        |   6.925 (r) | SLOW    |   1.682 (r) | FAST    |    0.000 |
ddram_dq[2]        |   7.228 (r) | SLOW    |   1.813 (r) | FAST    |    0.303 |
ddram_dq[3]        |   7.854 (r) | SLOW    |   2.132 (r) | FAST    |    0.929 |
ddram_dq[4]        |   8.004 (r) | SLOW    |   2.199 (r) | FAST    |    1.079 |
ddram_dq[5]        |   7.216 (r) | SLOW    |   1.805 (r) | FAST    |    0.291 |
ddram_dq[6]        |   8.003 (r) | SLOW    |   2.174 (r) | FAST    |    1.078 |
ddram_dq[7]        |   7.378 (r) | SLOW    |   1.875 (r) | FAST    |    0.453 |
ddram_dq[8]        |   7.996 (r) | SLOW    |   2.181 (r) | FAST    |    1.071 |
ddram_dq[9]        |   8.913 (r) | SLOW    |   2.605 (r) | FAST    |    1.988 |
ddram_dq[10]       |   8.156 (r) | SLOW    |   2.244 (r) | FAST    |    1.231 |
ddram_dq[11]       |   8.449 (r) | SLOW    |   2.389 (r) | FAST    |    1.524 |
ddram_dq[12]       |   9.053 (r) | SLOW    |   2.652 (r) | FAST    |    2.128 |
ddram_dq[13]       |   9.065 (r) | SLOW    |   2.682 (r) | FAST    |    2.140 |
ddram_dq[14]       |   8.600 (r) | SLOW    |   2.448 (r) | FAST    |    1.675 |
ddram_dq[15]       |   9.205 (r) | SLOW    |   2.727 (r) | FAST    |    2.280 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.205 (r) | SLOW    |   1.682 (r) | FAST    |    2.280 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.223 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.668 (r) | SLOW    |   1.992 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   8.890 (r) | SLOW    |   2.544 (r) | FAST    |    1.222 |
ddram_dqs_p[0]     |   7.669 (r) | SLOW    |   1.994 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   8.891 (r) | SLOW    |   2.542 (r) | FAST    |    1.223 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.891 (r) | SLOW    |   1.992 (r) | FAST    |    1.223 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.006 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.602 (r) | SLOW    |   1.939 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.602 (f) | SLOW    |   1.939 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[1]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[3]     |   5.604 (r) | SLOW    |   1.941 (r) | FAST    |    0.002 |
eth_tx_data[3]     |   5.604 (f) | SLOW    |   1.941 (f) | FAST    |    0.002 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.607 (r) | SLOW    |   1.939 (r) | FAST    |    0.006 |
-------------------+-------------+---------+-------------+---------+----------+




