+---------------------------------------------------------------------+
|  Log file: mau.resources.log                                        |
|  Compiler version: 9.11.2                                           |
|  Created on: Sun Apr 13 10:09:41 2025                               |
|  Run ID: 101cc9c3a6c14f75                                           |
+---------------------------------------------------------------------+


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Stage Number | Exact Match Input xbar | Ternary Match Input xbar | Hash Bit | Hash Dist Unit | Gateway | SRAM | Map RAM | TCAM | VLIW Instr | Meter ALU | Stats ALU | Stash | Exact Match Search Bus | Exact Match Result Bus | Tind Result Bus | Action Data Bus Bytes | 8-bit Action Slots | 16-bit Action Slots | 32-bit Action Slots | Logical TableID |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|      0       |           17           |            0             |   112    |       2        |    2    |  8   |    0    |  0   |     3      |     0     |     0     |   2   |           3            |           3            |        3        |           15          |         0          |          0          |          0          |        6        |
|      1       |           31           |            0             |   165    |       3        |    6    |  17  |    8    |  0   |     7      |     4     |     0     |   3   |           8            |           9            |        8        |           24          |         0          |          0          |          0          |        12       |
|      2       |           35           |            0             |   129    |       3        |    2    |  14  |    4    |  0   |     3      |     2     |     0     |   2   |           3            |           4            |        2        |           28          |         0          |          0          |          0          |        6        |
|      3       |           14           |            16            |    10    |       1        |    3    |  9   |    4    |  4   |     3      |     2     |     0     |   0   |           2            |           2            |        1        |           12          |         0          |          0          |          0          |        6        |
|      4       |           0            |            0             |    0     |       0        |    0    |  0   |    0    |  0   |     2      |     0     |     0     |   0   |           0            |           0            |        3        |           0           |         0          |          0          |          0          |        3        |
|      5       |           16           |            17            |    20    |       2        |    0    |  10  |    6    |  10  |     32     |     3     |     0     |   0   |           0            |           0            |        4        |           12          |         0          |          0          |          0          |        4        |
|      6       |           0            |            16            |    0     |       0        |    0    |  1   |    0    |  3   |     2      |     0     |     0     |   0   |           0            |           0            |        2        |           0           |         0          |          0          |          0          |        2        |
|      7       |           6            |            33            |    10    |       1        |    0    |  4   |    2    |  7   |     32     |     1     |     0     |   0   |           0            |           0            |        2        |           4           |         0          |          0          |          0          |        2        |
|      8       |           12           |            0             |    16    |       1        |    2    |  2   |    2    |  0   |     1      |     1     |     0     |   0   |           1            |           2            |        1        |           4           |         0          |          0          |          0          |        2        |
|      9       |           6            |            0             |    16    |       1        |    1    |  2   |    2    |  0   |     1      |     1     |     0     |   0   |           1            |           1            |        1        |           0           |         0          |          0          |          0          |        2        |
|      10      |           0            |            0             |    0     |       0        |    0    |  0   |    0    |  0   |     1      |     0     |     0     |   0   |           0            |           0            |        1        |           0           |         0          |          0          |          0          |        1        |
|      11      |           0            |            8             |    0     |       0        |    0    |  3   |    2    |  2   |     3      |     1     |     0     |   0   |           0            |           0            |        1        |           0           |         0          |          0          |          0          |        1        |
|              |                        |                          |          |                |         |      |         |      |            |           |           |       |                        |                        |                 |                       |                    |                     |                     |                 |
|    Totals    |          137           |            90            |   478    |       14       |    16   |  70  |    30   |  26  |     90     |     15    |     0     |   7   |           18           |           21           |        29       |           99          |         0          |          0          |          0          |        47       |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Stage Number | Exact Match Input xbar | Ternary Match Input xbar | Hash Bit | Hash Dist Unit | Gateway |  SRAM  | Map RAM |  TCAM  | VLIW Instr | Meter ALU | Stats ALU | Stash  | Exact Match Search Bus | Exact Match Result Bus | Tind Result Bus | Action Data Bus Bytes | 8-bit Action Slots | 16-bit Action Slots | 32-bit Action Slots | Logical TableID |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|      0       |         13.28%         |          0.00%           |  26.92%  |     33.33%     |  12.50% | 10.00% |  0.00%  | 0.00%  |   9.38%    |   0.00%   |   0.00%   | 12.50% |         18.75%         |         18.75%         |      18.75%     |         11.72%        |       0.00%        |        0.00%        |        0.00%        |      37.50%     |
|      1       |         24.22%         |          0.00%           |  39.66%  |     50.00%     |  37.50% | 21.25% |  16.67% | 0.00%  |   21.88%   |  100.00%  |   0.00%   | 18.75% |         50.00%         |         56.25%         |      50.00%     |         18.75%        |       0.00%        |        0.00%        |        0.00%        |      75.00%     |
|      2       |         27.34%         |          0.00%           |  31.01%  |     50.00%     |  12.50% | 17.50% |  8.33%  | 0.00%  |   9.38%    |   50.00%  |   0.00%   | 12.50% |         18.75%         |         25.00%         |      12.50%     |         21.88%        |       0.00%        |        0.00%        |        0.00%        |      37.50%     |
|      3       |         10.94%         |          24.24%          |  2.40%   |     16.67%     |  18.75% | 11.25% |  8.33%  | 16.67% |   9.38%    |   50.00%  |   0.00%   | 0.00%  |         12.50%         |         12.50%         |      6.25%      |         9.38%         |       0.00%        |        0.00%        |        0.00%        |      37.50%     |
|      4       |         0.00%          |          0.00%           |  0.00%   |     0.00%      |  0.00%  | 0.00%  |  0.00%  | 0.00%  |   6.25%    |   0.00%   |   0.00%   | 0.00%  |         0.00%          |         0.00%          |      18.75%     |         0.00%         |       0.00%        |        0.00%        |        0.00%        |      18.75%     |
|      5       |         12.50%         |          25.76%          |  4.81%   |     33.33%     |  0.00%  | 12.50% |  12.50% | 41.67% |  100.00%   |   75.00%  |   0.00%   | 0.00%  |         0.00%          |         0.00%          |      25.00%     |         9.38%         |       0.00%        |        0.00%        |        0.00%        |      25.00%     |
|      6       |         0.00%          |          24.24%          |  0.00%   |     0.00%      |  0.00%  | 1.25%  |  0.00%  | 12.50% |   6.25%    |   0.00%   |   0.00%   | 0.00%  |         0.00%          |         0.00%          |      12.50%     |         0.00%         |       0.00%        |        0.00%        |        0.00%        |      12.50%     |
|      7       |         4.69%          |          50.00%          |  2.40%   |     16.67%     |  0.00%  | 5.00%  |  4.17%  | 29.17% |  100.00%   |   25.00%  |   0.00%   | 0.00%  |         0.00%          |         0.00%          |      12.50%     |         3.12%         |       0.00%        |        0.00%        |        0.00%        |      12.50%     |
|      8       |         9.38%          |          0.00%           |  3.85%   |     16.67%     |  12.50% | 2.50%  |  4.17%  | 0.00%  |   3.12%    |   25.00%  |   0.00%   | 0.00%  |         6.25%          |         12.50%         |      6.25%      |         3.12%         |       0.00%        |        0.00%        |        0.00%        |      12.50%     |
|      9       |         4.69%          |          0.00%           |  3.85%   |     16.67%     |  6.25%  | 2.50%  |  4.17%  | 0.00%  |   3.12%    |   25.00%  |   0.00%   | 0.00%  |         6.25%          |         6.25%          |      6.25%      |         0.00%         |       0.00%        |        0.00%        |        0.00%        |      12.50%     |
|      10      |         0.00%          |          0.00%           |  0.00%   |     0.00%      |  0.00%  | 0.00%  |  0.00%  | 0.00%  |   3.12%    |   0.00%   |   0.00%   | 0.00%  |         0.00%          |         0.00%          |      6.25%      |         0.00%         |       0.00%        |        0.00%        |        0.00%        |      6.25%      |
|      11      |         0.00%          |          12.12%          |  0.00%   |     0.00%      |  0.00%  | 3.75%  |  4.17%  | 8.33%  |   9.38%    |   25.00%  |   0.00%   | 0.00%  |         0.00%          |         0.00%          |      6.25%      |         0.00%         |       0.00%        |        0.00%        |        0.00%        |      6.25%      |
|              |                        |                          |          |                |         |        |         |        |            |           |           |        |                        |                        |                 |                       |                    |                     |                     |                 |
|   Average    |         8.92%          |          11.36%          |  9.58%   |     19.44%     |  8.33%  | 7.29%  |  5.21%  | 9.03%  |   23.44%   |   31.25%  |   0.00%   | 3.65%  |         9.38%          |         10.94%         |      15.10%     |         6.45%         |       0.00%        |        0.00%        |        0.00%        |      24.48%     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Allocated Resource Usage
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        Table                         | Stage  | Crossbar | Hash | Gateways | RAMs | TCAMs | Map  | Action |  VLIW |  Exm   |  Exm   |  Tind  |
|                         Name                         | Number |  Bytes   | Bits |          |      |       | RAMs |  Data  | Slots | Search | Result | Result |
|                                                      |        |          |      |          |      |       |      |  Bus   |       |  Bus   |  Bus   |  Bus   |
|                                                      |        |          |      |          |      |       |      | Bytes  |       |        |        |        |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|             IngressParser.$PORT_METADATA             |   -1   |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|               Ingress.t_igr.tiForward                |   0    |    8     |  40  |    0     |  4   |   0   |  0   |   2    |   2   |   1    |   1    |   0    |
|               Ingress.t_igr.tiRotateF                |   0    |    2     |  40  |    0     |  4   |   0   |  0   |   2    |   2   |   1    |   1    |   0    |
|            Ingress.t_igr.tiToggleCebinae             |   0    |    0     |  0   |    0     |  0   |   0   |  0   |   4    |   2   |   0    |   0    |   1    |
|                        cond-5                        |   0    |    2     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|                    tbl_main197_0                     |   0    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|                     tbl_main198                      |   0    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|                  tbl_t_igr_aiSetTs                   |   0    |    10    |  32  |    0     |  0   |   0   |  0   |   7    |   1   |   0    |   1    |   0    |
|              tbl_t_igr_aiSetTs-gateway               |   0    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|            Egress.t_egr.dpt_2_merged_tbl             |   1    |    8     |  10  |    0     |  0   |   0   |  0   |   2    |   1   |   0    |   1    |   0    |
|                 Ingress.t_igr.fCount                 |   1    |    0     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|           Ingress.t_igr.ri_base_round_time           |   1    |    4     |  32  |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|                Ingress.t_igr.ri_headq                |   1    |    0     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|                Ingress.t_igr.ri_tailq                |   1    |    0     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|                Ingress.t_igr.tiCalcF                 |   1    |    8     |  40  |    0     |  4   |   0   |  0   |   0    |   2   |   1    |   1    |   0    |
|            Ingress.t_igr.tiCalcSaturated             |   1    |    2     |  10  |    0     |  1   |   0   |  0   |   0    |   2   |   1    |   1    |   0    |
|             Ingress.t_igr.tiDrop_rotate              |   1    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   2   |   0    |   1    |   0    |
|             Ingress.t_igr.tiReadLastSize             |   1    |    2     |  40  |    0     |  4   |   0   |  0   |   4    |   1   |   1    |   1    |   0    |
|             Ingress.t_igr.tiRotateHeadq              |   1    |    0     |  0   |    0     |  0   |   0   |  0   |   4    |   2   |   0    |   1    |   0    |
|           Ingress.t_igr.tiRotateRoundTime            |   1    |    0     |  0   |    0     |  0   |   0   |  0   |   4    |   2   |   0    |   1    |   0    |
|             Ingress.t_igr.tiRotateTailq              |   1    |    0     |  0   |    0     |  0   |   0   |  0   |   4    |   2   |   0    |   1    |   0    |
|                        cond-8                        |   1    |    5     |  1   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   1    |
|                t_egr_dpt_2_merged_tbl                |   1    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|             t_igr_tiDrop_rotate-gateway              |   1    |    2     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   1    |
|             t_igr_tiRotateHeadq-gateway              |   1    |    2     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   1    |
|           t_igr_tiRotateRoundTime-gateway            |   1    |    2     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   1    |
|             t_igr_tiRotateTailq-gateway              |   1    |    2     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   1    |
|                 tbl_t_igr_aiGetHeadq                 |   1    |    0     |  0   |    0     |  0   |   0   |  0   |   4    |   1   |   0    |   0    |   1    |
|             tbl_t_igr_aiGetRelativeRound             |   1    |    0     |  0   |    0     |  0   |   0   |  0   |   4    |   1   |   0    |   0    |   1    |
|                 tbl_t_igr_aiGetTailq                 |   1    |    0     |  0   |    0     |  0   |   0   |  0   |   4    |   1   |   0    |   0    |   1    |
|                tbl_t_igr_aiSetPktLen                 |   1    |    4     |  32  |    0     |  0   |   0   |  0   |   6    |   1   |   0    |   1    |   0    |
|            tbl_t_igr_aiSetPktLen-gateway             |   1    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|            Egress.t_egr.dpt_1_merged_tbl             |   2    |    13    |  33  |    0     |  0   |   0   |  0   |   4    |   1   |   0    |   1    |   0    |
|                Egress.t_egr.port_cts                 |   2    |    4     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|            Ingress.t_igr.riRotateLastSize            |   2    |    4     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|            Ingress.t_igr.tiGetRates_head             |   2    |    6     |  40  |    0     |  4   |   0   |  0   |   8    |   1   |   1    |   1    |   0    |
|         Ingress.t_igr.tiGetRates_head$action         |   2    |    0     |  0   |    0     |  1   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|            Ingress.t_igr.tiGetRates_tail             |   2    |    6     |  40  |    0     |  4   |   0   |  0   |   8    |   1   |   1    |   1    |   0    |
|         Ingress.t_igr.tiGetRates_tail$action         |   2    |    0     |  0   |    0     |  1   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|                t_egr_dpt_1_merged_tbl                |   2    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|            t_egr_dpt_1_merged_tbl-gateway            |   2    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|         tbl_t_igr_aiCalc_relative_round_m_dt         |   2    |    0     |  0   |    0     |  0   |   0   |  0   |   4    |   1   |   0    |   0    |   1    |
|              tbl_t_igr_aiDebugLastSize               |   2    |    2     |  16  |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   1    |   0    |
|          tbl_t_igr_aiDebugLastSize-gateway           |   2    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|      tbl_t_igr_aiPrecompute_relative_round_test      |   2    |    0     |  0   |    0     |  0   |   0   |  0   |   4    |   1   |   0    |   0    |   1    |
|            Egress.t_egr.dpt_3_merged_tbl             |   3    |    0     |  0   |    0     |  0   |   0   |  0   |   4    |   1   |   0    |   1    |   0    |
|            Egress.t_egr.dpt_4_merged_tbl             |   3    |    2     |  10  |    0     |  0   |   0   |  0   |   4    |   1   |   0    |   1    |   0    |
|                Egress.t_egr.flow_dst1                |   3    |    4     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|                Egress.t_egr.flow_src1                |   3    |    4     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|          Ingress.t_igr.tiCalc_log_rate_head          |   3    |    4     |  0   |    0     |  0   |   1   |  0   |   1    |   2   |   0    |   0    |   0    |
|      Ingress.t_igr.tiCalc_log_rate_head$action       |   3    |    0     |  0   |    0     |  1   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|          Ingress.t_igr.tiCalc_log_rate_tail          |   3    |    4     |  0   |    0     |  1   |   1   |  0   |   1    |   2   |   0    |   0    |   1    |
|      Ingress.t_igr.tiCalc_log_rate_tail$action       |   3    |    0     |  0   |    0     |  1   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|       Ingress.t_igr.tiCalc_log_relative_round        |   3    |    4     |  0   |    0     |  0   |   1   |  0   |   1    |   2   |   0    |   0    |   0    |
|    Ingress.t_igr.tiCalc_log_relative_round$action    |   3    |    0     |  0   |    0     |  1   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|     Ingress.t_igr.tiCalc_log_relative_round_m_dt     |   3    |    4     |  0   |    0     |  0   |   1   |  0   |   1    |   2   |   0    |   0    |   0    |
| Ingress.t_igr.tiCalc_log_relative_round_m_dt$action  |   3    |    0     |  0   |    0     |  1   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|                        cond-6                        |   3    |    4     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|                t_egr_dpt_3_merged_tbl                |   3    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|            t_egr_dpt_3_merged_tbl-gateway            |   3    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|                t_egr_dpt_4_merged_tbl                |   3    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|            t_egr_dpt_4_merged_tbl-gateway            |   3    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|            Egress.t_egr.dpt_5_merged_tbl             |   4    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|         tbl_t_igr_aiCalc_log_aggregate_size          |   4    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
| tbl_t_igr_aiCalc_log_relative_round_m_dt_x_rate_tail |   4    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|            Egress.t_egr.dpt_6_merged_tbl             |   5    |    16    |  0   |    0     |  1   |   3   |  0   |   4    |   3   |   0    |   0    |   1    |
|            Egress.t_egr.dpt_7_merged_tbl             |   5    |    18    |  10  |    0     |  1   |   3   |  0   |   4    |   3   |   0    |   0    |   1    |
|            Egress.t_egr.dpt_8_merged_tbl             |   5    |    18    |  10  |    0     |  1   |   3   |  0   |   0    |   3   |   0    |   0    |   1    |
|                Egress.t_egr.flow_ct1                 |   5    |    4     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|                Egress.t_egr.flow_dst2                |   5    |    4     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|                Egress.t_egr.flow_src2                |   5    |    4     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
| Ingress.t_igr.tiExp_relative_round_m_dt_x_rate_tail  |   5    |    1     |  0   |    0     |  1   |   1   |  0   |   4    |   33  |   0    |   0    |   1    |
|                t_egr_dpt_6_merged_tbl                |   5    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|                t_egr_dpt_7_merged_tbl                |   5    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|                t_egr_dpt_8_merged_tbl                |   5    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|            Egress.t_egr.dpt_9_merged_tbl             |   6    |    16    |  0   |    0     |  1   |   3   |  0   |   0    |   3   |   0    |   0    |   1    |
|         tbl_t_igr_aiCalc_aggregate_size_else         |   6    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|            Egress.t_egr.dpt_10_merged_tbl            |   7    |    34    |  10  |    0     |  1   |   6   |  0   |   0    |   3   |   0    |   0    |   1    |
|                Egress.t_egr.flow_ct2                 |   7    |    4     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|          Ingress.t_igr.tiExp_aggregate_size          |   7    |    1     |  0   |    0     |  1   |   1   |  0   |   4    |   33  |   0    |   0    |   1    |
|               t_egr_dpt_10_merged_tbl                |   7    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|                Ingress.t_igr.ri_bytes                |   8    |    8     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|                        cond-7                        |   8    |    2     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   1    |
|                tbl_t_igr_aiCountBytes                |   8    |    2     |  16  |    0     |  0   |   0   |  0   |   4    |   1   |   0    |   1    |   0    |
|              tbl_t_igr_ai_rotate_bytes               |   8    |    0     |  0   |    0     |  0   |   0   |  0   |   4    |   1   |   0    |   1    |   0    |
|          tbl_t_igr_ai_rotate_bytes-gateway           |   8    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|                Ingress.t_igr.riBytes                 |   9    |    4     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|              tbl_t_igr_aiCalc_past_head              |   9    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|             tbl_t_igr_aiDebugWriteBytes              |   9    |    2     |  16  |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   1    |   0    |
|         tbl_t_igr_aiDebugWriteBytes-gateway          |   9    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|              tbl_t_igr_aiCalc_past_tail              |   10   |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|              Ingress.t_igr.queueCounter              |   11   |    0     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|               Ingress.t_igr.tiSetQueue               |   11   |    8     |  0   |    0     |  1   |   2   |  0   |   0    |   4   |   0    |   0    |   1    |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

