<stg><name>hart</name>


<trans_list>

<trans id="150" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln10"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inst

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inst, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %pc

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pc, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %pc_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pc

]]></Node>
<StgValue><ssdm name="pc_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %inst_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %inst

]]></Node>
<StgValue><ssdm name="inst_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="32">
<![CDATA[
entry:8 %opcode = trunc i32 %inst_read

]]></Node>
<StgValue><ssdm name="opcode"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:9 %rd = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %inst_read, i32 7, i32 11

]]></Node>
<StgValue><ssdm name="rd"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:10 %rs1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %inst_read, i32 15, i32 19

]]></Node>
<StgValue><ssdm name="rs1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:11 %rs2 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %inst_read, i32 20, i32 24

]]></Node>
<StgValue><ssdm name="rs2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:12 %func3 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %inst_read, i32 12, i32 14

]]></Node>
<StgValue><ssdm name="func3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:13 %tmp5 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %inst_read, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:14 %offset_2 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %inst_read, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="offset_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="12">
<![CDATA[
entry:15 %sext_ln36 = sext i12 %offset_2

]]></Node>
<StgValue><ssdm name="sext_ln36"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:16 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inst_read, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:17 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inst_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:18 %tmp_3 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %inst_read, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:19 %tmp_6 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %inst_read, i32 25, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="4" op_5_bw="1">
<![CDATA[
entry:20 %offset_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i1.i6.i4.i1, i1 %tmp_1, i1 %tmp, i6 %tmp_6, i4 %tmp_3, i1 0

]]></Node>
<StgValue><ssdm name="offset_3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:21 %tmp_4 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %inst_read, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:22 %imm_20_U = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %tmp_4, i12 0

]]></Node>
<StgValue><ssdm name="imm_20_U"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:23 %tmp_5 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %inst_read, i32 21, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:24 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inst_read, i32 20

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:25 %tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inst_read, i32 12, i32 19

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="21" op_0_bw="21" op_1_bw="1" op_2_bw="8" op_3_bw="1" op_4_bw="10" op_5_bw="1">
<![CDATA[
entry:26 %offset_1 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i1.i8.i1.i10.i1, i1 %tmp_1, i8 %tmp_9, i1 %tmp_2, i10 %tmp_5, i1 0

]]></Node>
<StgValue><ssdm name="offset_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="21">
<![CDATA[
entry:27 %sext_ln41 = sext i21 %offset_1

]]></Node>
<StgValue><ssdm name="sext_ln41"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:28 %icmp_ln48 = icmp_eq  i5 %rd, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0" op_10_bw="7" op_11_bw="0" op_12_bw="7" op_13_bw="0" op_14_bw="7" op_15_bw="0">
<![CDATA[
entry:29 %switch_ln45 = switch i7 %opcode, void %sw.epilog, i7 51, void %sw.bb, i7 19, void %sw.bb73, i7 99, void %sw.bb94_ifconv, i7 55, void %sw.bb108, i7 23, void %sw.bb119, i7 111, void %sw.bb132, i7 103, void %sw.bb145

]]></Node>
<StgValue><ssdm name="switch_ln45"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb145:0 %br_ln73 = br i1 %icmp_ln48, void %if.then147, void %if.end153

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-25"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then147:0 %add_ln80_2 = add i32 %pc_read, i32 4

]]></Node>
<StgValue><ssdm name="add_ln80_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-25"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="5">
<![CDATA[
if.then147:1 %zext_ln73 = zext i5 %rd

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-25"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then147:2 %rf_addr_10 = getelementptr i32 %rf, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="rf_addr_10"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-25"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
if.then147:3 %store_ln73 = store i32 %add_ln80_2, i5 %rf_addr_10

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-25"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
if.then147:4 %br_ln73 = br void %if.end153

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end153:0 %next_pc_6 = add i32 %sext_ln36, i32 %pc_read

]]></Node>
<StgValue><ssdm name="next_pc_6"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.end153:1 %icmp_ln75 = icmp_eq  i3 %func3, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end153:2 %br_ln75 = br i1 %icmp_ln75, void %cond.true, void %cond.false

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-25"/>
<literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
cond.true:0 %next_pc_8 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %next_pc_6, i32 0, i1 1

]]></Node>
<StgValue><ssdm name="next_pc_8"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-25"/>
<literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
cond.true:1 %br_ln75 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-25"/>
<literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
cond.false:0 %next_pc_7 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %next_pc_6, i32 0, i1 0

]]></Node>
<StgValue><ssdm name="next_pc_7"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-25"/>
<literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
cond.false:1 %br_ln75 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb132:0 %br_ln69 = br i1 %icmp_ln48, void %if.then134, void %if.end140

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-17"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then134:0 %add_ln80_1 = add i32 %pc_read, i32 4

]]></Node>
<StgValue><ssdm name="add_ln80_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-17"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="5">
<![CDATA[
if.then134:1 %zext_ln69 = zext i5 %rd

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-17"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then134:2 %rf_addr_9 = getelementptr i32 %rf, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="rf_addr_9"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-17"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
if.then134:3 %store_ln69 = store i32 %add_ln80_1, i5 %rf_addr_9

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-17"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
if.then134:4 %br_ln69 = br void %if.end140

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end140:0 %next_pc_5 = add i32 %sext_ln41, i32 %pc_read

]]></Node>
<StgValue><ssdm name="next_pc_5"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
if.end140:1 %br_ln71 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb119:0 %br_ln65 = br i1 %icmp_ln48, void %if.then121, void %if.end127

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="23"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then121:0 %add_ln80 = add i32 %imm_20_U, i32 %pc_read

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="23"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="5">
<![CDATA[
if.then121:1 %zext_ln65 = zext i5 %rd

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="23"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then121:2 %rf_addr_8 = getelementptr i32 %rf, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="rf_addr_8"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="23"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
if.then121:3 %store_ln65 = store i32 %add_ln80, i5 %rf_addr_8

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="23"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
if.then121:4 %br_ln65 = br void %if.end127

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end127:0 %next_pc_4 = add i32 %pc_read, i32 4

]]></Node>
<StgValue><ssdm name="next_pc_4"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
if.end127:1 %br_ln67 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb108:0 %br_ln61 = br i1 %icmp_ln48, void %if.then110, void %if.end114

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="55"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="5">
<![CDATA[
if.then110:0 %zext_ln61 = zext i5 %rd

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="55"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then110:1 %rf_addr_7 = getelementptr i32 %rf, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="rf_addr_7"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="55"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
if.then110:2 %store_ln61 = store i32 %imm_20_U, i5 %rf_addr_7

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="55"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
if.then110:3 %br_ln61 = br void %if.end114

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end114:0 %next_pc_3 = add i32 %pc_read, i32 4

]]></Node>
<StgValue><ssdm name="next_pc_3"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
if.end114:1 %br_ln63 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="5">
<![CDATA[
sw.bb94_ifconv:0 %zext_ln57 = zext i5 %rs1

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb94_ifconv:1 %rf_addr_3 = getelementptr i32 %rf, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="rf_addr_3"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="5">
<![CDATA[
sw.bb94_ifconv:2 %op1 = load i5 %rf_addr_3

]]></Node>
<StgValue><ssdm name="op1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="5">
<![CDATA[
sw.bb94_ifconv:3 %zext_ln57_1 = zext i5 %rs2

]]></Node>
<StgValue><ssdm name="zext_ln57_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb94_ifconv:4 %rf_addr_4 = getelementptr i32 %rf, i64 0, i64 %zext_ln57_1

]]></Node>
<StgValue><ssdm name="rf_addr_4"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="5">
<![CDATA[
sw.bb94_ifconv:5 %op2 = load i5 %rf_addr_4

]]></Node>
<StgValue><ssdm name="op2"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="5">
<![CDATA[
sw.bb73:0 %zext_ln52 = zext i5 %rs1

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb73:1 %rf_addr_2 = getelementptr i32 %rf, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="rf_addr_2"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="5">
<![CDATA[
sw.bb73:2 %rf_load_2 = load i5 %rf_addr_2

]]></Node>
<StgValue><ssdm name="rf_load_2"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="5">
<![CDATA[
sw.bb:0 %zext_ln47 = zext i5 %rs1

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb:1 %rf_addr = getelementptr i32 %rf, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="rf_addr"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="5">
<![CDATA[
sw.bb:2 %rf_load = load i5 %rf_addr

]]></Node>
<StgValue><ssdm name="rf_load"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="5">
<![CDATA[
sw.bb:3 %zext_ln47_1 = zext i5 %rs2

]]></Node>
<StgValue><ssdm name="zext_ln47_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb:4 %rf_addr_1 = getelementptr i32 %rf, i64 0, i64 %zext_ln47_1

]]></Node>
<StgValue><ssdm name="rf_addr_1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="5">
<![CDATA[
sw.bb:5 %rf_load_1 = load i5 %rf_addr_1

]]></Node>
<StgValue><ssdm name="rf_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="84" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="5">
<![CDATA[
sw.bb94_ifconv:2 %op1 = load i5 %rf_addr_3

]]></Node>
<StgValue><ssdm name="op1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="5">
<![CDATA[
sw.bb94_ifconv:5 %op2 = load i5 %rf_addr_4

]]></Node>
<StgValue><ssdm name="op2"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb94_ifconv:6 %icmp_ln68 = icmp_eq  i32 %op1, i32 %op2

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
sw.bb94_ifconv:7 %returnval_2 = select i1 %icmp_ln68, i13 %offset_3, i13 4

]]></Node>
<StgValue><ssdm name="returnval_2"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb94_ifconv:8 %icmp_ln69 = icmp_ne  i32 %op1, i32 %op2

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
sw.bb94_ifconv:9 %returnval_3 = select i1 %icmp_ln69, i13 %offset_3, i13 4

]]></Node>
<StgValue><ssdm name="returnval_3"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb94_ifconv:10 %icmp_ln70 = icmp_slt  i32 %op1, i32 %op2

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
sw.bb94_ifconv:11 %returnval_4 = select i1 %icmp_ln70, i13 %offset_3, i13 4

]]></Node>
<StgValue><ssdm name="returnval_4"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb94_ifconv:12 %icmp_ln71 = icmp_slt  i32 %op1, i32 %op2

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb94_ifconv:13 %xor_ln71 = xor i1 %icmp_ln71, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln71"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
sw.bb94_ifconv:14 %returnval_5 = select i1 %xor_ln71, i13 %offset_3, i13 4

]]></Node>
<StgValue><ssdm name="returnval_5"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb94_ifconv:15 %icmp_ln72 = icmp_ult  i32 %op1, i32 %op2

]]></Node>
<StgValue><ssdm name="icmp_ln72"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
sw.bb94_ifconv:16 %returnval_6 = select i1 %icmp_ln72, i13 %offset_3, i13 4

]]></Node>
<StgValue><ssdm name="returnval_6"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb94_ifconv:17 %icmp_ln73 = icmp_ult  i32 %op1, i32 %op2

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb94_ifconv:18 %xor_ln73 = xor i1 %icmp_ln73, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
sw.bb94_ifconv:19 %returnval_7 = select i1 %xor_ln73, i13 %offset_3, i13 4

]]></Node>
<StgValue><ssdm name="returnval_7"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb94_ifconv:20 %icmp_ln67 = icmp_eq  i3 %func3, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
sw.bb94_ifconv:21 %returnval_8 = select i1 %icmp_ln67, i13 %returnval_7, i13 1

]]></Node>
<StgValue><ssdm name="returnval_8"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb94_ifconv:22 %icmp_ln67_1 = icmp_eq  i3 %func3, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln67_1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
sw.bb94_ifconv:23 %returnval_9 = select i1 %icmp_ln67_1, i13 %returnval_6, i13 %returnval_8

]]></Node>
<StgValue><ssdm name="returnval_9"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb94_ifconv:24 %icmp_ln67_2 = icmp_eq  i3 %func3, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln67_2"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
sw.bb94_ifconv:25 %returnval_10 = select i1 %icmp_ln67_2, i13 %returnval_5, i13 %returnval_9

]]></Node>
<StgValue><ssdm name="returnval_10"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb94_ifconv:26 %icmp_ln67_3 = icmp_eq  i3 %func3, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln67_3"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
sw.bb94_ifconv:27 %returnval_11 = select i1 %icmp_ln67_3, i13 %returnval_4, i13 %returnval_10

]]></Node>
<StgValue><ssdm name="returnval_11"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb94_ifconv:28 %icmp_ln67_4 = icmp_eq  i3 %func3, i3 1

]]></Node>
<StgValue><ssdm name="icmp_ln67_4"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
sw.bb94_ifconv:29 %returnval_12 = select i1 %icmp_ln67_4, i13 %returnval_3, i13 %returnval_11

]]></Node>
<StgValue><ssdm name="returnval_12"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb94_ifconv:30 %icmp_ln67_5 = icmp_eq  i3 %func3, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln67_5"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
sw.bb94_ifconv:31 %returnval = select i1 %icmp_ln67_5, i13 %returnval_2, i13 %returnval_12

]]></Node>
<StgValue><ssdm name="returnval"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="13">
<![CDATA[
sw.bb94_ifconv:32 %sext_ln66 = sext i13 %returnval

]]></Node>
<StgValue><ssdm name="sext_ln66"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb94_ifconv:33 %next_pc_2 = add i32 %sext_ln66, i32 %pc_read

]]></Node>
<StgValue><ssdm name="next_pc_2"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
sw.bb94_ifconv:34 %br_ln59 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="5">
<![CDATA[
sw.bb73:2 %rf_load_2 = load i5 %rf_addr_2

]]></Node>
<StgValue><ssdm name="rf_load_2"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="7" op_3_bw="3" op_4_bw="32" op_5_bw="32">
<![CDATA[
sw.bb73:3 %return_val_1 = call i32 @OP_AL_32I, i6 19, i7 %tmp5, i3 %func3, i32 %rf_load_2, i32 %sext_ln36

]]></Node>
<StgValue><ssdm name="return_val_1"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb73:4 %br_ln53 = br i1 %icmp_ln48, void %if.then83, void %if.end88

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then83:0 %trunc_ln1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %return_val_1, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="31">
<![CDATA[
if.then83:1 %sext_ln53 = sext i31 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln53"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="5">
<![CDATA[
if.then83:2 %zext_ln53 = zext i5 %rd

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then83:3 %rf_addr_6 = getelementptr i32 %rf, i64 0, i64 %zext_ln53

]]></Node>
<StgValue><ssdm name="rf_addr_6"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then83:4 %store_ln53 = store i32 %sext_ln53, i5 %rf_addr_6

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
if.then83:5 %br_ln53 = br void %if.end88

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="32">
<![CDATA[
if.end88:0 %trunc_ln54 = trunc i32 %return_val_1

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end88:1 %add_ln90_1 = add i32 %pc_read, i32 4

]]></Node>
<StgValue><ssdm name="add_ln90_1"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="32">
<![CDATA[
if.end88:2 %trunc_ln90_1 = trunc i32 %add_ln90_1

]]></Node>
<StgValue><ssdm name="trunc_ln90_1"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end88:3 %or_ln90_1 = or i1 %trunc_ln90_1, i1 %trunc_ln54

]]></Node>
<StgValue><ssdm name="or_ln90_1"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end88:4 %tmp_7 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln90_1, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
if.end88:5 %next_pc_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_7, i1 %or_ln90_1

]]></Node>
<StgValue><ssdm name="next_pc_1"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
if.end88:6 %br_ln55 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="5">
<![CDATA[
sw.bb:2 %rf_load = load i5 %rf_addr

]]></Node>
<StgValue><ssdm name="rf_load"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="5">
<![CDATA[
sw.bb:5 %rf_load_1 = load i5 %rf_addr_1

]]></Node>
<StgValue><ssdm name="rf_load_1"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="7" op_3_bw="3" op_4_bw="32" op_5_bw="32">
<![CDATA[
sw.bb:6 %return_val = call i32 @OP_AL_32I, i6 51, i7 %tmp5, i3 %func3, i32 %rf_load, i32 %rf_load_1

]]></Node>
<StgValue><ssdm name="return_val"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb:7 %br_ln48 = br i1 %icmp_ln48, void %if.then, void %if.end

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:0 %trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %return_val, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="31">
<![CDATA[
if.then:1 %sext_ln48 = sext i31 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln48"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="5">
<![CDATA[
if.then:2 %zext_ln48 = zext i5 %rd

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:3 %rf_addr_5 = getelementptr i32 %rf, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="rf_addr_5"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then:4 %store_ln48 = store i32 %sext_ln48, i5 %rf_addr_5

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
if.then:5 %br_ln48 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="32">
<![CDATA[
if.end:0 %trunc_ln49 = trunc i32 %return_val

]]></Node>
<StgValue><ssdm name="trunc_ln49"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:1 %add_ln90 = add i32 %pc_read, i32 4

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="32">
<![CDATA[
if.end:2 %trunc_ln90 = trunc i32 %add_ln90

]]></Node>
<StgValue><ssdm name="trunc_ln90"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end:3 %or_ln90 = or i1 %trunc_ln90, i1 %trunc_ln49

]]></Node>
<StgValue><ssdm name="or_ln90"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end:4 %tmp_s = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln90, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
if.end:5 %next_pc = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_s, i1 %or_ln90

]]></Node>
<StgValue><ssdm name="next_pc"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
if.end:6 %br_ln50 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0">
<![CDATA[
sw.epilog:0 %next_pc_9 = phi i32 %next_pc_5, void %if.end140, i32 %next_pc_4, void %if.end127, i32 %next_pc_3, void %if.end114, i32 %next_pc_2, void %sw.bb94_ifconv, i32 %next_pc_1, void %if.end88, i32 %next_pc, void %if.end, i32 %next_pc_8, void %cond.true, i32 %next_pc_7, void %cond.false, i32 0, void %entry

]]></Node>
<StgValue><ssdm name="next_pc_9"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32">
<![CDATA[
sw.epilog:1 %ret_ln87 = ret i32 %next_pc_9

]]></Node>
<StgValue><ssdm name="ret_ln87"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
