# ERROR: No extended dataflow license exists
# do temporizador_tester_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/marcelo-note/intelFPGA/18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/marcelo-note/controle-brassagem/memoria_rampa/memoria_rampa.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:54 on May 15,2020
# vcom -reportprogress 300 -93 -work work /home/marcelo-note/controle-brassagem/memoria_rampa/memoria_rampa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package memoria_rampa
# -- Compiling package body memoria_rampa
# -- Loading package memoria_rampa
# End time: 11:27:54 on May 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/marcelo-note/controle-brassagem/sete_seg_display/sete_seg_display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:54 on May 15,2020
# vcom -reportprogress 300 -93 -work work /home/marcelo-note/controle-brassagem/sete_seg_display/sete_seg_display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sete_seg_display
# -- Compiling architecture behavioral of sete_seg_display
# End time: 11:27:54 on May 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/marcelo-note/controle-brassagem/divisor_clock/divisor_clock.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:54 on May 15,2020
# vcom -reportprogress 300 -93 -work work /home/marcelo-note/controle-brassagem/divisor_clock/divisor_clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity divisor_clock
# -- Compiling architecture main of divisor_clock
# End time: 11:27:54 on May 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/marcelo-note/controle-brassagem/temporizador/temporizador_tester.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:54 on May 15,2020
# vcom -reportprogress 300 -93 -work work /home/marcelo-note/controle-brassagem/temporizador/temporizador_tester.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package memoria_rampa
# -- Compiling entity temporizador_tester
# -- Compiling architecture main of temporizador_tester
# End time: 11:27:54 on May 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/marcelo-note/controle-brassagem/temporizador/temporizador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:54 on May 15,2020
# vcom -reportprogress 300 -93 -work work /home/marcelo-note/controle-brassagem/temporizador/temporizador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package memoria_rampa
# -- Compiling entity temporizador
# -- Compiling architecture main of temporizador
# End time: 11:27:54 on May 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/marcelo-note/controle-brassagem/temporizador/temporizador_tester_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:54 on May 15,2020
# vcom -reportprogress 300 -93 -work work /home/marcelo-note/controle-brassagem/temporizador/temporizador_tester_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity temporizador_tester_tb
# -- Compiling architecture main of temporizador_tester_tb
# -- Loading package memoria_rampa
# -- Loading entity temporizador_tester
# End time: 11:27:55 on May 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  temporizador_tester_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" temporizador_tester_tb 
# Start time: 11:27:55 on May 15,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.memoria_rampa(body)
# Loading work.temporizador_tester_tb(main)
# Loading work.temporizador_tester(main)
# Loading work.divisor_clock(main)
# Loading work.temporizador(main)
# Loading work.sete_seg_display(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 7 sec
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 199999990 ns  Iteration: 3  Instance: /temporizador_tester_tb/DUT
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 399999990 ns  Iteration: 3  Instance: /temporizador_tester_tb/DUT
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 599999990 ns  Iteration: 3  Instance: /temporizador_tester_tb/DUT
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 799999990 ns  Iteration: 3  Instance: /temporizador_tester_tb/DUT
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 999999990 ns  Iteration: 3  Instance: /temporizador_tester_tb/DUT
run
# End time: 13:25:49 on May 15,2020, Elapsed time: 1:57:54
# Errors: 0, Warnings: 5
