{"vcs1":{"timestamp_begin":1739438438.839331325, "rt":0.27, "ut":0.12, "st":0.10}}
{"vcselab":{"timestamp_begin":1739438439.187427020, "rt":0.27, "ut":0.17, "st":0.09}}
{"link":{"timestamp_begin":1739438439.513313216, "rt":0.15, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739438438.614420188}
{"VCS_COMP_START_TIME": 1739438438.614420188}
{"VCS_COMP_END_TIME": 1739438439.736523057}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265536}}
{"vcselab": {"peak_mem": 150352}}
