# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Jul 24 2020 00:49:11

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for top|i_Clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (top|i_Clk:R vs. top|i_Clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: i_Switch_1
			6.1.2::Path details for port: i_UART_RX
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: o_Segment1_A
			6.2.2::Path details for port: o_Segment1_B
			6.2.3::Path details for port: o_Segment1_C
			6.2.4::Path details for port: o_Segment1_D
			6.2.5::Path details for port: o_Segment1_E
			6.2.6::Path details for port: o_Segment1_F
			6.2.7::Path details for port: o_Segment1_G
			6.2.8::Path details for port: o_Segment2_A
			6.2.9::Path details for port: o_Segment2_B
			6.2.10::Path details for port: o_Segment2_C
			6.2.11::Path details for port: o_Segment2_D
			6.2.12::Path details for port: o_Segment2_E
			6.2.13::Path details for port: o_Segment2_F
			6.2.14::Path details for port: o_Segment2_G
		6.3::PI to PO Path Details
			6.3.1::Path details for port: o_LED_1
		6.4::Hold Times Path Details
			6.4.1::Path details for port: i_Switch_1
			6.4.2::Path details for port: i_UART_RX
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: o_Segment1_A
			6.5.2::Path details for port: o_Segment1_B
			6.5.3::Path details for port: o_Segment1_C
			6.5.4::Path details for port: o_Segment1_D
			6.5.5::Path details for port: o_Segment1_E
			6.5.6::Path details for port: o_Segment1_F
			6.5.7::Path details for port: o_Segment1_G
			6.5.8::Path details for port: o_Segment2_A
			6.5.9::Path details for port: o_Segment2_B
			6.5.10::Path details for port: o_Segment2_C
			6.5.11::Path details for port: o_Segment2_D
			6.5.12::Path details for port: o_Segment2_E
			6.5.13::Path details for port: o_Segment2_F
			6.5.14::Path details for port: o_Segment2_G
		6.6::Minimum Pad To Pad Path Details
			6.6.1::Path details for port: o_LED_1
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: top|i_Clk  | Frequency: 245.41 MHz  | Target: 122.70 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
top|i_Clk     top|i_Clk      8150             4075        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port   Clock Port  Setup Times  Clock Reference:Phase  
----------  ----------  -----------  ---------------------  
i_Switch_1  i_Clk       2456         top|i_Clk:R            
i_UART_RX   i_Clk       2148         top|i_Clk:R            


                       3.2::Clock to Out
                       -----------------

Data Port     Clock Port  Clock to Out  Clock Reference:Phase  
------------  ----------  ------------  ---------------------  
o_Segment1_A  i_Clk       8186          top|i_Clk:R            
o_Segment1_B  i_Clk       8327          top|i_Clk:R            
o_Segment1_C  i_Clk       8390          top|i_Clk:R            
o_Segment1_D  i_Clk       8390          top|i_Clk:R            
o_Segment1_E  i_Clk       8390          top|i_Clk:R            
o_Segment1_F  i_Clk       8327          top|i_Clk:R            
o_Segment1_G  i_Clk       8327          top|i_Clk:R            
o_Segment2_A  i_Clk       8327          top|i_Clk:R            
o_Segment2_B  i_Clk       8186          top|i_Clk:R            
o_Segment2_C  i_Clk       8186          top|i_Clk:R            
o_Segment2_D  i_Clk       8474          top|i_Clk:R            
o_Segment2_E  i_Clk       8741          top|i_Clk:R            
o_Segment2_F  i_Clk       8362          top|i_Clk:R            
o_Segment2_G  i_Clk       8390          top|i_Clk:R            


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
i_Switch_1         o_LED_1             6392        


                         3.4::Hold Times
                         ---------------

Data Port   Clock Port  Hold Times  Clock Reference:Phase  
----------  ----------  ----------  ---------------------  
i_Switch_1  i_Clk       -148        top|i_Clk:R            
i_UART_RX   i_Clk       -429        top|i_Clk:R            


               3.5::Minimum Clock to Out
               -------------------------

Data Port     Clock Port  Minimum Clock to Out  Clock Reference:Phase  
------------  ----------  --------------------  ---------------------  
o_Segment1_A  i_Clk       7739                  top|i_Clk:R            
o_Segment1_B  i_Clk       7907                  top|i_Clk:R            
o_Segment1_C  i_Clk       7928                  top|i_Clk:R            
o_Segment1_D  i_Clk       7928                  top|i_Clk:R            
o_Segment1_E  i_Clk       7935                  top|i_Clk:R            
o_Segment1_F  i_Clk       7907                  top|i_Clk:R            
o_Segment1_G  i_Clk       7907                  top|i_Clk:R            
o_Segment2_A  i_Clk       7907                  top|i_Clk:R            
o_Segment2_B  i_Clk       7739                  top|i_Clk:R            
o_Segment2_C  i_Clk       7739                  top|i_Clk:R            
o_Segment2_D  i_Clk       8062                  top|i_Clk:R            
o_Segment2_E  i_Clk       8307                  top|i_Clk:R            
o_Segment2_F  i_Clk       7907                  top|i_Clk:R            
o_Segment2_G  i_Clk       7935                  top|i_Clk:R            


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
i_Switch_1         o_LED_1             5740                

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for top|i_Clk
***************************************
Clock: top|i_Clk
Frequency: 245.41 MHz | Target: 122.70 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : uart_rx.index_1_LC_1_9_2/lcout
Path End         : uart_rx.r_data_esr_7_LC_2_12_2/ce
Capture Clock    : uart_rx.r_data_esr_7_LC_2_12_2/clk
Setup Constraint : 8150p
Path slack       : 4075p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10531

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3535
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6456
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_9_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_1_9_2/lcout              LogicCell40_SEQ_MODE_1000    540              2921   4075  RISE       5
I__121/I                                    LocalMux                       0              2921   4075  RISE       1
I__121/O                                    LocalMux                     330              3251   4075  RISE       1
I__123/I                                    InMux                          0              3251   4075  RISE       1
I__123/O                                    InMux                        259              3510   4075  RISE       1
uart_rx.index_RNIA1FR_3_LC_1_10_6/in1       LogicCell40_SEQ_MODE_0000      0              3510   4075  RISE       1
uart_rx.index_RNIA1FR_3_LC_1_10_6/ltout     LogicCell40_SEQ_MODE_0000    379              3889   4075  FALL       1
I__115/I                                    CascadeMux                     0              3889   4075  FALL       1
I__115/O                                    CascadeMux                     0              3889   4075  FALL       1
uart_rx.r_data_esr_RNO_0_7_LC_1_10_7/in2    LogicCell40_SEQ_MODE_0000      0              3889   4075  FALL       1
uart_rx.r_data_esr_RNO_0_7_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_0000    379              4268   4075  RISE       1
I__256/I                                    LocalMux                       0              4268   4075  RISE       1
I__256/O                                    LocalMux                     330              4598   4075  RISE       1
I__257/I                                    InMux                          0              4598   4075  RISE       1
I__257/O                                    InMux                        259              4857   4075  RISE       1
uart_rx.r_data_esr_RNO_7_LC_2_11_7/in3      LogicCell40_SEQ_MODE_0000      0              4857   4075  RISE       1
uart_rx.r_data_esr_RNO_7_LC_2_11_7/lcout    LogicCell40_SEQ_MODE_0000    316              5173   4075  RISE       1
I__250/I                                    Odrv4                          0              5173   4075  RISE       1
I__250/O                                    Odrv4                        351              5523   4075  RISE       1
I__251/I                                    LocalMux                       0              5523   4075  RISE       1
I__251/O                                    LocalMux                     330              5853   4075  RISE       1
I__252/I                                    CEMux                          0              5853   4075  RISE       1
I__252/O                                    CEMux                        603              6456   4075  RISE       1
uart_rx.r_data_esr_7_LC_2_12_2/ce           LogicCell40_SEQ_MODE_1000      0              6456   4075  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_2_12_2/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (top|i_Clk:R vs. top|i_Clk:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_1_9_2/lcout
Path End         : uart_rx.r_data_esr_7_LC_2_12_2/ce
Capture Clock    : uart_rx.r_data_esr_7_LC_2_12_2/clk
Setup Constraint : 8150p
Path slack       : 4075p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10531

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3535
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6456
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_9_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_1_9_2/lcout              LogicCell40_SEQ_MODE_1000    540              2921   4075  RISE       5
I__121/I                                    LocalMux                       0              2921   4075  RISE       1
I__121/O                                    LocalMux                     330              3251   4075  RISE       1
I__123/I                                    InMux                          0              3251   4075  RISE       1
I__123/O                                    InMux                        259              3510   4075  RISE       1
uart_rx.index_RNIA1FR_3_LC_1_10_6/in1       LogicCell40_SEQ_MODE_0000      0              3510   4075  RISE       1
uart_rx.index_RNIA1FR_3_LC_1_10_6/ltout     LogicCell40_SEQ_MODE_0000    379              3889   4075  FALL       1
I__115/I                                    CascadeMux                     0              3889   4075  FALL       1
I__115/O                                    CascadeMux                     0              3889   4075  FALL       1
uart_rx.r_data_esr_RNO_0_7_LC_1_10_7/in2    LogicCell40_SEQ_MODE_0000      0              3889   4075  FALL       1
uart_rx.r_data_esr_RNO_0_7_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_0000    379              4268   4075  RISE       1
I__256/I                                    LocalMux                       0              4268   4075  RISE       1
I__256/O                                    LocalMux                     330              4598   4075  RISE       1
I__257/I                                    InMux                          0              4598   4075  RISE       1
I__257/O                                    InMux                        259              4857   4075  RISE       1
uart_rx.r_data_esr_RNO_7_LC_2_11_7/in3      LogicCell40_SEQ_MODE_0000      0              4857   4075  RISE       1
uart_rx.r_data_esr_RNO_7_LC_2_11_7/lcout    LogicCell40_SEQ_MODE_0000    316              5173   4075  RISE       1
I__250/I                                    Odrv4                          0              5173   4075  RISE       1
I__250/O                                    Odrv4                        351              5523   4075  RISE       1
I__251/I                                    LocalMux                       0              5523   4075  RISE       1
I__251/O                                    LocalMux                     330              5853   4075  RISE       1
I__252/I                                    CEMux                          0              5853   4075  RISE       1
I__252/O                                    CEMux                        603              6456   4075  RISE       1
uart_rx.r_data_esr_7_LC_2_12_2/ce           LogicCell40_SEQ_MODE_1000      0              6456   4075  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_2_12_2/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : top|i_Clk:R
Setup Time        : 2456


Data Path Delay                4466
+ Setup Time                    372
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 2456

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                               top                        0      0                  RISE  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                     0      0                  RISE  1       
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                     510    510                RISE  1       
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__688/I                                 Odrv12                     0      1127               RISE  1       
I__688/O                                 Odrv12                     491    1618               RISE  1       
I__690/I                                 Span12Mux_v                0      1618               RISE  1       
I__690/O                                 Span12Mux_v                491    2109               RISE  1       
I__692/I                                 Sp12to4                    0      2109               RISE  1       
I__692/O                                 Sp12to4                    428    2537               RISE  1       
I__696/I                                 Span4Mux_h                 0      2537               RISE  1       
I__696/O                                 Span4Mux_h                 302    2838               RISE  1       
I__702/I                                 LocalMux                   0      2838               RISE  1       
I__702/O                                 LocalMux                   330    3168               RISE  1       
I__705/I                                 InMux                      0      3168               RISE  1       
I__705/O                                 InMux                      259    3428               RISE  1       
uart_rx.state_RNIFE0G_4_LC_2_10_1/in0    LogicCell40_SEQ_MODE_0000  0      3428               RISE  1       
uart_rx.state_RNIFE0G_4_LC_2_10_1/lcout  LogicCell40_SEQ_MODE_0000  449    3876               RISE  1       
I__186/I                                 LocalMux                   0      3876               RISE  1       
I__186/O                                 LocalMux                   330    4206               RISE  1       
I__187/I                                 InMux                      0      4206               RISE  1       
I__187/O                                 InMux                      259    4466               RISE  1       
I__188/I                                 CascadeMux                 0      4466               RISE  1       
I__188/O                                 CascadeMux                 0      4466               RISE  1       
uart_rx.state_6_LC_2_10_6/in2            LogicCell40_SEQ_MODE_1000  0      4466               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__667/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__667/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__668/I                                            GlobalMux                  0      1918               RISE  1       
I__668/O                                            GlobalMux                  154    2073               RISE  1       
I__672/I                                            ClkMux                     0      2073               RISE  1       
I__672/O                                            ClkMux                     309    2381               RISE  1       
uart_rx.state_6_LC_2_10_6/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.1.2::Path details for port: i_UART_RX 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_UART_RX
Clock Port        : i_Clk
Clock Reference   : top|i_Clk:R
Setup Time        : 2148


Data Path Delay                4059
+ Setup Time                    470
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 2148

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_UART_RX                             top                        0      0                  RISE  1       
i_UART_RX_ibuf_iopad/PACKAGEPIN:in    IO_PAD                     0      0                  RISE  1       
i_UART_RX_ibuf_iopad/DOUT             IO_PAD                     510    510                RISE  1       
i_UART_RX_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_UART_RX_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__517/I                              Odrv4                      0      1127               RISE  1       
I__517/O                              Odrv4                      351    1478               RISE  1       
I__519/I                              Span4Mux_v                 0      1478               RISE  1       
I__519/O                              Span4Mux_v                 351    1829               RISE  1       
I__522/I                              Span4Mux_h                 0      1829               RISE  1       
I__522/O                              Span4Mux_h                 302    2130               RISE  1       
I__526/I                              Span4Mux_v                 0      2130               RISE  1       
I__526/O                              Span4Mux_v                 351    2481               RISE  1       
I__532/I                              LocalMux                   0      2481               RISE  1       
I__532/O                              LocalMux                   330    2810               RISE  1       
I__538/I                              InMux                      0      2810               RISE  1       
I__538/O                              InMux                      259    3070               RISE  1       
uart_rx.state_RNO_0_1_LC_6_9_7/in1    LogicCell40_SEQ_MODE_0000  0      3070               RISE  1       
uart_rx.state_RNO_0_1_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_0000  400    3470               RISE  1       
I__708/I                              LocalMux                   0      3470               RISE  1       
I__708/O                              LocalMux                   330    3799               RISE  1       
I__709/I                              InMux                      0      3799               RISE  1       
I__709/O                              InMux                      259    4059               RISE  1       
uart_rx.state_1_LC_6_10_4/in0         LogicCell40_SEQ_MODE_1000  0      4059               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__667/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__667/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__668/I                                            GlobalMux                  0      1918               RISE  1       
I__668/O                                            GlobalMux                  154    2073               RISE  1       
I__683/I                                            ClkMux                     0      2073               RISE  1       
I__683/O                                            ClkMux                     309    2381               RISE  1       
uart_rx.state_1_LC_6_10_4/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: o_Segment1_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_A
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8186


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5265
---------------------------- ------
Clock To Out Delay             8186

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__667/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__667/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__668/I                                            GlobalMux                  0      1918               RISE  1       
I__668/O                                            GlobalMux                  154    2073               RISE  1       
I__678/I                                            ClkMux                     0      2073               RISE  1       
I__678/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_6_LC_2_13_4/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_6_LC_2_13_4/lcout   LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__240/I                                Odrv4                      0      2921               RISE  1       
I__240/O                                Odrv4                      351    3272               RISE  1       
I__241/I                                LocalMux                   0      3272               RISE  1       
I__241/O                                LocalMux                   330    3602               RISE  1       
I__242/I                                IoInMux                    0      3602               RISE  1       
I__242/O                                IoInMux                    259    3861               RISE  1       
o_Segment1_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3861               RISE  1       
o_Segment1_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6098               FALL  1       
o_Segment1_A_obuf_iopad/DIN             IO_PAD                     0      6098               FALL  1       
o_Segment1_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8186               FALL  1       
o_Segment1_A                            top                        0      8186               FALL  1       

6.2.2::Path details for port: o_Segment1_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_B
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8327


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5406
---------------------------- ------
Clock To Out Delay             8327

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__667/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__667/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__668/I                                            GlobalMux                  0      1918               RISE  1       
I__668/O                                            GlobalMux                  154    2073               RISE  1       
I__678/I                                            ClkMux                     0      2073               RISE  1       
I__678/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_5_LC_2_13_0/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_5_LC_2_13_0/lcout   LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__247/I                                Odrv12                     0      2921               RISE  1       
I__247/O                                Odrv12                     491    3412               RISE  1       
I__248/I                                LocalMux                   0      3412               RISE  1       
I__248/O                                LocalMux                   330    3742               RISE  1       
I__249/I                                IoInMux                    0      3742               RISE  1       
I__249/O                                IoInMux                    259    4001               RISE  1       
o_Segment1_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4001               RISE  1       
o_Segment1_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6239               FALL  1       
o_Segment1_B_obuf_iopad/DIN             IO_PAD                     0      6239               FALL  1       
o_Segment1_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8327               FALL  1       
o_Segment1_B                            top                        0      8327               FALL  1       

6.2.3::Path details for port: o_Segment1_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_C
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8390


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5469
---------------------------- ------
Clock To Out Delay             8390

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__667/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__667/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__668/I                                            GlobalMux                  0      1918               RISE  1       
I__668/O                                            GlobalMux                  154    2073               RISE  1       
I__685/I                                            ClkMux                     0      2073               RISE  1       
I__685/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_4_LC_2_16_2/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_4_LC_2_16_2/lcout   LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__320/I                                Odrv4                      0      2921               RISE  1       
I__320/O                                Odrv4                      351    3272               RISE  1       
I__321/I                                Span4Mux_s0_v              0      3272               RISE  1       
I__321/O                                Span4Mux_s0_v              203    3475               RISE  1       
I__322/I                                LocalMux                   0      3475               RISE  1       
I__322/O                                LocalMux                   330    3805               RISE  1       
I__323/I                                IoInMux                    0      3805               RISE  1       
I__323/O                                IoInMux                    259    4065               RISE  1       
o_Segment1_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4065               RISE  1       
o_Segment1_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6302               FALL  1       
o_Segment1_C_obuf_iopad/DIN             IO_PAD                     0      6302               FALL  1       
o_Segment1_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8390               FALL  1       
o_Segment1_C                            top                        0      8390               FALL  1       

6.2.4::Path details for port: o_Segment1_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_D
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8390


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5469
---------------------------- ------
Clock To Out Delay             8390

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__667/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__667/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__668/I                                            GlobalMux                  0      1918               RISE  1       
I__668/O                                            GlobalMux                  154    2073               RISE  1       
I__685/I                                            ClkMux                     0      2073               RISE  1       
I__685/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_3_LC_2_16_4/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_3_LC_2_16_4/lcout   LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__259/I                                Odrv4                      0      2921               RISE  1       
I__259/O                                Odrv4                      351    3272               RISE  1       
I__260/I                                Span4Mux_s0_v              0      3272               RISE  1       
I__260/O                                Span4Mux_s0_v              203    3475               RISE  1       
I__261/I                                LocalMux                   0      3475               RISE  1       
I__261/O                                LocalMux                   330    3805               RISE  1       
I__262/I                                IoInMux                    0      3805               RISE  1       
I__262/O                                IoInMux                    259    4065               RISE  1       
o_Segment1_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4065               RISE  1       
o_Segment1_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6302               FALL  1       
o_Segment1_D_obuf_iopad/DIN             IO_PAD                     0      6302               FALL  1       
o_Segment1_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8390               FALL  1       
o_Segment1_D                            top                        0      8390               FALL  1       

6.2.5::Path details for port: o_Segment1_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_E
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8390


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5469
---------------------------- ------
Clock To Out Delay             8390

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__667/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__667/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__668/I                                            GlobalMux                  0      1918               RISE  1       
I__668/O                                            GlobalMux                  154    2073               RISE  1       
I__684/I                                            ClkMux                     0      2073               RISE  1       
I__684/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_2_LC_2_15_3/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_2_LC_2_15_3/lcout   LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__377/I                                Odrv4                      0      2921               RISE  1       
I__377/O                                Odrv4                      351    3272               RISE  1       
I__378/I                                Span4Mux_s1_v              0      3272               RISE  1       
I__378/O                                Span4Mux_s1_v              203    3475               RISE  1       
I__379/I                                LocalMux                   0      3475               RISE  1       
I__379/O                                LocalMux                   330    3805               RISE  1       
I__380/I                                IoInMux                    0      3805               RISE  1       
I__380/O                                IoInMux                    259    4065               RISE  1       
o_Segment1_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4065               RISE  1       
o_Segment1_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6302               FALL  1       
o_Segment1_E_obuf_iopad/DIN             IO_PAD                     0      6302               FALL  1       
o_Segment1_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8390               FALL  1       
o_Segment1_E                            top                        0      8390               FALL  1       

6.2.6::Path details for port: o_Segment1_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_F
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8327


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5406
---------------------------- ------
Clock To Out Delay             8327

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__667/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__667/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__668/I                                            GlobalMux                  0      1918               RISE  1       
I__668/O                                            GlobalMux                  154    2073               RISE  1       
I__681/I                                            ClkMux                     0      2073               RISE  1       
I__681/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_1_LC_2_14_3/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_1_LC_2_14_3/lcout   LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__231/I                                Odrv12                     0      2921               RISE  1       
I__231/O                                Odrv12                     491    3412               RISE  1       
I__232/I                                LocalMux                   0      3412               RISE  1       
I__232/O                                LocalMux                   330    3742               RISE  1       
I__233/I                                IoInMux                    0      3742               RISE  1       
I__233/O                                IoInMux                    259    4001               RISE  1       
o_Segment1_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4001               RISE  1       
o_Segment1_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6239               FALL  1       
o_Segment1_F_obuf_iopad/DIN             IO_PAD                     0      6239               FALL  1       
o_Segment1_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8327               FALL  1       
o_Segment1_F                            top                        0      8327               FALL  1       

6.2.7::Path details for port: o_Segment1_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_G
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8327


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5406
---------------------------- ------
Clock To Out Delay             8327

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__667/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__667/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__668/I                                            GlobalMux                  0      1918               RISE  1       
I__668/O                                            GlobalMux                  154    2073               RISE  1       
I__681/I                                            ClkMux                     0      2073               RISE  1       
I__681/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_0_LC_2_14_2/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_0_LC_2_14_2/lcout   LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__234/I                                Odrv12                     0      2921               RISE  1       
I__234/O                                Odrv12                     491    3412               RISE  1       
I__235/I                                LocalMux                   0      3412               RISE  1       
I__235/O                                LocalMux                   330    3742               RISE  1       
I__236/I                                IoInMux                    0      3742               RISE  1       
I__236/O                                IoInMux                    259    4001               RISE  1       
o_Segment1_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4001               RISE  1       
o_Segment1_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6239               FALL  1       
o_Segment1_G_obuf_iopad/DIN             IO_PAD                     0      6239               FALL  1       
o_Segment1_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8327               FALL  1       
o_Segment1_G                            top                        0      8327               FALL  1       

6.2.8::Path details for port: o_Segment2_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_A
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8327


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5406
---------------------------- ------
Clock To Out Delay             8327

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__667/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__667/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__668/I                                            GlobalMux                  0      1918               RISE  1       
I__668/O                                            GlobalMux                  154    2073               RISE  1       
I__680/I                                            ClkMux                     0      2073               RISE  1       
I__680/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_6_LC_1_15_3/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_6_LC_1_15_3/lcout   LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__219/I                                Odrv12                     0      2921               RISE  1       
I__219/O                                Odrv12                     491    3412               RISE  1       
I__220/I                                LocalMux                   0      3412               RISE  1       
I__220/O                                LocalMux                   330    3742               RISE  1       
I__221/I                                IoInMux                    0      3742               RISE  1       
I__221/O                                IoInMux                    259    4001               RISE  1       
o_Segment2_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4001               RISE  1       
o_Segment2_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6239               FALL  1       
o_Segment2_A_obuf_iopad/DIN             IO_PAD                     0      6239               FALL  1       
o_Segment2_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8327               FALL  1       
o_Segment2_A                            top                        0      8327               FALL  1       

6.2.9::Path details for port: o_Segment2_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_B
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8186


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5265
---------------------------- ------
Clock To Out Delay             8186

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__667/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__667/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__668/I                                            GlobalMux                  0      1918               RISE  1       
I__668/O                                            GlobalMux                  154    2073               RISE  1       
I__684/I                                            ClkMux                     0      2073               RISE  1       
I__684/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_5_LC_2_15_5/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_5_LC_2_15_5/lcout   LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__374/I                                Odrv4                      0      2921               RISE  1       
I__374/O                                Odrv4                      351    3272               RISE  1       
I__375/I                                LocalMux                   0      3272               RISE  1       
I__375/O                                LocalMux                   330    3602               RISE  1       
I__376/I                                IoInMux                    0      3602               RISE  1       
I__376/O                                IoInMux                    259    3861               RISE  1       
o_Segment2_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3861               RISE  1       
o_Segment2_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6098               FALL  1       
o_Segment2_B_obuf_iopad/DIN             IO_PAD                     0      6098               FALL  1       
o_Segment2_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8186               FALL  1       
o_Segment2_B                            top                        0      8186               FALL  1       

6.2.10::Path details for port: o_Segment2_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_C
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8186


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5265
---------------------------- ------
Clock To Out Delay             8186

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__667/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__667/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__668/I                                            GlobalMux                  0      1918               RISE  1       
I__668/O                                            GlobalMux                  154    2073               RISE  1       
I__684/I                                            ClkMux                     0      2073               RISE  1       
I__684/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_4_LC_2_15_6/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_4_LC_2_15_6/lcout   LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__324/I                                Odrv4                      0      2921               RISE  1       
I__324/O                                Odrv4                      351    3272               RISE  1       
I__325/I                                LocalMux                   0      3272               RISE  1       
I__325/O                                LocalMux                   330    3602               RISE  1       
I__326/I                                IoInMux                    0      3602               RISE  1       
I__326/O                                IoInMux                    259    3861               RISE  1       
o_Segment2_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3861               RISE  1       
o_Segment2_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6098               FALL  1       
o_Segment2_C_obuf_iopad/DIN             IO_PAD                     0      6098               FALL  1       
o_Segment2_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8186               FALL  1       
o_Segment2_C                            top                        0      8186               FALL  1       

6.2.11::Path details for port: o_Segment2_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_D
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8474


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5553
---------------------------- ------
Clock To Out Delay             8474

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__667/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__667/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__668/I                                            GlobalMux                  0      1918               RISE  1       
I__668/O                                            GlobalMux                  154    2073               RISE  1       
I__684/I                                            ClkMux                     0      2073               RISE  1       
I__684/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_3_LC_2_15_2/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_3_LC_2_15_2/lcout   LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__381/I                                Odrv4                      0      2921               RISE  1       
I__381/O                                Odrv4                      351    3272               RISE  1       
I__382/I                                IoSpan4Mux                 0      3272               RISE  1       
I__382/O                                IoSpan4Mux                 288    3560               RISE  1       
I__383/I                                LocalMux                   0      3560               RISE  1       
I__383/O                                LocalMux                   330    3889               RISE  1       
I__384/I                                IoInMux                    0      3889               RISE  1       
I__384/O                                IoInMux                    259    4149               RISE  1       
o_Segment2_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4149               RISE  1       
o_Segment2_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6386               FALL  1       
o_Segment2_D_obuf_iopad/DIN             IO_PAD                     0      6386               FALL  1       
o_Segment2_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8474               FALL  1       
o_Segment2_D                            top                        0      8474               FALL  1       

6.2.12::Path details for port: o_Segment2_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_E
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8741


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5820
---------------------------- ------
Clock To Out Delay             8741

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__667/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__667/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__668/I                                            GlobalMux                  0      1918               RISE  1       
I__668/O                                            GlobalMux                  154    2073               RISE  1       
I__680/I                                            ClkMux                     0      2073               RISE  1       
I__680/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_2_LC_1_15_6/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_2_LC_1_15_6/lcout   LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__214/I                                Odrv4                      0      2921               RISE  1       
I__214/O                                Odrv4                      351    3272               RISE  1       
I__215/I                                Span4Mux_h                 0      3272               RISE  1       
I__215/O                                Span4Mux_h                 302    3574               RISE  1       
I__216/I                                Span4Mux_s2_v              0      3574               RISE  1       
I__216/O                                Span4Mux_s2_v              252    3826               RISE  1       
I__217/I                                LocalMux                   0      3826               RISE  1       
I__217/O                                LocalMux                   330    4156               RISE  1       
I__218/I                                IoInMux                    0      4156               RISE  1       
I__218/O                                IoInMux                    259    4415               RISE  1       
o_Segment2_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4415               RISE  1       
o_Segment2_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6653               FALL  1       
o_Segment2_E_obuf_iopad/DIN             IO_PAD                     0      6653               FALL  1       
o_Segment2_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8741               FALL  1       
o_Segment2_E                            top                        0      8741               FALL  1       

6.2.13::Path details for port: o_Segment2_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_F
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8362


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5441
---------------------------- ------
Clock To Out Delay             8362

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__667/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__667/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__668/I                                            GlobalMux                  0      1918               RISE  1       
I__668/O                                            GlobalMux                  154    2073               RISE  1       
I__681/I                                            ClkMux                     0      2073               RISE  1       
I__681/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_1_LC_2_14_5/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_1_LC_2_14_5/lcout   LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__227/I                                Odrv4                      0      2921               RISE  1       
I__227/O                                Odrv4                      351    3272               RISE  1       
I__228/I                                Span4Mux_s1_h              0      3272               RISE  1       
I__228/O                                Span4Mux_s1_h              175    3447               RISE  1       
I__229/I                                LocalMux                   0      3447               RISE  1       
I__229/O                                LocalMux                   330    3777               RISE  1       
I__230/I                                IoInMux                    0      3777               RISE  1       
I__230/O                                IoInMux                    259    4037               RISE  1       
o_Segment2_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4037               RISE  1       
o_Segment2_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6274               FALL  1       
o_Segment2_F_obuf_iopad/DIN             IO_PAD                     0      6274               FALL  1       
o_Segment2_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8362               FALL  1       
o_Segment2_F                            top                        0      8362               FALL  1       

6.2.14::Path details for port: o_Segment2_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_G
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8390


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5469
---------------------------- ------
Clock To Out Delay             8390

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__667/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__667/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__668/I                                            GlobalMux                  0      1918               RISE  1       
I__668/O                                            GlobalMux                  154    2073               RISE  1       
I__684/I                                            ClkMux                     0      2073               RISE  1       
I__684/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_0_LC_2_15_1/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_0_LC_2_15_1/lcout   LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__385/I                                Odrv4                      0      2921               RISE  1       
I__385/O                                Odrv4                      351    3272               RISE  1       
I__386/I                                Span4Mux_s1_v              0      3272               RISE  1       
I__386/O                                Span4Mux_s1_v              203    3475               RISE  1       
I__387/I                                LocalMux                   0      3475               RISE  1       
I__387/O                                LocalMux                   330    3805               RISE  1       
I__388/I                                IoInMux                    0      3805               RISE  1       
I__388/O                                IoInMux                    259    4065               RISE  1       
o_Segment2_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4065               RISE  1       
o_Segment2_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6302               FALL  1       
o_Segment2_G_obuf_iopad/DIN             IO_PAD                     0      6302               FALL  1       
o_Segment2_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8390               FALL  1       
o_Segment2_G                            top                        0      8390               FALL  1       

6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: o_LED_1   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : o_LED_1
Input Port       : i_Switch_1
Pad to Pad Delay : 6392

Pad to Pad Path
pin name                             model name              delay  cummulative delay  edge  Fanout  
-----------------------------------  ----------------------  -----  -----------------  ----  ------  
i_Switch_1                           top                     0      0                  RISE  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  RISE  1       
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                  510    510                RISE  1       
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      510                RISE  1       
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001  617    1127               RISE  1       
I__687/I                             Odrv4                   0      1127               RISE  1       
I__687/O                             Odrv4                   351    1478               RISE  1       
I__689/I                             LocalMux                0      1478               RISE  1       
I__689/O                             LocalMux                330    1807               RISE  1       
I__691/I                             IoInMux                 0      1807               RISE  1       
I__691/O                             IoInMux                 259    2067               RISE  1       
o_LED_1_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001  0      2067               RISE  1       
o_LED_1_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001  2237   4304               FALL  1       
o_LED_1_obuf_iopad/DIN               IO_PAD                  0      4304               FALL  1       
o_LED_1_obuf_iopad/PACKAGEPIN:out    IO_PAD                  2088   6392               FALL  1       
o_LED_1                              top                     0      6392               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : top|i_Clk:R
Hold Time         : -148


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -2529
---------------------------- ------
Hold Time                      -148

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                           top                        0      0                  FALL  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__688/I                             Odrv12                     0      923                FALL  1       
I__688/O                             Odrv12                     540    1463               FALL  1       
I__690/I                             Span12Mux_v                0      1463               FALL  1       
I__690/O                             Span12Mux_v                540    2003               FALL  1       
I__693/I                             LocalMux                   0      2003               FALL  1       
I__693/O                             LocalMux                   309    2312               FALL  1       
I__697/I                             InMux                      0      2312               FALL  1       
I__697/O                             InMux                      217    2529               FALL  1       
uart_rx.state_1_LC_6_10_4/in1        LogicCell40_SEQ_MODE_1000  0      2529               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__667/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__667/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__668/I                                            GlobalMux                  0      1918               RISE  1       
I__668/O                                            GlobalMux                  154    2073               RISE  1       
I__683/I                                            ClkMux                     0      2073               RISE  1       
I__683/O                                            ClkMux                     309    2381               RISE  1       
uart_rx.state_1_LC_6_10_4/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.4.2::Path details for port: i_UART_RX 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_UART_RX
Clock Port        : i_Clk
Clock Reference   : top|i_Clk:R
Hold Time         : -429


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -2810
---------------------------- ------
Hold Time                      -429

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_UART_RX                           top                        0      0                  FALL  1       
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__518/I                            Odrv12                     0      923                FALL  1       
I__518/O                            Odrv12                     540    1463               FALL  1       
I__520/I                            Sp12to4                    0      1463               FALL  1       
I__520/O                            Sp12to4                    449    1912               FALL  1       
I__523/I                            Span4Mux_v                 0      1912               FALL  1       
I__523/O                            Span4Mux_v                 372    2283               FALL  1       
I__527/I                            LocalMux                   0      2283               FALL  1       
I__527/O                            LocalMux                   309    2592               FALL  1       
I__533/I                            InMux                      0      2592               FALL  1       
I__533/O                            InMux                      217    2810               FALL  1       
uart_rx.r_data_esr_7_LC_2_12_2/in0  LogicCell40_SEQ_MODE_1000  0      2810               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__667/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__667/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__668/I                                            GlobalMux                  0      1918               RISE  1       
I__668/O                                            GlobalMux                  154    2073               RISE  1       
I__674/I                                            ClkMux                     0      2073               RISE  1       
I__674/O                                            ClkMux                     309    2381               RISE  1       
uart_rx.r_data_esr_7_LC_2_12_2/clk                  LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: o_Segment1_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_A
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7739


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4818
---------------------------- ------
Clock To Out Delay             7739

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__667/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__667/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__668/I                                            GlobalMux                  0      1918               RISE  1       
I__668/O                                            GlobalMux                  154    2073               RISE  1       
I__678/I                                            ClkMux                     0      2073               RISE  1       
I__678/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_6_LC_2_13_4/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_6_LC_2_13_4/lcout   LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__240/I                                Odrv4                      0      2921               FALL  1       
I__240/O                                Odrv4                      372    3293               FALL  1       
I__241/I                                LocalMux                   0      3293               FALL  1       
I__241/O                                LocalMux                   309    3602               FALL  1       
I__242/I                                IoInMux                    0      3602               FALL  1       
I__242/O                                IoInMux                    217    3819               FALL  1       
o_Segment1_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3819               FALL  1       
o_Segment1_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5825               RISE  1       
o_Segment1_A_obuf_iopad/DIN             IO_PAD                     0      5825               RISE  1       
o_Segment1_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7739               RISE  1       
o_Segment1_A                            top                        0      7739               RISE  1       

6.5.2::Path details for port: o_Segment1_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_B
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7907


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4986
---------------------------- ------
Clock To Out Delay             7907

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__667/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__667/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__668/I                                            GlobalMux                  0      1918               RISE  1       
I__668/O                                            GlobalMux                  154    2073               RISE  1       
I__678/I                                            ClkMux                     0      2073               RISE  1       
I__678/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_5_LC_2_13_0/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_5_LC_2_13_0/lcout   LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__247/I                                Odrv12                     0      2921               FALL  1       
I__247/O                                Odrv12                     540    3461               FALL  1       
I__248/I                                LocalMux                   0      3461               FALL  1       
I__248/O                                LocalMux                   309    3770               FALL  1       
I__249/I                                IoInMux                    0      3770               FALL  1       
I__249/O                                IoInMux                    217    3987               FALL  1       
o_Segment1_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3987               FALL  1       
o_Segment1_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5993               RISE  1       
o_Segment1_B_obuf_iopad/DIN             IO_PAD                     0      5993               RISE  1       
o_Segment1_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7907               RISE  1       
o_Segment1_B                            top                        0      7907               RISE  1       

6.5.3::Path details for port: o_Segment1_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_C
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7928


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5007
---------------------------- ------
Clock To Out Delay             7928

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__667/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__667/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__668/I                                            GlobalMux                  0      1918               RISE  1       
I__668/O                                            GlobalMux                  154    2073               RISE  1       
I__685/I                                            ClkMux                     0      2073               RISE  1       
I__685/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_4_LC_2_16_2/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_4_LC_2_16_2/lcout   LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__320/I                                Odrv4                      0      2921               FALL  1       
I__320/O                                Odrv4                      372    3293               FALL  1       
I__321/I                                Span4Mux_s0_v              0      3293               FALL  1       
I__321/O                                Span4Mux_s0_v              189    3482               FALL  1       
I__322/I                                LocalMux                   0      3482               FALL  1       
I__322/O                                LocalMux                   309    3791               FALL  1       
I__323/I                                IoInMux                    0      3791               FALL  1       
I__323/O                                IoInMux                    217    4008               FALL  1       
o_Segment1_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4008               FALL  1       
o_Segment1_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6014               RISE  1       
o_Segment1_C_obuf_iopad/DIN             IO_PAD                     0      6014               RISE  1       
o_Segment1_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7928               RISE  1       
o_Segment1_C                            top                        0      7928               RISE  1       

6.5.4::Path details for port: o_Segment1_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_D
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7928


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5007
---------------------------- ------
Clock To Out Delay             7928

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__667/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__667/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__668/I                                            GlobalMux                  0      1918               RISE  1       
I__668/O                                            GlobalMux                  154    2073               RISE  1       
I__685/I                                            ClkMux                     0      2073               RISE  1       
I__685/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_3_LC_2_16_4/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_3_LC_2_16_4/lcout   LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__259/I                                Odrv4                      0      2921               FALL  1       
I__259/O                                Odrv4                      372    3293               FALL  1       
I__260/I                                Span4Mux_s0_v              0      3293               FALL  1       
I__260/O                                Span4Mux_s0_v              189    3482               FALL  1       
I__261/I                                LocalMux                   0      3482               FALL  1       
I__261/O                                LocalMux                   309    3791               FALL  1       
I__262/I                                IoInMux                    0      3791               FALL  1       
I__262/O                                IoInMux                    217    4008               FALL  1       
o_Segment1_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4008               FALL  1       
o_Segment1_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6014               RISE  1       
o_Segment1_D_obuf_iopad/DIN             IO_PAD                     0      6014               RISE  1       
o_Segment1_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7928               RISE  1       
o_Segment1_D                            top                        0      7928               RISE  1       

6.5.5::Path details for port: o_Segment1_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_E
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7935


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5014
---------------------------- ------
Clock To Out Delay             7935

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__667/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__667/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__668/I                                            GlobalMux                  0      1918               RISE  1       
I__668/O                                            GlobalMux                  154    2073               RISE  1       
I__684/I                                            ClkMux                     0      2073               RISE  1       
I__684/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_2_LC_2_15_3/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_2_LC_2_15_3/lcout   LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__377/I                                Odrv4                      0      2921               FALL  1       
I__377/O                                Odrv4                      372    3293               FALL  1       
I__378/I                                Span4Mux_s1_v              0      3293               FALL  1       
I__378/O                                Span4Mux_s1_v              196    3489               FALL  1       
I__379/I                                LocalMux                   0      3489               FALL  1       
I__379/O                                LocalMux                   309    3798               FALL  1       
I__380/I                                IoInMux                    0      3798               FALL  1       
I__380/O                                IoInMux                    217    4015               FALL  1       
o_Segment1_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4015               FALL  1       
o_Segment1_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6021               RISE  1       
o_Segment1_E_obuf_iopad/DIN             IO_PAD                     0      6021               RISE  1       
o_Segment1_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7935               RISE  1       
o_Segment1_E                            top                        0      7935               RISE  1       

6.5.6::Path details for port: o_Segment1_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_F
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7907


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4986
---------------------------- ------
Clock To Out Delay             7907

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__667/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__667/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__668/I                                            GlobalMux                  0      1918               RISE  1       
I__668/O                                            GlobalMux                  154    2073               RISE  1       
I__681/I                                            ClkMux                     0      2073               RISE  1       
I__681/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_1_LC_2_14_3/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_1_LC_2_14_3/lcout   LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__231/I                                Odrv12                     0      2921               FALL  1       
I__231/O                                Odrv12                     540    3461               FALL  1       
I__232/I                                LocalMux                   0      3461               FALL  1       
I__232/O                                LocalMux                   309    3770               FALL  1       
I__233/I                                IoInMux                    0      3770               FALL  1       
I__233/O                                IoInMux                    217    3987               FALL  1       
o_Segment1_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3987               FALL  1       
o_Segment1_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5993               RISE  1       
o_Segment1_F_obuf_iopad/DIN             IO_PAD                     0      5993               RISE  1       
o_Segment1_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7907               RISE  1       
o_Segment1_F                            top                        0      7907               RISE  1       

6.5.7::Path details for port: o_Segment1_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_G
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7907


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4986
---------------------------- ------
Clock To Out Delay             7907

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__667/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__667/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__668/I                                            GlobalMux                  0      1918               RISE  1       
I__668/O                                            GlobalMux                  154    2073               RISE  1       
I__681/I                                            ClkMux                     0      2073               RISE  1       
I__681/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_0_LC_2_14_2/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_0_LC_2_14_2/lcout   LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__234/I                                Odrv12                     0      2921               FALL  1       
I__234/O                                Odrv12                     540    3461               FALL  1       
I__235/I                                LocalMux                   0      3461               FALL  1       
I__235/O                                LocalMux                   309    3770               FALL  1       
I__236/I                                IoInMux                    0      3770               FALL  1       
I__236/O                                IoInMux                    217    3987               FALL  1       
o_Segment1_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3987               FALL  1       
o_Segment1_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5993               RISE  1       
o_Segment1_G_obuf_iopad/DIN             IO_PAD                     0      5993               RISE  1       
o_Segment1_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7907               RISE  1       
o_Segment1_G                            top                        0      7907               RISE  1       

6.5.8::Path details for port: o_Segment2_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_A
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7907


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4986
---------------------------- ------
Clock To Out Delay             7907

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__667/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__667/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__668/I                                            GlobalMux                  0      1918               RISE  1       
I__668/O                                            GlobalMux                  154    2073               RISE  1       
I__680/I                                            ClkMux                     0      2073               RISE  1       
I__680/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_6_LC_1_15_3/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_6_LC_1_15_3/lcout   LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__219/I                                Odrv12                     0      2921               FALL  1       
I__219/O                                Odrv12                     540    3461               FALL  1       
I__220/I                                LocalMux                   0      3461               FALL  1       
I__220/O                                LocalMux                   309    3770               FALL  1       
I__221/I                                IoInMux                    0      3770               FALL  1       
I__221/O                                IoInMux                    217    3987               FALL  1       
o_Segment2_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3987               FALL  1       
o_Segment2_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5993               RISE  1       
o_Segment2_A_obuf_iopad/DIN             IO_PAD                     0      5993               RISE  1       
o_Segment2_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7907               RISE  1       
o_Segment2_A                            top                        0      7907               RISE  1       

6.5.9::Path details for port: o_Segment2_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_B
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7739


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4818
---------------------------- ------
Clock To Out Delay             7739

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__667/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__667/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__668/I                                            GlobalMux                  0      1918               RISE  1       
I__668/O                                            GlobalMux                  154    2073               RISE  1       
I__684/I                                            ClkMux                     0      2073               RISE  1       
I__684/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_5_LC_2_15_5/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_5_LC_2_15_5/lcout   LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__374/I                                Odrv4                      0      2921               FALL  1       
I__374/O                                Odrv4                      372    3293               FALL  1       
I__375/I                                LocalMux                   0      3293               FALL  1       
I__375/O                                LocalMux                   309    3602               FALL  1       
I__376/I                                IoInMux                    0      3602               FALL  1       
I__376/O                                IoInMux                    217    3819               FALL  1       
o_Segment2_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3819               FALL  1       
o_Segment2_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5825               RISE  1       
o_Segment2_B_obuf_iopad/DIN             IO_PAD                     0      5825               RISE  1       
o_Segment2_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7739               RISE  1       
o_Segment2_B                            top                        0      7739               RISE  1       

6.5.10::Path details for port: o_Segment2_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_C
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7739


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4818
---------------------------- ------
Clock To Out Delay             7739

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__667/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__667/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__668/I                                            GlobalMux                  0      1918               RISE  1       
I__668/O                                            GlobalMux                  154    2073               RISE  1       
I__684/I                                            ClkMux                     0      2073               RISE  1       
I__684/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_4_LC_2_15_6/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_4_LC_2_15_6/lcout   LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__324/I                                Odrv4                      0      2921               FALL  1       
I__324/O                                Odrv4                      372    3293               FALL  1       
I__325/I                                LocalMux                   0      3293               FALL  1       
I__325/O                                LocalMux                   309    3602               FALL  1       
I__326/I                                IoInMux                    0      3602               FALL  1       
I__326/O                                IoInMux                    217    3819               FALL  1       
o_Segment2_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3819               FALL  1       
o_Segment2_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5825               RISE  1       
o_Segment2_C_obuf_iopad/DIN             IO_PAD                     0      5825               RISE  1       
o_Segment2_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7739               RISE  1       
o_Segment2_C                            top                        0      7739               RISE  1       

6.5.11::Path details for port: o_Segment2_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_D
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8062


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5141
---------------------------- ------
Clock To Out Delay             8062

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__667/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__667/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__668/I                                            GlobalMux                  0      1918               RISE  1       
I__668/O                                            GlobalMux                  154    2073               RISE  1       
I__684/I                                            ClkMux                     0      2073               RISE  1       
I__684/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_3_LC_2_15_2/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_3_LC_2_15_2/lcout   LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__381/I                                Odrv4                      0      2921               FALL  1       
I__381/O                                Odrv4                      372    3293               FALL  1       
I__382/I                                IoSpan4Mux                 0      3293               FALL  1       
I__382/O                                IoSpan4Mux                 323    3616               FALL  1       
I__383/I                                LocalMux                   0      3616               FALL  1       
I__383/O                                LocalMux                   309    3924               FALL  1       
I__384/I                                IoInMux                    0      3924               FALL  1       
I__384/O                                IoInMux                    217    4142               FALL  1       
o_Segment2_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4142               FALL  1       
o_Segment2_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6148               RISE  1       
o_Segment2_D_obuf_iopad/DIN             IO_PAD                     0      6148               RISE  1       
o_Segment2_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   8062               RISE  1       
o_Segment2_D                            top                        0      8062               RISE  1       

6.5.12::Path details for port: o_Segment2_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_E
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8307


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5386
---------------------------- ------
Clock To Out Delay             8307

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__667/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__667/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__668/I                                            GlobalMux                  0      1918               RISE  1       
I__668/O                                            GlobalMux                  154    2073               RISE  1       
I__680/I                                            ClkMux                     0      2073               RISE  1       
I__680/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_2_LC_1_15_6/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_2_LC_1_15_6/lcout   LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__214/I                                Odrv4                      0      2921               FALL  1       
I__214/O                                Odrv4                      372    3293               FALL  1       
I__215/I                                Span4Mux_h                 0      3293               FALL  1       
I__215/O                                Span4Mux_h                 316    3609               FALL  1       
I__216/I                                Span4Mux_s2_v              0      3609               FALL  1       
I__216/O                                Span4Mux_s2_v              252    3861               FALL  1       
I__217/I                                LocalMux                   0      3861               FALL  1       
I__217/O                                LocalMux                   309    4170               FALL  1       
I__218/I                                IoInMux                    0      4170               FALL  1       
I__218/O                                IoInMux                    217    4387               FALL  1       
o_Segment2_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4387               FALL  1       
o_Segment2_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6393               RISE  1       
o_Segment2_E_obuf_iopad/DIN             IO_PAD                     0      6393               RISE  1       
o_Segment2_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   8307               RISE  1       
o_Segment2_E                            top                        0      8307               RISE  1       

6.5.13::Path details for port: o_Segment2_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_F
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7907


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4986
---------------------------- ------
Clock To Out Delay             7907

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__667/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__667/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__668/I                                            GlobalMux                  0      1918               RISE  1       
I__668/O                                            GlobalMux                  154    2073               RISE  1       
I__681/I                                            ClkMux                     0      2073               RISE  1       
I__681/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_1_LC_2_14_5/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_1_LC_2_14_5/lcout   LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__227/I                                Odrv4                      0      2921               FALL  1       
I__227/O                                Odrv4                      372    3293               FALL  1       
I__228/I                                Span4Mux_s1_h              0      3293               FALL  1       
I__228/O                                Span4Mux_s1_h              168    3461               FALL  1       
I__229/I                                LocalMux                   0      3461               FALL  1       
I__229/O                                LocalMux                   309    3770               FALL  1       
I__230/I                                IoInMux                    0      3770               FALL  1       
I__230/O                                IoInMux                    217    3987               FALL  1       
o_Segment2_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3987               FALL  1       
o_Segment2_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5993               RISE  1       
o_Segment2_F_obuf_iopad/DIN             IO_PAD                     0      5993               RISE  1       
o_Segment2_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7907               RISE  1       
o_Segment2_F                            top                        0      7907               RISE  1       

6.5.14::Path details for port: o_Segment2_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_G
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7935


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5014
---------------------------- ------
Clock To Out Delay             7935

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__667/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__667/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__668/I                                            GlobalMux                  0      1918               RISE  1       
I__668/O                                            GlobalMux                  154    2073               RISE  1       
I__684/I                                            ClkMux                     0      2073               RISE  1       
I__684/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_0_LC_2_15_1/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_0_LC_2_15_1/lcout   LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__385/I                                Odrv4                      0      2921               FALL  1       
I__385/O                                Odrv4                      372    3293               FALL  1       
I__386/I                                Span4Mux_s1_v              0      3293               FALL  1       
I__386/O                                Span4Mux_s1_v              196    3489               FALL  1       
I__387/I                                LocalMux                   0      3489               FALL  1       
I__387/O                                LocalMux                   309    3798               FALL  1       
I__388/I                                IoInMux                    0      3798               FALL  1       
I__388/O                                IoInMux                    217    4015               FALL  1       
o_Segment2_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4015               FALL  1       
o_Segment2_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6021               RISE  1       
o_Segment2_G_obuf_iopad/DIN             IO_PAD                     0      6021               RISE  1       
o_Segment2_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7935               RISE  1       
o_Segment2_G                            top                        0      7935               RISE  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: o_LED_1   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : o_LED_1
Input Port       : i_Switch_1
Pad to Pad Delay : 5740

Pad to Pad Path
pin name                             model name              delay  cummulative delay  edge  Fanout  
-----------------------------------  ----------------------  -----  -----------------  ----  ------  
i_Switch_1                           top                     0      0                  FALL  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  FALL  1       
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                  460    460                FALL  1       
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      460                FALL  1       
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001  463    923                FALL  1       
I__687/I                             Odrv4                   0      923                FALL  1       
I__687/O                             Odrv4                   372    1295               FALL  1       
I__689/I                             LocalMux                0      1295               FALL  1       
I__689/O                             LocalMux                309    1603               FALL  1       
I__691/I                             IoInMux                 0      1603               FALL  1       
I__691/O                             IoInMux                 217    1821               FALL  1       
o_LED_1_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001  0      1821               FALL  1       
o_LED_1_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001  2006   3826               RISE  1       
o_LED_1_obuf_iopad/DIN               IO_PAD                  0      3826               RISE  1       
o_LED_1_obuf_iopad/PACKAGEPIN:out    IO_PAD                  1914   5740               RISE  1       
o_LED_1                              top                     0      5740               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_1_9_2/lcout
Path End         : uart_rx.r_data_esr_7_LC_2_12_2/ce
Capture Clock    : uart_rx.r_data_esr_7_LC_2_12_2/clk
Setup Constraint : 8150p
Path slack       : 4075p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10531

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3535
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6456
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_9_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_1_9_2/lcout              LogicCell40_SEQ_MODE_1000    540              2921   4075  RISE       5
I__121/I                                    LocalMux                       0              2921   4075  RISE       1
I__121/O                                    LocalMux                     330              3251   4075  RISE       1
I__123/I                                    InMux                          0              3251   4075  RISE       1
I__123/O                                    InMux                        259              3510   4075  RISE       1
uart_rx.index_RNIA1FR_3_LC_1_10_6/in1       LogicCell40_SEQ_MODE_0000      0              3510   4075  RISE       1
uart_rx.index_RNIA1FR_3_LC_1_10_6/ltout     LogicCell40_SEQ_MODE_0000    379              3889   4075  FALL       1
I__115/I                                    CascadeMux                     0              3889   4075  FALL       1
I__115/O                                    CascadeMux                     0              3889   4075  FALL       1
uart_rx.r_data_esr_RNO_0_7_LC_1_10_7/in2    LogicCell40_SEQ_MODE_0000      0              3889   4075  FALL       1
uart_rx.r_data_esr_RNO_0_7_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_0000    379              4268   4075  RISE       1
I__256/I                                    LocalMux                       0              4268   4075  RISE       1
I__256/O                                    LocalMux                     330              4598   4075  RISE       1
I__257/I                                    InMux                          0              4598   4075  RISE       1
I__257/O                                    InMux                        259              4857   4075  RISE       1
uart_rx.r_data_esr_RNO_7_LC_2_11_7/in3      LogicCell40_SEQ_MODE_0000      0              4857   4075  RISE       1
uart_rx.r_data_esr_RNO_7_LC_2_11_7/lcout    LogicCell40_SEQ_MODE_0000    316              5173   4075  RISE       1
I__250/I                                    Odrv4                          0              5173   4075  RISE       1
I__250/O                                    Odrv4                        351              5523   4075  RISE       1
I__251/I                                    LocalMux                       0              5523   4075  RISE       1
I__251/O                                    LocalMux                     330              5853   4075  RISE       1
I__252/I                                    CEMux                          0              5853   4075  RISE       1
I__252/O                                    CEMux                        603              6456   4075  RISE       1
uart_rx.r_data_esr_7_LC_2_12_2/ce           LogicCell40_SEQ_MODE_1000      0              6456   4075  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_2_12_2/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_4_10_1/lcout
Path End         : uart_rx.timer_8_LC_5_11_0/in3
Capture Clock    : uart_rx.timer_8_LC_5_11_0/clk
Setup Constraint : 8150p
Path slack       : 4188p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3149
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6070
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_4_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_4_10_1/lcout         LogicCell40_SEQ_MODE_1000    540              2921   4187  RISE       5
I__429/I                                LocalMux                       0              2921   4187  RISE       1
I__429/O                                LocalMux                     330              3251   4187  RISE       1
I__431/I                                InMux                          0              3251   4187  RISE       1
I__431/O                                InMux                        259              3510   4187  RISE       1
uart_rx.state_RNISTIG_1_LC_5_9_7/in1    LogicCell40_SEQ_MODE_0000      0              3510   4187  RISE       1
uart_rx.state_RNISTIG_1_LC_5_9_7/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4187  RISE       2
I__424/I                                LocalMux                       0              3910   4187  RISE       1
I__424/O                                LocalMux                     330              4240   4187  RISE       1
I__426/I                                InMux                          0              4240   4187  RISE       1
I__426/O                                InMux                        259              4499   4187  RISE       1
I__428/I                                CascadeMux                     0              4499   4187  RISE       1
I__428/O                                CascadeMux                     0              4499   4187  RISE       1
uart_rx.timer_0_LC_5_10_0/in2           LogicCell40_SEQ_MODE_1000      0              4499   4187  RISE       1
uart_rx.timer_0_LC_5_10_0/carryout      LogicCell40_SEQ_MODE_1000    231              4731   4187  RISE       2
uart_rx.timer_1_LC_5_10_1/carryin       LogicCell40_SEQ_MODE_1000      0              4731   4187  RISE       1
uart_rx.timer_1_LC_5_10_1/carryout      LogicCell40_SEQ_MODE_1000    126              4857   4187  RISE       2
uart_rx.timer_2_LC_5_10_2/carryin       LogicCell40_SEQ_MODE_1000      0              4857   4187  RISE       1
uart_rx.timer_2_LC_5_10_2/carryout      LogicCell40_SEQ_MODE_1000    126              4983   4187  RISE       2
uart_rx.timer_3_LC_5_10_3/carryin       LogicCell40_SEQ_MODE_1000      0              4983   4187  RISE       1
uart_rx.timer_3_LC_5_10_3/carryout      LogicCell40_SEQ_MODE_1000    126              5110   4187  RISE       2
uart_rx.timer_4_LC_5_10_4/carryin       LogicCell40_SEQ_MODE_1000      0              5110   4187  RISE       1
uart_rx.timer_4_LC_5_10_4/carryout      LogicCell40_SEQ_MODE_1000    126              5236   4187  RISE       2
uart_rx.timer_5_LC_5_10_5/carryin       LogicCell40_SEQ_MODE_1000      0              5236   4187  RISE       1
uart_rx.timer_5_LC_5_10_5/carryout      LogicCell40_SEQ_MODE_1000    126              5362   4187  RISE       2
uart_rx.timer_6_LC_5_10_6/carryin       LogicCell40_SEQ_MODE_1000      0              5362   4187  RISE       1
uart_rx.timer_6_LC_5_10_6/carryout      LogicCell40_SEQ_MODE_1000    126              5488   4187  RISE       2
uart_rx.timer_7_LC_5_10_7/carryin       LogicCell40_SEQ_MODE_1000      0              5488   4187  RISE       1
uart_rx.timer_7_LC_5_10_7/carryout      LogicCell40_SEQ_MODE_1000    126              5615   4187  RISE       1
IN_MUX_bfv_5_11_0_/carryinitin          ICE_CARRY_IN_MUX               0              5615   4187  RISE       1
IN_MUX_bfv_5_11_0_/carryinitout         ICE_CARRY_IN_MUX             196              5811   4187  RISE       1
I__498/I                                InMux                          0              5811   4187  RISE       1
I__498/O                                InMux                        259              6070   4187  RISE       1
uart_rx.timer_8_LC_5_11_0/in3           LogicCell40_SEQ_MODE_1000      0              6070   4187  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__682/I                                            ClkMux                         0              2073  RISE       1
I__682/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_8_LC_5_11_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_4_10_1/lcout
Path End         : uart_rx.timer_7_LC_5_10_7/in3
Capture Clock    : uart_rx.timer_7_LC_5_10_7/clk
Setup Constraint : 8150p
Path slack       : 4510p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2827
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5748
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_4_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_4_10_1/lcout         LogicCell40_SEQ_MODE_1000    540              2921   4187  RISE       5
I__429/I                                LocalMux                       0              2921   4187  RISE       1
I__429/O                                LocalMux                     330              3251   4187  RISE       1
I__431/I                                InMux                          0              3251   4187  RISE       1
I__431/O                                InMux                        259              3510   4187  RISE       1
uart_rx.state_RNISTIG_1_LC_5_9_7/in1    LogicCell40_SEQ_MODE_0000      0              3510   4187  RISE       1
uart_rx.state_RNISTIG_1_LC_5_9_7/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4187  RISE       2
I__424/I                                LocalMux                       0              3910   4187  RISE       1
I__424/O                                LocalMux                     330              4240   4187  RISE       1
I__426/I                                InMux                          0              4240   4187  RISE       1
I__426/O                                InMux                        259              4499   4187  RISE       1
I__428/I                                CascadeMux                     0              4499   4187  RISE       1
I__428/O                                CascadeMux                     0              4499   4187  RISE       1
uart_rx.timer_0_LC_5_10_0/in2           LogicCell40_SEQ_MODE_1000      0              4499   4187  RISE       1
uart_rx.timer_0_LC_5_10_0/carryout      LogicCell40_SEQ_MODE_1000    231              4731   4187  RISE       2
uart_rx.timer_1_LC_5_10_1/carryin       LogicCell40_SEQ_MODE_1000      0              4731   4187  RISE       1
uart_rx.timer_1_LC_5_10_1/carryout      LogicCell40_SEQ_MODE_1000    126              4857   4187  RISE       2
uart_rx.timer_2_LC_5_10_2/carryin       LogicCell40_SEQ_MODE_1000      0              4857   4187  RISE       1
uart_rx.timer_2_LC_5_10_2/carryout      LogicCell40_SEQ_MODE_1000    126              4983   4187  RISE       2
uart_rx.timer_3_LC_5_10_3/carryin       LogicCell40_SEQ_MODE_1000      0              4983   4187  RISE       1
uart_rx.timer_3_LC_5_10_3/carryout      LogicCell40_SEQ_MODE_1000    126              5110   4187  RISE       2
uart_rx.timer_4_LC_5_10_4/carryin       LogicCell40_SEQ_MODE_1000      0              5110   4187  RISE       1
uart_rx.timer_4_LC_5_10_4/carryout      LogicCell40_SEQ_MODE_1000    126              5236   4187  RISE       2
uart_rx.timer_5_LC_5_10_5/carryin       LogicCell40_SEQ_MODE_1000      0              5236   4187  RISE       1
uart_rx.timer_5_LC_5_10_5/carryout      LogicCell40_SEQ_MODE_1000    126              5362   4187  RISE       2
uart_rx.timer_6_LC_5_10_6/carryin       LogicCell40_SEQ_MODE_1000      0              5362   4187  RISE       1
uart_rx.timer_6_LC_5_10_6/carryout      LogicCell40_SEQ_MODE_1000    126              5488   4187  RISE       2
I__499/I                                InMux                          0              5488   4510  RISE       1
I__499/O                                InMux                        259              5748   4510  RISE       1
uart_rx.timer_7_LC_5_10_7/in3           LogicCell40_SEQ_MODE_1000      0              5748   4510  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_5_10_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_4_10_1/lcout
Path End         : uart_rx.timer_6_LC_5_10_6/in3
Capture Clock    : uart_rx.timer_6_LC_5_10_6/clk
Setup Constraint : 8150p
Path slack       : 4636p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2701
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5622
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_4_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_4_10_1/lcout         LogicCell40_SEQ_MODE_1000    540              2921   4187  RISE       5
I__429/I                                LocalMux                       0              2921   4187  RISE       1
I__429/O                                LocalMux                     330              3251   4187  RISE       1
I__431/I                                InMux                          0              3251   4187  RISE       1
I__431/O                                InMux                        259              3510   4187  RISE       1
uart_rx.state_RNISTIG_1_LC_5_9_7/in1    LogicCell40_SEQ_MODE_0000      0              3510   4187  RISE       1
uart_rx.state_RNISTIG_1_LC_5_9_7/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4187  RISE       2
I__424/I                                LocalMux                       0              3910   4187  RISE       1
I__424/O                                LocalMux                     330              4240   4187  RISE       1
I__426/I                                InMux                          0              4240   4187  RISE       1
I__426/O                                InMux                        259              4499   4187  RISE       1
I__428/I                                CascadeMux                     0              4499   4187  RISE       1
I__428/O                                CascadeMux                     0              4499   4187  RISE       1
uart_rx.timer_0_LC_5_10_0/in2           LogicCell40_SEQ_MODE_1000      0              4499   4187  RISE       1
uart_rx.timer_0_LC_5_10_0/carryout      LogicCell40_SEQ_MODE_1000    231              4731   4187  RISE       2
uart_rx.timer_1_LC_5_10_1/carryin       LogicCell40_SEQ_MODE_1000      0              4731   4187  RISE       1
uart_rx.timer_1_LC_5_10_1/carryout      LogicCell40_SEQ_MODE_1000    126              4857   4187  RISE       2
uart_rx.timer_2_LC_5_10_2/carryin       LogicCell40_SEQ_MODE_1000      0              4857   4187  RISE       1
uart_rx.timer_2_LC_5_10_2/carryout      LogicCell40_SEQ_MODE_1000    126              4983   4187  RISE       2
uart_rx.timer_3_LC_5_10_3/carryin       LogicCell40_SEQ_MODE_1000      0              4983   4187  RISE       1
uart_rx.timer_3_LC_5_10_3/carryout      LogicCell40_SEQ_MODE_1000    126              5110   4187  RISE       2
uart_rx.timer_4_LC_5_10_4/carryin       LogicCell40_SEQ_MODE_1000      0              5110   4187  RISE       1
uart_rx.timer_4_LC_5_10_4/carryout      LogicCell40_SEQ_MODE_1000    126              5236   4187  RISE       2
uart_rx.timer_5_LC_5_10_5/carryin       LogicCell40_SEQ_MODE_1000      0              5236   4187  RISE       1
uart_rx.timer_5_LC_5_10_5/carryout      LogicCell40_SEQ_MODE_1000    126              5362   4187  RISE       2
I__500/I                                InMux                          0              5362   4636  RISE       1
I__500/O                                InMux                        259              5622   4636  RISE       1
uart_rx.timer_6_LC_5_10_6/in3           LogicCell40_SEQ_MODE_1000      0              5622   4636  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_5_10_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_1_LC_5_10_1/lcout
Path End         : uart_rx.state_2_LC_6_10_1/in2
Capture Clock    : uart_rx.state_2_LC_6_10_1/clk
Setup Constraint : 8150p
Path slack       : 4651p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10160

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2588
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5509
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_1_LC_5_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_1_LC_5_10_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4650  RISE       4
I__602/I                                 LocalMux                       0              2921   4650  RISE       1
I__602/O                                 LocalMux                     330              3251   4650  RISE       1
I__606/I                                 InMux                          0              3251   4650  RISE       1
I__606/O                                 InMux                        259              3510   4650  RISE       1
uart_rx.timer_RNIOEPH_0_LC_4_10_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   4650  RISE       1
uart_rx.timer_RNIOEPH_0_LC_4_10_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4650  RISE       3
I__489/I                                 Odrv4                          0              3959   4650  RISE       1
I__489/O                                 Odrv4                        351              4310   4650  RISE       1
I__491/I                                 Span4Mux_h                     0              4310   4650  RISE       1
I__491/O                                 Span4Mux_h                   302              4612   4650  RISE       1
I__494/I                                 LocalMux                       0              4612   4650  RISE       1
I__494/O                                 LocalMux                     330              4941   4650  RISE       1
I__496/I                                 InMux                          0              4941   4650  RISE       1
I__496/O                                 InMux                        259              5201   4650  RISE       1
I__497/I                                 CascadeMux                     0              5201   4650  RISE       1
I__497/O                                 CascadeMux                     0              5201   4650  RISE       1
uart_rx.state_RNO_1_2_LC_6_10_0/in2      LogicCell40_SEQ_MODE_0000      0              5201   4650  RISE       1
uart_rx.state_RNO_1_2_LC_6_10_0/ltout    LogicCell40_SEQ_MODE_0000    309              5509   4650  RISE       1
I__488/I                                 CascadeMux                     0              5509   4650  RISE       1
I__488/O                                 CascadeMux                     0              5509   4650  RISE       1
uart_rx.state_2_LC_6_10_1/in2            LogicCell40_SEQ_MODE_1000      0              5509   4650  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__683/I                                            ClkMux                         0              2073  RISE       1
I__683/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_6_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_5_LC_2_10_2/lcout
Path End         : uart_rx.state_0_LC_5_9_6/in0
Capture Clock    : uart_rx.state_0_LC_5_9_6/clk
Setup Constraint : 8150p
Path slack       : 4706p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10061

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2434
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5355
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_2_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_5_LC_2_10_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921   4706  RISE       6
I__474/I                                  Odrv12                         0              2921   4706  RISE       1
I__474/O                                  Odrv12                       491              3412   4706  RISE       1
I__479/I                                  LocalMux                       0              3412   4706  RISE       1
I__479/O                                  LocalMux                     330              3742   4706  RISE       1
I__485/I                                  InMux                          0              3742   4706  RISE       1
I__485/O                                  InMux                        259              4001   4706  RISE       1
uart_rx.state_RNII4VR_3_LC_4_10_6/in0     LogicCell40_SEQ_MODE_0000      0              4001   4706  RISE       1
uart_rx.state_RNII4VR_3_LC_4_10_6/ltout   LogicCell40_SEQ_MODE_0000    386              4387   4706  FALL       1
I__392/I                                  CascadeMux                     0              4387   4706  FALL       1
I__392/O                                  CascadeMux                     0              4387   4706  FALL       1
uart_rx.state_RNIGJ841_2_LC_4_10_7/in2    LogicCell40_SEQ_MODE_0000      0              4387   4706  FALL       1
uart_rx.state_RNIGJ841_2_LC_4_10_7/lcout  LogicCell40_SEQ_MODE_0000    379              4766   4706  RISE       2
I__441/I                                  LocalMux                       0              4766   4706  RISE       1
I__441/O                                  LocalMux                     330              5096   4706  RISE       1
I__442/I                                  InMux                          0              5096   4706  RISE       1
I__442/O                                  InMux                        259              5355   4706  RISE       1
uart_rx.state_0_LC_5_9_6/in0              LogicCell40_SEQ_MODE_1000      0              5355   4706  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_4_10_1/lcout
Path End         : uart_rx.timer_5_LC_5_10_5/in3
Capture Clock    : uart_rx.timer_5_LC_5_10_5/clk
Setup Constraint : 8150p
Path slack       : 4763p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2574
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5495
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_4_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_4_10_1/lcout         LogicCell40_SEQ_MODE_1000    540              2921   4187  RISE       5
I__429/I                                LocalMux                       0              2921   4187  RISE       1
I__429/O                                LocalMux                     330              3251   4187  RISE       1
I__431/I                                InMux                          0              3251   4187  RISE       1
I__431/O                                InMux                        259              3510   4187  RISE       1
uart_rx.state_RNISTIG_1_LC_5_9_7/in1    LogicCell40_SEQ_MODE_0000      0              3510   4187  RISE       1
uart_rx.state_RNISTIG_1_LC_5_9_7/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4187  RISE       2
I__424/I                                LocalMux                       0              3910   4187  RISE       1
I__424/O                                LocalMux                     330              4240   4187  RISE       1
I__426/I                                InMux                          0              4240   4187  RISE       1
I__426/O                                InMux                        259              4499   4187  RISE       1
I__428/I                                CascadeMux                     0              4499   4187  RISE       1
I__428/O                                CascadeMux                     0              4499   4187  RISE       1
uart_rx.timer_0_LC_5_10_0/in2           LogicCell40_SEQ_MODE_1000      0              4499   4187  RISE       1
uart_rx.timer_0_LC_5_10_0/carryout      LogicCell40_SEQ_MODE_1000    231              4731   4187  RISE       2
uart_rx.timer_1_LC_5_10_1/carryin       LogicCell40_SEQ_MODE_1000      0              4731   4187  RISE       1
uart_rx.timer_1_LC_5_10_1/carryout      LogicCell40_SEQ_MODE_1000    126              4857   4187  RISE       2
uart_rx.timer_2_LC_5_10_2/carryin       LogicCell40_SEQ_MODE_1000      0              4857   4187  RISE       1
uart_rx.timer_2_LC_5_10_2/carryout      LogicCell40_SEQ_MODE_1000    126              4983   4187  RISE       2
uart_rx.timer_3_LC_5_10_3/carryin       LogicCell40_SEQ_MODE_1000      0              4983   4187  RISE       1
uart_rx.timer_3_LC_5_10_3/carryout      LogicCell40_SEQ_MODE_1000    126              5110   4187  RISE       2
uart_rx.timer_4_LC_5_10_4/carryin       LogicCell40_SEQ_MODE_1000      0              5110   4187  RISE       1
uart_rx.timer_4_LC_5_10_4/carryout      LogicCell40_SEQ_MODE_1000    126              5236   4187  RISE       2
I__501/I                                InMux                          0              5236   4763  RISE       1
I__501/O                                InMux                        259              5495   4763  RISE       1
uart_rx.timer_5_LC_5_10_5/in3           LogicCell40_SEQ_MODE_1000      0              5495   4763  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_5_LC_5_10_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_6_LC_5_10_6/lcout
Path End         : uart_rx.state_0_LC_5_9_6/in3
Capture Clock    : uart_rx.state_0_LC_5_9_6/clk
Setup Constraint : 8150p
Path slack       : 4805p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2532
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5453
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_5_10_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_6_LC_5_10_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4805  RISE       6
I__623/I                                 LocalMux                       0              2921   4805  RISE       1
I__623/O                                 LocalMux                     330              3251   4805  RISE       1
I__628/I                                 InMux                          0              3251   4805  RISE       1
I__628/O                                 InMux                        259              3510   4805  RISE       1
uart_rx.timer_RNI1LNN_1_LC_6_10_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   4805  RISE       1
uart_rx.timer_RNI1LNN_1_LC_6_10_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4805  RISE       1
I__599/I                                 LocalMux                       0              3959   4805  RISE       1
I__599/O                                 LocalMux                     330              4289   4805  RISE       1
I__600/I                                 InMux                          0              4289   4805  RISE       1
I__600/O                                 InMux                        259              4548   4805  RISE       1
uart_rx.state_RNIQ0062_1_LC_5_9_2/in3    LogicCell40_SEQ_MODE_0000      0              4548   4805  RISE       1
uart_rx.state_RNIQ0062_1_LC_5_9_2/lcout  LogicCell40_SEQ_MODE_0000    316              4864   4805  RISE       1
I__436/I                                 LocalMux                       0              4864   4805  RISE       1
I__436/O                                 LocalMux                     330              5194   4805  RISE       1
I__437/I                                 InMux                          0              5194   4805  RISE       1
I__437/O                                 InMux                        259              5453   4805  RISE       1
uart_rx.state_0_LC_5_9_6/in3             LogicCell40_SEQ_MODE_1000      0              5453   4805  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_4_10_1/lcout
Path End         : uart_rx.timer_4_LC_5_10_4/in3
Capture Clock    : uart_rx.timer_4_LC_5_10_4/clk
Setup Constraint : 8150p
Path slack       : 4889p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2448
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5369
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_4_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_4_10_1/lcout         LogicCell40_SEQ_MODE_1000    540              2921   4187  RISE       5
I__429/I                                LocalMux                       0              2921   4187  RISE       1
I__429/O                                LocalMux                     330              3251   4187  RISE       1
I__431/I                                InMux                          0              3251   4187  RISE       1
I__431/O                                InMux                        259              3510   4187  RISE       1
uart_rx.state_RNISTIG_1_LC_5_9_7/in1    LogicCell40_SEQ_MODE_0000      0              3510   4187  RISE       1
uart_rx.state_RNISTIG_1_LC_5_9_7/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4187  RISE       2
I__424/I                                LocalMux                       0              3910   4187  RISE       1
I__424/O                                LocalMux                     330              4240   4187  RISE       1
I__426/I                                InMux                          0              4240   4187  RISE       1
I__426/O                                InMux                        259              4499   4187  RISE       1
I__428/I                                CascadeMux                     0              4499   4187  RISE       1
I__428/O                                CascadeMux                     0              4499   4187  RISE       1
uart_rx.timer_0_LC_5_10_0/in2           LogicCell40_SEQ_MODE_1000      0              4499   4187  RISE       1
uart_rx.timer_0_LC_5_10_0/carryout      LogicCell40_SEQ_MODE_1000    231              4731   4187  RISE       2
uart_rx.timer_1_LC_5_10_1/carryin       LogicCell40_SEQ_MODE_1000      0              4731   4187  RISE       1
uart_rx.timer_1_LC_5_10_1/carryout      LogicCell40_SEQ_MODE_1000    126              4857   4187  RISE       2
uart_rx.timer_2_LC_5_10_2/carryin       LogicCell40_SEQ_MODE_1000      0              4857   4187  RISE       1
uart_rx.timer_2_LC_5_10_2/carryout      LogicCell40_SEQ_MODE_1000    126              4983   4187  RISE       2
uart_rx.timer_3_LC_5_10_3/carryin       LogicCell40_SEQ_MODE_1000      0              4983   4187  RISE       1
uart_rx.timer_3_LC_5_10_3/carryout      LogicCell40_SEQ_MODE_1000    126              5110   4187  RISE       2
I__420/I                                InMux                          0              5110   4889  RISE       1
I__420/O                                InMux                        259              5369   4889  RISE       1
uart_rx.timer_4_LC_5_10_4/in3           LogicCell40_SEQ_MODE_1000      0              5369   4889  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_4_LC_5_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_5_LC_2_10_2/lcout
Path End         : uart_rx.state_iso_0_LC_5_9_3/in3
Capture Clock    : uart_rx.state_iso_0_LC_5_9_3/clk
Setup Constraint : 8150p
Path slack       : 4903p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2434
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5355
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_2_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_5_LC_2_10_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921   4706  RISE       6
I__474/I                                  Odrv12                         0              2921   4706  RISE       1
I__474/O                                  Odrv12                       491              3412   4706  RISE       1
I__479/I                                  LocalMux                       0              3412   4706  RISE       1
I__479/O                                  LocalMux                     330              3742   4706  RISE       1
I__485/I                                  InMux                          0              3742   4706  RISE       1
I__485/O                                  InMux                        259              4001   4706  RISE       1
uart_rx.state_RNII4VR_3_LC_4_10_6/in0     LogicCell40_SEQ_MODE_0000      0              4001   4706  RISE       1
uart_rx.state_RNII4VR_3_LC_4_10_6/ltout   LogicCell40_SEQ_MODE_0000    386              4387   4706  FALL       1
I__392/I                                  CascadeMux                     0              4387   4706  FALL       1
I__392/O                                  CascadeMux                     0              4387   4706  FALL       1
uart_rx.state_RNIGJ841_2_LC_4_10_7/in2    LogicCell40_SEQ_MODE_0000      0              4387   4706  FALL       1
uart_rx.state_RNIGJ841_2_LC_4_10_7/lcout  LogicCell40_SEQ_MODE_0000    379              4766   4706  RISE       2
I__441/I                                  LocalMux                       0              4766   4706  RISE       1
I__441/O                                  LocalMux                     330              5096   4706  RISE       1
I__443/I                                  InMux                          0              5096   4903  RISE       1
I__443/O                                  InMux                        259              5355   4903  RISE       1
uart_rx.state_iso_0_LC_5_9_3/in3          LogicCell40_SEQ_MODE_1000      0              5355   4903  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_5_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_6_LC_2_10_6/lcout
Path End         : uart_rx.state_iso_0_LC_5_9_3/in0
Capture Clock    : uart_rx.state_iso_0_LC_5_9_3/clk
Setup Constraint : 8150p
Path slack       : 4994p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10061

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2146
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5067
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_6_LC_2_10_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_6_LC_2_10_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4994  RISE       3
I__406/I                                 Odrv4                          0              2921   4994  RISE       1
I__406/O                                 Odrv4                        351              3272   4994  RISE       1
I__408/I                                 Span4Mux_h                     0              3272   4994  RISE       1
I__408/O                                 Span4Mux_h                   302              3574   4994  RISE       1
I__411/I                                 LocalMux                       0              3574   4994  RISE       1
I__411/O                                 LocalMux                     330              3903   4994  RISE       1
I__414/I                                 InMux                          0              3903   4994  RISE       1
I__414/O                                 InMux                        259              4163   4994  RISE       1
uart_rx.state_RNI1KSO_6_LC_4_10_5/in3    LogicCell40_SEQ_MODE_0000      0              4163   4994  RISE       1
uart_rx.state_RNI1KSO_6_LC_4_10_5/lcout  LogicCell40_SEQ_MODE_0000    316              4478   4994  RISE       2
I__438/I                                 LocalMux                       0              4478   4994  RISE       1
I__438/O                                 LocalMux                     330              4808   4994  RISE       1
I__440/I                                 InMux                          0              4808   4994  RISE       1
I__440/O                                 InMux                        259              5067   4994  RISE       1
uart_rx.state_iso_0_LC_5_9_3/in0         LogicCell40_SEQ_MODE_1000      0              5067   4994  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_5_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_4_10_1/lcout
Path End         : uart_rx.timer_3_LC_5_10_3/in3
Capture Clock    : uart_rx.timer_3_LC_5_10_3/clk
Setup Constraint : 8150p
Path slack       : 5015p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2322
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5243
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_4_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_4_10_1/lcout         LogicCell40_SEQ_MODE_1000    540              2921   4187  RISE       5
I__429/I                                LocalMux                       0              2921   4187  RISE       1
I__429/O                                LocalMux                     330              3251   4187  RISE       1
I__431/I                                InMux                          0              3251   4187  RISE       1
I__431/O                                InMux                        259              3510   4187  RISE       1
uart_rx.state_RNISTIG_1_LC_5_9_7/in1    LogicCell40_SEQ_MODE_0000      0              3510   4187  RISE       1
uart_rx.state_RNISTIG_1_LC_5_9_7/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4187  RISE       2
I__424/I                                LocalMux                       0              3910   4187  RISE       1
I__424/O                                LocalMux                     330              4240   4187  RISE       1
I__426/I                                InMux                          0              4240   4187  RISE       1
I__426/O                                InMux                        259              4499   4187  RISE       1
I__428/I                                CascadeMux                     0              4499   4187  RISE       1
I__428/O                                CascadeMux                     0              4499   4187  RISE       1
uart_rx.timer_0_LC_5_10_0/in2           LogicCell40_SEQ_MODE_1000      0              4499   4187  RISE       1
uart_rx.timer_0_LC_5_10_0/carryout      LogicCell40_SEQ_MODE_1000    231              4731   4187  RISE       2
uart_rx.timer_1_LC_5_10_1/carryin       LogicCell40_SEQ_MODE_1000      0              4731   4187  RISE       1
uart_rx.timer_1_LC_5_10_1/carryout      LogicCell40_SEQ_MODE_1000    126              4857   4187  RISE       2
uart_rx.timer_2_LC_5_10_2/carryin       LogicCell40_SEQ_MODE_1000      0              4857   4187  RISE       1
uart_rx.timer_2_LC_5_10_2/carryout      LogicCell40_SEQ_MODE_1000    126              4983   4187  RISE       2
I__421/I                                InMux                          0              4983   5015  RISE       1
I__421/O                                InMux                        259              5243   5015  RISE       1
uart_rx.timer_3_LC_5_10_3/in3           LogicCell40_SEQ_MODE_1000      0              5243   5015  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_3_LC_5_10_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_4_LC_5_10_4/lcout
Path End         : uart_rx.state_4_LC_2_10_4/in0
Capture Clock    : uart_rx.state_4_LC_2_10_4/clk
Setup Constraint : 8150p
Path slack       : 5022p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10061

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2118
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5039
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_4_LC_5_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_4_LC_5_10_4/lcout        LogicCell40_SEQ_MODE_1000    540              2921   5022  RISE       6
I__576/I                               LocalMux                       0              2921   5022  RISE       1
I__576/O                               LocalMux                     330              3251   5022  RISE       1
I__582/I                               InMux                          0              3251   5022  RISE       1
I__582/O                               InMux                        259              3510   5022  RISE       1
uart_rx.state_RNO_0_4_LC_4_10_2/in0    LogicCell40_SEQ_MODE_0000      0              3510   5022  RISE       1
uart_rx.state_RNO_0_4_LC_4_10_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5022  RISE       1
I__417/I                               Odrv12                         0              3959   5022  RISE       1
I__417/O                               Odrv12                       491              4450   5022  RISE       1
I__418/I                               LocalMux                       0              4450   5022  RISE       1
I__418/O                               LocalMux                     330              4780   5022  RISE       1
I__419/I                               InMux                          0              4780   5022  RISE       1
I__419/O                               InMux                        259              5039   5022  RISE       1
uart_rx.state_4_LC_2_10_4/in0          LogicCell40_SEQ_MODE_1000      0              5039   5022  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_6_LC_2_10_6/lcout
Path End         : uart_rx.state_0_LC_5_9_6/in1
Capture Clock    : uart_rx.state_0_LC_5_9_6/clk
Setup Constraint : 8150p
Path slack       : 5065p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2146
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5067
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_6_LC_2_10_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_6_LC_2_10_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4994  RISE       3
I__406/I                                 Odrv4                          0              2921   4994  RISE       1
I__406/O                                 Odrv4                        351              3272   4994  RISE       1
I__408/I                                 Span4Mux_h                     0              3272   4994  RISE       1
I__408/O                                 Span4Mux_h                   302              3574   4994  RISE       1
I__411/I                                 LocalMux                       0              3574   4994  RISE       1
I__411/O                                 LocalMux                     330              3903   4994  RISE       1
I__414/I                                 InMux                          0              3903   4994  RISE       1
I__414/O                                 InMux                        259              4163   4994  RISE       1
uart_rx.state_RNI1KSO_6_LC_4_10_5/in3    LogicCell40_SEQ_MODE_0000      0              4163   4994  RISE       1
uart_rx.state_RNI1KSO_6_LC_4_10_5/lcout  LogicCell40_SEQ_MODE_0000    316              4478   4994  RISE       2
I__438/I                                 LocalMux                       0              4478   4994  RISE       1
I__438/O                                 LocalMux                     330              4808   4994  RISE       1
I__439/I                                 InMux                          0              4808   5064  RISE       1
I__439/O                                 InMux                        259              5067   5064  RISE       1
uart_rx.state_0_LC_5_9_6/in1             LogicCell40_SEQ_MODE_1000      0              5067   5064  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_5_9_6/lcout
Path End         : uart_rx.out_data_3_LC_1_13_2/ce
Capture Clock    : uart_rx.out_data_3_LC_1_13_2/clk
Setup Constraint : 8150p
Path slack       : 5071p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10531

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2539
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5460
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_5_9_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   5071  RISE       5
I__659/I                                 Odrv4                          0              2921   5071  RISE       1
I__659/O                                 Odrv4                        351              3272   5071  RISE       1
I__663/I                                 Span4Mux_v                     0              3272   5071  RISE       1
I__663/O                                 Span4Mux_v                   351              3623   5071  RISE       1
I__664/I                                 LocalMux                       0              3623   5071  RISE       1
I__664/O                                 LocalMux                     330              3952   5071  RISE       1
I__665/I                                 InMux                          0              3952   5071  RISE       1
I__665/O                                 InMux                        259              4212   5071  RISE       1
uart_rx.r_valid_RNIIKQG_LC_2_13_3/in3    LogicCell40_SEQ_MODE_0000      0              4212   5071  RISE       1
uart_rx.r_valid_RNIIKQG_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_0000    316              4527   5071  RISE       8
I__243/I                                 LocalMux                       0              4527   5071  RISE       1
I__243/O                                 LocalMux                     330              4857   5071  RISE       1
I__245/I                                 CEMux                          0              4857   5071  RISE       1
I__245/O                                 CEMux                        603              5460   5071  RISE       1
uart_rx.out_data_3_LC_1_13_2/ce          LogicCell40_SEQ_MODE_1000      0              5460   5071  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_1_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_5_9_6/lcout
Path End         : uart_rx.out_data_2_LC_1_13_1/ce
Capture Clock    : uart_rx.out_data_2_LC_1_13_1/clk
Setup Constraint : 8150p
Path slack       : 5071p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10531

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2539
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5460
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_5_9_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   5071  RISE       5
I__659/I                                 Odrv4                          0              2921   5071  RISE       1
I__659/O                                 Odrv4                        351              3272   5071  RISE       1
I__663/I                                 Span4Mux_v                     0              3272   5071  RISE       1
I__663/O                                 Span4Mux_v                   351              3623   5071  RISE       1
I__664/I                                 LocalMux                       0              3623   5071  RISE       1
I__664/O                                 LocalMux                     330              3952   5071  RISE       1
I__665/I                                 InMux                          0              3952   5071  RISE       1
I__665/O                                 InMux                        259              4212   5071  RISE       1
uart_rx.r_valid_RNIIKQG_LC_2_13_3/in3    LogicCell40_SEQ_MODE_0000      0              4212   5071  RISE       1
uart_rx.r_valid_RNIIKQG_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_0000    316              4527   5071  RISE       8
I__243/I                                 LocalMux                       0              4527   5071  RISE       1
I__243/O                                 LocalMux                     330              4857   5071  RISE       1
I__245/I                                 CEMux                          0              4857   5071  RISE       1
I__245/O                                 CEMux                        603              5460   5071  RISE       1
uart_rx.out_data_2_LC_1_13_1/ce          LogicCell40_SEQ_MODE_1000      0              5460   5071  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_5_9_6/lcout
Path End         : uart_rx.out_data_0_LC_1_14_7/ce
Capture Clock    : uart_rx.out_data_0_LC_1_14_7/clk
Setup Constraint : 8150p
Path slack       : 5071p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10531

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2539
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5460
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_5_9_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   5071  RISE       5
I__659/I                                 Odrv4                          0              2921   5071  RISE       1
I__659/O                                 Odrv4                        351              3272   5071  RISE       1
I__663/I                                 Span4Mux_v                     0              3272   5071  RISE       1
I__663/O                                 Span4Mux_v                   351              3623   5071  RISE       1
I__664/I                                 LocalMux                       0              3623   5071  RISE       1
I__664/O                                 LocalMux                     330              3952   5071  RISE       1
I__665/I                                 InMux                          0              3952   5071  RISE       1
I__665/O                                 InMux                        259              4212   5071  RISE       1
uart_rx.r_valid_RNIIKQG_LC_2_13_3/in3    LogicCell40_SEQ_MODE_0000      0              4212   5071  RISE       1
uart_rx.r_valid_RNIIKQG_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_0000    316              4527   5071  RISE       8
I__244/I                                 LocalMux                       0              4527   5071  RISE       1
I__244/O                                 LocalMux                     330              4857   5071  RISE       1
I__246/I                                 CEMux                          0              4857   5071  RISE       1
I__246/O                                 CEMux                        603              5460   5071  RISE       1
uart_rx.out_data_0_LC_1_14_7/ce          LogicCell40_SEQ_MODE_1000      0              5460   5071  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_14_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_5_9_6/lcout
Path End         : uart_rx.out_data_7_LC_1_14_6/ce
Capture Clock    : uart_rx.out_data_7_LC_1_14_6/clk
Setup Constraint : 8150p
Path slack       : 5071p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10531

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2539
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5460
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_5_9_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   5071  RISE       5
I__659/I                                 Odrv4                          0              2921   5071  RISE       1
I__659/O                                 Odrv4                        351              3272   5071  RISE       1
I__663/I                                 Span4Mux_v                     0              3272   5071  RISE       1
I__663/O                                 Span4Mux_v                   351              3623   5071  RISE       1
I__664/I                                 LocalMux                       0              3623   5071  RISE       1
I__664/O                                 LocalMux                     330              3952   5071  RISE       1
I__665/I                                 InMux                          0              3952   5071  RISE       1
I__665/O                                 InMux                        259              4212   5071  RISE       1
uart_rx.r_valid_RNIIKQG_LC_2_13_3/in3    LogicCell40_SEQ_MODE_0000      0              4212   5071  RISE       1
uart_rx.r_valid_RNIIKQG_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_0000    316              4527   5071  RISE       8
I__244/I                                 LocalMux                       0              4527   5071  RISE       1
I__244/O                                 LocalMux                     330              4857   5071  RISE       1
I__246/I                                 CEMux                          0              4857   5071  RISE       1
I__246/O                                 CEMux                        603              5460   5071  RISE       1
uart_rx.out_data_7_LC_1_14_6/ce          LogicCell40_SEQ_MODE_1000      0              5460   5071  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_1_14_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_5_9_6/lcout
Path End         : uart_rx.out_data_5_LC_1_14_5/ce
Capture Clock    : uart_rx.out_data_5_LC_1_14_5/clk
Setup Constraint : 8150p
Path slack       : 5071p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10531

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2539
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5460
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_5_9_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   5071  RISE       5
I__659/I                                 Odrv4                          0              2921   5071  RISE       1
I__659/O                                 Odrv4                        351              3272   5071  RISE       1
I__663/I                                 Span4Mux_v                     0              3272   5071  RISE       1
I__663/O                                 Span4Mux_v                   351              3623   5071  RISE       1
I__664/I                                 LocalMux                       0              3623   5071  RISE       1
I__664/O                                 LocalMux                     330              3952   5071  RISE       1
I__665/I                                 InMux                          0              3952   5071  RISE       1
I__665/O                                 InMux                        259              4212   5071  RISE       1
uart_rx.r_valid_RNIIKQG_LC_2_13_3/in3    LogicCell40_SEQ_MODE_0000      0              4212   5071  RISE       1
uart_rx.r_valid_RNIIKQG_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_0000    316              4527   5071  RISE       8
I__244/I                                 LocalMux                       0              4527   5071  RISE       1
I__244/O                                 LocalMux                     330              4857   5071  RISE       1
I__246/I                                 CEMux                          0              4857   5071  RISE       1
I__246/O                                 CEMux                        603              5460   5071  RISE       1
uart_rx.out_data_5_LC_1_14_5/ce          LogicCell40_SEQ_MODE_1000      0              5460   5071  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_1_14_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_5_9_6/lcout
Path End         : uart_rx.out_data_1_LC_1_14_2/ce
Capture Clock    : uart_rx.out_data_1_LC_1_14_2/clk
Setup Constraint : 8150p
Path slack       : 5071p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10531

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2539
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5460
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_5_9_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   5071  RISE       5
I__659/I                                 Odrv4                          0              2921   5071  RISE       1
I__659/O                                 Odrv4                        351              3272   5071  RISE       1
I__663/I                                 Span4Mux_v                     0              3272   5071  RISE       1
I__663/O                                 Span4Mux_v                   351              3623   5071  RISE       1
I__664/I                                 LocalMux                       0              3623   5071  RISE       1
I__664/O                                 LocalMux                     330              3952   5071  RISE       1
I__665/I                                 InMux                          0              3952   5071  RISE       1
I__665/O                                 InMux                        259              4212   5071  RISE       1
uart_rx.r_valid_RNIIKQG_LC_2_13_3/in3    LogicCell40_SEQ_MODE_0000      0              4212   5071  RISE       1
uart_rx.r_valid_RNIIKQG_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_0000    316              4527   5071  RISE       8
I__244/I                                 LocalMux                       0              4527   5071  RISE       1
I__244/O                                 LocalMux                     330              4857   5071  RISE       1
I__246/I                                 CEMux                          0              4857   5071  RISE       1
I__246/O                                 CEMux                        603              5460   5071  RISE       1
uart_rx.out_data_1_LC_1_14_2/ce          LogicCell40_SEQ_MODE_1000      0              5460   5071  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_1_14_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_5_9_6/lcout
Path End         : uart_rx.out_data_4_LC_1_14_1/ce
Capture Clock    : uart_rx.out_data_4_LC_1_14_1/clk
Setup Constraint : 8150p
Path slack       : 5071p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10531

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2539
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5460
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_5_9_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   5071  RISE       5
I__659/I                                 Odrv4                          0              2921   5071  RISE       1
I__659/O                                 Odrv4                        351              3272   5071  RISE       1
I__663/I                                 Span4Mux_v                     0              3272   5071  RISE       1
I__663/O                                 Span4Mux_v                   351              3623   5071  RISE       1
I__664/I                                 LocalMux                       0              3623   5071  RISE       1
I__664/O                                 LocalMux                     330              3952   5071  RISE       1
I__665/I                                 InMux                          0              3952   5071  RISE       1
I__665/O                                 InMux                        259              4212   5071  RISE       1
uart_rx.r_valid_RNIIKQG_LC_2_13_3/in3    LogicCell40_SEQ_MODE_0000      0              4212   5071  RISE       1
uart_rx.r_valid_RNIIKQG_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_0000    316              4527   5071  RISE       8
I__244/I                                 LocalMux                       0              4527   5071  RISE       1
I__244/O                                 LocalMux                     330              4857   5071  RISE       1
I__246/I                                 CEMux                          0              4857   5071  RISE       1
I__246/O                                 CEMux                        603              5460   5071  RISE       1
uart_rx.out_data_4_LC_1_14_1/ce          LogicCell40_SEQ_MODE_1000      0              5460   5071  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_1_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_5_9_6/lcout
Path End         : uart_rx.out_data_6_LC_1_14_0/ce
Capture Clock    : uart_rx.out_data_6_LC_1_14_0/clk
Setup Constraint : 8150p
Path slack       : 5071p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10531

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2539
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5460
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_5_9_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   5071  RISE       5
I__659/I                                 Odrv4                          0              2921   5071  RISE       1
I__659/O                                 Odrv4                        351              3272   5071  RISE       1
I__663/I                                 Span4Mux_v                     0              3272   5071  RISE       1
I__663/O                                 Span4Mux_v                   351              3623   5071  RISE       1
I__664/I                                 LocalMux                       0              3623   5071  RISE       1
I__664/O                                 LocalMux                     330              3952   5071  RISE       1
I__665/I                                 InMux                          0              3952   5071  RISE       1
I__665/O                                 InMux                        259              4212   5071  RISE       1
uart_rx.r_valid_RNIIKQG_LC_2_13_3/in3    LogicCell40_SEQ_MODE_0000      0              4212   5071  RISE       1
uart_rx.r_valid_RNIIKQG_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_0000    316              4527   5071  RISE       8
I__244/I                                 LocalMux                       0              4527   5071  RISE       1
I__244/O                                 LocalMux                     330              4857   5071  RISE       1
I__246/I                                 CEMux                          0              4857   5071  RISE       1
I__246/O                                 CEMux                        603              5460   5071  RISE       1
uart_rx.out_data_6_LC_1_14_0/ce          LogicCell40_SEQ_MODE_1000      0              5460   5071  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_1_14_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_4_10_1/lcout
Path End         : uart_rx.timer_2_LC_5_10_2/in3
Capture Clock    : uart_rx.timer_2_LC_5_10_2/clk
Setup Constraint : 8150p
Path slack       : 5141p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2196
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5117
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_4_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_4_10_1/lcout         LogicCell40_SEQ_MODE_1000    540              2921   4187  RISE       5
I__429/I                                LocalMux                       0              2921   4187  RISE       1
I__429/O                                LocalMux                     330              3251   4187  RISE       1
I__431/I                                InMux                          0              3251   4187  RISE       1
I__431/O                                InMux                        259              3510   4187  RISE       1
uart_rx.state_RNISTIG_1_LC_5_9_7/in1    LogicCell40_SEQ_MODE_0000      0              3510   4187  RISE       1
uart_rx.state_RNISTIG_1_LC_5_9_7/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4187  RISE       2
I__424/I                                LocalMux                       0              3910   4187  RISE       1
I__424/O                                LocalMux                     330              4240   4187  RISE       1
I__426/I                                InMux                          0              4240   4187  RISE       1
I__426/O                                InMux                        259              4499   4187  RISE       1
I__428/I                                CascadeMux                     0              4499   4187  RISE       1
I__428/O                                CascadeMux                     0              4499   4187  RISE       1
uart_rx.timer_0_LC_5_10_0/in2           LogicCell40_SEQ_MODE_1000      0              4499   4187  RISE       1
uart_rx.timer_0_LC_5_10_0/carryout      LogicCell40_SEQ_MODE_1000    231              4731   4187  RISE       2
uart_rx.timer_1_LC_5_10_1/carryin       LogicCell40_SEQ_MODE_1000      0              4731   4187  RISE       1
uart_rx.timer_1_LC_5_10_1/carryout      LogicCell40_SEQ_MODE_1000    126              4857   4187  RISE       2
I__422/I                                InMux                          0              4857   5141  RISE       1
I__422/O                                InMux                        259              5117   5141  RISE       1
uart_rx.timer_2_LC_5_10_2/in3           LogicCell40_SEQ_MODE_1000      0              5117   5141  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_2_LC_5_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_1_LC_5_10_1/lcout
Path End         : uart_rx.state_4_LC_2_10_4/in1
Capture Clock    : uart_rx.state_4_LC_2_10_4/clk
Setup Constraint : 8150p
Path slack       : 5233p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1978
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_1_LC_5_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_1_LC_5_10_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4650  RISE       4
I__602/I                                 LocalMux                       0              2921   4650  RISE       1
I__602/O                                 LocalMux                     330              3251   4650  RISE       1
I__606/I                                 InMux                          0              3251   4650  RISE       1
I__606/O                                 InMux                        259              3510   4650  RISE       1
uart_rx.timer_RNIOEPH_0_LC_4_10_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   4650  RISE       1
uart_rx.timer_RNIOEPH_0_LC_4_10_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4650  RISE       3
I__489/I                                 Odrv4                          0              3959   4650  RISE       1
I__489/O                                 Odrv4                        351              4310   4650  RISE       1
I__492/I                                 LocalMux                       0              4310   5232  RISE       1
I__492/O                                 LocalMux                     330              4640   5232  RISE       1
I__495/I                                 InMux                          0              4640   5232  RISE       1
I__495/O                                 InMux                        259              4899   5232  RISE       1
uart_rx.state_4_LC_2_10_4/in1            LogicCell40_SEQ_MODE_1000      0              4899   5232  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_4_10_1/lcout
Path End         : uart_rx.timer_1_LC_5_10_1/in3
Capture Clock    : uart_rx.timer_1_LC_5_10_1/clk
Setup Constraint : 8150p
Path slack       : 5268p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2069
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4990
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_4_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_4_10_1/lcout         LogicCell40_SEQ_MODE_1000    540              2921   4187  RISE       5
I__429/I                                LocalMux                       0              2921   4187  RISE       1
I__429/O                                LocalMux                     330              3251   4187  RISE       1
I__431/I                                InMux                          0              3251   4187  RISE       1
I__431/O                                InMux                        259              3510   4187  RISE       1
uart_rx.state_RNISTIG_1_LC_5_9_7/in1    LogicCell40_SEQ_MODE_0000      0              3510   4187  RISE       1
uart_rx.state_RNISTIG_1_LC_5_9_7/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4187  RISE       2
I__424/I                                LocalMux                       0              3910   4187  RISE       1
I__424/O                                LocalMux                     330              4240   4187  RISE       1
I__426/I                                InMux                          0              4240   4187  RISE       1
I__426/O                                InMux                        259              4499   4187  RISE       1
I__428/I                                CascadeMux                     0              4499   4187  RISE       1
I__428/O                                CascadeMux                     0              4499   4187  RISE       1
uart_rx.timer_0_LC_5_10_0/in2           LogicCell40_SEQ_MODE_1000      0              4499   4187  RISE       1
uart_rx.timer_0_LC_5_10_0/carryout      LogicCell40_SEQ_MODE_1000    231              4731   4187  RISE       2
I__423/I                                InMux                          0              4731   5267  RISE       1
I__423/O                                InMux                        259              4990   5267  RISE       1
uart_rx.timer_1_LC_5_10_1/in3           LogicCell40_SEQ_MODE_1000      0              4990   5267  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_1_LC_5_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_6_LC_5_10_6/lcout
Path End         : uart_rx.state_iso_0_LC_5_9_3/in2
Capture Clock    : uart_rx.state_iso_0_LC_5_9_3/clk
Setup Constraint : 8150p
Path slack       : 5345p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10160

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1894
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4815
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_5_10_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_6_LC_5_10_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4805  RISE       6
I__623/I                                 LocalMux                       0              2921   4805  RISE       1
I__623/O                                 LocalMux                     330              3251   4805  RISE       1
I__628/I                                 InMux                          0              3251   4805  RISE       1
I__628/O                                 InMux                        259              3510   4805  RISE       1
uart_rx.timer_RNI1LNN_1_LC_6_10_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   4805  RISE       1
uart_rx.timer_RNI1LNN_1_LC_6_10_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4805  RISE       1
I__599/I                                 LocalMux                       0              3959   4805  RISE       1
I__599/O                                 LocalMux                     330              4289   4805  RISE       1
I__600/I                                 InMux                          0              4289   4805  RISE       1
I__600/O                                 InMux                        259              4548   4805  RISE       1
uart_rx.state_RNIQ0062_1_LC_5_9_2/in3    LogicCell40_SEQ_MODE_0000      0              4548   4805  RISE       1
uart_rx.state_RNIQ0062_1_LC_5_9_2/ltout  LogicCell40_SEQ_MODE_0000    267              4815   5345  RISE       1
I__463/I                                 CascadeMux                     0              4815   5345  RISE       1
I__463/O                                 CascadeMux                     0              4815   5345  RISE       1
uart_rx.state_iso_0_LC_5_9_3/in2         LogicCell40_SEQ_MODE_1000      0              4815   5345  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_5_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_6_LC_5_10_6/lcout
Path End         : uart_rx.state_1_LC_6_10_4/in2
Capture Clock    : uart_rx.state_1_LC_6_10_4/clk
Setup Constraint : 8150p
Path slack       : 5345p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10160

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1894
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4815
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_5_10_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_6_LC_5_10_6/lcout        LogicCell40_SEQ_MODE_1000    540              2921   4805  RISE       6
I__624/I                               LocalMux                       0              2921   5345  RISE       1
I__624/O                               LocalMux                     330              3251   5345  RISE       1
I__630/I                               InMux                          0              3251   5345  RISE       1
I__630/O                               InMux                        259              3510   5345  RISE       1
uart_rx.state_RNO_3_1_LC_6_10_6/in0    LogicCell40_SEQ_MODE_0000      0              3510   5345  RISE       1
uart_rx.state_RNO_3_1_LC_6_10_6/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5345  RISE       1
I__635/I                               LocalMux                       0              3959   5345  RISE       1
I__635/O                               LocalMux                     330              4289   5345  RISE       1
I__636/I                               InMux                          0              4289   5345  RISE       1
I__636/O                               InMux                        259              4548   5345  RISE       1
uart_rx.state_RNO_1_1_LC_6_10_3/in3    LogicCell40_SEQ_MODE_0000      0              4548   5345  RISE       1
uart_rx.state_RNO_1_1_LC_6_10_3/ltout  LogicCell40_SEQ_MODE_0000    267              4815   5345  RISE       1
I__686/I                               CascadeMux                     0              4815   5345  RISE       1
I__686/O                               CascadeMux                     0              4815   5345  RISE       1
uart_rx.state_1_LC_6_10_4/in2          LogicCell40_SEQ_MODE_1000      0              4815   5345  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__683/I                                            ClkMux                         0              2073  RISE       1
I__683/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_6_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_2_LC_6_10_1/lcout
Path End         : uart_rx.state_3_LC_4_10_1/in1
Capture Clock    : uart_rx.state_3_LC_4_10_1/clk
Setup Constraint : 8150p
Path slack       : 5366p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1845
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4766
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__683/I                                            ClkMux                         0              2073  RISE       1
I__683/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_6_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_2_LC_6_10_1/lcout        LogicCell40_SEQ_MODE_1000    540              2921   5296  RISE       4
I__649/I                               Odrv4                          0              2921   5296  RISE       1
I__649/O                               Odrv4                        351              3272   5296  RISE       1
I__651/I                               LocalMux                       0              3272   5296  RISE       1
I__651/O                               LocalMux                     330              3602   5296  RISE       1
I__653/I                               InMux                          0              3602   5366  RISE       1
I__653/O                               InMux                        259              3861   5366  RISE       1
uart_rx.state_RNO_0_3_LC_4_10_3/in3    LogicCell40_SEQ_MODE_0000      0              3861   5366  RISE       1
uart_rx.state_RNO_0_3_LC_4_10_3/lcout  LogicCell40_SEQ_MODE_0000    316              4177   5366  RISE       1
I__415/I                               LocalMux                       0              4177   5366  RISE       1
I__415/O                               LocalMux                     330              4506   5366  RISE       1
I__416/I                               InMux                          0              4506   5366  RISE       1
I__416/O                               InMux                        259              4766   5366  RISE       1
uart_rx.state_3_LC_4_10_1/in1          LogicCell40_SEQ_MODE_1000      0              4766   5366  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_4_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_5_9_3/lcout
Path End         : uart_rx.r_data_4_LC_1_11_7/sr
Capture Clock    : uart_rx.r_data_4_LC_1_11_7/clk
Setup Constraint : 8150p
Path slack       : 5464p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10328

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1943
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4864
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_5_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4636  RISE      13
I__445/I                            Odrv4                          0              2921   5464  RISE       1
I__445/O                            Odrv4                        351              3272   5464  RISE       1
I__448/I                            Span4Mux_h                     0              3272   5464  RISE       1
I__448/O                            Span4Mux_h                   302              3574   5464  RISE       1
I__453/I                            Span4Mux_s0_h                  0              3574   5464  RISE       1
I__453/O                            Span4Mux_s0_h                147              3721   5464  RISE       1
I__458/I                            Span4Mux_v                     0              3721   5464  RISE       1
I__458/O                            Span4Mux_v                   351              4072   5464  RISE       1
I__461/I                            LocalMux                       0              4072   5464  RISE       1
I__461/O                            LocalMux                     330              4401   5464  RISE       1
I__462/I                            SRMux                          0              4401   5464  RISE       1
I__462/O                            SRMux                        463              4864   5464  RISE       1
uart_rx.r_data_4_LC_1_11_7/sr       LogicCell40_SEQ_MODE_1000      0              4864   5464  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_4_LC_1_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_5_9_3/lcout
Path End         : uart_rx.r_data_5_LC_1_11_6/sr
Capture Clock    : uart_rx.r_data_5_LC_1_11_6/clk
Setup Constraint : 8150p
Path slack       : 5464p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10328

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1943
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4864
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_5_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4636  RISE      13
I__445/I                            Odrv4                          0              2921   5464  RISE       1
I__445/O                            Odrv4                        351              3272   5464  RISE       1
I__448/I                            Span4Mux_h                     0              3272   5464  RISE       1
I__448/O                            Span4Mux_h                   302              3574   5464  RISE       1
I__453/I                            Span4Mux_s0_h                  0              3574   5464  RISE       1
I__453/O                            Span4Mux_s0_h                147              3721   5464  RISE       1
I__458/I                            Span4Mux_v                     0              3721   5464  RISE       1
I__458/O                            Span4Mux_v                   351              4072   5464  RISE       1
I__461/I                            LocalMux                       0              4072   5464  RISE       1
I__461/O                            LocalMux                     330              4401   5464  RISE       1
I__462/I                            SRMux                          0              4401   5464  RISE       1
I__462/O                            SRMux                        463              4864   5464  RISE       1
uart_rx.r_data_5_LC_1_11_6/sr       LogicCell40_SEQ_MODE_1000      0              4864   5464  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_5_LC_1_11_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_5_9_3/lcout
Path End         : uart_rx.r_data_6_LC_1_11_4/sr
Capture Clock    : uart_rx.r_data_6_LC_1_11_4/clk
Setup Constraint : 8150p
Path slack       : 5464p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10328

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1943
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4864
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_5_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4636  RISE      13
I__445/I                            Odrv4                          0              2921   5464  RISE       1
I__445/O                            Odrv4                        351              3272   5464  RISE       1
I__448/I                            Span4Mux_h                     0              3272   5464  RISE       1
I__448/O                            Span4Mux_h                   302              3574   5464  RISE       1
I__453/I                            Span4Mux_s0_h                  0              3574   5464  RISE       1
I__453/O                            Span4Mux_s0_h                147              3721   5464  RISE       1
I__458/I                            Span4Mux_v                     0              3721   5464  RISE       1
I__458/O                            Span4Mux_v                   351              4072   5464  RISE       1
I__461/I                            LocalMux                       0              4072   5464  RISE       1
I__461/O                            LocalMux                     330              4401   5464  RISE       1
I__462/I                            SRMux                          0              4401   5464  RISE       1
I__462/O                            SRMux                        463              4864   5464  RISE       1
uart_rx.r_data_6_LC_1_11_4/sr       LogicCell40_SEQ_MODE_1000      0              4864   5464  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_6_LC_1_11_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_5_9_3/lcout
Path End         : uart_rx.r_data_0_LC_1_11_3/sr
Capture Clock    : uart_rx.r_data_0_LC_1_11_3/clk
Setup Constraint : 8150p
Path slack       : 5464p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10328

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1943
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4864
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_5_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4636  RISE      13
I__445/I                            Odrv4                          0              2921   5464  RISE       1
I__445/O                            Odrv4                        351              3272   5464  RISE       1
I__448/I                            Span4Mux_h                     0              3272   5464  RISE       1
I__448/O                            Span4Mux_h                   302              3574   5464  RISE       1
I__453/I                            Span4Mux_s0_h                  0              3574   5464  RISE       1
I__453/O                            Span4Mux_s0_h                147              3721   5464  RISE       1
I__458/I                            Span4Mux_v                     0              3721   5464  RISE       1
I__458/O                            Span4Mux_v                   351              4072   5464  RISE       1
I__461/I                            LocalMux                       0              4072   5464  RISE       1
I__461/O                            LocalMux                     330              4401   5464  RISE       1
I__462/I                            SRMux                          0              4401   5464  RISE       1
I__462/O                            SRMux                        463              4864   5464  RISE       1
uart_rx.r_data_0_LC_1_11_3/sr       LogicCell40_SEQ_MODE_1000      0              4864   5464  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_0_LC_1_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_5_9_3/lcout
Path End         : uart_rx.r_data_2_LC_1_11_2/sr
Capture Clock    : uart_rx.r_data_2_LC_1_11_2/clk
Setup Constraint : 8150p
Path slack       : 5464p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10328

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1943
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4864
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_5_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4636  RISE      13
I__445/I                            Odrv4                          0              2921   5464  RISE       1
I__445/O                            Odrv4                        351              3272   5464  RISE       1
I__448/I                            Span4Mux_h                     0              3272   5464  RISE       1
I__448/O                            Span4Mux_h                   302              3574   5464  RISE       1
I__453/I                            Span4Mux_s0_h                  0              3574   5464  RISE       1
I__453/O                            Span4Mux_s0_h                147              3721   5464  RISE       1
I__458/I                            Span4Mux_v                     0              3721   5464  RISE       1
I__458/O                            Span4Mux_v                   351              4072   5464  RISE       1
I__461/I                            LocalMux                       0              4072   5464  RISE       1
I__461/O                            LocalMux                     330              4401   5464  RISE       1
I__462/I                            SRMux                          0              4401   5464  RISE       1
I__462/O                            SRMux                        463              4864   5464  RISE       1
uart_rx.r_data_2_LC_1_11_2/sr       LogicCell40_SEQ_MODE_1000      0              4864   5464  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_2_LC_1_11_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_5_9_3/lcout
Path End         : uart_rx.r_data_3_LC_1_11_1/sr
Capture Clock    : uart_rx.r_data_3_LC_1_11_1/clk
Setup Constraint : 8150p
Path slack       : 5464p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10328

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1943
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4864
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_5_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4636  RISE      13
I__445/I                            Odrv4                          0              2921   5464  RISE       1
I__445/O                            Odrv4                        351              3272   5464  RISE       1
I__448/I                            Span4Mux_h                     0              3272   5464  RISE       1
I__448/O                            Span4Mux_h                   302              3574   5464  RISE       1
I__453/I                            Span4Mux_s0_h                  0              3574   5464  RISE       1
I__453/O                            Span4Mux_s0_h                147              3721   5464  RISE       1
I__458/I                            Span4Mux_v                     0              3721   5464  RISE       1
I__458/O                            Span4Mux_v                   351              4072   5464  RISE       1
I__461/I                            LocalMux                       0              4072   5464  RISE       1
I__461/O                            LocalMux                     330              4401   5464  RISE       1
I__462/I                            SRMux                          0              4401   5464  RISE       1
I__462/O                            SRMux                        463              4864   5464  RISE       1
uart_rx.r_data_3_LC_1_11_1/sr       LogicCell40_SEQ_MODE_1000      0              4864   5464  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_3_LC_1_11_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_5_9_3/lcout
Path End         : uart_rx.r_data_1_LC_1_11_0/sr
Capture Clock    : uart_rx.r_data_1_LC_1_11_0/clk
Setup Constraint : 8150p
Path slack       : 5464p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10328

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1943
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4864
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_5_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4636  RISE      13
I__445/I                            Odrv4                          0              2921   5464  RISE       1
I__445/O                            Odrv4                        351              3272   5464  RISE       1
I__448/I                            Span4Mux_h                     0              3272   5464  RISE       1
I__448/O                            Span4Mux_h                   302              3574   5464  RISE       1
I__453/I                            Span4Mux_s0_h                  0              3574   5464  RISE       1
I__453/O                            Span4Mux_s0_h                147              3721   5464  RISE       1
I__458/I                            Span4Mux_v                     0              3721   5464  RISE       1
I__458/O                            Span4Mux_v                   351              4072   5464  RISE       1
I__461/I                            LocalMux                       0              4072   5464  RISE       1
I__461/O                            LocalMux                     330              4401   5464  RISE       1
I__462/I                            SRMux                          0              4401   5464  RISE       1
I__462/O                            SRMux                        463              4864   5464  RISE       1
uart_rx.r_data_1_LC_1_11_0/sr       LogicCell40_SEQ_MODE_1000      0              4864   5464  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_1_LC_1_11_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_2_LC_5_10_2/lcout
Path End         : uart_rx.state_2_LC_6_10_1/in0
Capture Clock    : uart_rx.state_2_LC_6_10_1/clk
Setup Constraint : 8150p
Path slack       : 5513p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10061

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1627
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_2_LC_5_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_2_LC_5_10_2/lcout        LogicCell40_SEQ_MODE_1000    540              2921   4854  RISE       6
I__561/I                               LocalMux                       0              2921   5513  RISE       1
I__561/O                               LocalMux                     330              3251   5513  RISE       1
I__567/I                               InMux                          0              3251   5513  RISE       1
I__567/O                               InMux                        259              3510   5513  RISE       1
uart_rx.state_RNO_0_2_LC_6_11_2/in0    LogicCell40_SEQ_MODE_0000      0              3510   5513  RISE       1
uart_rx.state_RNO_0_2_LC_6_11_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5513  RISE       1
I__502/I                               LocalMux                       0              3959   5513  RISE       1
I__502/O                               LocalMux                     330              4289   5513  RISE       1
I__503/I                               InMux                          0              4289   5513  RISE       1
I__503/O                               InMux                        259              4548   5513  RISE       1
uart_rx.state_2_LC_6_10_1/in0          LogicCell40_SEQ_MODE_1000      0              4548   5513  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__683/I                                            ClkMux                         0              2073  RISE       1
I__683/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_6_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_2_10_4/lcout
Path End         : uart_rx.r_data_2_LC_1_11_2/in0
Capture Clock    : uart_rx.r_data_2_LC_1_11_2/clk
Setup Constraint : 8150p
Path slack       : 5513p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10061

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1627
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_2_10_4/lcout             LogicCell40_SEQ_MODE_1000    540              2921   4517  RISE       8
I__394/I                                    LocalMux                       0              2921   4517  RISE       1
I__394/O                                    LocalMux                     330              3251   4517  RISE       1
I__400/I                                    InMux                          0              3251   5513  RISE       1
I__400/O                                    InMux                        259              3510   5513  RISE       1
uart_rx.state_RNI8GO31_1_4_LC_1_10_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   5513  RISE       1
uart_rx.state_RNI8GO31_1_4_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5513  RISE       2
I__108/I                                    LocalMux                       0              3959   5513  RISE       1
I__108/O                                    LocalMux                     330              4289   5513  RISE       1
I__110/I                                    InMux                          0              4289   5513  RISE       1
I__110/O                                    InMux                        259              4548   5513  RISE       1
uart_rx.r_data_2_LC_1_11_2/in0              LogicCell40_SEQ_MODE_1000      0              4548   5513  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_2_LC_1_11_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_1_9_0/lcout
Path End         : uart_rx.r_data_6_LC_1_11_4/in0
Capture Clock    : uart_rx.r_data_6_LC_1_11_4/clk
Setup Constraint : 8150p
Path slack       : 5513p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10061

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1627
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_1_9_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   4384  RISE       9
I__173/I                                  LocalMux                       0              2921   4384  RISE       1
I__173/O                                  LocalMux                     330              3251   4384  RISE       1
I__180/I                                  InMux                          0              3251   5513  RISE       1
I__180/O                                  InMux                        259              3510   5513  RISE       1
uart_rx.state_RNI8GO31_4_LC_1_10_5/in0    LogicCell40_SEQ_MODE_0000      0              3510   5513  RISE       1
uart_rx.state_RNI8GO31_4_LC_1_10_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5513  RISE       2
I__168/I                                  LocalMux                       0              3959   5513  RISE       1
I__168/O                                  LocalMux                     330              4289   5513  RISE       1
I__170/I                                  InMux                          0              4289   5513  RISE       1
I__170/O                                  InMux                        259              4548   5513  RISE       1
uart_rx.r_data_6_LC_1_11_4/in0            LogicCell40_SEQ_MODE_1000      0              4548   5513  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_6_LC_1_11_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_4_LC_5_10_4/lcout
Path End         : uart_rx.state_3_LC_4_10_1/in0
Capture Clock    : uart_rx.state_3_LC_4_10_1/clk
Setup Constraint : 8150p
Path slack       : 5513p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10061

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1627
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_4_LC_5_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_4_LC_5_10_4/lcout        LogicCell40_SEQ_MODE_1000    540              2921   5022  RISE       6
I__577/I                               LocalMux                       0              2921   5513  RISE       1
I__577/O                               LocalMux                     330              3251   5513  RISE       1
I__583/I                               InMux                          0              3251   5513  RISE       1
I__583/O                               InMux                        259              3510   5513  RISE       1
uart_rx.state_RNO_2_3_LC_4_11_6/in0    LogicCell40_SEQ_MODE_0000      0              3510   5513  RISE       1
uart_rx.state_RNO_2_3_LC_4_11_6/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5513  RISE       1
I__390/I                               LocalMux                       0              3959   5513  RISE       1
I__390/O                               LocalMux                     330              4289   5513  RISE       1
I__391/I                               InMux                          0              4289   5513  RISE       1
I__391/O                               InMux                        259              4548   5513  RISE       1
uart_rx.state_3_LC_4_10_1/in0          LogicCell40_SEQ_MODE_1000      0              4548   5513  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_4_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_3_LC_1_9_3/lcout
Path End         : uart_rx.r_data_1_LC_1_11_0/in0
Capture Clock    : uart_rx.r_data_1_LC_1_11_0/clk
Setup Constraint : 8150p
Path slack       : 5562p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10061

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_9_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_3_LC_1_9_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921   4180  RISE       3
I__116/I                                   LocalMux                       0              2921   4180  RISE       1
I__116/O                                   LocalMux                     330              3251   4180  RISE       1
I__119/I                                   InMux                          0              3251   5562  RISE       1
I__119/O                                   InMux                        259              3510   5562  RISE       1
uart_rx.index_RNIA1FR_0_3_LC_1_10_2/in1    LogicCell40_SEQ_MODE_0000      0              3510   5562  RISE       1
uart_rx.index_RNIA1FR_0_3_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5562  RISE       4
I__163/I                                   LocalMux                       0              3910   5562  RISE       1
I__163/O                                   LocalMux                     330              4240   5562  RISE       1
I__165/I                                   InMux                          0              4240   5562  RISE       1
I__165/O                                   InMux                        259              4499   5562  RISE       1
uart_rx.r_data_1_LC_1_11_0/in0             LogicCell40_SEQ_MODE_1000      0              4499   5562  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_1_LC_1_11_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_1_9_2/lcout
Path End         : uart_rx.state_5_LC_2_10_2/in0
Capture Clock    : uart_rx.state_5_LC_2_10_2/clk
Setup Constraint : 8150p
Path slack       : 5562p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10061

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_9_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_1_9_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921   4075  RISE       5
I__121/I                                 LocalMux                       0              2921   4075  RISE       1
I__121/O                                 LocalMux                     330              3251   4075  RISE       1
I__123/I                                 InMux                          0              3251   4075  RISE       1
I__123/O                                 InMux                        259              3510   4075  RISE       1
uart_rx.index_RNIA1FR_3_LC_1_10_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   4075  RISE       1
uart_rx.index_RNIA1FR_3_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5562  RISE       5
I__205/I                                 LocalMux                       0              3910   5562  RISE       1
I__205/O                                 LocalMux                     330              4240   5562  RISE       1
I__207/I                                 InMux                          0              4240   5562  RISE       1
I__207/O                                 InMux                        259              4499   5562  RISE       1
uart_rx.state_5_LC_2_10_2/in0            LogicCell40_SEQ_MODE_1000      0              4499   5562  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_2_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_3_LC_1_9_3/lcout
Path End         : uart_rx.r_data_5_LC_1_11_6/in0
Capture Clock    : uart_rx.r_data_5_LC_1_11_6/clk
Setup Constraint : 8150p
Path slack       : 5562p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10061

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_9_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_3_LC_1_9_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921   4180  RISE       3
I__116/I                                   LocalMux                       0              2921   4180  RISE       1
I__116/O                                   LocalMux                     330              3251   4180  RISE       1
I__119/I                                   InMux                          0              3251   5562  RISE       1
I__119/O                                   InMux                        259              3510   5562  RISE       1
uart_rx.index_RNIA1FR_0_3_LC_1_10_2/in1    LogicCell40_SEQ_MODE_0000      0              3510   5562  RISE       1
uart_rx.index_RNIA1FR_0_3_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5562  RISE       4
I__163/I                                   LocalMux                       0              3910   5562  RISE       1
I__163/O                                   LocalMux                     330              4240   5562  RISE       1
I__167/I                                   InMux                          0              4240   5562  RISE       1
I__167/O                                   InMux                        259              4499   5562  RISE       1
uart_rx.r_data_5_LC_1_11_6/in0             LogicCell40_SEQ_MODE_1000      0              4499   5562  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_5_LC_1_11_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_1_9_2/lcout
Path End         : uart_rx.r_data_3_LC_1_11_1/in0
Capture Clock    : uart_rx.r_data_3_LC_1_11_1/clk
Setup Constraint : 8150p
Path slack       : 5562p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10061

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_9_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_1_9_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921   4075  RISE       5
I__121/I                                 LocalMux                       0              2921   4075  RISE       1
I__121/O                                 LocalMux                     330              3251   4075  RISE       1
I__123/I                                 InMux                          0              3251   4075  RISE       1
I__123/O                                 InMux                        259              3510   4075  RISE       1
uart_rx.index_RNIA1FR_3_LC_1_10_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   4075  RISE       1
uart_rx.index_RNIA1FR_3_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5562  RISE       5
I__206/I                                 LocalMux                       0              3910   5562  RISE       1
I__206/O                                 LocalMux                     330              4240   5562  RISE       1
I__210/I                                 InMux                          0              4240   5562  RISE       1
I__210/O                                 InMux                        259              4499   5562  RISE       1
uart_rx.r_data_3_LC_1_11_1/in0           LogicCell40_SEQ_MODE_1000      0              4499   5562  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_3_LC_1_11_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_1_9_2/lcout
Path End         : uart_rx.state_6_LC_2_10_6/in0
Capture Clock    : uart_rx.state_6_LC_2_10_6/clk
Setup Constraint : 8150p
Path slack       : 5562p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10061

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_9_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_1_9_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921   4075  RISE       5
I__121/I                                 LocalMux                       0              2921   4075  RISE       1
I__121/O                                 LocalMux                     330              3251   4075  RISE       1
I__123/I                                 InMux                          0              3251   4075  RISE       1
I__123/O                                 InMux                        259              3510   4075  RISE       1
uart_rx.index_RNIA1FR_3_LC_1_10_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   4075  RISE       1
uart_rx.index_RNIA1FR_3_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5562  RISE       5
I__205/I                                 LocalMux                       0              3910   5562  RISE       1
I__205/O                                 LocalMux                     330              4240   5562  RISE       1
I__208/I                                 InMux                          0              4240   5562  RISE       1
I__208/O                                 InMux                        259              4499   5562  RISE       1
uart_rx.state_6_LC_2_10_6/in0            LogicCell40_SEQ_MODE_1000      0              4499   5562  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_6_LC_2_10_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_5_9_6/lcout
Path End         : uart_rx.timer_7_LC_5_10_7/sr
Capture Clock    : uart_rx.timer_7_LC_5_10_7/clk
Setup Constraint : 8150p
Path slack       : 5576p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10328

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1831
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4752
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_5_9_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   5071  RISE       5
I__658/I                                 LocalMux                       0              2921   5576  RISE       1
I__658/O                                 LocalMux                     330              3251   5576  RISE       1
I__662/I                                 InMux                          0              3251   5576  RISE       1
I__662/O                                 InMux                        259              3510   5576  RISE       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/in0    LogicCell40_SEQ_MODE_0000      0              3510   5576  RISE       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5576  RISE       9
I__645/I                                 LocalMux                       0              3959   5576  RISE       1
I__645/O                                 LocalMux                     330              4289   5576  RISE       1
I__647/I                                 SRMux                          0              4289   5576  RISE       1
I__647/O                                 SRMux                        463              4752   5576  RISE       1
uart_rx.timer_7_LC_5_10_7/sr             LogicCell40_SEQ_MODE_1000      0              4752   5576  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_5_10_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_5_9_6/lcout
Path End         : uart_rx.timer_6_LC_5_10_6/sr
Capture Clock    : uart_rx.timer_6_LC_5_10_6/clk
Setup Constraint : 8150p
Path slack       : 5576p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10328

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1831
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4752
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_5_9_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   5071  RISE       5
I__658/I                                 LocalMux                       0              2921   5576  RISE       1
I__658/O                                 LocalMux                     330              3251   5576  RISE       1
I__662/I                                 InMux                          0              3251   5576  RISE       1
I__662/O                                 InMux                        259              3510   5576  RISE       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/in0    LogicCell40_SEQ_MODE_0000      0              3510   5576  RISE       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5576  RISE       9
I__645/I                                 LocalMux                       0              3959   5576  RISE       1
I__645/O                                 LocalMux                     330              4289   5576  RISE       1
I__647/I                                 SRMux                          0              4289   5576  RISE       1
I__647/O                                 SRMux                        463              4752   5576  RISE       1
uart_rx.timer_6_LC_5_10_6/sr             LogicCell40_SEQ_MODE_1000      0              4752   5576  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_5_10_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_5_9_6/lcout
Path End         : uart_rx.timer_5_LC_5_10_5/sr
Capture Clock    : uart_rx.timer_5_LC_5_10_5/clk
Setup Constraint : 8150p
Path slack       : 5576p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10328

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1831
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4752
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_5_9_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   5071  RISE       5
I__658/I                                 LocalMux                       0              2921   5576  RISE       1
I__658/O                                 LocalMux                     330              3251   5576  RISE       1
I__662/I                                 InMux                          0              3251   5576  RISE       1
I__662/O                                 InMux                        259              3510   5576  RISE       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/in0    LogicCell40_SEQ_MODE_0000      0              3510   5576  RISE       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5576  RISE       9
I__645/I                                 LocalMux                       0              3959   5576  RISE       1
I__645/O                                 LocalMux                     330              4289   5576  RISE       1
I__647/I                                 SRMux                          0              4289   5576  RISE       1
I__647/O                                 SRMux                        463              4752   5576  RISE       1
uart_rx.timer_5_LC_5_10_5/sr             LogicCell40_SEQ_MODE_1000      0              4752   5576  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_5_LC_5_10_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_5_9_6/lcout
Path End         : uart_rx.timer_4_LC_5_10_4/sr
Capture Clock    : uart_rx.timer_4_LC_5_10_4/clk
Setup Constraint : 8150p
Path slack       : 5576p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10328

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1831
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4752
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_5_9_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   5071  RISE       5
I__658/I                                 LocalMux                       0              2921   5576  RISE       1
I__658/O                                 LocalMux                     330              3251   5576  RISE       1
I__662/I                                 InMux                          0              3251   5576  RISE       1
I__662/O                                 InMux                        259              3510   5576  RISE       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/in0    LogicCell40_SEQ_MODE_0000      0              3510   5576  RISE       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5576  RISE       9
I__645/I                                 LocalMux                       0              3959   5576  RISE       1
I__645/O                                 LocalMux                     330              4289   5576  RISE       1
I__647/I                                 SRMux                          0              4289   5576  RISE       1
I__647/O                                 SRMux                        463              4752   5576  RISE       1
uart_rx.timer_4_LC_5_10_4/sr             LogicCell40_SEQ_MODE_1000      0              4752   5576  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_4_LC_5_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_5_9_6/lcout
Path End         : uart_rx.timer_3_LC_5_10_3/sr
Capture Clock    : uart_rx.timer_3_LC_5_10_3/clk
Setup Constraint : 8150p
Path slack       : 5576p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10328

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1831
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4752
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_5_9_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   5071  RISE       5
I__658/I                                 LocalMux                       0              2921   5576  RISE       1
I__658/O                                 LocalMux                     330              3251   5576  RISE       1
I__662/I                                 InMux                          0              3251   5576  RISE       1
I__662/O                                 InMux                        259              3510   5576  RISE       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/in0    LogicCell40_SEQ_MODE_0000      0              3510   5576  RISE       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5576  RISE       9
I__645/I                                 LocalMux                       0              3959   5576  RISE       1
I__645/O                                 LocalMux                     330              4289   5576  RISE       1
I__647/I                                 SRMux                          0              4289   5576  RISE       1
I__647/O                                 SRMux                        463              4752   5576  RISE       1
uart_rx.timer_3_LC_5_10_3/sr             LogicCell40_SEQ_MODE_1000      0              4752   5576  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_3_LC_5_10_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_5_9_6/lcout
Path End         : uart_rx.timer_2_LC_5_10_2/sr
Capture Clock    : uart_rx.timer_2_LC_5_10_2/clk
Setup Constraint : 8150p
Path slack       : 5576p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10328

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1831
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4752
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_5_9_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   5071  RISE       5
I__658/I                                 LocalMux                       0              2921   5576  RISE       1
I__658/O                                 LocalMux                     330              3251   5576  RISE       1
I__662/I                                 InMux                          0              3251   5576  RISE       1
I__662/O                                 InMux                        259              3510   5576  RISE       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/in0    LogicCell40_SEQ_MODE_0000      0              3510   5576  RISE       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5576  RISE       9
I__645/I                                 LocalMux                       0              3959   5576  RISE       1
I__645/O                                 LocalMux                     330              4289   5576  RISE       1
I__647/I                                 SRMux                          0              4289   5576  RISE       1
I__647/O                                 SRMux                        463              4752   5576  RISE       1
uart_rx.timer_2_LC_5_10_2/sr             LogicCell40_SEQ_MODE_1000      0              4752   5576  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_2_LC_5_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_5_9_6/lcout
Path End         : uart_rx.timer_1_LC_5_10_1/sr
Capture Clock    : uart_rx.timer_1_LC_5_10_1/clk
Setup Constraint : 8150p
Path slack       : 5576p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10328

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1831
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4752
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_5_9_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   5071  RISE       5
I__658/I                                 LocalMux                       0              2921   5576  RISE       1
I__658/O                                 LocalMux                     330              3251   5576  RISE       1
I__662/I                                 InMux                          0              3251   5576  RISE       1
I__662/O                                 InMux                        259              3510   5576  RISE       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/in0    LogicCell40_SEQ_MODE_0000      0              3510   5576  RISE       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5576  RISE       9
I__645/I                                 LocalMux                       0              3959   5576  RISE       1
I__645/O                                 LocalMux                     330              4289   5576  RISE       1
I__647/I                                 SRMux                          0              4289   5576  RISE       1
I__647/O                                 SRMux                        463              4752   5576  RISE       1
uart_rx.timer_1_LC_5_10_1/sr             LogicCell40_SEQ_MODE_1000      0              4752   5576  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_1_LC_5_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_5_9_6/lcout
Path End         : uart_rx.timer_0_LC_5_10_0/sr
Capture Clock    : uart_rx.timer_0_LC_5_10_0/clk
Setup Constraint : 8150p
Path slack       : 5576p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10328

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1831
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4752
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_5_9_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   5071  RISE       5
I__658/I                                 LocalMux                       0              2921   5576  RISE       1
I__658/O                                 LocalMux                     330              3251   5576  RISE       1
I__662/I                                 InMux                          0              3251   5576  RISE       1
I__662/O                                 InMux                        259              3510   5576  RISE       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/in0    LogicCell40_SEQ_MODE_0000      0              3510   5576  RISE       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5576  RISE       9
I__645/I                                 LocalMux                       0              3959   5576  RISE       1
I__645/O                                 LocalMux                     330              4289   5576  RISE       1
I__647/I                                 SRMux                          0              4289   5576  RISE       1
I__647/O                                 SRMux                        463              4752   5576  RISE       1
uart_rx.timer_0_LC_5_10_0/sr             LogicCell40_SEQ_MODE_1000      0              4752   5576  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_5_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_5_9_6/lcout
Path End         : uart_rx.timer_8_LC_5_11_0/sr
Capture Clock    : uart_rx.timer_8_LC_5_11_0/clk
Setup Constraint : 8150p
Path slack       : 5576p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10328

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1831
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4752
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_5_9_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   5071  RISE       5
I__658/I                                 LocalMux                       0              2921   5576  RISE       1
I__658/O                                 LocalMux                     330              3251   5576  RISE       1
I__662/I                                 InMux                          0              3251   5576  RISE       1
I__662/O                                 InMux                        259              3510   5576  RISE       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/in0    LogicCell40_SEQ_MODE_0000      0              3510   5576  RISE       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5576  RISE       9
I__646/I                                 LocalMux                       0              3959   5576  RISE       1
I__646/O                                 LocalMux                     330              4289   5576  RISE       1
I__648/I                                 SRMux                          0              4289   5576  RISE       1
I__648/O                                 SRMux                        463              4752   5576  RISE       1
uart_rx.timer_8_LC_5_11_0/sr             LogicCell40_SEQ_MODE_1000      0              4752   5576  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__682/I                                            ClkMux                         0              2073  RISE       1
I__682/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_8_LC_5_11_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_2_10_4/lcout
Path End         : uart_rx.r_data_0_LC_1_11_3/in1
Capture Clock    : uart_rx.r_data_0_LC_1_11_3/clk
Setup Constraint : 8150p
Path slack       : 5584p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1627
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_2_10_4/lcout             LogicCell40_SEQ_MODE_1000    540              2921   4517  RISE       8
I__394/I                                    LocalMux                       0              2921   4517  RISE       1
I__394/O                                    LocalMux                     330              3251   4517  RISE       1
I__400/I                                    InMux                          0              3251   5513  RISE       1
I__400/O                                    InMux                        259              3510   5513  RISE       1
uart_rx.state_RNI8GO31_1_4_LC_1_10_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   5513  RISE       1
uart_rx.state_RNI8GO31_1_4_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5513  RISE       2
I__108/I                                    LocalMux                       0              3959   5513  RISE       1
I__108/O                                    LocalMux                     330              4289   5513  RISE       1
I__109/I                                    InMux                          0              4289   5583  RISE       1
I__109/O                                    InMux                        259              4548   5583  RISE       1
uart_rx.r_data_0_LC_1_11_3/in1              LogicCell40_SEQ_MODE_1000      0              4548   5583  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_0_LC_1_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_1_9_0/lcout
Path End         : uart_rx.r_data_4_LC_1_11_7/in1
Capture Clock    : uart_rx.r_data_4_LC_1_11_7/clk
Setup Constraint : 8150p
Path slack       : 5584p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1627
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_1_9_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   4384  RISE       9
I__173/I                                  LocalMux                       0              2921   4384  RISE       1
I__173/O                                  LocalMux                     330              3251   4384  RISE       1
I__180/I                                  InMux                          0              3251   5513  RISE       1
I__180/O                                  InMux                        259              3510   5513  RISE       1
uart_rx.state_RNI8GO31_4_LC_1_10_5/in0    LogicCell40_SEQ_MODE_0000      0              3510   5513  RISE       1
uart_rx.state_RNI8GO31_4_LC_1_10_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5513  RISE       2
I__168/I                                  LocalMux                       0              3959   5513  RISE       1
I__168/O                                  LocalMux                     330              4289   5513  RISE       1
I__169/I                                  InMux                          0              4289   5583  RISE       1
I__169/O                                  InMux                        259              4548   5583  RISE       1
uart_rx.r_data_4_LC_1_11_7/in1            LogicCell40_SEQ_MODE_1000      0              4548   5583  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_4_LC_1_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_1_9_0/lcout
Path End         : uart_rx.r_data_5_LC_1_11_6/in1
Capture Clock    : uart_rx.r_data_5_LC_1_11_6/clk
Setup Constraint : 8150p
Path slack       : 5584p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1627
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_1_9_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4384  RISE       9
I__173/I                                LocalMux                       0              2921   4384  RISE       1
I__173/O                                LocalMux                     330              3251   4384  RISE       1
I__177/I                                InMux                          0              3251   5583  RISE       1
I__177/O                                InMux                        259              3510   5583  RISE       1
uart_rx.r_data_RNO_0_5_LC_1_10_1/in0    LogicCell40_SEQ_MODE_0000      0              3510   5583  RISE       1
uart_rx.r_data_RNO_0_5_LC_1_10_1/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5583  RISE       1
I__171/I                                LocalMux                       0              3959   5583  RISE       1
I__171/O                                LocalMux                     330              4289   5583  RISE       1
I__172/I                                InMux                          0              4289   5583  RISE       1
I__172/O                                InMux                        259              4548   5583  RISE       1
uart_rx.r_data_5_LC_1_11_6/in1          LogicCell40_SEQ_MODE_1000      0              4548   5583  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_5_LC_1_11_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_2_10_4/lcout
Path End         : uart_rx.r_data_3_LC_1_11_1/in2
Capture Clock    : uart_rx.r_data_3_LC_1_11_1/clk
Setup Constraint : 8150p
Path slack       : 5612p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10160

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1627
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_2_10_4/lcout             LogicCell40_SEQ_MODE_1000    540              2921   4517  RISE       8
I__394/I                                    LocalMux                       0              2921   4517  RISE       1
I__394/O                                    LocalMux                     330              3251   4517  RISE       1
I__399/I                                    InMux                          0              3251   5611  RISE       1
I__399/O                                    InMux                        259              3510   5611  RISE       1
uart_rx.state_RNI8GO31_0_4_LC_1_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   5611  RISE       1
uart_rx.state_RNI8GO31_0_4_LC_1_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5611  RISE       2
I__111/I                                    LocalMux                       0              3959   5611  RISE       1
I__111/O                                    LocalMux                     330              4289   5611  RISE       1
I__113/I                                    InMux                          0              4289   5611  RISE       1
I__113/O                                    InMux                        259              4548   5611  RISE       1
I__114/I                                    CascadeMux                     0              4548   5611  RISE       1
I__114/O                                    CascadeMux                     0              4548   5611  RISE       1
uart_rx.r_data_3_LC_1_11_1/in2              LogicCell40_SEQ_MODE_1000      0              4548   5611  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_3_LC_1_11_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_8_LC_5_11_0/lcout
Path End         : uart_rx.state_4_LC_2_10_4/in2
Capture Clock    : uart_rx.state_4_LC_2_10_4/clk
Setup Constraint : 8150p
Path slack       : 5618p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -323
------------------------------------------   ----- 
End-of-path required time (ps)               10209

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1670
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__682/I                                            ClkMux                         0              2073  RISE       1
I__682/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_8_LC_5_11_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_8_LC_5_11_0/lcout        LogicCell40_SEQ_MODE_1000    540              2921   4875  RISE       6
I__611/I                               Odrv4                          0              2921   5618  RISE       1
I__611/O                               Odrv4                        351              3272   5618  RISE       1
I__617/I                               Span4Mux_v                     0              3272   5618  RISE       1
I__617/O                               Span4Mux_v                   351              3623   5618  RISE       1
I__621/I                               LocalMux                       0              3623   5618  RISE       1
I__621/O                               LocalMux                     330              3952   5618  RISE       1
I__622/I                               InMux                          0              3952   5618  RISE       1
I__622/O                               InMux                        259              4212   5618  RISE       1
uart_rx.state_RNO_1_4_LC_2_10_3/in1    LogicCell40_SEQ_MODE_0000      0              4212   5618  RISE       1
uart_rx.state_RNO_1_4_LC_2_10_3/ltout  LogicCell40_SEQ_MODE_0000    379              4591   5618  FALL       1
I__212/I                               CascadeMux                     0              4591   5618  FALL       1
I__212/O                               CascadeMux                     0              4591   5618  FALL       1
uart_rx.state_4_LC_2_10_4/in2          LogicCell40_SEQ_MODE_1000      0              4591   5618  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_5_9_6/lcout
Path End         : uart_rx.state_1_LC_6_10_4/in0
Capture Clock    : uart_rx.state_1_LC_6_10_4/clk
Setup Constraint : 8150p
Path slack       : 5646p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10061

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1494
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4415
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_5_9_6/lcout        LogicCell40_SEQ_MODE_1000    540              2921   5071  RISE       5
I__657/I                              LocalMux                       0              2921   5646  RISE       1
I__657/O                              LocalMux                     330              3251   5646  RISE       1
I__660/I                              InMux                          0              3251   5646  RISE       1
I__660/O                              InMux                        259              3510   5646  RISE       1
uart_rx.state_RNO_0_1_LC_6_9_7/in3    LogicCell40_SEQ_MODE_0000      0              3510   5646  RISE       1
uart_rx.state_RNO_0_1_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_0000    316              3826   5646  RISE       1
I__708/I                              LocalMux                       0              3826   5646  RISE       1
I__708/O                              LocalMux                     330              4156   5646  RISE       1
I__709/I                              InMux                          0              4156   5646  RISE       1
I__709/O                              InMux                        259              4415   5646  RISE       1
uart_rx.state_1_LC_6_10_4/in0         LogicCell40_SEQ_MODE_1000      0              4415   5646  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__683/I                                            ClkMux                         0              2073  RISE       1
I__683/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_6_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_4_10_1/lcout
Path End         : uart_rx.timer_0_LC_5_10_0/in2
Capture Clock    : uart_rx.timer_0_LC_5_10_0/clk
Setup Constraint : 8150p
Path slack       : 5661p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10160

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_4_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_4_10_1/lcout         LogicCell40_SEQ_MODE_1000    540              2921   4187  RISE       5
I__429/I                                LocalMux                       0              2921   4187  RISE       1
I__429/O                                LocalMux                     330              3251   4187  RISE       1
I__431/I                                InMux                          0              3251   4187  RISE       1
I__431/O                                InMux                        259              3510   4187  RISE       1
uart_rx.state_RNISTIG_1_LC_5_9_7/in1    LogicCell40_SEQ_MODE_0000      0              3510   4187  RISE       1
uart_rx.state_RNISTIG_1_LC_5_9_7/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4187  RISE       2
I__424/I                                LocalMux                       0              3910   4187  RISE       1
I__424/O                                LocalMux                     330              4240   4187  RISE       1
I__426/I                                InMux                          0              4240   4187  RISE       1
I__426/O                                InMux                        259              4499   4187  RISE       1
I__428/I                                CascadeMux                     0              4499   4187  RISE       1
I__428/O                                CascadeMux                     0              4499   4187  RISE       1
uart_rx.timer_0_LC_5_10_0/in2           LogicCell40_SEQ_MODE_1000      0              4499   5660  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_5_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_2_9_1/lcout
Path End         : uart_rx.index_3_LC_1_9_3/in2
Capture Clock    : uart_rx.index_3_LC_1_9_3/clk
Setup Constraint : 8150p
Path slack       : 5661p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10160

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_2_9_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_2_9_1/lcout         LogicCell40_SEQ_MODE_1000    540              2921   4433  RISE      11
I__189/I                               LocalMux                       0              2921   4433  RISE       1
I__189/O                               LocalMux                     330              3251   4433  RISE       1
I__195/I                               InMux                          0              3251   5660  RISE       1
I__195/O                               InMux                        259              3510   5660  RISE       1
uart_rx.index_RNO_0_3_LC_1_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3510   5660  RISE       1
uart_rx.index_RNO_0_3_LC_1_10_3/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5660  RISE       1
I__128/I                               LocalMux                       0              3910   5660  RISE       1
I__128/O                               LocalMux                     330              4240   5660  RISE       1
I__129/I                               InMux                          0              4240   5660  RISE       1
I__129/O                               InMux                        259              4499   5660  RISE       1
I__130/I                               CascadeMux                     0              4499   5660  RISE       1
I__130/O                               CascadeMux                     0              4499   5660  RISE       1
uart_rx.index_3_LC_1_9_3/in2           LogicCell40_SEQ_MODE_1000      0              4499   5660  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_9_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_2_10_4/lcout
Path End         : uart_rx.r_data_1_LC_1_11_0/in3
Capture Clock    : uart_rx.r_data_1_LC_1_11_0/clk
Setup Constraint : 8150p
Path slack       : 5710p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1627
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_2_10_4/lcout             LogicCell40_SEQ_MODE_1000    540              2921   4517  RISE       8
I__394/I                                    LocalMux                       0              2921   4517  RISE       1
I__394/O                                    LocalMux                     330              3251   4517  RISE       1
I__399/I                                    InMux                          0              3251   5611  RISE       1
I__399/O                                    InMux                        259              3510   5611  RISE       1
uart_rx.state_RNI8GO31_0_4_LC_1_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   5611  RISE       1
uart_rx.state_RNI8GO31_0_4_LC_1_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5611  RISE       2
I__111/I                                    LocalMux                       0              3959   5611  RISE       1
I__111/O                                    LocalMux                     330              4289   5611  RISE       1
I__112/I                                    InMux                          0              4289   5709  RISE       1
I__112/O                                    InMux                        259              4548   5709  RISE       1
uart_rx.r_data_1_LC_1_11_0/in3              LogicCell40_SEQ_MODE_1000      0              4548   5709  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_1_LC_1_11_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_1_LC_5_10_1/lcout
Path End         : uart_rx.state_3_LC_4_10_1/in3
Capture Clock    : uart_rx.state_3_LC_4_10_1/clk
Setup Constraint : 8150p
Path slack       : 5710p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1627
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_1_LC_5_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_1_LC_5_10_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4650  RISE       4
I__602/I                                 LocalMux                       0              2921   4650  RISE       1
I__602/O                                 LocalMux                     330              3251   4650  RISE       1
I__606/I                                 InMux                          0              3251   4650  RISE       1
I__606/O                                 InMux                        259              3510   4650  RISE       1
uart_rx.timer_RNIOEPH_0_LC_4_10_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   4650  RISE       1
uart_rx.timer_RNIOEPH_0_LC_4_10_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4650  RISE       3
I__490/I                                 LocalMux                       0              3959   5709  RISE       1
I__490/O                                 LocalMux                     330              4289   5709  RISE       1
I__493/I                                 InMux                          0              4289   5709  RISE       1
I__493/O                                 InMux                        259              4548   5709  RISE       1
uart_rx.state_3_LC_4_10_1/in3            LogicCell40_SEQ_MODE_1000      0              4548   5709  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_4_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_5_9_3/lcout
Path End         : uart_rx.index_3_LC_1_9_3/sr
Capture Clock    : uart_rx.index_3_LC_1_9_3/clk
Setup Constraint : 8150p
Path slack       : 5737p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10328

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1670
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_5_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4636  RISE      13
I__444/I                            Odrv4                          0              2921   4636  RISE       1
I__444/O                            Odrv4                        351              3272   4636  RISE       1
I__447/I                            Span4Mux_v                     0              3272   4636  RISE       1
I__447/O                            Span4Mux_v                   351              3623   4636  RISE       1
I__451/I                            Span4Mux_s1_h                  0              3623   5737  RISE       1
I__451/O                            Span4Mux_s1_h                175              3798   5737  RISE       1
I__456/I                            LocalMux                       0              3798   5737  RISE       1
I__456/O                            LocalMux                     330              4128   5737  RISE       1
I__460/I                            SRMux                          0              4128   5737  RISE       1
I__460/O                            SRMux                        463              4591   5737  RISE       1
uart_rx.index_3_LC_1_9_3/sr         LogicCell40_SEQ_MODE_1000      0              4591   5737  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_9_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_5_9_3/lcout
Path End         : uart_rx.index_1_LC_1_9_2/sr
Capture Clock    : uart_rx.index_1_LC_1_9_2/clk
Setup Constraint : 8150p
Path slack       : 5737p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10328

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1670
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_5_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4636  RISE      13
I__444/I                            Odrv4                          0              2921   4636  RISE       1
I__444/O                            Odrv4                        351              3272   4636  RISE       1
I__447/I                            Span4Mux_v                     0              3272   4636  RISE       1
I__447/O                            Span4Mux_v                   351              3623   4636  RISE       1
I__451/I                            Span4Mux_s1_h                  0              3623   5737  RISE       1
I__451/O                            Span4Mux_s1_h                175              3798   5737  RISE       1
I__456/I                            LocalMux                       0              3798   5737  RISE       1
I__456/O                            LocalMux                     330              4128   5737  RISE       1
I__460/I                            SRMux                          0              4128   5737  RISE       1
I__460/O                            SRMux                        463              4591   5737  RISE       1
uart_rx.index_1_LC_1_9_2/sr         LogicCell40_SEQ_MODE_1000      0              4591   5737  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_9_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_5_9_3/lcout
Path End         : uart_rx.index_2_LC_1_9_0/sr
Capture Clock    : uart_rx.index_2_LC_1_9_0/clk
Setup Constraint : 8150p
Path slack       : 5737p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10328

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1670
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_5_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4636  RISE      13
I__444/I                            Odrv4                          0              2921   4636  RISE       1
I__444/O                            Odrv4                        351              3272   4636  RISE       1
I__447/I                            Span4Mux_v                     0              3272   4636  RISE       1
I__447/O                            Span4Mux_v                   351              3623   4636  RISE       1
I__451/I                            Span4Mux_s1_h                  0              3623   5737  RISE       1
I__451/O                            Span4Mux_s1_h                175              3798   5737  RISE       1
I__456/I                            LocalMux                       0              3798   5737  RISE       1
I__456/O                            LocalMux                     330              4128   5737  RISE       1
I__460/I                            SRMux                          0              4128   5737  RISE       1
I__460/O                            SRMux                        463              4591   5737  RISE       1
uart_rx.index_2_LC_1_9_0/sr         LogicCell40_SEQ_MODE_1000      0              4591   5737  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_2_10_4/lcout
Path End         : uart_rx.state_6_LC_2_10_6/in2
Capture Clock    : uart_rx.state_6_LC_2_10_6/clk
Setup Constraint : 8150p
Path slack       : 5745p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10160

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1494
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4415
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_2_10_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4517  RISE       8
I__395/I                                 LocalMux                       0              2921   5744  RISE       1
I__395/O                                 LocalMux                     330              3251   5744  RISE       1
I__402/I                                 InMux                          0              3251   5744  RISE       1
I__402/O                                 InMux                        259              3510   5744  RISE       1
uart_rx.state_RNIFE0G_4_LC_2_10_1/in3    LogicCell40_SEQ_MODE_0000      0              3510   5744  RISE       1
uart_rx.state_RNIFE0G_4_LC_2_10_1/lcout  LogicCell40_SEQ_MODE_0000    316              3826   5744  RISE       1
I__186/I                                 LocalMux                       0              3826   5744  RISE       1
I__186/O                                 LocalMux                     330              4156   5744  RISE       1
I__187/I                                 InMux                          0              4156   5744  RISE       1
I__187/O                                 InMux                        259              4415   5744  RISE       1
I__188/I                                 CascadeMux                     0              4415   5744  RISE       1
I__188/O                                 CascadeMux                     0              4415   5744  RISE       1
uart_rx.state_6_LC_2_10_6/in2            LogicCell40_SEQ_MODE_1000      0              4415   5744  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_6_LC_2_10_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_3_LC_1_9_3/lcout
Path End         : uart_rx.r_data_0_LC_1_11_3/in3
Capture Clock    : uart_rx.r_data_0_LC_1_11_3/clk
Setup Constraint : 8150p
Path slack       : 5759p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_9_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_3_LC_1_9_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921   4180  RISE       3
I__116/I                                   LocalMux                       0              2921   4180  RISE       1
I__116/O                                   LocalMux                     330              3251   4180  RISE       1
I__119/I                                   InMux                          0              3251   5562  RISE       1
I__119/O                                   InMux                        259              3510   5562  RISE       1
uart_rx.index_RNIA1FR_0_3_LC_1_10_2/in1    LogicCell40_SEQ_MODE_0000      0              3510   5562  RISE       1
uart_rx.index_RNIA1FR_0_3_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5562  RISE       4
I__163/I                                   LocalMux                       0              3910   5562  RISE       1
I__163/O                                   LocalMux                     330              4240   5562  RISE       1
I__164/I                                   InMux                          0              4240   5758  RISE       1
I__164/O                                   InMux                        259              4499   5758  RISE       1
uart_rx.r_data_0_LC_1_11_3/in3             LogicCell40_SEQ_MODE_1000      0              4499   5758  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_0_LC_1_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_3_LC_1_9_3/lcout
Path End         : uart_rx.r_data_4_LC_1_11_7/in3
Capture Clock    : uart_rx.r_data_4_LC_1_11_7/clk
Setup Constraint : 8150p
Path slack       : 5759p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_9_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_3_LC_1_9_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921   4180  RISE       3
I__116/I                                   LocalMux                       0              2921   4180  RISE       1
I__116/O                                   LocalMux                     330              3251   4180  RISE       1
I__119/I                                   InMux                          0              3251   5562  RISE       1
I__119/O                                   InMux                        259              3510   5562  RISE       1
uart_rx.index_RNIA1FR_0_3_LC_1_10_2/in1    LogicCell40_SEQ_MODE_0000      0              3510   5562  RISE       1
uart_rx.index_RNIA1FR_0_3_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5562  RISE       4
I__163/I                                   LocalMux                       0              3910   5562  RISE       1
I__163/O                                   LocalMux                     330              4240   5562  RISE       1
I__166/I                                   InMux                          0              4240   5758  RISE       1
I__166/O                                   InMux                        259              4499   5758  RISE       1
uart_rx.r_data_4_LC_1_11_7/in3             LogicCell40_SEQ_MODE_1000      0              4499   5758  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_4_LC_1_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_1_9_2/lcout
Path End         : uart_rx.r_data_2_LC_1_11_2/in3
Capture Clock    : uart_rx.r_data_2_LC_1_11_2/clk
Setup Constraint : 8150p
Path slack       : 5759p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_9_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_1_9_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921   4075  RISE       5
I__121/I                                 LocalMux                       0              2921   4075  RISE       1
I__121/O                                 LocalMux                     330              3251   4075  RISE       1
I__123/I                                 InMux                          0              3251   4075  RISE       1
I__123/O                                 InMux                        259              3510   4075  RISE       1
uart_rx.index_RNIA1FR_3_LC_1_10_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   4075  RISE       1
uart_rx.index_RNIA1FR_3_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5562  RISE       5
I__206/I                                 LocalMux                       0              3910   5562  RISE       1
I__206/O                                 LocalMux                     330              4240   5562  RISE       1
I__209/I                                 InMux                          0              4240   5758  RISE       1
I__209/O                                 InMux                        259              4499   5758  RISE       1
uart_rx.r_data_2_LC_1_11_2/in3           LogicCell40_SEQ_MODE_1000      0              4499   5758  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_2_LC_1_11_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_1_9_2/lcout
Path End         : uart_rx.r_data_6_LC_1_11_4/in3
Capture Clock    : uart_rx.r_data_6_LC_1_11_4/clk
Setup Constraint : 8150p
Path slack       : 5759p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_9_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_1_9_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921   4075  RISE       5
I__121/I                                 LocalMux                       0              2921   4075  RISE       1
I__121/O                                 LocalMux                     330              3251   4075  RISE       1
I__123/I                                 InMux                          0              3251   4075  RISE       1
I__123/O                                 InMux                        259              3510   4075  RISE       1
uart_rx.index_RNIA1FR_3_LC_1_10_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   4075  RISE       1
uart_rx.index_RNIA1FR_3_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5562  RISE       5
I__206/I                                 LocalMux                       0              3910   5562  RISE       1
I__206/O                                 LocalMux                     330              4240   5562  RISE       1
I__211/I                                 InMux                          0              4240   5758  RISE       1
I__211/O                                 InMux                        259              4499   5758  RISE       1
uart_rx.r_data_6_LC_1_11_4/in3           LogicCell40_SEQ_MODE_1000      0              4499   5758  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_6_LC_1_11_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_4_10_1/lcout
Path End         : uart_rx.timer_0_LC_5_10_0/in3
Capture Clock    : uart_rx.timer_0_LC_5_10_0/clk
Setup Constraint : 8150p
Path slack       : 5759p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_4_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_4_10_1/lcout         LogicCell40_SEQ_MODE_1000    540              2921   4187  RISE       5
I__429/I                                LocalMux                       0              2921   4187  RISE       1
I__429/O                                LocalMux                     330              3251   4187  RISE       1
I__431/I                                InMux                          0              3251   4187  RISE       1
I__431/O                                InMux                        259              3510   4187  RISE       1
uart_rx.state_RNISTIG_1_LC_5_9_7/in1    LogicCell40_SEQ_MODE_0000      0              3510   4187  RISE       1
uart_rx.state_RNISTIG_1_LC_5_9_7/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4187  RISE       2
I__425/I                                LocalMux                       0              3910   5758  RISE       1
I__425/O                                LocalMux                     330              4240   5758  RISE       1
I__427/I                                InMux                          0              4240   5758  RISE       1
I__427/O                                InMux                        259              4499   5758  RISE       1
uart_rx.timer_0_LC_5_10_0/in3           LogicCell40_SEQ_MODE_1000      0              4499   5758  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_5_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_5_9_6/lcout
Path End         : uart_rx.r_valid_LC_2_13_6/in0
Capture Clock    : uart_rx.r_valid_LC_2_13_6/clk
Setup Constraint : 8150p
Path slack       : 5849p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10061

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1291
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4212
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_5_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5071  RISE       5
I__659/I                        Odrv4                          0              2921   5071  RISE       1
I__659/O                        Odrv4                        351              3272   5071  RISE       1
I__663/I                        Span4Mux_v                     0              3272   5071  RISE       1
I__663/O                        Span4Mux_v                   351              3623   5071  RISE       1
I__664/I                        LocalMux                       0              3623   5071  RISE       1
I__664/O                        LocalMux                     330              3952   5071  RISE       1
I__666/I                        InMux                          0              3952   5850  RISE       1
I__666/O                        InMux                        259              4212   5850  RISE       1
uart_rx.r_valid_LC_2_13_6/in0   LogicCell40_SEQ_MODE_1000      0              4212   5850  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_13_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_5_9_3/lcout
Path End         : uart_rx.r_data_esr_7_LC_2_12_2/sr
Capture Clock    : uart_rx.r_data_esr_7_LC_2_12_2/clk
Setup Constraint : 8150p
Path slack       : 5962p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10328

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1445
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4366
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_5_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4636  RISE      13
I__446/I                            Odrv4                          0              2921   5962  RISE       1
I__446/O                            Odrv4                        351              3272   5962  RISE       1
I__449/I                            Span4Mux_h                     0              3272   5962  RISE       1
I__449/O                            Span4Mux_h                   302              3574   5962  RISE       1
I__454/I                            LocalMux                       0              3574   5962  RISE       1
I__454/O                            LocalMux                     330              3903   5962  RISE       1
I__459/I                            SRMux                          0              3903   5962  RISE       1
I__459/O                            SRMux                        463              4366   5962  RISE       1
uart_rx.r_data_esr_7_LC_2_12_2/sr   LogicCell40_SEQ_MODE_1000      0              4366   5962  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_2_12_2/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_5_9_3/lcout
Path End         : uart_rx.index_0_LC_2_9_1/sr
Capture Clock    : uart_rx.index_0_LC_2_9_1/clk
Setup Constraint : 8150p
Path slack       : 5962p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10328

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1445
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4366
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_5_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4636  RISE      13
I__445/I                            Odrv4                          0              2921   5464  RISE       1
I__445/O                            Odrv4                        351              3272   5464  RISE       1
I__448/I                            Span4Mux_h                     0              3272   5464  RISE       1
I__448/O                            Span4Mux_h                   302              3574   5464  RISE       1
I__452/I                            LocalMux                       0              3574   5962  RISE       1
I__452/O                            LocalMux                     330              3903   5962  RISE       1
I__457/I                            SRMux                          0              3903   5962  RISE       1
I__457/O                            SRMux                        463              4366   5962  RISE       1
uart_rx.index_0_LC_2_9_1/sr         LogicCell40_SEQ_MODE_1000      0              4366   5962  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_2_9_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_2_LC_6_10_1/lcout
Path End         : uart_rx.state_3_LC_4_10_1/in2
Capture Clock    : uart_rx.state_3_LC_4_10_1/clk
Setup Constraint : 8150p
Path slack       : 5990p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10160

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1249
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4170
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__683/I                                            ClkMux                         0              2073  RISE       1
I__683/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_6_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_2_LC_6_10_1/lcout        LogicCell40_SEQ_MODE_1000    540              2921   5296  RISE       4
I__649/I                               Odrv4                          0              2921   5296  RISE       1
I__649/O                               Odrv4                        351              3272   5296  RISE       1
I__651/I                               LocalMux                       0              3272   5296  RISE       1
I__651/O                               LocalMux                     330              3602   5296  RISE       1
I__654/I                               InMux                          0              3602   5990  RISE       1
I__654/O                               InMux                        259              3861   5990  RISE       1
I__656/I                               CascadeMux                     0              3861   5990  RISE       1
I__656/O                               CascadeMux                     0              3861   5990  RISE       1
uart_rx.state_RNO_1_3_LC_4_10_0/in2    LogicCell40_SEQ_MODE_0000      0              3861   5990  RISE       1
uart_rx.state_RNO_1_3_LC_4_10_0/ltout  LogicCell40_SEQ_MODE_0000    309              4170   5990  RISE       1
I__258/I                               CascadeMux                     0              4170   5990  RISE       1
I__258/O                               CascadeMux                     0              4170   5990  RISE       1
uart_rx.state_3_LC_4_10_1/in2          LogicCell40_SEQ_MODE_1000      0              4170   5990  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_4_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_2_LC_1_13_1/lcout
Path End         : seven_seg.r_disp1_i_3_LC_2_16_4/in0
Capture Clock    : seven_seg.r_disp1_i_3_LC_2_16_4/clk
Setup Constraint : 8150p
Path slack       : 5996p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10061

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1144
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4065
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_2_LC_1_13_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   5997  RISE       7
I__308/I                             Odrv4                          0              2921   5997  RISE       1
I__308/O                             Odrv4                        351              3272   5997  RISE       1
I__313/I                             Span4Mux_s1_v                  0              3272   5997  RISE       1
I__313/O                             Span4Mux_s1_v                203              3475   5997  RISE       1
I__317/I                             LocalMux                       0              3475   5997  RISE       1
I__317/O                             LocalMux                     330              3805   5997  RISE       1
I__318/I                             InMux                          0              3805   5997  RISE       1
I__318/O                             InMux                        259              4065   5997  RISE       1
seven_seg.r_disp1_i_3_LC_2_16_4/in0  LogicCell40_SEQ_MODE_1000      0              4065   5997  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__685/I                                            ClkMux                         0              2073  RISE       1
I__685/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_3_LC_2_16_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_2_LC_1_13_1/lcout
Path End         : seven_seg.r_disp1_i_4_LC_2_16_2/in0
Capture Clock    : seven_seg.r_disp1_i_4_LC_2_16_2/clk
Setup Constraint : 8150p
Path slack       : 5996p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10061

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1144
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4065
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_2_LC_1_13_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   5997  RISE       7
I__308/I                             Odrv4                          0              2921   5997  RISE       1
I__308/O                             Odrv4                        351              3272   5997  RISE       1
I__313/I                             Span4Mux_s1_v                  0              3272   5997  RISE       1
I__313/O                             Span4Mux_s1_v                203              3475   5997  RISE       1
I__317/I                             LocalMux                       0              3475   5997  RISE       1
I__317/O                             LocalMux                     330              3805   5997  RISE       1
I__319/I                             InMux                          0              3805   5997  RISE       1
I__319/O                             InMux                        259              4065   5997  RISE       1
seven_seg.r_disp1_i_4_LC_2_16_2/in0  LogicCell40_SEQ_MODE_1000      0              4065   5997  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__685/I                                            ClkMux                         0              2073  RISE       1
I__685/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_4_LC_2_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_5_LC_2_10_2/lcout
Path End         : uart_rx.state_2_LC_6_10_1/in3
Capture Clock    : uart_rx.state_2_LC_6_10_1/clk
Setup Constraint : 8150p
Path slack       : 6095p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1242
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_2_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_5_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4706  RISE       6
I__476/I                         Odrv4                          0              2921   6095  RISE       1
I__476/O                         Odrv4                        351              3272   6095  RISE       1
I__481/I                         Span4Mux_h                     0              3272   6095  RISE       1
I__481/O                         Span4Mux_h                   302              3574   6095  RISE       1
I__486/I                         LocalMux                       0              3574   6095  RISE       1
I__486/O                         LocalMux                     330              3903   6095  RISE       1
I__487/I                         InMux                          0              3903   6095  RISE       1
I__487/O                         InMux                        259              4163   6095  RISE       1
uart_rx.state_2_LC_6_10_1/in3    LogicCell40_SEQ_MODE_1000      0              4163   6095  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__683/I                                            ClkMux                         0              2073  RISE       1
I__683/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_6_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_7_LC_2_12_2/lcout
Path End         : uart_rx.out_data_7_LC_1_14_6/in0
Capture Clock    : uart_rx.out_data_7_LC_1_14_6/clk
Setup Constraint : 8150p
Path slack       : 6200p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10061

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_2_12_2/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_7_LC_2_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6200  RISE       1
I__253/I                              Odrv4                          0              2921   6200  RISE       1
I__253/O                              Odrv4                        351              3272   6200  RISE       1
I__254/I                              LocalMux                       0              3272   6200  RISE       1
I__254/O                              LocalMux                     330              3602   6200  RISE       1
I__255/I                              InMux                          0              3602   6200  RISE       1
I__255/O                              InMux                        259              3861   6200  RISE       1
uart_rx.out_data_7_LC_1_14_6/in0      LogicCell40_SEQ_MODE_1000      0              3861   6200  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_1_14_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_2_LC_1_13_1/lcout
Path End         : seven_seg.r_disp1_i_5_LC_2_13_0/in0
Capture Clock    : seven_seg.r_disp1_i_5_LC_2_13_0/clk
Setup Constraint : 8150p
Path slack       : 6200p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10061

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_2_LC_1_13_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   5997  RISE       7
I__306/I                             Odrv4                          0              2921   6200  RISE       1
I__306/O                             Odrv4                        351              3272   6200  RISE       1
I__309/I                             LocalMux                       0              3272   6200  RISE       1
I__309/O                             LocalMux                     330              3602   6200  RISE       1
I__314/I                             InMux                          0              3602   6200  RISE       1
I__314/O                             InMux                        259              3861   6200  RISE       1
seven_seg.r_disp1_i_5_LC_2_13_0/in0  LogicCell40_SEQ_MODE_1000      0              3861   6200  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_5_LC_2_13_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_2_LC_1_13_1/lcout
Path End         : seven_seg.r_disp1_i_6_LC_2_13_4/in0
Capture Clock    : seven_seg.r_disp1_i_6_LC_2_13_4/clk
Setup Constraint : 8150p
Path slack       : 6200p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10061

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_2_LC_1_13_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   5997  RISE       7
I__306/I                             Odrv4                          0              2921   6200  RISE       1
I__306/O                             Odrv4                        351              3272   6200  RISE       1
I__309/I                             LocalMux                       0              3272   6200  RISE       1
I__309/O                             LocalMux                     330              3602   6200  RISE       1
I__315/I                             InMux                          0              3602   6200  RISE       1
I__315/O                             InMux                        259              3861   6200  RISE       1
seven_seg.r_disp1_i_6_LC_2_13_4/in0  LogicCell40_SEQ_MODE_1000      0              3861   6200  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_6_LC_2_13_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_2_LC_1_13_1/lcout
Path End         : seven_seg.r_disp1_i_2_LC_2_15_3/in0
Capture Clock    : seven_seg.r_disp1_i_2_LC_2_15_3/clk
Setup Constraint : 8150p
Path slack       : 6200p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10061

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_2_LC_1_13_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   5997  RISE       7
I__308/I                             Odrv4                          0              2921   5997  RISE       1
I__308/O                             Odrv4                        351              3272   5997  RISE       1
I__312/I                             LocalMux                       0              3272   6200  RISE       1
I__312/O                             LocalMux                     330              3602   6200  RISE       1
I__316/I                             InMux                          0              3602   6200  RISE       1
I__316/O                             InMux                        259              3861   6200  RISE       1
seven_seg.r_disp1_i_2_LC_2_15_3/in0  LogicCell40_SEQ_MODE_1000      0              3861   6200  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_2_LC_2_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_0_LC_1_11_3/lcout
Path End         : uart_rx.out_data_0_LC_1_14_7/in3
Capture Clock    : uart_rx.out_data_0_LC_1_14_7/clk
Setup Constraint : 8150p
Path slack       : 6257p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1080
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_0_LC_1_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_0_LC_1_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6256  RISE       2
I__223/I                          Odrv12                         0              2921   6256  RISE       1
I__223/O                          Odrv12                       491              3412   6256  RISE       1
I__225/I                          LocalMux                       0              3412   6256  RISE       1
I__225/O                          LocalMux                     330              3742   6256  RISE       1
I__226/I                          InMux                          0              3742   6256  RISE       1
I__226/O                          InMux                        259              4001   6256  RISE       1
uart_rx.out_data_0_LC_1_14_7/in3  LogicCell40_SEQ_MODE_1000      0              4001   6256  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_14_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_1_LC_1_11_0/lcout
Path End         : uart_rx.out_data_1_LC_1_14_2/in3
Capture Clock    : uart_rx.out_data_1_LC_1_14_2/clk
Setup Constraint : 8150p
Path slack       : 6257p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1080
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_1_LC_1_11_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_1_LC_1_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6256  RISE       2
I__136/I                          Odrv12                         0              2921   6256  RISE       1
I__136/O                          Odrv12                       491              3412   6256  RISE       1
I__138/I                          LocalMux                       0              3412   6256  RISE       1
I__138/O                          LocalMux                     330              3742   6256  RISE       1
I__140/I                          InMux                          0              3742   6256  RISE       1
I__140/O                          InMux                        259              4001   6256  RISE       1
uart_rx.out_data_1_LC_1_14_2/in3  LogicCell40_SEQ_MODE_1000      0              4001   6256  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_1_14_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_1_LC_1_14_2/lcout
Path End         : seven_seg.r_disp1_i_3_LC_2_16_4/in1
Capture Clock    : seven_seg.r_disp1_i_3_LC_2_16_4/clk
Setup Constraint : 8150p
Path slack       : 6271p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_1_14_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_1_LC_1_14_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6270  RISE       7
I__293/I                             Odrv4                          0              2921   6270  RISE       1
I__293/O                             Odrv4                        351              3272   6270  RISE       1
I__297/I                             LocalMux                       0              3272   6270  RISE       1
I__297/O                             LocalMux                     330              3602   6270  RISE       1
I__303/I                             InMux                          0              3602   6270  RISE       1
I__303/O                             InMux                        259              3861   6270  RISE       1
seven_seg.r_disp1_i_3_LC_2_16_4/in1  LogicCell40_SEQ_MODE_1000      0              3861   6270  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__685/I                                            ClkMux                         0              2073  RISE       1
I__685/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_3_LC_2_16_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_1_LC_1_14_2/lcout
Path End         : seven_seg.r_disp1_i_4_LC_2_16_2/in1
Capture Clock    : seven_seg.r_disp1_i_4_LC_2_16_2/clk
Setup Constraint : 8150p
Path slack       : 6271p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_1_14_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_1_LC_1_14_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6270  RISE       7
I__293/I                             Odrv4                          0              2921   6270  RISE       1
I__293/O                             Odrv4                        351              3272   6270  RISE       1
I__297/I                             LocalMux                       0              3272   6270  RISE       1
I__297/O                             LocalMux                     330              3602   6270  RISE       1
I__304/I                             InMux                          0              3602   6270  RISE       1
I__304/O                             InMux                        259              3861   6270  RISE       1
seven_seg.r_disp1_i_4_LC_2_16_2/in1  LogicCell40_SEQ_MODE_1000      0              3861   6270  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__685/I                                            ClkMux                         0              2073  RISE       1
I__685/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_4_LC_2_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_6_LC_2_10_6/lcout
Path End         : uart_rx.r_valid_LC_2_13_6/in1
Capture Clock    : uart_rx.r_valid_LC_2_13_6/clk
Setup Constraint : 8150p
Path slack       : 6271p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_6_LC_2_10_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_6_LC_2_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4994  RISE       3
I__407/I                         Odrv4                          0              2921   5338  RISE       1
I__407/O                         Odrv4                        351              3272   5338  RISE       1
I__410/I                         LocalMux                       0              3272   6270  RISE       1
I__410/O                         LocalMux                     330              3602   6270  RISE       1
I__413/I                         InMux                          0              3602   6270  RISE       1
I__413/O                         InMux                        259              3861   6270  RISE       1
uart_rx.r_valid_LC_2_13_6/in1    LogicCell40_SEQ_MODE_1000      0              3861   6270  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_13_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_3_LC_1_13_2/lcout
Path End         : seven_seg.r_disp1_i_2_LC_2_15_3/in2
Capture Clock    : seven_seg.r_disp1_i_2_LC_2_15_3/clk
Setup Constraint : 8150p
Path slack       : 6299p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10160

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_1_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_3_LC_1_13_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6298  RISE       7
I__277/I                             Odrv4                          0              2921   6298  RISE       1
I__277/O                             Odrv4                        351              3272   6298  RISE       1
I__282/I                             LocalMux                       0              3272   6298  RISE       1
I__282/O                             LocalMux                     330              3602   6298  RISE       1
I__287/I                             InMux                          0              3602   6298  RISE       1
I__287/O                             InMux                        259              3861   6298  RISE       1
I__290/I                             CascadeMux                     0              3861   6298  RISE       1
I__290/O                             CascadeMux                     0              3861   6298  RISE       1
seven_seg.r_disp1_i_2_LC_2_15_3/in2  LogicCell40_SEQ_MODE_1000      0              3861   6298  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_2_LC_2_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_3_LC_1_13_2/lcout
Path End         : seven_seg.r_disp1_i_3_LC_2_16_4/in2
Capture Clock    : seven_seg.r_disp1_i_3_LC_2_16_4/clk
Setup Constraint : 8150p
Path slack       : 6299p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10160

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_1_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_3_LC_1_13_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6298  RISE       7
I__277/I                             Odrv4                          0              2921   6298  RISE       1
I__277/O                             Odrv4                        351              3272   6298  RISE       1
I__283/I                             LocalMux                       0              3272   6298  RISE       1
I__283/O                             LocalMux                     330              3602   6298  RISE       1
I__288/I                             InMux                          0              3602   6298  RISE       1
I__288/O                             InMux                        259              3861   6298  RISE       1
I__291/I                             CascadeMux                     0              3861   6298  RISE       1
I__291/O                             CascadeMux                     0              3861   6298  RISE       1
seven_seg.r_disp1_i_3_LC_2_16_4/in2  LogicCell40_SEQ_MODE_1000      0              3861   6298  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__685/I                                            ClkMux                         0              2073  RISE       1
I__685/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_3_LC_2_16_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_3_LC_1_13_2/lcout
Path End         : seven_seg.r_disp1_i_4_LC_2_16_2/in2
Capture Clock    : seven_seg.r_disp1_i_4_LC_2_16_2/clk
Setup Constraint : 8150p
Path slack       : 6299p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10160

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_1_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_3_LC_1_13_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6298  RISE       7
I__277/I                             Odrv4                          0              2921   6298  RISE       1
I__277/O                             Odrv4                        351              3272   6298  RISE       1
I__283/I                             LocalMux                       0              3272   6298  RISE       1
I__283/O                             LocalMux                     330              3602   6298  RISE       1
I__289/I                             InMux                          0              3602   6298  RISE       1
I__289/O                             InMux                        259              3861   6298  RISE       1
I__292/I                             CascadeMux                     0              3861   6298  RISE       1
I__292/O                             CascadeMux                     0              3861   6298  RISE       1
seven_seg.r_disp1_i_4_LC_2_16_2/in2  LogicCell40_SEQ_MODE_1000      0              3861   6298  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__685/I                                            ClkMux                         0              2073  RISE       1
I__685/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_4_LC_2_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_2_10_4/lcout
Path End         : uart_rx.state_5_LC_2_10_2/in2
Capture Clock    : uart_rx.state_5_LC_2_10_2/clk
Setup Constraint : 8150p
Path slack       : 6383p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10160

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            856
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3777
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_2_10_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4517  RISE       8
I__395/I                                 LocalMux                       0              2921   5744  RISE       1
I__395/O                                 LocalMux                     330              3251   5744  RISE       1
I__402/I                                 InMux                          0              3251   5744  RISE       1
I__402/O                                 InMux                        259              3510   5744  RISE       1
uart_rx.state_RNIFE0G_4_LC_2_10_1/in3    LogicCell40_SEQ_MODE_0000      0              3510   5744  RISE       1
uart_rx.state_RNIFE0G_4_LC_2_10_1/ltout  LogicCell40_SEQ_MODE_0000    267              3777   6383  RISE       1
I__213/I                                 CascadeMux                     0              3777   6383  RISE       1
I__213/O                                 CascadeMux                     0              3777   6383  RISE       1
uart_rx.state_5_LC_2_10_2/in2            LogicCell40_SEQ_MODE_1000      0              3777   6383  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_2_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_7_LC_5_10_7/lcout
Path End         : uart_rx.state_4_LC_2_10_4/in3
Capture Clock    : uart_rx.state_4_LC_2_10_4/clk
Setup Constraint : 8150p
Path slack       : 6397p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_5_10_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_7_LC_5_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5162  RISE       6
I__509/I                         Odrv4                          0              2921   6397  RISE       1
I__509/O                         Odrv4                        351              3272   6397  RISE       1
I__515/I                         LocalMux                       0              3272   6397  RISE       1
I__515/O                         LocalMux                     330              3602   6397  RISE       1
I__516/I                         InMux                          0              3602   6397  RISE       1
I__516/O                         InMux                        259              3861   6397  RISE       1
uart_rx.state_4_LC_2_10_4/in3    LogicCell40_SEQ_MODE_1000      0              3861   6397  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_0_LC_1_14_7/lcout
Path End         : seven_seg.r_disp1_i_3_LC_2_16_4/in3
Capture Clock    : seven_seg.r_disp1_i_3_LC_2_16_4/clk
Setup Constraint : 8150p
Path slack       : 6397p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_14_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_0_LC_1_14_7/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6397  RISE       7
I__266/I                             Odrv4                          0              2921   6397  RISE       1
I__266/O                             Odrv4                        351              3272   6397  RISE       1
I__272/I                             LocalMux                       0              3272   6397  RISE       1
I__272/O                             LocalMux                     330              3602   6397  RISE       1
I__273/I                             InMux                          0              3602   6397  RISE       1
I__273/O                             InMux                        259              3861   6397  RISE       1
seven_seg.r_disp1_i_3_LC_2_16_4/in3  LogicCell40_SEQ_MODE_1000      0              3861   6397  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__685/I                                            ClkMux                         0              2073  RISE       1
I__685/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_3_LC_2_16_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_4_LC_1_11_7/lcout
Path End         : uart_rx.out_data_4_LC_1_14_1/in3
Capture Clock    : uart_rx.out_data_4_LC_1_14_1/clk
Setup Constraint : 8150p
Path slack       : 6397p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_4_LC_1_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_4_LC_1_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6397  RISE       2
I__143/I                          Odrv4                          0              2921   6397  RISE       1
I__143/O                          Odrv4                        351              3272   6397  RISE       1
I__145/I                          LocalMux                       0              3272   6397  RISE       1
I__145/O                          LocalMux                     330              3602   6397  RISE       1
I__146/I                          InMux                          0              3602   6397  RISE       1
I__146/O                          InMux                        259              3861   6397  RISE       1
uart_rx.out_data_4_LC_1_14_1/in3  LogicCell40_SEQ_MODE_1000      0              3861   6397  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_1_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_5_LC_1_11_6/lcout
Path End         : uart_rx.out_data_5_LC_1_14_5/in3
Capture Clock    : uart_rx.out_data_5_LC_1_14_5/clk
Setup Constraint : 8150p
Path slack       : 6397p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_5_LC_1_11_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_5_LC_1_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6397  RISE       2
I__132/I                          Odrv4                          0              2921   6397  RISE       1
I__132/O                          Odrv4                        351              3272   6397  RISE       1
I__134/I                          LocalMux                       0              3272   6397  RISE       1
I__134/O                          LocalMux                     330              3602   6397  RISE       1
I__135/I                          InMux                          0              3602   6397  RISE       1
I__135/O                          InMux                        259              3861   6397  RISE       1
uart_rx.out_data_5_LC_1_14_5/in3  LogicCell40_SEQ_MODE_1000      0              3861   6397  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_1_14_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_6_LC_1_11_4/lcout
Path End         : uart_rx.out_data_6_LC_1_14_0/in3
Capture Clock    : uart_rx.out_data_6_LC_1_14_0/clk
Setup Constraint : 8150p
Path slack       : 6397p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_6_LC_1_11_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_6_LC_1_11_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6397  RISE       2
I__148/I                          Odrv4                          0              2921   6397  RISE       1
I__148/O                          Odrv4                        351              3272   6397  RISE       1
I__150/I                          LocalMux                       0              3272   6397  RISE       1
I__150/O                          LocalMux                     330              3602   6397  RISE       1
I__151/I                          InMux                          0              3602   6397  RISE       1
I__151/O                          InMux                        259              3861   6397  RISE       1
uart_rx.out_data_6_LC_1_14_0/in3  LogicCell40_SEQ_MODE_1000      0              3861   6397  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_1_14_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_2_LC_1_11_2/lcout
Path End         : uart_rx.out_data_2_LC_1_13_1/in3
Capture Clock    : uart_rx.out_data_2_LC_1_13_1/clk
Setup Constraint : 8150p
Path slack       : 6397p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_2_LC_1_11_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_2_LC_1_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6397  RISE       2
I__157/I                          Odrv4                          0              2921   6397  RISE       1
I__157/O                          Odrv4                        351              3272   6397  RISE       1
I__159/I                          LocalMux                       0              3272   6397  RISE       1
I__159/O                          LocalMux                     330              3602   6397  RISE       1
I__161/I                          InMux                          0              3602   6397  RISE       1
I__161/O                          InMux                        259              3861   6397  RISE       1
uart_rx.out_data_2_LC_1_13_1/in3  LogicCell40_SEQ_MODE_1000      0              3861   6397  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_3_LC_1_11_1/lcout
Path End         : uart_rx.out_data_3_LC_1_13_2/in3
Capture Clock    : uart_rx.out_data_3_LC_1_13_2/clk
Setup Constraint : 8150p
Path slack       : 6397p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_3_LC_1_11_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_3_LC_1_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6397  RISE       2
I__153/I                          Odrv4                          0              2921   6397  RISE       1
I__153/O                          Odrv4                        351              3272   6397  RISE       1
I__155/I                          LocalMux                       0              3272   6397  RISE       1
I__155/O                          LocalMux                     330              3602   6397  RISE       1
I__156/I                          InMux                          0              3602   6397  RISE       1
I__156/O                          InMux                        259              3861   6397  RISE       1
uart_rx.out_data_3_LC_1_13_2/in3  LogicCell40_SEQ_MODE_1000      0              3861   6397  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_1_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_0_LC_1_14_7/lcout
Path End         : seven_seg.r_disp1_i_4_LC_2_16_2/in3
Capture Clock    : seven_seg.r_disp1_i_4_LC_2_16_2/clk
Setup Constraint : 8150p
Path slack       : 6397p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_14_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_0_LC_1_14_7/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6397  RISE       7
I__266/I                             Odrv4                          0              2921   6397  RISE       1
I__266/O                             Odrv4                        351              3272   6397  RISE       1
I__272/I                             LocalMux                       0              3272   6397  RISE       1
I__272/O                             LocalMux                     330              3602   6397  RISE       1
I__274/I                             InMux                          0              3602   6397  RISE       1
I__274/O                             InMux                        259              3861   6397  RISE       1
seven_seg.r_disp1_i_4_LC_2_16_2/in3  LogicCell40_SEQ_MODE_1000      0              3861   6397  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__685/I                                            ClkMux                         0              2073  RISE       1
I__685/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_4_LC_2_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_4_LC_1_14_1/lcout
Path End         : seven_seg.r_disp2_i_6_LC_1_15_3/in0
Capture Clock    : seven_seg.r_disp2_i_6_LC_1_15_3/clk
Setup Constraint : 8150p
Path slack       : 6551p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10061

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_1_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_4_LC_1_14_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6551  RISE       7
I__365/I                             LocalMux                       0              2921   6551  RISE       1
I__365/O                             LocalMux                     330              3251   6551  RISE       1
I__369/I                             InMux                          0              3251   6551  RISE       1
I__369/O                             InMux                        259              3510   6551  RISE       1
seven_seg.r_disp2_i_6_LC_1_15_3/in0  LogicCell40_SEQ_MODE_1000      0              3510   6551  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__680/I                                            ClkMux                         0              2073  RISE       1
I__680/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_6_LC_1_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_6_LC_1_14_0/lcout
Path End         : seven_seg.r_disp2_i_1_LC_2_14_5/in0
Capture Clock    : seven_seg.r_disp2_i_1_LC_2_14_5/clk
Setup Constraint : 8150p
Path slack       : 6551p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10061

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_1_14_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_6_LC_1_14_0/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6551  RISE       7
I__354/I                             LocalMux                       0              2921   6551  RISE       1
I__354/O                             LocalMux                     330              3251   6551  RISE       1
I__357/I                             InMux                          0              3251   6551  RISE       1
I__357/O                             InMux                        259              3510   6551  RISE       1
seven_seg.r_disp2_i_1_LC_2_14_5/in0  LogicCell40_SEQ_MODE_1000      0              3510   6551  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__681/I                                            ClkMux                         0              2073  RISE       1
I__681/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_1_LC_2_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_1_9_2/lcout
Path End         : uart_rx.index_3_LC_1_9_3/in0
Capture Clock    : uart_rx.index_3_LC_1_9_3/clk
Setup Constraint : 8150p
Path slack       : 6551p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10061

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_9_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4075  RISE       5
I__122/I                        LocalMux                       0              2921   6551  RISE       1
I__122/O                        LocalMux                     330              3251   6551  RISE       1
I__125/I                        InMux                          0              3251   6551  RISE       1
I__125/O                        InMux                        259              3510   6551  RISE       1
uart_rx.index_3_LC_1_9_3/in0    LogicCell40_SEQ_MODE_1000      0              3510   6551  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_9_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_4_LC_1_11_7/lcout
Path End         : uart_rx.r_data_4_LC_1_11_7/in0
Capture Clock    : uart_rx.r_data_4_LC_1_11_7/clk
Setup Constraint : 8150p
Path slack       : 6551p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10061

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_4_LC_1_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_4_LC_1_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6397  RISE       2
I__142/I                          LocalMux                       0              2921   6551  RISE       1
I__142/O                          LocalMux                     330              3251   6551  RISE       1
I__144/I                          InMux                          0              3251   6551  RISE       1
I__144/O                          InMux                        259              3510   6551  RISE       1
uart_rx.r_data_4_LC_1_11_7/in0    LogicCell40_SEQ_MODE_1000      0              3510   6551  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_4_LC_1_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_0_LC_1_11_3/lcout
Path End         : uart_rx.r_data_0_LC_1_11_3/in0
Capture Clock    : uart_rx.r_data_0_LC_1_11_3/clk
Setup Constraint : 8150p
Path slack       : 6551p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10061

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_0_LC_1_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_0_LC_1_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6256  RISE       2
I__222/I                          LocalMux                       0              2921   6551  RISE       1
I__222/O                          LocalMux                     330              3251   6551  RISE       1
I__224/I                          InMux                          0              3251   6551  RISE       1
I__224/O                          InMux                        259              3510   6551  RISE       1
uart_rx.r_data_0_LC_1_11_3/in0    LogicCell40_SEQ_MODE_1000      0              3510   6551  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_0_LC_1_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_0_LC_1_14_7/lcout
Path End         : seven_seg.r_disp1_i_1_LC_2_14_3/in0
Capture Clock    : seven_seg.r_disp1_i_1_LC_2_14_3/clk
Setup Constraint : 8150p
Path slack       : 6551p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10061

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_14_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_0_LC_1_14_7/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6397  RISE       7
I__263/I                             LocalMux                       0              2921   6551  RISE       1
I__263/O                             LocalMux                     330              3251   6551  RISE       1
I__268/I                             InMux                          0              3251   6551  RISE       1
I__268/O                             InMux                        259              3510   6551  RISE       1
seven_seg.r_disp1_i_1_LC_2_14_3/in0  LogicCell40_SEQ_MODE_1000      0              3510   6551  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__681/I                                            ClkMux                         0              2073  RISE       1
I__681/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_1_LC_2_14_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_2_LC_1_13_1/lcout
Path End         : seven_seg.r_disp1_i_0_LC_2_14_2/in0
Capture Clock    : seven_seg.r_disp1_i_0_LC_2_14_2/clk
Setup Constraint : 8150p
Path slack       : 6551p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10061

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_2_LC_1_13_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   5997  RISE       7
I__307/I                             LocalMux                       0              2921   6551  RISE       1
I__307/O                             LocalMux                     330              3251   6551  RISE       1
I__310/I                             InMux                          0              3251   6551  RISE       1
I__310/O                             InMux                        259              3510   6551  RISE       1
seven_seg.r_disp1_i_0_LC_2_14_2/in0  LogicCell40_SEQ_MODE_1000      0              3510   6551  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__681/I                                            ClkMux                         0              2073  RISE       1
I__681/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_0_LC_2_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_6_LC_1_14_0/lcout
Path End         : seven_seg.r_disp2_i_2_LC_1_15_6/in0
Capture Clock    : seven_seg.r_disp2_i_2_LC_1_15_6/clk
Setup Constraint : 8150p
Path slack       : 6551p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10061

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_1_14_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_6_LC_1_14_0/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6551  RISE       7
I__355/I                             LocalMux                       0              2921   6551  RISE       1
I__355/O                             LocalMux                     330              3251   6551  RISE       1
I__358/I                             InMux                          0              3251   6551  RISE       1
I__358/O                             InMux                        259              3510   6551  RISE       1
seven_seg.r_disp2_i_2_LC_1_15_6/in0  LogicCell40_SEQ_MODE_1000      0              3510   6551  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__680/I                                            ClkMux                         0              2073  RISE       1
I__680/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_2_LC_1_15_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_6_LC_1_14_0/lcout
Path End         : seven_seg.r_disp2_i_0_LC_2_15_1/in0
Capture Clock    : seven_seg.r_disp2_i_0_LC_2_15_1/clk
Setup Constraint : 8150p
Path slack       : 6551p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10061

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_1_14_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_6_LC_1_14_0/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6551  RISE       7
I__356/I                             LocalMux                       0              2921   6551  RISE       1
I__356/O                             LocalMux                     330              3251   6551  RISE       1
I__360/I                             InMux                          0              3251   6551  RISE       1
I__360/O                             InMux                        259              3510   6551  RISE       1
seven_seg.r_disp2_i_0_LC_2_15_1/in0  LogicCell40_SEQ_MODE_1000      0              3510   6551  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_0_LC_2_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_6_LC_1_14_0/lcout
Path End         : seven_seg.r_disp2_i_5_LC_2_15_5/in0
Capture Clock    : seven_seg.r_disp2_i_5_LC_2_15_5/clk
Setup Constraint : 8150p
Path slack       : 6551p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10061

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_1_14_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_6_LC_1_14_0/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6551  RISE       7
I__356/I                             LocalMux                       0              2921   6551  RISE       1
I__356/O                             LocalMux                     330              3251   6551  RISE       1
I__363/I                             InMux                          0              3251   6551  RISE       1
I__363/O                             InMux                        259              3510   6551  RISE       1
seven_seg.r_disp2_i_5_LC_2_15_5/in0  LogicCell40_SEQ_MODE_1000      0              3510   6551  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_5_LC_2_15_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_4_LC_1_14_1/lcout
Path End         : seven_seg.r_disp2_i_3_LC_2_15_2/in0
Capture Clock    : seven_seg.r_disp2_i_3_LC_2_15_2/clk
Setup Constraint : 8150p
Path slack       : 6551p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10061

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_1_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_4_LC_1_14_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6551  RISE       7
I__366/I                             LocalMux                       0              2921   6551  RISE       1
I__366/O                             LocalMux                     330              3251   6551  RISE       1
I__371/I                             InMux                          0              3251   6551  RISE       1
I__371/O                             InMux                        259              3510   6551  RISE       1
seven_seg.r_disp2_i_3_LC_2_15_2/in0  LogicCell40_SEQ_MODE_1000      0              3510   6551  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_3_LC_2_15_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_4_LC_1_14_1/lcout
Path End         : seven_seg.r_disp2_i_4_LC_2_15_6/in0
Capture Clock    : seven_seg.r_disp2_i_4_LC_2_15_6/clk
Setup Constraint : 8150p
Path slack       : 6551p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10061

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_1_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_4_LC_1_14_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6551  RISE       7
I__366/I                             LocalMux                       0              2921   6551  RISE       1
I__366/O                             LocalMux                     330              3251   6551  RISE       1
I__372/I                             InMux                          0              3251   6551  RISE       1
I__372/O                             InMux                        259              3510   6551  RISE       1
seven_seg.r_disp2_i_4_LC_2_15_6/in0  LogicCell40_SEQ_MODE_1000      0              3510   6551  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_4_LC_2_15_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_5_LC_2_10_2/lcout
Path End         : uart_rx.index_1_LC_1_9_2/in0
Capture Clock    : uart_rx.index_1_LC_1_9_2/clk
Setup Constraint : 8150p
Path slack       : 6551p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10061

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_2_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_5_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4706  RISE       6
I__477/I                         LocalMux                       0              2921   6551  RISE       1
I__477/O                         LocalMux                     330              3251   6551  RISE       1
I__482/I                         InMux                          0              3251   6551  RISE       1
I__482/O                         InMux                        259              3510   6551  RISE       1
uart_rx.index_1_LC_1_9_2/in0     LogicCell40_SEQ_MODE_1000      0              3510   6551  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_9_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_5_LC_2_10_2/lcout
Path End         : uart_rx.index_2_LC_1_9_0/in0
Capture Clock    : uart_rx.index_2_LC_1_9_0/clk
Setup Constraint : 8150p
Path slack       : 6551p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10061

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_2_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_5_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4706  RISE       6
I__477/I                         LocalMux                       0              2921   6551  RISE       1
I__477/O                         LocalMux                     330              3251   6551  RISE       1
I__483/I                         InMux                          0              3251   6551  RISE       1
I__483/O                         InMux                        259              3510   6551  RISE       1
uart_rx.index_2_LC_1_9_0/in0     LogicCell40_SEQ_MODE_1000      0              3510   6551  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_2_LC_1_13_1/lcout
Path End         : seven_seg.r_disp1_i_1_LC_2_14_3/in1
Capture Clock    : seven_seg.r_disp1_i_1_LC_2_14_3/clk
Setup Constraint : 8150p
Path slack       : 6622p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_2_LC_1_13_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   5997  RISE       7
I__307/I                             LocalMux                       0              2921   6551  RISE       1
I__307/O                             LocalMux                     330              3251   6551  RISE       1
I__311/I                             InMux                          0              3251   6621  RISE       1
I__311/O                             InMux                        259              3510   6621  RISE       1
seven_seg.r_disp1_i_1_LC_2_14_3/in1  LogicCell40_SEQ_MODE_1000      0              3510   6621  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__681/I                                            ClkMux                         0              2073  RISE       1
I__681/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_1_LC_2_14_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_6_LC_1_14_0/lcout
Path End         : seven_seg.r_disp2_i_6_LC_1_15_3/in1
Capture Clock    : seven_seg.r_disp2_i_6_LC_1_15_3/clk
Setup Constraint : 8150p
Path slack       : 6622p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_1_14_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_6_LC_1_14_0/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6551  RISE       7
I__355/I                             LocalMux                       0              2921   6551  RISE       1
I__355/O                             LocalMux                     330              3251   6551  RISE       1
I__359/I                             InMux                          0              3251   6621  RISE       1
I__359/O                             InMux                        259              3510   6621  RISE       1
seven_seg.r_disp2_i_6_LC_1_15_3/in1  LogicCell40_SEQ_MODE_1000      0              3510   6621  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__680/I                                            ClkMux                         0              2073  RISE       1
I__680/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_6_LC_1_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_6_LC_1_14_0/lcout
Path End         : seven_seg.r_disp2_i_3_LC_2_15_2/in1
Capture Clock    : seven_seg.r_disp2_i_3_LC_2_15_2/clk
Setup Constraint : 8150p
Path slack       : 6622p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_1_14_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_6_LC_1_14_0/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6551  RISE       7
I__356/I                             LocalMux                       0              2921   6551  RISE       1
I__356/O                             LocalMux                     330              3251   6551  RISE       1
I__361/I                             InMux                          0              3251   6621  RISE       1
I__361/O                             InMux                        259              3510   6621  RISE       1
seven_seg.r_disp2_i_3_LC_2_15_2/in1  LogicCell40_SEQ_MODE_1000      0              3510   6621  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_3_LC_2_15_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_6_LC_1_14_0/lcout
Path End         : seven_seg.r_disp2_i_4_LC_2_15_6/in1
Capture Clock    : seven_seg.r_disp2_i_4_LC_2_15_6/clk
Setup Constraint : 8150p
Path slack       : 6622p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_1_14_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_6_LC_1_14_0/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6551  RISE       7
I__356/I                             LocalMux                       0              2921   6551  RISE       1
I__356/O                             LocalMux                     330              3251   6551  RISE       1
I__362/I                             InMux                          0              3251   6621  RISE       1
I__362/O                             InMux                        259              3510   6621  RISE       1
seven_seg.r_disp2_i_4_LC_2_15_6/in1  LogicCell40_SEQ_MODE_1000      0              3510   6621  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_4_LC_2_15_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_4_LC_1_14_1/lcout
Path End         : seven_seg.r_disp2_i_2_LC_1_15_6/in1
Capture Clock    : seven_seg.r_disp2_i_2_LC_1_15_6/clk
Setup Constraint : 8150p
Path slack       : 6622p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_1_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_4_LC_1_14_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6551  RISE       7
I__365/I                             LocalMux                       0              2921   6551  RISE       1
I__365/O                             LocalMux                     330              3251   6551  RISE       1
I__368/I                             InMux                          0              3251   6621  RISE       1
I__368/O                             InMux                        259              3510   6621  RISE       1
seven_seg.r_disp2_i_2_LC_1_15_6/in1  LogicCell40_SEQ_MODE_1000      0              3510   6621  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__680/I                                            ClkMux                         0              2073  RISE       1
I__680/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_2_LC_1_15_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_5_LC_5_10_5/lcout
Path End         : uart_rx.timer_5_LC_5_10_5/in1
Capture Clock    : uart_rx.timer_5_LC_5_10_5/clk
Setup Constraint : 8150p
Path slack       : 6622p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_5_LC_5_10_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_5_LC_5_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4945  RISE       6
I__588/I                         LocalMux                       0              2921   5779  RISE       1
I__588/O                         LocalMux                     330              3251   5779  RISE       1
I__594/I                         InMux                          0              3251   5779  RISE       1
I__594/O                         InMux                        259              3510   5779  RISE       1
uart_rx.timer_5_LC_5_10_5/in1    LogicCell40_SEQ_MODE_1000      0              3510   6621  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_5_LC_5_10_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_3_LC_5_10_3/lcout
Path End         : uart_rx.timer_3_LC_5_10_3/in1
Capture Clock    : uart_rx.timer_3_LC_5_10_3/clk
Setup Constraint : 8150p
Path slack       : 6622p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_3_LC_5_10_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_3_LC_5_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4699  RISE       4
I__468/I                         LocalMux                       0              2921   5527  RISE       1
I__468/O                         LocalMux                     330              3251   5527  RISE       1
I__472/I                         InMux                          0              3251   5527  RISE       1
I__472/O                         InMux                        259              3510   5527  RISE       1
uart_rx.timer_3_LC_5_10_3/in1    LogicCell40_SEQ_MODE_1000      0              3510   6621  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_3_LC_5_10_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_0_LC_5_10_0/lcout
Path End         : uart_rx.timer_0_LC_5_10_0/in1
Capture Clock    : uart_rx.timer_0_LC_5_10_0/clk
Setup Constraint : 8150p
Path slack       : 6622p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_5_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_0_LC_5_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4784  RISE       4
I__639/I                         LocalMux                       0              2921   5148  RISE       1
I__639/O                         LocalMux                     330              3251   5148  RISE       1
I__643/I                         InMux                          0              3251   5148  RISE       1
I__643/O                         InMux                        259              3510   5148  RISE       1
uart_rx.timer_0_LC_5_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3510   6621  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_5_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_5_LC_1_14_5/lcout
Path End         : seven_seg.r_disp2_i_1_LC_2_14_5/in1
Capture Clock    : seven_seg.r_disp2_i_1_LC_2_14_5/clk
Setup Constraint : 8150p
Path slack       : 6622p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_1_14_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_5_LC_1_14_5/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6621  RISE       7
I__341/I                             LocalMux                       0              2921   6621  RISE       1
I__341/O                             LocalMux                     330              3251   6621  RISE       1
I__344/I                             InMux                          0              3251   6621  RISE       1
I__344/O                             InMux                        259              3510   6621  RISE       1
seven_seg.r_disp2_i_1_LC_2_14_5/in1  LogicCell40_SEQ_MODE_1000      0              3510   6621  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__681/I                                            ClkMux                         0              2073  RISE       1
I__681/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_1_LC_2_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_6_LC_1_11_4/lcout
Path End         : uart_rx.r_data_6_LC_1_11_4/in1
Capture Clock    : uart_rx.r_data_6_LC_1_11_4/clk
Setup Constraint : 8150p
Path slack       : 6622p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_6_LC_1_11_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_6_LC_1_11_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6397  RISE       2
I__147/I                          LocalMux                       0              2921   6621  RISE       1
I__147/O                          LocalMux                     330              3251   6621  RISE       1
I__149/I                          InMux                          0              3251   6621  RISE       1
I__149/O                          InMux                        259              3510   6621  RISE       1
uart_rx.r_data_6_LC_1_11_4/in1    LogicCell40_SEQ_MODE_1000      0              3510   6621  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_6_LC_1_11_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_1_9_0/lcout
Path End         : uart_rx.index_3_LC_1_9_3/in1
Capture Clock    : uart_rx.index_3_LC_1_9_3/clk
Setup Constraint : 8150p
Path slack       : 6622p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4384  RISE       9
I__174/I                        LocalMux                       0              2921   6621  RISE       1
I__174/O                        LocalMux                     330              3251   6621  RISE       1
I__181/I                        InMux                          0              3251   6621  RISE       1
I__181/O                        InMux                        259              3510   6621  RISE       1
uart_rx.index_3_LC_1_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3510   6621  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_9_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_2_9_1/lcout
Path End         : uart_rx.index_0_LC_2_9_1/in1
Capture Clock    : uart_rx.index_0_LC_2_9_1/clk
Setup Constraint : 8150p
Path slack       : 6622p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_2_9_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4433  RISE      11
I__191/I                        LocalMux                       0              2921   6621  RISE       1
I__191/O                        LocalMux                     330              3251   6621  RISE       1
I__200/I                        InMux                          0              3251   6621  RISE       1
I__200/O                        InMux                        259              3510   6621  RISE       1
uart_rx.index_0_LC_2_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3510   6621  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_2_9_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_2_9_1/lcout
Path End         : uart_rx.index_2_LC_1_9_0/in1
Capture Clock    : uart_rx.index_2_LC_1_9_0/clk
Setup Constraint : 8150p
Path slack       : 6622p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_2_9_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4433  RISE      11
I__192/I                        LocalMux                       0              2921   6621  RISE       1
I__192/O                        LocalMux                     330              3251   6621  RISE       1
I__201/I                        InMux                          0              3251   6621  RISE       1
I__201/O                        InMux                        259              3510   6621  RISE       1
uart_rx.index_2_LC_1_9_0/in1    LogicCell40_SEQ_MODE_1000      0              3510   6621  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_2_9_1/lcout
Path End         : uart_rx.index_1_LC_1_9_2/in1
Capture Clock    : uart_rx.index_1_LC_1_9_2/clk
Setup Constraint : 8150p
Path slack       : 6622p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_2_9_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4433  RISE      11
I__192/I                        LocalMux                       0              2921   6621  RISE       1
I__192/O                        LocalMux                     330              3251   6621  RISE       1
I__202/I                        InMux                          0              3251   6621  RISE       1
I__202/O                        InMux                        259              3510   6621  RISE       1
uart_rx.index_1_LC_1_9_2/in1    LogicCell40_SEQ_MODE_1000      0              3510   6621  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_9_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_2_9_1/lcout
Path End         : uart_rx.state_5_LC_2_10_2/in1
Capture Clock    : uart_rx.state_5_LC_2_10_2/clk
Setup Constraint : 8150p
Path slack       : 6622p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_2_9_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4433  RISE      11
I__193/I                        LocalMux                       0              2921   6621  RISE       1
I__193/O                        LocalMux                     330              3251   6621  RISE       1
I__203/I                        InMux                          0              3251   6621  RISE       1
I__203/O                        InMux                        259              3510   6621  RISE       1
uart_rx.state_5_LC_2_10_2/in1   LogicCell40_SEQ_MODE_1000      0              3510   6621  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_2_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_2_9_1/lcout
Path End         : uart_rx.state_6_LC_2_10_6/in1
Capture Clock    : uart_rx.state_6_LC_2_10_6/clk
Setup Constraint : 8150p
Path slack       : 6622p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_2_9_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4433  RISE      11
I__193/I                        LocalMux                       0              2921   6621  RISE       1
I__193/O                        LocalMux                     330              3251   6621  RISE       1
I__204/I                        InMux                          0              3251   6621  RISE       1
I__204/O                        InMux                        259              3510   6621  RISE       1
uart_rx.state_6_LC_2_10_6/in1   LogicCell40_SEQ_MODE_1000      0              3510   6621  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_6_LC_2_10_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_1_LC_1_14_2/lcout
Path End         : seven_seg.r_disp1_i_0_LC_2_14_2/in1
Capture Clock    : seven_seg.r_disp1_i_0_LC_2_14_2/clk
Setup Constraint : 8150p
Path slack       : 6622p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_1_14_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_1_LC_1_14_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6270  RISE       7
I__294/I                             LocalMux                       0              2921   6621  RISE       1
I__294/O                             LocalMux                     330              3251   6621  RISE       1
I__298/I                             InMux                          0              3251   6621  RISE       1
I__298/O                             InMux                        259              3510   6621  RISE       1
seven_seg.r_disp1_i_0_LC_2_14_2/in1  LogicCell40_SEQ_MODE_1000      0              3510   6621  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__681/I                                            ClkMux                         0              2073  RISE       1
I__681/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_0_LC_2_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_1_LC_1_14_2/lcout
Path End         : seven_seg.r_disp1_i_2_LC_2_15_3/in1
Capture Clock    : seven_seg.r_disp1_i_2_LC_2_15_3/clk
Setup Constraint : 8150p
Path slack       : 6622p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_1_14_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_1_LC_1_14_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6270  RISE       7
I__295/I                             LocalMux                       0              2921   6621  RISE       1
I__295/O                             LocalMux                     330              3251   6621  RISE       1
I__300/I                             InMux                          0              3251   6621  RISE       1
I__300/O                             InMux                        259              3510   6621  RISE       1
seven_seg.r_disp1_i_2_LC_2_15_3/in1  LogicCell40_SEQ_MODE_1000      0              3510   6621  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_2_LC_2_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_1_LC_1_14_2/lcout
Path End         : seven_seg.r_disp1_i_5_LC_2_13_0/in1
Capture Clock    : seven_seg.r_disp1_i_5_LC_2_13_0/clk
Setup Constraint : 8150p
Path slack       : 6622p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_1_14_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_1_LC_1_14_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6270  RISE       7
I__296/I                             LocalMux                       0              2921   6621  RISE       1
I__296/O                             LocalMux                     330              3251   6621  RISE       1
I__301/I                             InMux                          0              3251   6621  RISE       1
I__301/O                             InMux                        259              3510   6621  RISE       1
seven_seg.r_disp1_i_5_LC_2_13_0/in1  LogicCell40_SEQ_MODE_1000      0              3510   6621  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_5_LC_2_13_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_1_LC_1_14_2/lcout
Path End         : seven_seg.r_disp1_i_6_LC_2_13_4/in1
Capture Clock    : seven_seg.r_disp1_i_6_LC_2_13_4/clk
Setup Constraint : 8150p
Path slack       : 6622p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_1_14_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_1_LC_1_14_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6270  RISE       7
I__296/I                             LocalMux                       0              2921   6621  RISE       1
I__296/O                             LocalMux                     330              3251   6621  RISE       1
I__302/I                             InMux                          0              3251   6621  RISE       1
I__302/O                             InMux                        259              3510   6621  RISE       1
seven_seg.r_disp1_i_6_LC_2_13_4/in1  LogicCell40_SEQ_MODE_1000      0              3510   6621  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_6_LC_2_13_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_5_LC_1_14_5/lcout
Path End         : seven_seg.r_disp2_i_0_LC_2_15_1/in1
Capture Clock    : seven_seg.r_disp2_i_0_LC_2_15_1/clk
Setup Constraint : 8150p
Path slack       : 6622p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_1_14_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_5_LC_1_14_5/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6621  RISE       7
I__342/I                             LocalMux                       0              2921   6621  RISE       1
I__342/O                             LocalMux                     330              3251   6621  RISE       1
I__345/I                             InMux                          0              3251   6621  RISE       1
I__345/O                             InMux                        259              3510   6621  RISE       1
seven_seg.r_disp2_i_0_LC_2_15_1/in1  LogicCell40_SEQ_MODE_1000      0              3510   6621  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_0_LC_2_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_5_LC_1_14_5/lcout
Path End         : seven_seg.r_disp2_i_5_LC_2_15_5/in1
Capture Clock    : seven_seg.r_disp2_i_5_LC_2_15_5/clk
Setup Constraint : 8150p
Path slack       : 6622p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_1_14_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_5_LC_1_14_5/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6621  RISE       7
I__342/I                             LocalMux                       0              2921   6621  RISE       1
I__342/O                             LocalMux                     330              3251   6621  RISE       1
I__346/I                             InMux                          0              3251   6621  RISE       1
I__346/O                             InMux                        259              3510   6621  RISE       1
seven_seg.r_disp2_i_5_LC_2_15_5/in1  LogicCell40_SEQ_MODE_1000      0              3510   6621  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_5_LC_2_15_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_7_LC_5_10_7/lcout
Path End         : uart_rx.timer_7_LC_5_10_7/in1
Capture Clock    : uart_rx.timer_7_LC_5_10_7/clk
Setup Constraint : 8150p
Path slack       : 6622p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_5_10_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_7_LC_5_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5162  RISE       6
I__506/I                         LocalMux                       0              2921   6032  RISE       1
I__506/O                         LocalMux                     330              3251   6032  RISE       1
I__512/I                         InMux                          0              3251   6032  RISE       1
I__512/O                         InMux                        259              3510   6032  RISE       1
uart_rx.timer_7_LC_5_10_7/in1    LogicCell40_SEQ_MODE_1000      0              3510   6621  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_5_10_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_2_LC_5_10_2/lcout
Path End         : uart_rx.timer_2_LC_5_10_2/in1
Capture Clock    : uart_rx.timer_2_LC_5_10_2/clk
Setup Constraint : 8150p
Path slack       : 6622p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_2_LC_5_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_2_LC_5_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4854  RISE       6
I__559/I                         LocalMux                       0              2921   5401  RISE       1
I__559/O                         LocalMux                     330              3251   5401  RISE       1
I__565/I                         InMux                          0              3251   5401  RISE       1
I__565/O                         InMux                        259              3510   5401  RISE       1
uart_rx.timer_2_LC_5_10_2/in1    LogicCell40_SEQ_MODE_1000      0              3510   6621  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_2_LC_5_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_4_LC_5_10_4/lcout
Path End         : uart_rx.timer_4_LC_5_10_4/in1
Capture Clock    : uart_rx.timer_4_LC_5_10_4/clk
Setup Constraint : 8150p
Path slack       : 6622p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_4_LC_5_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_4_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5022  RISE       6
I__575/I                         LocalMux                       0              2921   5653  RISE       1
I__575/O                         LocalMux                     330              3251   5653  RISE       1
I__581/I                         InMux                          0              3251   5653  RISE       1
I__581/O                         InMux                        259              3510   5653  RISE       1
uart_rx.timer_4_LC_5_10_4/in1    LogicCell40_SEQ_MODE_1000      0              3510   6621  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_4_LC_5_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_1_LC_5_10_1/lcout
Path End         : uart_rx.timer_1_LC_5_10_1/in1
Capture Clock    : uart_rx.timer_1_LC_5_10_1/clk
Setup Constraint : 8150p
Path slack       : 6622p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_1_LC_5_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_1_LC_5_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4650  RISE       4
I__603/I                         LocalMux                       0              2921   5274  RISE       1
I__603/O                         LocalMux                     330              3251   5274  RISE       1
I__607/I                         InMux                          0              3251   5274  RISE       1
I__607/O                         InMux                        259              3510   5274  RISE       1
uart_rx.timer_1_LC_5_10_1/in1    LogicCell40_SEQ_MODE_1000      0              3510   6621  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_1_LC_5_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_8_LC_5_11_0/lcout
Path End         : uart_rx.timer_8_LC_5_11_0/in1
Capture Clock    : uart_rx.timer_8_LC_5_11_0/clk
Setup Constraint : 8150p
Path slack       : 6622p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__682/I                                            ClkMux                         0              2073  RISE       1
I__682/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_8_LC_5_11_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_8_LC_5_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4875  RISE       6
I__612/I                         LocalMux                       0              2921   6621  RISE       1
I__612/O                         LocalMux                     330              3251   6621  RISE       1
I__618/I                         InMux                          0              3251   6621  RISE       1
I__618/O                         InMux                        259              3510   6621  RISE       1
uart_rx.timer_8_LC_5_11_0/in1    LogicCell40_SEQ_MODE_1000      0              3510   6621  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__682/I                                            ClkMux                         0              2073  RISE       1
I__682/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_8_LC_5_11_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_6_LC_5_10_6/lcout
Path End         : uart_rx.timer_6_LC_5_10_6/in1
Capture Clock    : uart_rx.timer_6_LC_5_10_6/clk
Setup Constraint : 8150p
Path slack       : 6622p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10132

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_5_10_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_6_LC_5_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4805  RISE       6
I__625/I                         LocalMux                       0              2921   5906  RISE       1
I__625/O                         LocalMux                     330              3251   5906  RISE       1
I__631/I                         InMux                          0              3251   5906  RISE       1
I__631/O                         InMux                        259              3510   5906  RISE       1
uart_rx.timer_6_LC_5_10_6/in1    LogicCell40_SEQ_MODE_1000      0              3510   6621  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_5_10_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_1_9_0/lcout
Path End         : uart_rx.index_2_LC_1_9_0/in2
Capture Clock    : uart_rx.index_2_LC_1_9_0/clk
Setup Constraint : 8150p
Path slack       : 6650p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10160

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4384  RISE       9
I__174/I                        LocalMux                       0              2921   6621  RISE       1
I__174/O                        LocalMux                     330              3251   6621  RISE       1
I__182/I                        InMux                          0              3251   6649  RISE       1
I__182/O                        InMux                        259              3510   6649  RISE       1
I__185/I                        CascadeMux                     0              3510   6649  RISE       1
I__185/O                        CascadeMux                     0              3510   6649  RISE       1
uart_rx.index_2_LC_1_9_0/in2    LogicCell40_SEQ_MODE_1000      0              3510   6649  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_1_LC_1_14_2/lcout
Path End         : seven_seg.r_disp1_i_1_LC_2_14_3/in2
Capture Clock    : seven_seg.r_disp1_i_1_LC_2_14_3/clk
Setup Constraint : 8150p
Path slack       : 6650p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10160

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_1_14_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_1_LC_1_14_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6270  RISE       7
I__294/I                             LocalMux                       0              2921   6621  RISE       1
I__294/O                             LocalMux                     330              3251   6621  RISE       1
I__299/I                             InMux                          0              3251   6649  RISE       1
I__299/O                             InMux                        259              3510   6649  RISE       1
I__305/I                             CascadeMux                     0              3510   6649  RISE       1
I__305/O                             CascadeMux                     0              3510   6649  RISE       1
seven_seg.r_disp1_i_1_LC_2_14_3/in2  LogicCell40_SEQ_MODE_1000      0              3510   6649  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__681/I                                            ClkMux                         0              2073  RISE       1
I__681/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_1_LC_2_14_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_5_LC_1_14_5/lcout
Path End         : seven_seg.r_disp2_i_3_LC_2_15_2/in2
Capture Clock    : seven_seg.r_disp2_i_3_LC_2_15_2/clk
Setup Constraint : 8150p
Path slack       : 6650p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10160

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_1_14_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_5_LC_1_14_5/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6621  RISE       7
I__342/I                             LocalMux                       0              2921   6621  RISE       1
I__342/O                             LocalMux                     330              3251   6621  RISE       1
I__347/I                             InMux                          0              3251   6649  RISE       1
I__347/O                             InMux                        259              3510   6649  RISE       1
I__351/I                             CascadeMux                     0              3510   6649  RISE       1
I__351/O                             CascadeMux                     0              3510   6649  RISE       1
seven_seg.r_disp2_i_3_LC_2_15_2/in2  LogicCell40_SEQ_MODE_1000      0              3510   6649  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_3_LC_2_15_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_5_LC_1_14_5/lcout
Path End         : seven_seg.r_disp2_i_4_LC_2_15_6/in2
Capture Clock    : seven_seg.r_disp2_i_4_LC_2_15_6/clk
Setup Constraint : 8150p
Path slack       : 6650p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10160

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_1_14_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_5_LC_1_14_5/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6621  RISE       7
I__342/I                             LocalMux                       0              2921   6621  RISE       1
I__342/O                             LocalMux                     330              3251   6621  RISE       1
I__348/I                             InMux                          0              3251   6649  RISE       1
I__348/O                             InMux                        259              3510   6649  RISE       1
I__352/I                             CascadeMux                     0              3510   6649  RISE       1
I__352/O                             CascadeMux                     0              3510   6649  RISE       1
seven_seg.r_disp2_i_4_LC_2_15_6/in2  LogicCell40_SEQ_MODE_1000      0              3510   6649  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_4_LC_2_15_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_7_LC_1_14_6/lcout
Path End         : seven_seg.r_disp2_i_1_LC_2_14_5/in2
Capture Clock    : seven_seg.r_disp2_i_1_LC_2_14_5/clk
Setup Constraint : 8150p
Path slack       : 6650p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10160

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_1_14_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_7_LC_1_14_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6649  RISE       7
I__327/I                             LocalMux                       0              2921   6649  RISE       1
I__327/O                             LocalMux                     330              3251   6649  RISE       1
I__330/I                             InMux                          0              3251   6649  RISE       1
I__330/O                             InMux                        259              3510   6649  RISE       1
I__337/I                             CascadeMux                     0              3510   6649  RISE       1
I__337/O                             CascadeMux                     0              3510   6649  RISE       1
seven_seg.r_disp2_i_1_LC_2_14_5/in2  LogicCell40_SEQ_MODE_1000      0              3510   6649  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__681/I                                            ClkMux                         0              2073  RISE       1
I__681/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_1_LC_2_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_1_LC_1_11_0/lcout
Path End         : uart_rx.r_data_1_LC_1_11_0/in2
Capture Clock    : uart_rx.r_data_1_LC_1_11_0/clk
Setup Constraint : 8150p
Path slack       : 6650p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10160

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_1_LC_1_11_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_1_LC_1_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6256  RISE       2
I__137/I                          LocalMux                       0              2921   6649  RISE       1
I__137/O                          LocalMux                     330              3251   6649  RISE       1
I__139/I                          InMux                          0              3251   6649  RISE       1
I__139/O                          InMux                        259              3510   6649  RISE       1
I__141/I                          CascadeMux                     0              3510   6649  RISE       1
I__141/O                          CascadeMux                     0              3510   6649  RISE       1
uart_rx.r_data_1_LC_1_11_0/in2    LogicCell40_SEQ_MODE_1000      0              3510   6649  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_1_LC_1_11_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_2_LC_1_11_2/lcout
Path End         : uart_rx.r_data_2_LC_1_11_2/in2
Capture Clock    : uart_rx.r_data_2_LC_1_11_2/clk
Setup Constraint : 8150p
Path slack       : 6650p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10160

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_2_LC_1_11_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_2_LC_1_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6397  RISE       2
I__158/I                          LocalMux                       0              2921   6649  RISE       1
I__158/O                          LocalMux                     330              3251   6649  RISE       1
I__160/I                          InMux                          0              3251   6649  RISE       1
I__160/O                          InMux                        259              3510   6649  RISE       1
I__162/I                          CascadeMux                     0              3510   6649  RISE       1
I__162/O                          CascadeMux                     0              3510   6649  RISE       1
uart_rx.r_data_2_LC_1_11_2/in2    LogicCell40_SEQ_MODE_1000      0              3510   6649  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_2_LC_1_11_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_3_LC_1_13_2/lcout
Path End         : seven_seg.r_disp1_i_5_LC_2_13_0/in2
Capture Clock    : seven_seg.r_disp1_i_5_LC_2_13_0/clk
Setup Constraint : 8150p
Path slack       : 6650p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10160

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_1_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_3_LC_1_13_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6298  RISE       7
I__275/I                             LocalMux                       0              2921   6649  RISE       1
I__275/O                             LocalMux                     330              3251   6649  RISE       1
I__278/I                             InMux                          0              3251   6649  RISE       1
I__278/O                             InMux                        259              3510   6649  RISE       1
I__284/I                             CascadeMux                     0              3510   6649  RISE       1
I__284/O                             CascadeMux                     0              3510   6649  RISE       1
seven_seg.r_disp1_i_5_LC_2_13_0/in2  LogicCell40_SEQ_MODE_1000      0              3510   6649  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_5_LC_2_13_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_3_LC_1_13_2/lcout
Path End         : seven_seg.r_disp1_i_6_LC_2_13_4/in2
Capture Clock    : seven_seg.r_disp1_i_6_LC_2_13_4/clk
Setup Constraint : 8150p
Path slack       : 6650p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10160

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_1_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_3_LC_1_13_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6298  RISE       7
I__275/I                             LocalMux                       0              2921   6649  RISE       1
I__275/O                             LocalMux                     330              3251   6649  RISE       1
I__279/I                             InMux                          0              3251   6649  RISE       1
I__279/O                             InMux                        259              3510   6649  RISE       1
I__285/I                             CascadeMux                     0              3510   6649  RISE       1
I__285/O                             CascadeMux                     0              3510   6649  RISE       1
seven_seg.r_disp1_i_6_LC_2_13_4/in2  LogicCell40_SEQ_MODE_1000      0              3510   6649  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_6_LC_2_13_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_3_LC_1_13_2/lcout
Path End         : seven_seg.r_disp1_i_0_LC_2_14_2/in2
Capture Clock    : seven_seg.r_disp1_i_0_LC_2_14_2/clk
Setup Constraint : 8150p
Path slack       : 6650p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10160

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_1_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_3_LC_1_13_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6298  RISE       7
I__276/I                             LocalMux                       0              2921   6649  RISE       1
I__276/O                             LocalMux                     330              3251   6649  RISE       1
I__280/I                             InMux                          0              3251   6649  RISE       1
I__280/O                             InMux                        259              3510   6649  RISE       1
I__286/I                             CascadeMux                     0              3510   6649  RISE       1
I__286/O                             CascadeMux                     0              3510   6649  RISE       1
seven_seg.r_disp1_i_0_LC_2_14_2/in2  LogicCell40_SEQ_MODE_1000      0              3510   6649  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__681/I                                            ClkMux                         0              2073  RISE       1
I__681/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_0_LC_2_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_7_LC_1_14_6/lcout
Path End         : seven_seg.r_disp2_i_2_LC_1_15_6/in2
Capture Clock    : seven_seg.r_disp2_i_2_LC_1_15_6/clk
Setup Constraint : 8150p
Path slack       : 6650p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10160

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_1_14_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_7_LC_1_14_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6649  RISE       7
I__328/I                             LocalMux                       0              2921   6649  RISE       1
I__328/O                             LocalMux                     330              3251   6649  RISE       1
I__331/I                             InMux                          0              3251   6649  RISE       1
I__331/O                             InMux                        259              3510   6649  RISE       1
I__338/I                             CascadeMux                     0              3510   6649  RISE       1
I__338/O                             CascadeMux                     0              3510   6649  RISE       1
seven_seg.r_disp2_i_2_LC_1_15_6/in2  LogicCell40_SEQ_MODE_1000      0              3510   6649  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__680/I                                            ClkMux                         0              2073  RISE       1
I__680/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_2_LC_1_15_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_7_LC_1_14_6/lcout
Path End         : seven_seg.r_disp2_i_0_LC_2_15_1/in2
Capture Clock    : seven_seg.r_disp2_i_0_LC_2_15_1/clk
Setup Constraint : 8150p
Path slack       : 6650p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10160

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_1_14_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_7_LC_1_14_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6649  RISE       7
I__329/I                             LocalMux                       0              2921   6649  RISE       1
I__329/O                             LocalMux                     330              3251   6649  RISE       1
I__333/I                             InMux                          0              3251   6649  RISE       1
I__333/O                             InMux                        259              3510   6649  RISE       1
I__339/I                             CascadeMux                     0              3510   6649  RISE       1
I__339/O                             CascadeMux                     0              3510   6649  RISE       1
seven_seg.r_disp2_i_0_LC_2_15_1/in2  LogicCell40_SEQ_MODE_1000      0              3510   6649  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_0_LC_2_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_7_LC_1_14_6/lcout
Path End         : seven_seg.r_disp2_i_5_LC_2_15_5/in2
Capture Clock    : seven_seg.r_disp2_i_5_LC_2_15_5/clk
Setup Constraint : 8150p
Path slack       : 6650p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10160

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_1_14_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_7_LC_1_14_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6649  RISE       7
I__329/I                             LocalMux                       0              2921   6649  RISE       1
I__329/O                             LocalMux                     330              3251   6649  RISE       1
I__336/I                             InMux                          0              3251   6649  RISE       1
I__336/O                             InMux                        259              3510   6649  RISE       1
I__340/I                             CascadeMux                     0              3510   6649  RISE       1
I__340/O                             CascadeMux                     0              3510   6649  RISE       1
seven_seg.r_disp2_i_5_LC_2_15_5/in2  LogicCell40_SEQ_MODE_1000      0              3510   6649  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_5_LC_2_15_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_5_LC_1_14_5/lcout
Path End         : seven_seg.r_disp2_i_6_LC_1_15_3/in2
Capture Clock    : seven_seg.r_disp2_i_6_LC_1_15_3/clk
Setup Constraint : 8150p
Path slack       : 6650p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10160

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_1_14_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_5_LC_1_14_5/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6621  RISE       7
I__343/I                             LocalMux                       0              2921   6649  RISE       1
I__343/O                             LocalMux                     330              3251   6649  RISE       1
I__350/I                             InMux                          0              3251   6649  RISE       1
I__350/O                             InMux                        259              3510   6649  RISE       1
I__353/I                             CascadeMux                     0              3510   6649  RISE       1
I__353/O                             CascadeMux                     0              3510   6649  RISE       1
seven_seg.r_disp2_i_6_LC_1_15_3/in2  LogicCell40_SEQ_MODE_1000      0              3510   6649  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__680/I                                            ClkMux                         0              2073  RISE       1
I__680/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_6_LC_1_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_1_9_2/lcout
Path End         : uart_rx.index_1_LC_1_9_2/in3
Capture Clock    : uart_rx.index_1_LC_1_9_2/clk
Setup Constraint : 8150p
Path slack       : 6748p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_9_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4075  RISE       5
I__122/I                        LocalMux                       0              2921   6551  RISE       1
I__122/O                        LocalMux                     330              3251   6551  RISE       1
I__126/I                        InMux                          0              3251   6747  RISE       1
I__126/O                        InMux                        259              3510   6747  RISE       1
uart_rx.index_1_LC_1_9_2/in3    LogicCell40_SEQ_MODE_1000      0              3510   6747  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_9_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_1_9_2/lcout
Path End         : uart_rx.index_2_LC_1_9_0/in3
Capture Clock    : uart_rx.index_2_LC_1_9_0/clk
Setup Constraint : 8150p
Path slack       : 6748p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_9_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4075  RISE       5
I__122/I                        LocalMux                       0              2921   6551  RISE       1
I__122/O                        LocalMux                     330              3251   6551  RISE       1
I__127/I                        InMux                          0              3251   6747  RISE       1
I__127/O                        InMux                        259              3510   6747  RISE       1
uart_rx.index_2_LC_1_9_0/in3    LogicCell40_SEQ_MODE_1000      0              3510   6747  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_0_LC_1_14_7/lcout
Path End         : seven_seg.r_disp1_i_0_LC_2_14_2/in3
Capture Clock    : seven_seg.r_disp1_i_0_LC_2_14_2/clk
Setup Constraint : 8150p
Path slack       : 6748p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_14_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_0_LC_1_14_7/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6397  RISE       7
I__263/I                             LocalMux                       0              2921   6551  RISE       1
I__263/O                             LocalMux                     330              3251   6551  RISE       1
I__267/I                             InMux                          0              3251   6747  RISE       1
I__267/O                             InMux                        259              3510   6747  RISE       1
seven_seg.r_disp1_i_0_LC_2_14_2/in3  LogicCell40_SEQ_MODE_1000      0              3510   6747  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__681/I                                            ClkMux                         0              2073  RISE       1
I__681/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_0_LC_2_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_3_LC_1_13_2/lcout
Path End         : seven_seg.r_disp1_i_1_LC_2_14_3/in3
Capture Clock    : seven_seg.r_disp1_i_1_LC_2_14_3/clk
Setup Constraint : 8150p
Path slack       : 6748p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_1_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_3_LC_1_13_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6298  RISE       7
I__276/I                             LocalMux                       0              2921   6649  RISE       1
I__276/O                             LocalMux                     330              3251   6649  RISE       1
I__281/I                             InMux                          0              3251   6747  RISE       1
I__281/O                             InMux                        259              3510   6747  RISE       1
seven_seg.r_disp1_i_1_LC_2_14_3/in3  LogicCell40_SEQ_MODE_1000      0              3510   6747  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__681/I                                            ClkMux                         0              2073  RISE       1
I__681/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_1_LC_2_14_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_7_LC_1_14_6/lcout
Path End         : seven_seg.r_disp2_i_6_LC_1_15_3/in3
Capture Clock    : seven_seg.r_disp2_i_6_LC_1_15_3/clk
Setup Constraint : 8150p
Path slack       : 6748p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_1_14_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_7_LC_1_14_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6649  RISE       7
I__328/I                             LocalMux                       0              2921   6649  RISE       1
I__328/O                             LocalMux                     330              3251   6649  RISE       1
I__332/I                             InMux                          0              3251   6747  RISE       1
I__332/O                             InMux                        259              3510   6747  RISE       1
seven_seg.r_disp2_i_6_LC_1_15_3/in3  LogicCell40_SEQ_MODE_1000      0              3510   6747  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__680/I                                            ClkMux                         0              2073  RISE       1
I__680/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_6_LC_1_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_7_LC_1_14_6/lcout
Path End         : seven_seg.r_disp2_i_3_LC_2_15_2/in3
Capture Clock    : seven_seg.r_disp2_i_3_LC_2_15_2/clk
Setup Constraint : 8150p
Path slack       : 6748p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_1_14_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_7_LC_1_14_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6649  RISE       7
I__329/I                             LocalMux                       0              2921   6649  RISE       1
I__329/O                             LocalMux                     330              3251   6649  RISE       1
I__334/I                             InMux                          0              3251   6747  RISE       1
I__334/O                             InMux                        259              3510   6747  RISE       1
seven_seg.r_disp2_i_3_LC_2_15_2/in3  LogicCell40_SEQ_MODE_1000      0              3510   6747  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_3_LC_2_15_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_7_LC_1_14_6/lcout
Path End         : seven_seg.r_disp2_i_4_LC_2_15_6/in3
Capture Clock    : seven_seg.r_disp2_i_4_LC_2_15_6/clk
Setup Constraint : 8150p
Path slack       : 6748p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_1_14_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_7_LC_1_14_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6649  RISE       7
I__329/I                             LocalMux                       0              2921   6649  RISE       1
I__329/O                             LocalMux                     330              3251   6649  RISE       1
I__335/I                             InMux                          0              3251   6747  RISE       1
I__335/O                             InMux                        259              3510   6747  RISE       1
seven_seg.r_disp2_i_4_LC_2_15_6/in3  LogicCell40_SEQ_MODE_1000      0              3510   6747  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_4_LC_2_15_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_5_LC_1_14_5/lcout
Path End         : seven_seg.r_disp2_i_2_LC_1_15_6/in3
Capture Clock    : seven_seg.r_disp2_i_2_LC_1_15_6/clk
Setup Constraint : 8150p
Path slack       : 6748p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_1_14_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_5_LC_1_14_5/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6621  RISE       7
I__343/I                             LocalMux                       0              2921   6649  RISE       1
I__343/O                             LocalMux                     330              3251   6649  RISE       1
I__349/I                             InMux                          0              3251   6747  RISE       1
I__349/O                             InMux                        259              3510   6747  RISE       1
seven_seg.r_disp2_i_2_LC_1_15_6/in3  LogicCell40_SEQ_MODE_1000      0              3510   6747  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__680/I                                            ClkMux                         0              2073  RISE       1
I__680/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_2_LC_1_15_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_4_LC_1_14_1/lcout
Path End         : seven_seg.r_disp2_i_0_LC_2_15_1/in3
Capture Clock    : seven_seg.r_disp2_i_0_LC_2_15_1/clk
Setup Constraint : 8150p
Path slack       : 6748p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_1_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_4_LC_1_14_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6551  RISE       7
I__366/I                             LocalMux                       0              2921   6551  RISE       1
I__366/O                             LocalMux                     330              3251   6551  RISE       1
I__370/I                             InMux                          0              3251   6747  RISE       1
I__370/O                             InMux                        259              3510   6747  RISE       1
seven_seg.r_disp2_i_0_LC_2_15_1/in3  LogicCell40_SEQ_MODE_1000      0              3510   6747  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_0_LC_2_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_4_LC_1_14_1/lcout
Path End         : seven_seg.r_disp2_i_5_LC_2_15_5/in3
Capture Clock    : seven_seg.r_disp2_i_5_LC_2_15_5/clk
Setup Constraint : 8150p
Path slack       : 6748p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_1_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_4_LC_1_14_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6551  RISE       7
I__366/I                             LocalMux                       0              2921   6551  RISE       1
I__366/O                             LocalMux                     330              3251   6551  RISE       1
I__373/I                             InMux                          0              3251   6747  RISE       1
I__373/O                             InMux                        259              3510   6747  RISE       1
seven_seg.r_disp2_i_5_LC_2_15_5/in3  LogicCell40_SEQ_MODE_1000      0              3510   6747  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_5_LC_2_15_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_1_LC_6_10_4/lcout
Path End         : uart_rx.state_1_LC_6_10_4/in3
Capture Clock    : uart_rx.state_1_LC_6_10_4/clk
Setup Constraint : 8150p
Path slack       : 6748p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__683/I                                            ClkMux                         0              2073  RISE       1
I__683/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_6_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_1_LC_6_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4272  RISE       5
I__552/I                         LocalMux                       0              2921   6747  RISE       1
I__552/O                         LocalMux                     330              3251   6747  RISE       1
I__557/I                         InMux                          0              3251   6747  RISE       1
I__557/O                         InMux                        259              3510   6747  RISE       1
uart_rx.state_1_LC_6_10_4/in3    LogicCell40_SEQ_MODE_1000      0              3510   6747  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__683/I                                            ClkMux                         0              2073  RISE       1
I__683/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_6_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_13_6/lcout
Path End         : uart_rx.r_valid_LC_2_13_6/in3
Capture Clock    : uart_rx.r_valid_LC_2_13_6/clk
Setup Constraint : 8150p
Path slack       : 6748p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_13_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_13_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5639  RISE       2
I__237/I                         LocalMux                       0              2921   5639  RISE       1
I__237/O                         LocalMux                     330              3251   5639  RISE       1
I__239/I                         InMux                          0              3251   6747  RISE       1
I__239/O                         InMux                        259              3510   6747  RISE       1
uart_rx.r_valid_LC_2_13_6/in3    LogicCell40_SEQ_MODE_1000      0              3510   6747  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_13_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_3_LC_1_9_3/lcout
Path End         : uart_rx.index_3_LC_1_9_3/in3
Capture Clock    : uart_rx.index_3_LC_1_9_3/clk
Setup Constraint : 8150p
Path slack       : 6748p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_9_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_3_LC_1_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4180  RISE       3
I__117/I                        LocalMux                       0              2921   6747  RISE       1
I__117/O                        LocalMux                     330              3251   6747  RISE       1
I__120/I                        InMux                          0              3251   6747  RISE       1
I__120/O                        InMux                        259              3510   6747  RISE       1
uart_rx.index_3_LC_1_9_3/in3    LogicCell40_SEQ_MODE_1000      0              3510   6747  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_9_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_5_LC_1_11_6/lcout
Path End         : uart_rx.r_data_5_LC_1_11_6/in3
Capture Clock    : uart_rx.r_data_5_LC_1_11_6/clk
Setup Constraint : 8150p
Path slack       : 6748p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_5_LC_1_11_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_5_LC_1_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6397  RISE       2
I__131/I                          LocalMux                       0              2921   6747  RISE       1
I__131/O                          LocalMux                     330              3251   6747  RISE       1
I__133/I                          InMux                          0              3251   6747  RISE       1
I__133/O                          InMux                        259              3510   6747  RISE       1
uart_rx.r_data_5_LC_1_11_6/in3    LogicCell40_SEQ_MODE_1000      0              3510   6747  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_5_LC_1_11_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_3_LC_1_11_1/lcout
Path End         : uart_rx.r_data_3_LC_1_11_1/in3
Capture Clock    : uart_rx.r_data_3_LC_1_11_1/clk
Setup Constraint : 8150p
Path slack       : 6748p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_3_LC_1_11_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_3_LC_1_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6397  RISE       2
I__152/I                          LocalMux                       0              2921   6747  RISE       1
I__152/O                          LocalMux                     330              3251   6747  RISE       1
I__154/I                          InMux                          0              3251   6747  RISE       1
I__154/O                          InMux                        259              3510   6747  RISE       1
uart_rx.r_data_3_LC_1_11_1/in3    LogicCell40_SEQ_MODE_1000      0              3510   6747  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_3_LC_1_11_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_1_9_0/lcout
Path End         : uart_rx.state_5_LC_2_10_2/in3
Capture Clock    : uart_rx.state_5_LC_2_10_2/clk
Setup Constraint : 8150p
Path slack       : 6748p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4384  RISE       9
I__175/I                        LocalMux                       0              2921   6747  RISE       1
I__175/O                        LocalMux                     330              3251   6747  RISE       1
I__183/I                        InMux                          0              3251   6747  RISE       1
I__183/O                        InMux                        259              3510   6747  RISE       1
uart_rx.state_5_LC_2_10_2/in3   LogicCell40_SEQ_MODE_1000      0              3510   6747  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_2_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_1_9_0/lcout
Path End         : uart_rx.state_6_LC_2_10_6/in3
Capture Clock    : uart_rx.state_6_LC_2_10_6/clk
Setup Constraint : 8150p
Path slack       : 6748p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4384  RISE       9
I__175/I                        LocalMux                       0              2921   6747  RISE       1
I__175/O                        LocalMux                     330              3251   6747  RISE       1
I__184/I                        InMux                          0              3251   6747  RISE       1
I__184/O                        InMux                        259              3510   6747  RISE       1
uart_rx.state_6_LC_2_10_6/in3   LogicCell40_SEQ_MODE_1000      0              3510   6747  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_6_LC_2_10_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_0_LC_1_14_7/lcout
Path End         : seven_seg.r_disp1_i_2_LC_2_15_3/in3
Capture Clock    : seven_seg.r_disp1_i_2_LC_2_15_3/clk
Setup Constraint : 8150p
Path slack       : 6748p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_14_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_0_LC_1_14_7/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6397  RISE       7
I__264/I                             LocalMux                       0              2921   6747  RISE       1
I__264/O                             LocalMux                     330              3251   6747  RISE       1
I__269/I                             InMux                          0              3251   6747  RISE       1
I__269/O                             InMux                        259              3510   6747  RISE       1
seven_seg.r_disp1_i_2_LC_2_15_3/in3  LogicCell40_SEQ_MODE_1000      0              3510   6747  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_2_LC_2_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_0_LC_1_14_7/lcout
Path End         : seven_seg.r_disp1_i_5_LC_2_13_0/in3
Capture Clock    : seven_seg.r_disp1_i_5_LC_2_13_0/clk
Setup Constraint : 8150p
Path slack       : 6748p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_14_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_0_LC_1_14_7/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6397  RISE       7
I__265/I                             LocalMux                       0              2921   6747  RISE       1
I__265/O                             LocalMux                     330              3251   6747  RISE       1
I__270/I                             InMux                          0              3251   6747  RISE       1
I__270/O                             InMux                        259              3510   6747  RISE       1
seven_seg.r_disp1_i_5_LC_2_13_0/in3  LogicCell40_SEQ_MODE_1000      0              3510   6747  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_5_LC_2_13_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_0_LC_1_14_7/lcout
Path End         : seven_seg.r_disp1_i_6_LC_2_13_4/in3
Capture Clock    : seven_seg.r_disp1_i_6_LC_2_13_4/clk
Setup Constraint : 8150p
Path slack       : 6748p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_14_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_0_LC_1_14_7/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6397  RISE       7
I__265/I                             LocalMux                       0              2921   6747  RISE       1
I__265/O                             LocalMux                     330              3251   6747  RISE       1
I__271/I                             InMux                          0              3251   6747  RISE       1
I__271/O                             InMux                        259              3510   6747  RISE       1
seven_seg.r_disp1_i_6_LC_2_13_4/in3  LogicCell40_SEQ_MODE_1000      0              3510   6747  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_6_LC_2_13_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_4_LC_1_14_1/lcout
Path End         : seven_seg.r_disp2_i_1_LC_2_14_5/in3
Capture Clock    : seven_seg.r_disp2_i_1_LC_2_14_5/clk
Setup Constraint : 8150p
Path slack       : 6748p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_1_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_4_LC_1_14_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6551  RISE       7
I__364/I                             LocalMux                       0              2921   6747  RISE       1
I__364/O                             LocalMux                     330              3251   6747  RISE       1
I__367/I                             InMux                          0              3251   6747  RISE       1
I__367/O                             InMux                        259              3510   6747  RISE       1
seven_seg.r_disp2_i_1_LC_2_14_5/in3  LogicCell40_SEQ_MODE_1000      0              3510   6747  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__681/I                                            ClkMux                         0              2073  RISE       1
I__681/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_1_LC_2_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_5_LC_2_10_2/lcout
Path End         : uart_rx.index_0_LC_2_9_1/in3
Capture Clock    : uart_rx.index_0_LC_2_9_1/clk
Setup Constraint : 8150p
Path slack       : 6748p

Capture Clock Arrival Time (top|i_Clk:R#2)    8150
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10258

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_2_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_5_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4706  RISE       6
I__478/I                         LocalMux                       0              2921   6747  RISE       1
I__478/O                         LocalMux                     330              3251   6747  RISE       1
I__484/I                         InMux                          0              3251   6747  RISE       1
I__484/O                         InMux                        259              3510   6747  RISE       1
uart_rx.index_0_LC_2_9_1/in3     LogicCell40_SEQ_MODE_1000      0              3510   6747  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_2_9_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : o_LED_1
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6196
---------------------------------------   ---- 
End-of-path arrival time (ps)             6196
 
Data path
pin name                             model name              delay  cumulative delay  slack  edge  Fanout
-----------------------------------  ----------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                    510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001    463               973   +INF  FALL       1
I__687/I                             Odrv4                       0               973   +INF  FALL       1
I__687/O                             Odrv4                     372              1345   +INF  FALL       1
I__689/I                             LocalMux                    0              1345   +INF  FALL       1
I__689/O                             LocalMux                  309              1653   +INF  FALL       1
I__691/I                             IoInMux                     0              1653   +INF  FALL       1
I__691/O                             IoInMux                   217              1871   +INF  FALL       1
o_LED_1_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001      0              1871   +INF  FALL       1
o_LED_1_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001   2237              4108   +INF  FALL       1
o_LED_1_obuf_iopad/DIN               IO_PAD                      0              4108   +INF  FALL       1
o_LED_1_obuf_iopad/PACKAGEPIN:out    IO_PAD                   2088              6196   +INF  FALL       1
o_LED_1                              top                         0              6196   +INF  FALL       1


++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_rx.state_0_LC_5_9_6/in2
Capture Clock    : uart_rx.state_0_LC_5_9_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -323
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3028
---------------------------------------   ---- 
End-of-path arrival time (ps)             3028
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__688/I                             Odrv12                         0               973   +INF  FALL       1
I__688/O                             Odrv12                       540              1513   +INF  FALL       1
I__690/I                             Span12Mux_v                    0              1513   +INF  FALL       1
I__690/O                             Span12Mux_v                  540              2053   +INF  FALL       1
I__692/I                             Sp12to4                        0              2053   +INF  FALL       1
I__692/O                             Sp12to4                      449              2502   +INF  FALL       1
I__695/I                             LocalMux                       0              2502   +INF  FALL       1
I__695/O                             LocalMux                     309              2810   +INF  FALL       1
I__699/I                             InMux                          0              2810   +INF  FALL       1
I__699/O                             InMux                        217              3028   +INF  FALL       1
I__703/I                             CascadeMux                     0              3028   +INF  FALL       1
I__703/O                             CascadeMux                     0              3028   +INF  FALL       1
uart_rx.state_0_LC_5_9_6/in2         LogicCell40_SEQ_MODE_1000      0              3028   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_rx.state_iso_0_LC_5_9_3/in1
Capture Clock    : uart_rx.state_iso_0_LC_5_9_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -379
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2978
---------------------------------------   ---- 
End-of-path arrival time (ps)             2978
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__688/I                             Odrv12                         0               923   +INF  FALL       1
I__688/O                             Odrv12                       540              1463   +INF  FALL       1
I__690/I                             Span12Mux_v                    0              1463   +INF  FALL       1
I__690/O                             Span12Mux_v                  540              2003   +INF  FALL       1
I__692/I                             Sp12to4                        0              2003   +INF  FALL       1
I__692/O                             Sp12to4                      449              2452   +INF  FALL       1
I__695/I                             LocalMux                       0              2452   +INF  FALL       1
I__695/O                             LocalMux                     309              2760   +INF  FALL       1
I__700/I                             InMux                          0              2760   +INF  FALL       1
I__700/O                             InMux                        217              2978   +INF  FALL       1
uart_rx.state_iso_0_LC_5_9_3/in1     LogicCell40_SEQ_MODE_1000      0              2978   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_5_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_esr_7_LC_2_12_2/in0
Capture Clock    : uart_rx.r_data_esr_7_LC_2_12_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2860
---------------------------------------   ---- 
End-of-path arrival time (ps)             2860
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__518/I                            Odrv12                         0               973   +INF  FALL       1
I__518/O                            Odrv12                       540              1513   +INF  FALL       1
I__520/I                            Sp12to4                        0              1513   +INF  FALL       1
I__520/O                            Sp12to4                      449              1962   +INF  FALL       1
I__523/I                            Span4Mux_v                     0              1962   +INF  FALL       1
I__523/O                            Span4Mux_v                   372              2333   +INF  FALL       1
I__527/I                            LocalMux                       0              2333   +INF  FALL       1
I__527/O                            LocalMux                     309              2642   +INF  FALL       1
I__533/I                            InMux                          0              2642   +INF  FALL       1
I__533/O                            InMux                        217              2860   +INF  FALL       1
uart_rx.r_data_esr_7_LC_2_12_2/in0  LogicCell40_SEQ_MODE_1000      0              2860   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_2_12_2/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_0_LC_1_11_3/in2
Capture Clock    : uart_rx.r_data_0_LC_1_11_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -323
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3013
---------------------------------------   ---- 
End-of-path arrival time (ps)             3013
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__518/I                            Odrv12                         0               923   +INF  FALL       1
I__518/O                            Odrv12                       540              1463   +INF  FALL       1
I__520/I                            Sp12to4                        0              1463   +INF  FALL       1
I__520/O                            Sp12to4                      449              1912   +INF  FALL       1
I__523/I                            Span4Mux_v                     0              1912   +INF  FALL       1
I__523/O                            Span4Mux_v                   372              2283   +INF  FALL       1
I__528/I                            Span4Mux_s2_h                  0              2283   +INF  FALL       1
I__528/O                            Span4Mux_s2_h                203              2487   +INF  FALL       1
I__534/I                            LocalMux                       0              2487   +INF  FALL       1
I__534/O                            LocalMux                     309              2795   +INF  FALL       1
I__539/I                            InMux                          0              2795   +INF  FALL       1
I__539/O                            InMux                        217              3013   +INF  FALL       1
I__546/I                            CascadeMux                     0              3013   +INF  FALL       1
I__546/O                            CascadeMux                     0              3013   +INF  FALL       1
uart_rx.r_data_0_LC_1_11_3/in2      LogicCell40_SEQ_MODE_1000      0              3013   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_0_LC_1_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_3_LC_2_16_4/lcout
Path End         : o_Segment1_D
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5469
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__685/I                                            ClkMux                         0              2073  RISE       1
I__685/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_3_LC_2_16_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_3_LC_2_16_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__259/I                                Odrv4                          0              2921   +INF  RISE       1
I__259/O                                Odrv4                        351              3272   +INF  RISE       1
I__260/I                                Span4Mux_s0_v                  0              3272   +INF  RISE       1
I__260/O                                Span4Mux_s0_v                203              3475   +INF  RISE       1
I__261/I                                LocalMux                       0              3475   +INF  RISE       1
I__261/O                                LocalMux                     330              3805   +INF  RISE       1
I__262/I                                IoInMux                        0              3805   +INF  RISE       1
I__262/O                                IoInMux                      259              4065   +INF  RISE       1
o_Segment1_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment1_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment1_D_obuf_iopad/DIN             IO_PAD                         0              6302   +INF  FALL       1
o_Segment1_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8390   +INF  FALL       1
o_Segment1_D                            top                            0              8390   +INF  FALL       1


++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_4_LC_2_16_2/lcout
Path End         : o_Segment1_C
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5469
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__685/I                                            ClkMux                         0              2073  RISE       1
I__685/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_4_LC_2_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_4_LC_2_16_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__320/I                                Odrv4                          0              2921   +INF  RISE       1
I__320/O                                Odrv4                        351              3272   +INF  RISE       1
I__321/I                                Span4Mux_s0_v                  0              3272   +INF  RISE       1
I__321/O                                Span4Mux_s0_v                203              3475   +INF  RISE       1
I__322/I                                LocalMux                       0              3475   +INF  RISE       1
I__322/O                                LocalMux                     330              3805   +INF  RISE       1
I__323/I                                IoInMux                        0              3805   +INF  RISE       1
I__323/O                                IoInMux                      259              4065   +INF  RISE       1
o_Segment1_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment1_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment1_C_obuf_iopad/DIN             IO_PAD                         0              6302   +INF  FALL       1
o_Segment1_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8390   +INF  FALL       1
o_Segment1_C                            top                            0              8390   +INF  FALL       1


++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_4_LC_2_15_6/lcout
Path End         : o_Segment2_C
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5265
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8186
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_4_LC_2_15_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_4_LC_2_15_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__324/I                                Odrv4                          0              2921   +INF  RISE       1
I__324/O                                Odrv4                        351              3272   +INF  RISE       1
I__325/I                                LocalMux                       0              3272   +INF  RISE       1
I__325/O                                LocalMux                     330              3602   +INF  RISE       1
I__326/I                                IoInMux                        0              3602   +INF  RISE       1
I__326/O                                IoInMux                      259              3861   +INF  RISE       1
o_Segment2_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3861   +INF  RISE       1
o_Segment2_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6098   +INF  FALL       1
o_Segment2_C_obuf_iopad/DIN             IO_PAD                         0              6098   +INF  FALL       1
o_Segment2_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8186   +INF  FALL       1
o_Segment2_C                            top                            0              8186   +INF  FALL       1


++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_5_LC_2_15_5/lcout
Path End         : o_Segment2_B
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5265
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8186
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_5_LC_2_15_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_5_LC_2_15_5/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__374/I                                Odrv4                          0              2921   +INF  RISE       1
I__374/O                                Odrv4                        351              3272   +INF  RISE       1
I__375/I                                LocalMux                       0              3272   +INF  RISE       1
I__375/O                                LocalMux                     330              3602   +INF  RISE       1
I__376/I                                IoInMux                        0              3602   +INF  RISE       1
I__376/O                                IoInMux                      259              3861   +INF  RISE       1
o_Segment2_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3861   +INF  RISE       1
o_Segment2_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6098   +INF  FALL       1
o_Segment2_B_obuf_iopad/DIN             IO_PAD                         0              6098   +INF  FALL       1
o_Segment2_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8186   +INF  FALL       1
o_Segment2_B                            top                            0              8186   +INF  FALL       1


++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_2_LC_2_15_3/lcout
Path End         : o_Segment1_E
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5469
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_2_LC_2_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_2_LC_2_15_3/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__377/I                                Odrv4                          0              2921   +INF  RISE       1
I__377/O                                Odrv4                        351              3272   +INF  RISE       1
I__378/I                                Span4Mux_s1_v                  0              3272   +INF  RISE       1
I__378/O                                Span4Mux_s1_v                203              3475   +INF  RISE       1
I__379/I                                LocalMux                       0              3475   +INF  RISE       1
I__379/O                                LocalMux                     330              3805   +INF  RISE       1
I__380/I                                IoInMux                        0              3805   +INF  RISE       1
I__380/O                                IoInMux                      259              4065   +INF  RISE       1
o_Segment1_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment1_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment1_E_obuf_iopad/DIN             IO_PAD                         0              6302   +INF  FALL       1
o_Segment1_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8390   +INF  FALL       1
o_Segment1_E                            top                            0              8390   +INF  FALL       1


++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_3_LC_2_15_2/lcout
Path End         : o_Segment2_D
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5553
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8474
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_3_LC_2_15_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_3_LC_2_15_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__381/I                                Odrv4                          0              2921   +INF  RISE       1
I__381/O                                Odrv4                        351              3272   +INF  RISE       1
I__382/I                                IoSpan4Mux                     0              3272   +INF  RISE       1
I__382/O                                IoSpan4Mux                   288              3560   +INF  RISE       1
I__383/I                                LocalMux                       0              3560   +INF  RISE       1
I__383/O                                LocalMux                     330              3889   +INF  RISE       1
I__384/I                                IoInMux                        0              3889   +INF  RISE       1
I__384/O                                IoInMux                      259              4149   +INF  RISE       1
o_Segment2_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4149   +INF  RISE       1
o_Segment2_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6386   +INF  FALL       1
o_Segment2_D_obuf_iopad/DIN             IO_PAD                         0              6386   +INF  FALL       1
o_Segment2_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8474   +INF  FALL       1
o_Segment2_D                            top                            0              8474   +INF  FALL       1


++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_0_LC_2_15_1/lcout
Path End         : o_Segment2_G
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5469
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_0_LC_2_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_0_LC_2_15_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__385/I                                Odrv4                          0              2921   +INF  RISE       1
I__385/O                                Odrv4                        351              3272   +INF  RISE       1
I__386/I                                Span4Mux_s1_v                  0              3272   +INF  RISE       1
I__386/O                                Span4Mux_s1_v                203              3475   +INF  RISE       1
I__387/I                                LocalMux                       0              3475   +INF  RISE       1
I__387/O                                LocalMux                     330              3805   +INF  RISE       1
I__388/I                                IoInMux                        0              3805   +INF  RISE       1
I__388/O                                IoInMux                      259              4065   +INF  RISE       1
o_Segment2_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment2_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment2_G_obuf_iopad/DIN             IO_PAD                         0              6302   +INF  FALL       1
o_Segment2_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8390   +INF  FALL       1
o_Segment2_G                            top                            0              8390   +INF  FALL       1


++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_1_LC_2_14_5/lcout
Path End         : o_Segment2_F
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5441
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8362
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__681/I                                            ClkMux                         0              2073  RISE       1
I__681/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_1_LC_2_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_1_LC_2_14_5/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__227/I                                Odrv4                          0              2921   +INF  RISE       1
I__227/O                                Odrv4                        351              3272   +INF  RISE       1
I__228/I                                Span4Mux_s1_h                  0              3272   +INF  RISE       1
I__228/O                                Span4Mux_s1_h                175              3447   +INF  RISE       1
I__229/I                                LocalMux                       0              3447   +INF  RISE       1
I__229/O                                LocalMux                     330              3777   +INF  RISE       1
I__230/I                                IoInMux                        0              3777   +INF  RISE       1
I__230/O                                IoInMux                      259              4037   +INF  RISE       1
o_Segment2_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4037   +INF  RISE       1
o_Segment2_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6274   +INF  FALL       1
o_Segment2_F_obuf_iopad/DIN             IO_PAD                         0              6274   +INF  FALL       1
o_Segment2_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8362   +INF  FALL       1
o_Segment2_F                            top                            0              8362   +INF  FALL       1


++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_1_LC_2_14_3/lcout
Path End         : o_Segment1_F
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5406
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8327
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__681/I                                            ClkMux                         0              2073  RISE       1
I__681/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_1_LC_2_14_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_1_LC_2_14_3/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__231/I                                Odrv12                         0              2921   +INF  RISE       1
I__231/O                                Odrv12                       491              3412   +INF  RISE       1
I__232/I                                LocalMux                       0              3412   +INF  RISE       1
I__232/O                                LocalMux                     330              3742   +INF  RISE       1
I__233/I                                IoInMux                        0              3742   +INF  RISE       1
I__233/O                                IoInMux                      259              4001   +INF  RISE       1
o_Segment1_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_Segment1_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_Segment1_F_obuf_iopad/DIN             IO_PAD                         0              6239   +INF  FALL       1
o_Segment1_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8327   +INF  FALL       1
o_Segment1_F                            top                            0              8327   +INF  FALL       1


++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_0_LC_2_14_2/lcout
Path End         : o_Segment1_G
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5406
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8327
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__681/I                                            ClkMux                         0              2073  RISE       1
I__681/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_0_LC_2_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_0_LC_2_14_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__234/I                                Odrv12                         0              2921   +INF  RISE       1
I__234/O                                Odrv12                       491              3412   +INF  RISE       1
I__235/I                                LocalMux                       0              3412   +INF  RISE       1
I__235/O                                LocalMux                     330              3742   +INF  RISE       1
I__236/I                                IoInMux                        0              3742   +INF  RISE       1
I__236/O                                IoInMux                      259              4001   +INF  RISE       1
o_Segment1_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_Segment1_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_Segment1_G_obuf_iopad/DIN             IO_PAD                         0              6239   +INF  FALL       1
o_Segment1_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8327   +INF  FALL       1
o_Segment1_G                            top                            0              8327   +INF  FALL       1


++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_6_LC_2_13_4/lcout
Path End         : o_Segment1_A
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5265
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8186
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_6_LC_2_13_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_6_LC_2_13_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__240/I                                Odrv4                          0              2921   +INF  RISE       1
I__240/O                                Odrv4                        351              3272   +INF  RISE       1
I__241/I                                LocalMux                       0              3272   +INF  RISE       1
I__241/O                                LocalMux                     330              3602   +INF  RISE       1
I__242/I                                IoInMux                        0              3602   +INF  RISE       1
I__242/O                                IoInMux                      259              3861   +INF  RISE       1
o_Segment1_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3861   +INF  RISE       1
o_Segment1_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6098   +INF  FALL       1
o_Segment1_A_obuf_iopad/DIN             IO_PAD                         0              6098   +INF  FALL       1
o_Segment1_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8186   +INF  FALL       1
o_Segment1_A                            top                            0              8186   +INF  FALL       1


++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_5_LC_2_13_0/lcout
Path End         : o_Segment1_B
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5406
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8327
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_5_LC_2_13_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_5_LC_2_13_0/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__247/I                                Odrv12                         0              2921   +INF  RISE       1
I__247/O                                Odrv12                       491              3412   +INF  RISE       1
I__248/I                                LocalMux                       0              3412   +INF  RISE       1
I__248/O                                LocalMux                     330              3742   +INF  RISE       1
I__249/I                                IoInMux                        0              3742   +INF  RISE       1
I__249/O                                IoInMux                      259              4001   +INF  RISE       1
o_Segment1_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_Segment1_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_Segment1_B_obuf_iopad/DIN             IO_PAD                         0              6239   +INF  FALL       1
o_Segment1_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8327   +INF  FALL       1
o_Segment1_B                            top                            0              8327   +INF  FALL       1


++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_2_LC_1_15_6/lcout
Path End         : o_Segment2_E
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5820
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8741
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__680/I                                            ClkMux                         0              2073  RISE       1
I__680/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_2_LC_1_15_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_2_LC_1_15_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__214/I                                Odrv4                          0              2921   +INF  RISE       1
I__214/O                                Odrv4                        351              3272   +INF  RISE       1
I__215/I                                Span4Mux_h                     0              3272   +INF  RISE       1
I__215/O                                Span4Mux_h                   302              3574   +INF  RISE       1
I__216/I                                Span4Mux_s2_v                  0              3574   +INF  RISE       1
I__216/O                                Span4Mux_s2_v                252              3826   +INF  RISE       1
I__217/I                                LocalMux                       0              3826   +INF  RISE       1
I__217/O                                LocalMux                     330              4156   +INF  RISE       1
I__218/I                                IoInMux                        0              4156   +INF  RISE       1
I__218/O                                IoInMux                      259              4415   +INF  RISE       1
o_Segment2_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4415   +INF  RISE       1
o_Segment2_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6653   +INF  FALL       1
o_Segment2_E_obuf_iopad/DIN             IO_PAD                         0              6653   +INF  FALL       1
o_Segment2_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8741   +INF  FALL       1
o_Segment2_E                            top                            0              8741   +INF  FALL       1


++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_6_LC_1_15_3/lcout
Path End         : o_Segment2_A
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5406
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8327
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__680/I                                            ClkMux                         0              2073  RISE       1
I__680/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_6_LC_1_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_6_LC_1_15_3/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__219/I                                Odrv12                         0              2921   +INF  RISE       1
I__219/O                                Odrv12                       491              3412   +INF  RISE       1
I__220/I                                LocalMux                       0              3412   +INF  RISE       1
I__220/O                                LocalMux                     330              3742   +INF  RISE       1
I__221/I                                IoInMux                        0              3742   +INF  RISE       1
I__221/O                                IoInMux                      259              4001   +INF  RISE       1
o_Segment2_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_Segment2_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_Segment2_A_obuf_iopad/DIN             IO_PAD                         0              6239   +INF  FALL       1
o_Segment2_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8327   +INF  FALL       1
o_Segment2_A                            top                            0              8327   +INF  FALL       1


++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_1_LC_1_11_0/in1
Capture Clock    : uart_rx.r_data_1_LC_1_11_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -379
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3063
---------------------------------------   ---- 
End-of-path arrival time (ps)             3063
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__518/I                            Odrv12                         0               973   +INF  FALL       1
I__518/O                            Odrv12                       540              1513   +INF  FALL       1
I__520/I                            Sp12to4                        0              1513   +INF  FALL       1
I__520/O                            Sp12to4                      449              1962   +INF  FALL       1
I__523/I                            Span4Mux_v                     0              1962   +INF  FALL       1
I__523/O                            Span4Mux_v                   372              2333   +INF  FALL       1
I__528/I                            Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__528/O                            Span4Mux_s2_h                203              2537   +INF  FALL       1
I__534/I                            LocalMux                       0              2537   +INF  FALL       1
I__534/O                            LocalMux                     309              2845   +INF  FALL       1
I__540/I                            InMux                          0              2845   +INF  FALL       1
I__540/O                            InMux                        217              3063   +INF  FALL       1
uart_rx.r_data_1_LC_1_11_0/in1      LogicCell40_SEQ_MODE_1000      0              3063   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_1_LC_1_11_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_3_LC_1_11_1/in1
Capture Clock    : uart_rx.r_data_3_LC_1_11_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -379
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3063
---------------------------------------   ---- 
End-of-path arrival time (ps)             3063
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__518/I                            Odrv12                         0               973   +INF  FALL       1
I__518/O                            Odrv12                       540              1513   +INF  FALL       1
I__520/I                            Sp12to4                        0              1513   +INF  FALL       1
I__520/O                            Sp12to4                      449              1962   +INF  FALL       1
I__523/I                            Span4Mux_v                     0              1962   +INF  FALL       1
I__523/O                            Span4Mux_v                   372              2333   +INF  FALL       1
I__529/I                            Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__529/O                            Span4Mux_s2_h                203              2537   +INF  FALL       1
I__535/I                            LocalMux                       0              2537   +INF  FALL       1
I__535/O                            LocalMux                     309              2845   +INF  FALL       1
I__543/I                            InMux                          0              2845   +INF  FALL       1
I__543/O                            InMux                        217              3063   +INF  FALL       1
uart_rx.r_data_3_LC_1_11_1/in1      LogicCell40_SEQ_MODE_1000      0              3063   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_3_LC_1_11_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_5_LC_1_11_6/in2
Capture Clock    : uart_rx.r_data_5_LC_1_11_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -323
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3013
---------------------------------------   ---- 
End-of-path arrival time (ps)             3013
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__518/I                            Odrv12                         0               923   +INF  FALL       1
I__518/O                            Odrv12                       540              1463   +INF  FALL       1
I__520/I                            Sp12to4                        0              1463   +INF  FALL       1
I__520/O                            Sp12to4                      449              1912   +INF  FALL       1
I__523/I                            Span4Mux_v                     0              1912   +INF  FALL       1
I__523/O                            Span4Mux_v                   372              2283   +INF  FALL       1
I__529/I                            Span4Mux_s2_h                  0              2283   +INF  FALL       1
I__529/O                            Span4Mux_s2_h                203              2487   +INF  FALL       1
I__535/I                            LocalMux                       0              2487   +INF  FALL       1
I__535/O                            LocalMux                     309              2795   +INF  FALL       1
I__544/I                            InMux                          0              2795   +INF  FALL       1
I__544/O                            InMux                        217              3013   +INF  FALL       1
I__548/I                            CascadeMux                     0              3013   +INF  FALL       1
I__548/O                            CascadeMux                     0              3013   +INF  FALL       1
uart_rx.r_data_5_LC_1_11_6/in2      LogicCell40_SEQ_MODE_1000      0              3013   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_5_LC_1_11_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_2_LC_1_11_2/in1
Capture Clock    : uart_rx.r_data_2_LC_1_11_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -379
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3063
---------------------------------------   ---- 
End-of-path arrival time (ps)             3063
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__518/I                            Odrv12                         0               973   +INF  FALL       1
I__518/O                            Odrv12                       540              1513   +INF  FALL       1
I__520/I                            Sp12to4                        0              1513   +INF  FALL       1
I__520/O                            Sp12to4                      449              1962   +INF  FALL       1
I__523/I                            Span4Mux_v                     0              1962   +INF  FALL       1
I__523/O                            Span4Mux_v                   372              2333   +INF  FALL       1
I__528/I                            Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__528/O                            Span4Mux_s2_h                203              2537   +INF  FALL       1
I__534/I                            LocalMux                       0              2537   +INF  FALL       1
I__534/O                            LocalMux                     309              2845   +INF  FALL       1
I__541/I                            InMux                          0              2845   +INF  FALL       1
I__541/O                            InMux                        217              3063   +INF  FALL       1
uart_rx.r_data_2_LC_1_11_2/in1      LogicCell40_SEQ_MODE_1000      0              3063   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_2_LC_1_11_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_4_LC_1_11_7/in2
Capture Clock    : uart_rx.r_data_4_LC_1_11_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -323
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3063
---------------------------------------   ---- 
End-of-path arrival time (ps)             3063
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__518/I                            Odrv12                         0               973   +INF  FALL       1
I__518/O                            Odrv12                       540              1513   +INF  FALL       1
I__520/I                            Sp12to4                        0              1513   +INF  FALL       1
I__520/O                            Sp12to4                      449              1962   +INF  FALL       1
I__523/I                            Span4Mux_v                     0              1962   +INF  FALL       1
I__523/O                            Span4Mux_v                   372              2333   +INF  FALL       1
I__528/I                            Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__528/O                            Span4Mux_s2_h                203              2537   +INF  FALL       1
I__534/I                            LocalMux                       0              2537   +INF  FALL       1
I__534/O                            LocalMux                     309              2845   +INF  FALL       1
I__542/I                            InMux                          0              2845   +INF  FALL       1
I__542/O                            InMux                        217              3063   +INF  FALL       1
I__547/I                            CascadeMux                     0              3063   +INF  FALL       1
I__547/O                            CascadeMux                     0              3063   +INF  FALL       1
uart_rx.r_data_4_LC_1_11_7/in2      LogicCell40_SEQ_MODE_1000      0              3063   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_4_LC_1_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_6_LC_1_11_4/in2
Capture Clock    : uart_rx.r_data_6_LC_1_11_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -323
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3063
---------------------------------------   ---- 
End-of-path arrival time (ps)             3063
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__518/I                            Odrv12                         0               973   +INF  FALL       1
I__518/O                            Odrv12                       540              1513   +INF  FALL       1
I__520/I                            Sp12to4                        0              1513   +INF  FALL       1
I__520/O                            Sp12to4                      449              1962   +INF  FALL       1
I__523/I                            Span4Mux_v                     0              1962   +INF  FALL       1
I__523/O                            Span4Mux_v                   372              2333   +INF  FALL       1
I__529/I                            Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__529/O                            Span4Mux_s2_h                203              2537   +INF  FALL       1
I__535/I                            LocalMux                       0              2537   +INF  FALL       1
I__535/O                            LocalMux                     309              2845   +INF  FALL       1
I__545/I                            InMux                          0              2845   +INF  FALL       1
I__545/O                            InMux                        217              3063   +INF  FALL       1
I__549/I                            CascadeMux                     0              3063   +INF  FALL       1
I__549/O                            CascadeMux                     0              3063   +INF  FALL       1
uart_rx.r_data_6_LC_1_11_4/in2      LogicCell40_SEQ_MODE_1000      0              3063   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_6_LC_1_11_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_rx.state_1_LC_6_10_4/in1
Capture Clock    : uart_rx.state_1_LC_6_10_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -379
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__688/I                             Odrv12                         0               973   +INF  FALL       1
I__688/O                             Odrv12                       540              1513   +INF  FALL       1
I__690/I                             Span12Mux_v                    0              1513   +INF  FALL       1
I__690/O                             Span12Mux_v                  540              2053   +INF  FALL       1
I__693/I                             LocalMux                       0              2053   +INF  FALL       1
I__693/O                             LocalMux                     309              2362   +INF  FALL       1
I__697/I                             InMux                          0              2362   +INF  FALL       1
I__697/O                             InMux                        217              2579   +INF  FALL       1
uart_rx.state_1_LC_6_10_4/in1        LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__683/I                                            ClkMux                         0              2073  RISE       1
I__683/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_6_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_rx.state_2_LC_6_10_1/in1
Capture Clock    : uart_rx.state_2_LC_6_10_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -379
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__688/I                             Odrv12                         0               973   +INF  FALL       1
I__688/O                             Odrv12                       540              1513   +INF  FALL       1
I__690/I                             Span12Mux_v                    0              1513   +INF  FALL       1
I__690/O                             Span12Mux_v                  540              2053   +INF  FALL       1
I__694/I                             LocalMux                       0              2053   +INF  FALL       1
I__694/O                             LocalMux                     309              2362   +INF  FALL       1
I__698/I                             InMux                          0              2362   +INF  FALL       1
I__698/O                             InMux                        217              2579   +INF  FALL       1
uart_rx.state_2_LC_6_10_1/in1        LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__683/I                                            ClkMux                         0              2073  RISE       1
I__683/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_6_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_1_LC_6_10_4/lcout
Path End         : uart_rx.state_1_LC_6_10_4/in3
Capture Clock    : uart_rx.state_1_LC_6_10_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__683/I                                            ClkMux                         0              2073  RISE       1
I__683/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_6_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_1_LC_6_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__552/I                         LocalMux                       0              2921   1066  FALL       1
I__552/O                         LocalMux                     309              3230   1066  FALL       1
I__557/I                         InMux                          0              3230   1066  FALL       1
I__557/O                         InMux                        217              3447   1066  FALL       1
uart_rx.state_1_LC_6_10_4/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__683/I                                            ClkMux                         0              2073  RISE       1
I__683/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_6_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_8_LC_5_11_0/lcout
Path End         : uart_rx.timer_8_LC_5_11_0/in1
Capture Clock    : uart_rx.timer_8_LC_5_11_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__682/I                                            ClkMux                         0              2073  RISE       1
I__682/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_8_LC_5_11_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_8_LC_5_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__612/I                         LocalMux                       0              2921   1066  FALL       1
I__612/O                         LocalMux                     309              3230   1066  FALL       1
I__618/I                         InMux                          0              3230   1066  FALL       1
I__618/O                         InMux                        217              3447   1066  FALL       1
uart_rx.timer_8_LC_5_11_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__682/I                                            ClkMux                         0              2073  RISE       1
I__682/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_8_LC_5_11_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_7_LC_5_10_7/lcout
Path End         : uart_rx.timer_7_LC_5_10_7/in1
Capture Clock    : uart_rx.timer_7_LC_5_10_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_5_10_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_7_LC_5_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__506/I                         LocalMux                       0              2921   1066  FALL       1
I__506/O                         LocalMux                     309              3230   1066  FALL       1
I__512/I                         InMux                          0              3230   1066  FALL       1
I__512/O                         InMux                        217              3447   1066  FALL       1
uart_rx.timer_7_LC_5_10_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_5_10_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_6_LC_5_10_6/lcout
Path End         : uart_rx.timer_6_LC_5_10_6/in1
Capture Clock    : uart_rx.timer_6_LC_5_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_5_10_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_6_LC_5_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__625/I                         LocalMux                       0              2921   1066  FALL       1
I__625/O                         LocalMux                     309              3230   1066  FALL       1
I__631/I                         InMux                          0              3230   1066  FALL       1
I__631/O                         InMux                        217              3447   1066  FALL       1
uart_rx.timer_6_LC_5_10_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_5_10_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_5_LC_5_10_5/lcout
Path End         : uart_rx.timer_5_LC_5_10_5/in1
Capture Clock    : uart_rx.timer_5_LC_5_10_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_5_LC_5_10_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_5_LC_5_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__588/I                         LocalMux                       0              2921   1066  FALL       1
I__588/O                         LocalMux                     309              3230   1066  FALL       1
I__594/I                         InMux                          0              3230   1066  FALL       1
I__594/O                         InMux                        217              3447   1066  FALL       1
uart_rx.timer_5_LC_5_10_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_5_LC_5_10_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_4_LC_5_10_4/lcout
Path End         : uart_rx.timer_4_LC_5_10_4/in1
Capture Clock    : uart_rx.timer_4_LC_5_10_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_4_LC_5_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_4_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__575/I                         LocalMux                       0              2921   1066  FALL       1
I__575/O                         LocalMux                     309              3230   1066  FALL       1
I__581/I                         InMux                          0              3230   1066  FALL       1
I__581/O                         InMux                        217              3447   1066  FALL       1
uart_rx.timer_4_LC_5_10_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_4_LC_5_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_3_LC_5_10_3/lcout
Path End         : uart_rx.timer_3_LC_5_10_3/in1
Capture Clock    : uart_rx.timer_3_LC_5_10_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_3_LC_5_10_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_3_LC_5_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__468/I                         LocalMux                       0              2921   1066  FALL       1
I__468/O                         LocalMux                     309              3230   1066  FALL       1
I__472/I                         InMux                          0              3230   1066  FALL       1
I__472/O                         InMux                        217              3447   1066  FALL       1
uart_rx.timer_3_LC_5_10_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_3_LC_5_10_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_2_LC_5_10_2/lcout
Path End         : uart_rx.timer_2_LC_5_10_2/in1
Capture Clock    : uart_rx.timer_2_LC_5_10_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_2_LC_5_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_2_LC_5_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__559/I                         LocalMux                       0              2921   1066  FALL       1
I__559/O                         LocalMux                     309              3230   1066  FALL       1
I__565/I                         InMux                          0              3230   1066  FALL       1
I__565/O                         InMux                        217              3447   1066  FALL       1
uart_rx.timer_2_LC_5_10_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_2_LC_5_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_1_LC_5_10_1/lcout
Path End         : uart_rx.timer_1_LC_5_10_1/in1
Capture Clock    : uart_rx.timer_1_LC_5_10_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_1_LC_5_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_1_LC_5_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__603/I                         LocalMux                       0              2921   1066  FALL       1
I__603/O                         LocalMux                     309              3230   1066  FALL       1
I__607/I                         InMux                          0              3230   1066  FALL       1
I__607/O                         InMux                        217              3447   1066  FALL       1
uart_rx.timer_1_LC_5_10_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_1_LC_5_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_0_LC_5_10_0/lcout
Path End         : uart_rx.timer_0_LC_5_10_0/in1
Capture Clock    : uart_rx.timer_0_LC_5_10_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_5_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_0_LC_5_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__639/I                         LocalMux                       0              2921   1066  FALL       1
I__639/O                         LocalMux                     309              3230   1066  FALL       1
I__643/I                         InMux                          0              3230   1066  FALL       1
I__643/O                         InMux                        217              3447   1066  FALL       1
uart_rx.timer_0_LC_5_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_5_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_13_6/lcout
Path End         : uart_rx.r_valid_LC_2_13_6/in3
Capture Clock    : uart_rx.r_valid_LC_2_13_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_13_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_13_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__237/I                         LocalMux                       0              2921   1066  FALL       1
I__237/O                         LocalMux                     309              3230   1066  FALL       1
I__239/I                         InMux                          0              3230   1066  FALL       1
I__239/O                         InMux                        217              3447   1066  FALL       1
uart_rx.r_valid_LC_2_13_6/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_13_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_5_LC_2_10_2/lcout
Path End         : uart_rx.index_1_LC_1_9_2/in0
Capture Clock    : uart_rx.index_1_LC_1_9_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_2_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_5_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__477/I                         LocalMux                       0              2921   1066  FALL       1
I__477/O                         LocalMux                     309              3230   1066  FALL       1
I__482/I                         InMux                          0              3230   1066  FALL       1
I__482/O                         InMux                        217              3447   1066  FALL       1
uart_rx.index_1_LC_1_9_2/in0     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_9_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_2_9_1/lcout
Path End         : uart_rx.index_0_LC_2_9_1/in1
Capture Clock    : uart_rx.index_0_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_2_9_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__191/I                        LocalMux                       0              2921   1066  FALL       1
I__191/O                        LocalMux                     309              3230   1066  FALL       1
I__200/I                        InMux                          0              3230   1066  FALL       1
I__200/O                        InMux                        217              3447   1066  FALL       1
uart_rx.index_0_LC_2_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_2_9_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_0_LC_1_14_7/lcout
Path End         : seven_seg.r_disp1_i_0_LC_2_14_2/in3
Capture Clock    : seven_seg.r_disp1_i_0_LC_2_14_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_14_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_0_LC_1_14_7/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__263/I                             LocalMux                       0              2921   1066  FALL       1
I__263/O                             LocalMux                     309              3230   1066  FALL       1
I__267/I                             InMux                          0              3230   1066  FALL       1
I__267/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_0_LC_2_14_2/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__681/I                                            ClkMux                         0              2073  RISE       1
I__681/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_0_LC_2_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_7_LC_1_14_6/lcout
Path End         : seven_seg.r_disp2_i_1_LC_2_14_5/in2
Capture Clock    : seven_seg.r_disp2_i_1_LC_2_14_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_1_14_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_7_LC_1_14_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__327/I                             LocalMux                       0              2921   1066  FALL       1
I__327/O                             LocalMux                     309              3230   1066  FALL       1
I__330/I                             InMux                          0              3230   1066  FALL       1
I__330/O                             InMux                        217              3447   1066  FALL       1
I__337/I                             CascadeMux                     0              3447   1066  FALL       1
I__337/O                             CascadeMux                     0              3447   1066  FALL       1
seven_seg.r_disp2_i_1_LC_2_14_5/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__681/I                                            ClkMux                         0              2073  RISE       1
I__681/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_1_LC_2_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_5_LC_1_14_5/lcout
Path End         : seven_seg.r_disp2_i_1_LC_2_14_5/in1
Capture Clock    : seven_seg.r_disp2_i_1_LC_2_14_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_1_14_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_5_LC_1_14_5/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__341/I                             LocalMux                       0              2921   1066  FALL       1
I__341/O                             LocalMux                     309              3230   1066  FALL       1
I__344/I                             InMux                          0              3230   1066  FALL       1
I__344/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_1_LC_2_14_5/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__681/I                                            ClkMux                         0              2073  RISE       1
I__681/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_1_LC_2_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_1_LC_1_14_2/lcout
Path End         : seven_seg.r_disp1_i_0_LC_2_14_2/in1
Capture Clock    : seven_seg.r_disp1_i_0_LC_2_14_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_1_14_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_1_LC_1_14_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__294/I                             LocalMux                       0              2921   1066  FALL       1
I__294/O                             LocalMux                     309              3230   1066  FALL       1
I__298/I                             InMux                          0              3230   1066  FALL       1
I__298/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_0_LC_2_14_2/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__681/I                                            ClkMux                         0              2073  RISE       1
I__681/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_0_LC_2_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_4_LC_1_14_1/lcout
Path End         : seven_seg.r_disp2_i_1_LC_2_14_5/in3
Capture Clock    : seven_seg.r_disp2_i_1_LC_2_14_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_1_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_4_LC_1_14_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__364/I                             LocalMux                       0              2921   1066  FALL       1
I__364/O                             LocalMux                     309              3230   1066  FALL       1
I__367/I                             InMux                          0              3230   1066  FALL       1
I__367/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_1_LC_2_14_5/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__681/I                                            ClkMux                         0              2073  RISE       1
I__681/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_1_LC_2_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_6_LC_1_14_0/lcout
Path End         : seven_seg.r_disp2_i_1_LC_2_14_5/in0
Capture Clock    : seven_seg.r_disp2_i_1_LC_2_14_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_1_14_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_6_LC_1_14_0/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__354/I                             LocalMux                       0              2921   1066  FALL       1
I__354/O                             LocalMux                     309              3230   1066  FALL       1
I__357/I                             InMux                          0              3230   1066  FALL       1
I__357/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_1_LC_2_14_5/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__681/I                                            ClkMux                         0              2073  RISE       1
I__681/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_1_LC_2_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_3_LC_1_13_2/lcout
Path End         : seven_seg.r_disp1_i_5_LC_2_13_0/in2
Capture Clock    : seven_seg.r_disp1_i_5_LC_2_13_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_1_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_3_LC_1_13_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__275/I                             LocalMux                       0              2921   1066  FALL       1
I__275/O                             LocalMux                     309              3230   1066  FALL       1
I__278/I                             InMux                          0              3230   1066  FALL       1
I__278/O                             InMux                        217              3447   1066  FALL       1
I__284/I                             CascadeMux                     0              3447   1066  FALL       1
I__284/O                             CascadeMux                     0              3447   1066  FALL       1
seven_seg.r_disp1_i_5_LC_2_13_0/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_5_LC_2_13_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_2_LC_1_13_1/lcout
Path End         : seven_seg.r_disp1_i_0_LC_2_14_2/in0
Capture Clock    : seven_seg.r_disp1_i_0_LC_2_14_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_2_LC_1_13_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__307/I                             LocalMux                       0              2921   1066  FALL       1
I__307/O                             LocalMux                     309              3230   1066  FALL       1
I__310/I                             InMux                          0              3230   1066  FALL       1
I__310/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_0_LC_2_14_2/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__681/I                                            ClkMux                         0              2073  RISE       1
I__681/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_0_LC_2_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_4_LC_1_11_7/lcout
Path End         : uart_rx.r_data_4_LC_1_11_7/in0
Capture Clock    : uart_rx.r_data_4_LC_1_11_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_4_LC_1_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_4_LC_1_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__142/I                          LocalMux                       0              2921   1066  FALL       1
I__142/O                          LocalMux                     309              3230   1066  FALL       1
I__144/I                          InMux                          0              3230   1066  FALL       1
I__144/O                          InMux                        217              3447   1066  FALL       1
uart_rx.r_data_4_LC_1_11_7/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_4_LC_1_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_5_LC_1_11_6/lcout
Path End         : uart_rx.r_data_5_LC_1_11_6/in3
Capture Clock    : uart_rx.r_data_5_LC_1_11_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_5_LC_1_11_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_5_LC_1_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__131/I                          LocalMux                       0              2921   1066  FALL       1
I__131/O                          LocalMux                     309              3230   1066  FALL       1
I__133/I                          InMux                          0              3230   1066  FALL       1
I__133/O                          InMux                        217              3447   1066  FALL       1
uart_rx.r_data_5_LC_1_11_6/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_5_LC_1_11_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_6_LC_1_11_4/lcout
Path End         : uart_rx.r_data_6_LC_1_11_4/in1
Capture Clock    : uart_rx.r_data_6_LC_1_11_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_6_LC_1_11_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_6_LC_1_11_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__147/I                          LocalMux                       0              2921   1066  FALL       1
I__147/O                          LocalMux                     309              3230   1066  FALL       1
I__149/I                          InMux                          0              3230   1066  FALL       1
I__149/O                          InMux                        217              3447   1066  FALL       1
uart_rx.r_data_6_LC_1_11_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_6_LC_1_11_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_0_LC_1_11_3/lcout
Path End         : uart_rx.r_data_0_LC_1_11_3/in0
Capture Clock    : uart_rx.r_data_0_LC_1_11_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_0_LC_1_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_0_LC_1_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__222/I                          LocalMux                       0              2921   1066  FALL       1
I__222/O                          LocalMux                     309              3230   1066  FALL       1
I__224/I                          InMux                          0              3230   1066  FALL       1
I__224/O                          InMux                        217              3447   1066  FALL       1
uart_rx.r_data_0_LC_1_11_3/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_0_LC_1_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_2_LC_1_11_2/lcout
Path End         : uart_rx.r_data_2_LC_1_11_2/in2
Capture Clock    : uart_rx.r_data_2_LC_1_11_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_2_LC_1_11_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_2_LC_1_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__158/I                          LocalMux                       0              2921   1066  FALL       1
I__158/O                          LocalMux                     309              3230   1066  FALL       1
I__160/I                          InMux                          0              3230   1066  FALL       1
I__160/O                          InMux                        217              3447   1066  FALL       1
I__162/I                          CascadeMux                     0              3447   1066  FALL       1
I__162/O                          CascadeMux                     0              3447   1066  FALL       1
uart_rx.r_data_2_LC_1_11_2/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_2_LC_1_11_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_3_LC_1_11_1/lcout
Path End         : uart_rx.r_data_3_LC_1_11_1/in3
Capture Clock    : uart_rx.r_data_3_LC_1_11_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_3_LC_1_11_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_3_LC_1_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__152/I                          LocalMux                       0              2921   1066  FALL       1
I__152/O                          LocalMux                     309              3230   1066  FALL       1
I__154/I                          InMux                          0              3230   1066  FALL       1
I__154/O                          InMux                        217              3447   1066  FALL       1
uart_rx.r_data_3_LC_1_11_1/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_3_LC_1_11_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_1_LC_1_11_0/lcout
Path End         : uart_rx.r_data_1_LC_1_11_0/in2
Capture Clock    : uart_rx.r_data_1_LC_1_11_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_1_LC_1_11_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_1_LC_1_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__137/I                          LocalMux                       0              2921   1066  FALL       1
I__137/O                          LocalMux                     309              3230   1066  FALL       1
I__139/I                          InMux                          0              3230   1066  FALL       1
I__139/O                          InMux                        217              3447   1066  FALL       1
I__141/I                          CascadeMux                     0              3447   1066  FALL       1
I__141/O                          CascadeMux                     0              3447   1066  FALL       1
uart_rx.r_data_1_LC_1_11_0/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_1_LC_1_11_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_3_LC_1_9_3/lcout
Path End         : uart_rx.index_3_LC_1_9_3/in3
Capture Clock    : uart_rx.index_3_LC_1_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_9_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_3_LC_1_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__117/I                        LocalMux                       0              2921   1066  FALL       1
I__117/O                        LocalMux                     309              3230   1066  FALL       1
I__120/I                        InMux                          0              3230   1066  FALL       1
I__120/O                        InMux                        217              3447   1066  FALL       1
uart_rx.index_3_LC_1_9_3/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_9_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_1_9_2/lcout
Path End         : uart_rx.index_3_LC_1_9_3/in0
Capture Clock    : uart_rx.index_3_LC_1_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_9_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__122/I                        LocalMux                       0              2921   1066  FALL       1
I__122/O                        LocalMux                     309              3230   1066  FALL       1
I__125/I                        InMux                          0              3230   1066  FALL       1
I__125/O                        InMux                        217              3447   1066  FALL       1
uart_rx.index_3_LC_1_9_3/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_9_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_1_9_0/lcout
Path End         : uart_rx.index_3_LC_1_9_3/in1
Capture Clock    : uart_rx.index_3_LC_1_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__174/I                        LocalMux                       0              2921   1066  FALL       1
I__174/O                        LocalMux                     309              3230   1066  FALL       1
I__181/I                        InMux                          0              3230   1066  FALL       1
I__181/O                        InMux                        217              3447   1066  FALL       1
uart_rx.index_3_LC_1_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_9_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_1_9_2/lcout
Path End         : uart_rx.index_1_LC_1_9_2/in3
Capture Clock    : uart_rx.index_1_LC_1_9_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_9_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__122/I                        LocalMux                       0              2921   1066  FALL       1
I__122/O                        LocalMux                     309              3230   1066  FALL       1
I__126/I                        InMux                          0              3230   1066  FALL       1
I__126/O                        InMux                        217              3447   1066  FALL       1
uart_rx.index_1_LC_1_9_2/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_9_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_1_9_2/lcout
Path End         : uart_rx.index_2_LC_1_9_0/in3
Capture Clock    : uart_rx.index_2_LC_1_9_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_9_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__122/I                        LocalMux                       0              2921   1066  FALL       1
I__122/O                        LocalMux                     309              3230   1066  FALL       1
I__127/I                        InMux                          0              3230   1066  FALL       1
I__127/O                        InMux                        217              3447   1066  FALL       1
uart_rx.index_2_LC_1_9_0/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_1_9_0/lcout
Path End         : uart_rx.state_5_LC_2_10_2/in3
Capture Clock    : uart_rx.state_5_LC_2_10_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__175/I                        LocalMux                       0              2921   1066  FALL       1
I__175/O                        LocalMux                     309              3230   1066  FALL       1
I__183/I                        InMux                          0              3230   1066  FALL       1
I__183/O                        InMux                        217              3447   1066  FALL       1
uart_rx.state_5_LC_2_10_2/in3   LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_2_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_1_9_0/lcout
Path End         : uart_rx.index_2_LC_1_9_0/in2
Capture Clock    : uart_rx.index_2_LC_1_9_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__174/I                        LocalMux                       0              2921   1066  FALL       1
I__174/O                        LocalMux                     309              3230   1066  FALL       1
I__182/I                        InMux                          0              3230   1066  FALL       1
I__182/O                        InMux                        217              3447   1066  FALL       1
I__185/I                        CascadeMux                     0              3447   1066  FALL       1
I__185/O                        CascadeMux                     0              3447   1066  FALL       1
uart_rx.index_2_LC_1_9_0/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_1_9_0/lcout
Path End         : uart_rx.state_6_LC_2_10_6/in3
Capture Clock    : uart_rx.state_6_LC_2_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__175/I                        LocalMux                       0              2921   1066  FALL       1
I__175/O                        LocalMux                     309              3230   1066  FALL       1
I__184/I                        InMux                          0              3230   1066  FALL       1
I__184/O                        InMux                        217              3447   1066  FALL       1
uart_rx.state_6_LC_2_10_6/in3   LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_6_LC_2_10_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_2_9_1/lcout
Path End         : uart_rx.index_2_LC_1_9_0/in1
Capture Clock    : uart_rx.index_2_LC_1_9_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_2_9_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__192/I                        LocalMux                       0              2921   1066  FALL       1
I__192/O                        LocalMux                     309              3230   1066  FALL       1
I__201/I                        InMux                          0              3230   1066  FALL       1
I__201/O                        InMux                        217              3447   1066  FALL       1
uart_rx.index_2_LC_1_9_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_2_9_1/lcout
Path End         : uart_rx.state_5_LC_2_10_2/in1
Capture Clock    : uart_rx.state_5_LC_2_10_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_2_9_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__193/I                        LocalMux                       0              2921   1066  FALL       1
I__193/O                        LocalMux                     309              3230   1066  FALL       1
I__203/I                        InMux                          0              3230   1066  FALL       1
I__203/O                        InMux                        217              3447   1066  FALL       1
uart_rx.state_5_LC_2_10_2/in1   LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_2_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_2_9_1/lcout
Path End         : uart_rx.index_1_LC_1_9_2/in1
Capture Clock    : uart_rx.index_1_LC_1_9_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_2_9_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__192/I                        LocalMux                       0              2921   1066  FALL       1
I__192/O                        LocalMux                     309              3230   1066  FALL       1
I__202/I                        InMux                          0              3230   1066  FALL       1
I__202/O                        InMux                        217              3447   1066  FALL       1
uart_rx.index_1_LC_1_9_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_9_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_2_9_1/lcout
Path End         : uart_rx.state_6_LC_2_10_6/in1
Capture Clock    : uart_rx.state_6_LC_2_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_2_9_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__193/I                        LocalMux                       0              2921   1066  FALL       1
I__193/O                        LocalMux                     309              3230   1066  FALL       1
I__204/I                        InMux                          0              3230   1066  FALL       1
I__204/O                        InMux                        217              3447   1066  FALL       1
uart_rx.state_6_LC_2_10_6/in1   LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_6_LC_2_10_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_0_LC_1_14_7/lcout
Path End         : seven_seg.r_disp1_i_2_LC_2_15_3/in3
Capture Clock    : seven_seg.r_disp1_i_2_LC_2_15_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_14_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_0_LC_1_14_7/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__264/I                             LocalMux                       0              2921   1066  FALL       1
I__264/O                             LocalMux                     309              3230   1066  FALL       1
I__269/I                             InMux                          0              3230   1066  FALL       1
I__269/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_2_LC_2_15_3/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_2_LC_2_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_0_LC_1_14_7/lcout
Path End         : seven_seg.r_disp1_i_5_LC_2_13_0/in3
Capture Clock    : seven_seg.r_disp1_i_5_LC_2_13_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_14_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_0_LC_1_14_7/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__265/I                             LocalMux                       0              2921   1066  FALL       1
I__265/O                             LocalMux                     309              3230   1066  FALL       1
I__270/I                             InMux                          0              3230   1066  FALL       1
I__270/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_5_LC_2_13_0/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_5_LC_2_13_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_0_LC_1_14_7/lcout
Path End         : seven_seg.r_disp1_i_1_LC_2_14_3/in0
Capture Clock    : seven_seg.r_disp1_i_1_LC_2_14_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_14_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_0_LC_1_14_7/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__263/I                             LocalMux                       0              2921   1066  FALL       1
I__263/O                             LocalMux                     309              3230   1066  FALL       1
I__268/I                             InMux                          0              3230   1066  FALL       1
I__268/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_1_LC_2_14_3/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__681/I                                            ClkMux                         0              2073  RISE       1
I__681/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_1_LC_2_14_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_0_LC_1_14_7/lcout
Path End         : seven_seg.r_disp1_i_6_LC_2_13_4/in3
Capture Clock    : seven_seg.r_disp1_i_6_LC_2_13_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_14_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_0_LC_1_14_7/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__265/I                             LocalMux                       0              2921   1066  FALL       1
I__265/O                             LocalMux                     309              3230   1066  FALL       1
I__271/I                             InMux                          0              3230   1066  FALL       1
I__271/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_6_LC_2_13_4/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_6_LC_2_13_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_3_LC_1_13_2/lcout
Path End         : seven_seg.r_disp1_i_0_LC_2_14_2/in2
Capture Clock    : seven_seg.r_disp1_i_0_LC_2_14_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_1_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_3_LC_1_13_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__276/I                             LocalMux                       0              2921   1066  FALL       1
I__276/O                             LocalMux                     309              3230   1066  FALL       1
I__280/I                             InMux                          0              3230   1066  FALL       1
I__280/O                             InMux                        217              3447   1066  FALL       1
I__286/I                             CascadeMux                     0              3447   1066  FALL       1
I__286/O                             CascadeMux                     0              3447   1066  FALL       1
seven_seg.r_disp1_i_0_LC_2_14_2/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__681/I                                            ClkMux                         0              2073  RISE       1
I__681/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_0_LC_2_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_3_LC_1_13_2/lcout
Path End         : seven_seg.r_disp1_i_6_LC_2_13_4/in2
Capture Clock    : seven_seg.r_disp1_i_6_LC_2_13_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_1_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_3_LC_1_13_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__275/I                             LocalMux                       0              2921   1066  FALL       1
I__275/O                             LocalMux                     309              3230   1066  FALL       1
I__279/I                             InMux                          0              3230   1066  FALL       1
I__279/O                             InMux                        217              3447   1066  FALL       1
I__285/I                             CascadeMux                     0              3447   1066  FALL       1
I__285/O                             CascadeMux                     0              3447   1066  FALL       1
seven_seg.r_disp1_i_6_LC_2_13_4/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_6_LC_2_13_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_3_LC_1_13_2/lcout
Path End         : seven_seg.r_disp1_i_1_LC_2_14_3/in3
Capture Clock    : seven_seg.r_disp1_i_1_LC_2_14_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_1_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_3_LC_1_13_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__276/I                             LocalMux                       0              2921   1066  FALL       1
I__276/O                             LocalMux                     309              3230   1066  FALL       1
I__281/I                             InMux                          0              3230   1066  FALL       1
I__281/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_1_LC_2_14_3/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__681/I                                            ClkMux                         0              2073  RISE       1
I__681/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_1_LC_2_14_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_1_LC_1_14_2/lcout
Path End         : seven_seg.r_disp1_i_2_LC_2_15_3/in1
Capture Clock    : seven_seg.r_disp1_i_2_LC_2_15_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_1_14_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_1_LC_1_14_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__295/I                             LocalMux                       0              2921   1066  FALL       1
I__295/O                             LocalMux                     309              3230   1066  FALL       1
I__300/I                             InMux                          0              3230   1066  FALL       1
I__300/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_2_LC_2_15_3/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_2_LC_2_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_1_LC_1_14_2/lcout
Path End         : seven_seg.r_disp1_i_5_LC_2_13_0/in1
Capture Clock    : seven_seg.r_disp1_i_5_LC_2_13_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_1_14_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_1_LC_1_14_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__296/I                             LocalMux                       0              2921   1066  FALL       1
I__296/O                             LocalMux                     309              3230   1066  FALL       1
I__301/I                             InMux                          0              3230   1066  FALL       1
I__301/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_5_LC_2_13_0/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_5_LC_2_13_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_1_LC_1_14_2/lcout
Path End         : seven_seg.r_disp1_i_1_LC_2_14_3/in2
Capture Clock    : seven_seg.r_disp1_i_1_LC_2_14_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_1_14_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_1_LC_1_14_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__294/I                             LocalMux                       0              2921   1066  FALL       1
I__294/O                             LocalMux                     309              3230   1066  FALL       1
I__299/I                             InMux                          0              3230   1066  FALL       1
I__299/O                             InMux                        217              3447   1066  FALL       1
I__305/I                             CascadeMux                     0              3447   1066  FALL       1
I__305/O                             CascadeMux                     0              3447   1066  FALL       1
seven_seg.r_disp1_i_1_LC_2_14_3/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__681/I                                            ClkMux                         0              2073  RISE       1
I__681/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_1_LC_2_14_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_1_LC_1_14_2/lcout
Path End         : seven_seg.r_disp1_i_6_LC_2_13_4/in1
Capture Clock    : seven_seg.r_disp1_i_6_LC_2_13_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_1_14_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_1_LC_1_14_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__296/I                             LocalMux                       0              2921   1066  FALL       1
I__296/O                             LocalMux                     309              3230   1066  FALL       1
I__302/I                             InMux                          0              3230   1066  FALL       1
I__302/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_6_LC_2_13_4/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_6_LC_2_13_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_2_LC_1_13_1/lcout
Path End         : seven_seg.r_disp1_i_1_LC_2_14_3/in1
Capture Clock    : seven_seg.r_disp1_i_1_LC_2_14_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_2_LC_1_13_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__307/I                             LocalMux                       0              2921   1066  FALL       1
I__307/O                             LocalMux                     309              3230   1066  FALL       1
I__311/I                             InMux                          0              3230   1066  FALL       1
I__311/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_1_LC_2_14_3/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__681/I                                            ClkMux                         0              2073  RISE       1
I__681/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_1_LC_2_14_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_7_LC_1_14_6/lcout
Path End         : seven_seg.r_disp2_i_2_LC_1_15_6/in2
Capture Clock    : seven_seg.r_disp2_i_2_LC_1_15_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_1_14_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_7_LC_1_14_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__328/I                             LocalMux                       0              2921   1066  FALL       1
I__328/O                             LocalMux                     309              3230   1066  FALL       1
I__331/I                             InMux                          0              3230   1066  FALL       1
I__331/O                             InMux                        217              3447   1066  FALL       1
I__338/I                             CascadeMux                     0              3447   1066  FALL       1
I__338/O                             CascadeMux                     0              3447   1066  FALL       1
seven_seg.r_disp2_i_2_LC_1_15_6/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__680/I                                            ClkMux                         0              2073  RISE       1
I__680/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_2_LC_1_15_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_7_LC_1_14_6/lcout
Path End         : seven_seg.r_disp2_i_0_LC_2_15_1/in2
Capture Clock    : seven_seg.r_disp2_i_0_LC_2_15_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_1_14_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_7_LC_1_14_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__329/I                             LocalMux                       0              2921   1066  FALL       1
I__329/O                             LocalMux                     309              3230   1066  FALL       1
I__333/I                             InMux                          0              3230   1066  FALL       1
I__333/O                             InMux                        217              3447   1066  FALL       1
I__339/I                             CascadeMux                     0              3447   1066  FALL       1
I__339/O                             CascadeMux                     0              3447   1066  FALL       1
seven_seg.r_disp2_i_0_LC_2_15_1/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_0_LC_2_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_7_LC_1_14_6/lcout
Path End         : seven_seg.r_disp2_i_6_LC_1_15_3/in3
Capture Clock    : seven_seg.r_disp2_i_6_LC_1_15_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_1_14_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_7_LC_1_14_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__328/I                             LocalMux                       0              2921   1066  FALL       1
I__328/O                             LocalMux                     309              3230   1066  FALL       1
I__332/I                             InMux                          0              3230   1066  FALL       1
I__332/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_6_LC_1_15_3/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__680/I                                            ClkMux                         0              2073  RISE       1
I__680/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_6_LC_1_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_7_LC_1_14_6/lcout
Path End         : seven_seg.r_disp2_i_3_LC_2_15_2/in3
Capture Clock    : seven_seg.r_disp2_i_3_LC_2_15_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_1_14_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_7_LC_1_14_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__329/I                             LocalMux                       0              2921   1066  FALL       1
I__329/O                             LocalMux                     309              3230   1066  FALL       1
I__334/I                             InMux                          0              3230   1066  FALL       1
I__334/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_3_LC_2_15_2/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_3_LC_2_15_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_7_LC_1_14_6/lcout
Path End         : seven_seg.r_disp2_i_4_LC_2_15_6/in3
Capture Clock    : seven_seg.r_disp2_i_4_LC_2_15_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_1_14_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_7_LC_1_14_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__329/I                             LocalMux                       0              2921   1066  FALL       1
I__329/O                             LocalMux                     309              3230   1066  FALL       1
I__335/I                             InMux                          0              3230   1066  FALL       1
I__335/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_4_LC_2_15_6/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_4_LC_2_15_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_7_LC_1_14_6/lcout
Path End         : seven_seg.r_disp2_i_5_LC_2_15_5/in2
Capture Clock    : seven_seg.r_disp2_i_5_LC_2_15_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_1_14_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_7_LC_1_14_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__329/I                             LocalMux                       0              2921   1066  FALL       1
I__329/O                             LocalMux                     309              3230   1066  FALL       1
I__336/I                             InMux                          0              3230   1066  FALL       1
I__336/O                             InMux                        217              3447   1066  FALL       1
I__340/I                             CascadeMux                     0              3447   1066  FALL       1
I__340/O                             CascadeMux                     0              3447   1066  FALL       1
seven_seg.r_disp2_i_5_LC_2_15_5/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_5_LC_2_15_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_5_LC_1_14_5/lcout
Path End         : seven_seg.r_disp2_i_0_LC_2_15_1/in1
Capture Clock    : seven_seg.r_disp2_i_0_LC_2_15_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_1_14_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_5_LC_1_14_5/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__342/I                             LocalMux                       0              2921   1066  FALL       1
I__342/O                             LocalMux                     309              3230   1066  FALL       1
I__345/I                             InMux                          0              3230   1066  FALL       1
I__345/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_0_LC_2_15_1/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_0_LC_2_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_5_LC_1_14_5/lcout
Path End         : seven_seg.r_disp2_i_2_LC_1_15_6/in3
Capture Clock    : seven_seg.r_disp2_i_2_LC_1_15_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_1_14_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_5_LC_1_14_5/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__343/I                             LocalMux                       0              2921   1066  FALL       1
I__343/O                             LocalMux                     309              3230   1066  FALL       1
I__349/I                             InMux                          0              3230   1066  FALL       1
I__349/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_2_LC_1_15_6/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__680/I                                            ClkMux                         0              2073  RISE       1
I__680/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_2_LC_1_15_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_5_LC_1_14_5/lcout
Path End         : seven_seg.r_disp2_i_5_LC_2_15_5/in1
Capture Clock    : seven_seg.r_disp2_i_5_LC_2_15_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_1_14_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_5_LC_1_14_5/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__342/I                             LocalMux                       0              2921   1066  FALL       1
I__342/O                             LocalMux                     309              3230   1066  FALL       1
I__346/I                             InMux                          0              3230   1066  FALL       1
I__346/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_5_LC_2_15_5/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_5_LC_2_15_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_5_LC_1_14_5/lcout
Path End         : seven_seg.r_disp2_i_3_LC_2_15_2/in2
Capture Clock    : seven_seg.r_disp2_i_3_LC_2_15_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_1_14_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_5_LC_1_14_5/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__342/I                             LocalMux                       0              2921   1066  FALL       1
I__342/O                             LocalMux                     309              3230   1066  FALL       1
I__347/I                             InMux                          0              3230   1066  FALL       1
I__347/O                             InMux                        217              3447   1066  FALL       1
I__351/I                             CascadeMux                     0              3447   1066  FALL       1
I__351/O                             CascadeMux                     0              3447   1066  FALL       1
seven_seg.r_disp2_i_3_LC_2_15_2/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_3_LC_2_15_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_5_LC_1_14_5/lcout
Path End         : seven_seg.r_disp2_i_4_LC_2_15_6/in2
Capture Clock    : seven_seg.r_disp2_i_4_LC_2_15_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_1_14_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_5_LC_1_14_5/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__342/I                             LocalMux                       0              2921   1066  FALL       1
I__342/O                             LocalMux                     309              3230   1066  FALL       1
I__348/I                             InMux                          0              3230   1066  FALL       1
I__348/O                             InMux                        217              3447   1066  FALL       1
I__352/I                             CascadeMux                     0              3447   1066  FALL       1
I__352/O                             CascadeMux                     0              3447   1066  FALL       1
seven_seg.r_disp2_i_4_LC_2_15_6/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_4_LC_2_15_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_5_LC_1_14_5/lcout
Path End         : seven_seg.r_disp2_i_6_LC_1_15_3/in2
Capture Clock    : seven_seg.r_disp2_i_6_LC_1_15_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_1_14_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_5_LC_1_14_5/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__343/I                             LocalMux                       0              2921   1066  FALL       1
I__343/O                             LocalMux                     309              3230   1066  FALL       1
I__350/I                             InMux                          0              3230   1066  FALL       1
I__350/O                             InMux                        217              3447   1066  FALL       1
I__353/I                             CascadeMux                     0              3447   1066  FALL       1
I__353/O                             CascadeMux                     0              3447   1066  FALL       1
seven_seg.r_disp2_i_6_LC_1_15_3/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__680/I                                            ClkMux                         0              2073  RISE       1
I__680/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_6_LC_1_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_6_LC_1_14_0/lcout
Path End         : seven_seg.r_disp2_i_2_LC_1_15_6/in0
Capture Clock    : seven_seg.r_disp2_i_2_LC_1_15_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_1_14_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_6_LC_1_14_0/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__355/I                             LocalMux                       0              2921   1066  FALL       1
I__355/O                             LocalMux                     309              3230   1066  FALL       1
I__358/I                             InMux                          0              3230   1066  FALL       1
I__358/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_2_LC_1_15_6/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__680/I                                            ClkMux                         0              2073  RISE       1
I__680/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_2_LC_1_15_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_6_LC_1_14_0/lcout
Path End         : seven_seg.r_disp2_i_0_LC_2_15_1/in0
Capture Clock    : seven_seg.r_disp2_i_0_LC_2_15_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_1_14_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_6_LC_1_14_0/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__356/I                             LocalMux                       0              2921   1066  FALL       1
I__356/O                             LocalMux                     309              3230   1066  FALL       1
I__360/I                             InMux                          0              3230   1066  FALL       1
I__360/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_0_LC_2_15_1/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_0_LC_2_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_6_LC_1_14_0/lcout
Path End         : seven_seg.r_disp2_i_6_LC_1_15_3/in1
Capture Clock    : seven_seg.r_disp2_i_6_LC_1_15_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_1_14_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_6_LC_1_14_0/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__355/I                             LocalMux                       0              2921   1066  FALL       1
I__355/O                             LocalMux                     309              3230   1066  FALL       1
I__359/I                             InMux                          0              3230   1066  FALL       1
I__359/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_6_LC_1_15_3/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__680/I                                            ClkMux                         0              2073  RISE       1
I__680/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_6_LC_1_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_6_LC_1_14_0/lcout
Path End         : seven_seg.r_disp2_i_3_LC_2_15_2/in1
Capture Clock    : seven_seg.r_disp2_i_3_LC_2_15_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_1_14_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_6_LC_1_14_0/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__356/I                             LocalMux                       0              2921   1066  FALL       1
I__356/O                             LocalMux                     309              3230   1066  FALL       1
I__361/I                             InMux                          0              3230   1066  FALL       1
I__361/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_3_LC_2_15_2/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_3_LC_2_15_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_6_LC_1_14_0/lcout
Path End         : seven_seg.r_disp2_i_4_LC_2_15_6/in1
Capture Clock    : seven_seg.r_disp2_i_4_LC_2_15_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_1_14_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_6_LC_1_14_0/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__356/I                             LocalMux                       0              2921   1066  FALL       1
I__356/O                             LocalMux                     309              3230   1066  FALL       1
I__362/I                             InMux                          0              3230   1066  FALL       1
I__362/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_4_LC_2_15_6/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_4_LC_2_15_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_6_LC_1_14_0/lcout
Path End         : seven_seg.r_disp2_i_5_LC_2_15_5/in0
Capture Clock    : seven_seg.r_disp2_i_5_LC_2_15_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_1_14_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_6_LC_1_14_0/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__356/I                             LocalMux                       0              2921   1066  FALL       1
I__356/O                             LocalMux                     309              3230   1066  FALL       1
I__363/I                             InMux                          0              3230   1066  FALL       1
I__363/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_5_LC_2_15_5/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_5_LC_2_15_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_4_LC_1_14_1/lcout
Path End         : seven_seg.r_disp2_i_2_LC_1_15_6/in1
Capture Clock    : seven_seg.r_disp2_i_2_LC_1_15_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_1_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_4_LC_1_14_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__365/I                             LocalMux                       0              2921   1066  FALL       1
I__365/O                             LocalMux                     309              3230   1066  FALL       1
I__368/I                             InMux                          0              3230   1066  FALL       1
I__368/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_2_LC_1_15_6/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__680/I                                            ClkMux                         0              2073  RISE       1
I__680/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_2_LC_1_15_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_4_LC_1_14_1/lcout
Path End         : seven_seg.r_disp2_i_0_LC_2_15_1/in3
Capture Clock    : seven_seg.r_disp2_i_0_LC_2_15_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_1_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_4_LC_1_14_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__366/I                             LocalMux                       0              2921   1066  FALL       1
I__366/O                             LocalMux                     309              3230   1066  FALL       1
I__370/I                             InMux                          0              3230   1066  FALL       1
I__370/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_0_LC_2_15_1/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_0_LC_2_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_4_LC_1_14_1/lcout
Path End         : seven_seg.r_disp2_i_6_LC_1_15_3/in0
Capture Clock    : seven_seg.r_disp2_i_6_LC_1_15_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_1_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_4_LC_1_14_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__365/I                             LocalMux                       0              2921   1066  FALL       1
I__365/O                             LocalMux                     309              3230   1066  FALL       1
I__369/I                             InMux                          0              3230   1066  FALL       1
I__369/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_6_LC_1_15_3/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__680/I                                            ClkMux                         0              2073  RISE       1
I__680/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_6_LC_1_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_4_LC_1_14_1/lcout
Path End         : seven_seg.r_disp2_i_3_LC_2_15_2/in0
Capture Clock    : seven_seg.r_disp2_i_3_LC_2_15_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_1_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_4_LC_1_14_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__366/I                             LocalMux                       0              2921   1066  FALL       1
I__366/O                             LocalMux                     309              3230   1066  FALL       1
I__371/I                             InMux                          0              3230   1066  FALL       1
I__371/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_3_LC_2_15_2/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_3_LC_2_15_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_4_LC_1_14_1/lcout
Path End         : seven_seg.r_disp2_i_4_LC_2_15_6/in0
Capture Clock    : seven_seg.r_disp2_i_4_LC_2_15_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_1_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_4_LC_1_14_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__366/I                             LocalMux                       0              2921   1066  FALL       1
I__366/O                             LocalMux                     309              3230   1066  FALL       1
I__372/I                             InMux                          0              3230   1066  FALL       1
I__372/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_4_LC_2_15_6/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_4_LC_2_15_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_4_LC_1_14_1/lcout
Path End         : seven_seg.r_disp2_i_5_LC_2_15_5/in3
Capture Clock    : seven_seg.r_disp2_i_5_LC_2_15_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_1_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_4_LC_1_14_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__366/I                             LocalMux                       0              2921   1066  FALL       1
I__366/O                             LocalMux                     309              3230   1066  FALL       1
I__373/I                             InMux                          0              3230   1066  FALL       1
I__373/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_5_LC_2_15_5/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_5_LC_2_15_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_5_LC_2_10_2/lcout
Path End         : uart_rx.index_0_LC_2_9_1/in3
Capture Clock    : uart_rx.index_0_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_2_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_5_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__478/I                         LocalMux                       0              2921   1066  FALL       1
I__478/O                         LocalMux                     309              3230   1066  FALL       1
I__484/I                         InMux                          0              3230   1066  FALL       1
I__484/O                         InMux                        217              3447   1066  FALL       1
uart_rx.index_0_LC_2_9_1/in3     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_2_9_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_5_LC_2_10_2/lcout
Path End         : uart_rx.index_2_LC_1_9_0/in0
Capture Clock    : uart_rx.index_2_LC_1_9_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_2_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_5_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__477/I                         LocalMux                       0              2921   1066  FALL       1
I__477/O                         LocalMux                     309              3230   1066  FALL       1
I__483/I                         InMux                          0              3230   1066  FALL       1
I__483/O                         InMux                        217              3447   1066  FALL       1
uart_rx.index_2_LC_1_9_0/in0     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_2_10_4/lcout
Path End         : uart_rx.state_5_LC_2_10_2/in2
Capture Clock    : uart_rx.state_5_LC_2_10_2/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            793
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_2_10_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       8
I__395/I                                 LocalMux                       0              2921   1333  FALL       1
I__395/O                                 LocalMux                     309              3230   1333  FALL       1
I__402/I                                 InMux                          0              3230   1333  FALL       1
I__402/O                                 InMux                        217              3447   1333  FALL       1
uart_rx.state_RNIFE0G_4_LC_2_10_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_rx.state_RNIFE0G_4_LC_2_10_1/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__213/I                                 CascadeMux                     0              3714   1333  RISE       1
I__213/O                                 CascadeMux                     0              3714   1333  RISE       1
uart_rx.state_5_LC_2_10_2/in2            LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_2_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_6_LC_5_10_6/lcout
Path End         : uart_rx.state_2_LC_6_10_1/in2
Capture Clock    : uart_rx.state_2_LC_6_10_1/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            793
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_5_10_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_6_LC_5_10_6/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__623/I                               LocalMux                       0              2921   1333  FALL       1
I__623/O                               LocalMux                     309              3230   1333  FALL       1
I__629/I                               InMux                          0              3230   1333  FALL       1
I__629/O                               InMux                        217              3447   1333  FALL       1
uart_rx.state_RNO_1_2_LC_6_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_rx.state_RNO_1_2_LC_6_10_0/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__488/I                               CascadeMux                     0              3714   1333  RISE       1
I__488/O                               CascadeMux                     0              3714   1333  RISE       1
uart_rx.state_2_LC_6_10_1/in2          LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__683/I                                            ClkMux                         0              2073  RISE       1
I__683/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_6_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_6_LC_5_10_6/lcout
Path End         : uart_rx.state_3_LC_4_10_1/in2
Capture Clock    : uart_rx.state_3_LC_4_10_1/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            793
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_5_10_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_6_LC_5_10_6/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__626/I                               LocalMux                       0              2921   1333  FALL       1
I__626/O                               LocalMux                     309              3230   1333  FALL       1
I__632/I                               InMux                          0              3230   1333  FALL       1
I__632/O                               InMux                        217              3447   1333  FALL       1
uart_rx.state_RNO_1_3_LC_4_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_rx.state_RNO_1_3_LC_4_10_0/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__258/I                               CascadeMux                     0              3714   1333  RISE       1
I__258/O                               CascadeMux                     0              3714   1333  RISE       1
uart_rx.state_3_LC_4_10_1/in2          LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_4_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_4_LC_5_10_4/lcout
Path End         : uart_rx.state_1_LC_6_10_4/in2
Capture Clock    : uart_rx.state_1_LC_6_10_4/clk
Hold Constraint  : 0p
Path slack       : 1389p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            849
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3770
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_4_LC_5_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_4_LC_5_10_4/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__578/I                               LocalMux                       0              2921   1389  FALL       1
I__578/O                               LocalMux                     309              3230   1389  FALL       1
I__584/I                               InMux                          0              3230   1389  FALL       1
I__584/O                               InMux                        217              3447   1389  FALL       1
uart_rx.state_RNO_1_1_LC_6_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
uart_rx.state_RNO_1_1_LC_6_10_3/ltout  LogicCell40_SEQ_MODE_0000    323              3770   1389  RISE       1
I__686/I                               CascadeMux                     0              3770   1389  RISE       1
I__686/O                               CascadeMux                     0              3770   1389  RISE       1
uart_rx.state_1_LC_6_10_4/in2          LogicCell40_SEQ_MODE_1000      0              3770   1389  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__683/I                                            ClkMux                         0              2073  RISE       1
I__683/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_6_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_1_LC_6_10_4/lcout
Path End         : uart_rx.state_iso_0_LC_5_9_3/in2
Capture Clock    : uart_rx.state_iso_0_LC_5_9_3/clk
Hold Constraint  : 0p
Path slack       : 1431p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            891
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3812
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__683/I                                            ClkMux                         0              2073  RISE       1
I__683/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_6_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_1_LC_6_10_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__550/I                                 LocalMux                       0              2921   1431  FALL       1
I__550/O                                 LocalMux                     309              3230   1431  FALL       1
I__555/I                                 InMux                          0              3230   1431  FALL       1
I__555/O                                 InMux                        217              3447   1431  FALL       1
uart_rx.state_RNIQ0062_1_LC_5_9_2/in0    LogicCell40_SEQ_MODE_0000      0              3447   1431  FALL       1
uart_rx.state_RNIQ0062_1_LC_5_9_2/ltout  LogicCell40_SEQ_MODE_0000    365              3812   1431  RISE       1
I__463/I                                 CascadeMux                     0              3812   1431  RISE       1
I__463/O                                 CascadeMux                     0              3812   1431  RISE       1
uart_rx.state_iso_0_LC_5_9_3/in2         LogicCell40_SEQ_MODE_1000      0              3812   1431  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_5_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_7_LC_2_12_2/lcout
Path End         : uart_rx.out_data_7_LC_1_14_6/in0
Capture Clock    : uart_rx.out_data_7_LC_1_14_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_2_12_2/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_7_LC_2_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       1
I__253/I                              Odrv4                          0              2921   1438  FALL       1
I__253/O                              Odrv4                        372              3293   1438  FALL       1
I__254/I                              LocalMux                       0              3293   1438  FALL       1
I__254/O                              LocalMux                     309              3602   1438  FALL       1
I__255/I                              InMux                          0              3602   1438  FALL       1
I__255/O                              InMux                        217              3819   1438  FALL       1
uart_rx.out_data_7_LC_1_14_6/in0      LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_1_14_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_6_LC_2_10_6/lcout
Path End         : uart_rx.r_valid_LC_2_13_6/in1
Capture Clock    : uart_rx.r_valid_LC_2_13_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_6_LC_2_10_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_6_LC_2_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       3
I__407/I                         Odrv4                          0              2921   1438  FALL       1
I__407/O                         Odrv4                        372              3293   1438  FALL       1
I__410/I                         LocalMux                       0              3293   1438  FALL       1
I__410/O                         LocalMux                     309              3602   1438  FALL       1
I__413/I                         InMux                          0              3602   1438  FALL       1
I__413/O                         InMux                        217              3819   1438  FALL       1
uart_rx.r_valid_LC_2_13_6/in1    LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_13_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_5_LC_1_11_6/lcout
Path End         : uart_rx.out_data_5_LC_1_14_5/in3
Capture Clock    : uart_rx.out_data_5_LC_1_14_5/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_5_LC_1_11_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_5_LC_1_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__132/I                          Odrv4                          0              2921   1438  FALL       1
I__132/O                          Odrv4                        372              3293   1438  FALL       1
I__134/I                          LocalMux                       0              3293   1438  FALL       1
I__134/O                          LocalMux                     309              3602   1438  FALL       1
I__135/I                          InMux                          0              3602   1438  FALL       1
I__135/O                          InMux                        217              3819   1438  FALL       1
uart_rx.out_data_5_LC_1_14_5/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_1_14_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_4_LC_1_11_7/lcout
Path End         : uart_rx.out_data_4_LC_1_14_1/in3
Capture Clock    : uart_rx.out_data_4_LC_1_14_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_4_LC_1_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_4_LC_1_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__143/I                          Odrv4                          0              2921   1438  FALL       1
I__143/O                          Odrv4                        372              3293   1438  FALL       1
I__145/I                          LocalMux                       0              3293   1438  FALL       1
I__145/O                          LocalMux                     309              3602   1438  FALL       1
I__146/I                          InMux                          0              3602   1438  FALL       1
I__146/O                          InMux                        217              3819   1438  FALL       1
uart_rx.out_data_4_LC_1_14_1/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_1_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_6_LC_1_11_4/lcout
Path End         : uart_rx.out_data_6_LC_1_14_0/in3
Capture Clock    : uart_rx.out_data_6_LC_1_14_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_6_LC_1_11_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_6_LC_1_11_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__148/I                          Odrv4                          0              2921   1438  FALL       1
I__148/O                          Odrv4                        372              3293   1438  FALL       1
I__150/I                          LocalMux                       0              3293   1438  FALL       1
I__150/O                          LocalMux                     309              3602   1438  FALL       1
I__151/I                          InMux                          0              3602   1438  FALL       1
I__151/O                          InMux                        217              3819   1438  FALL       1
uart_rx.out_data_6_LC_1_14_0/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_1_14_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_3_LC_1_11_1/lcout
Path End         : uart_rx.out_data_3_LC_1_13_2/in3
Capture Clock    : uart_rx.out_data_3_LC_1_13_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_3_LC_1_11_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_3_LC_1_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__153/I                          Odrv4                          0              2921   1438  FALL       1
I__153/O                          Odrv4                        372              3293   1438  FALL       1
I__155/I                          LocalMux                       0              3293   1438  FALL       1
I__155/O                          LocalMux                     309              3602   1438  FALL       1
I__156/I                          InMux                          0              3602   1438  FALL       1
I__156/O                          InMux                        217              3819   1438  FALL       1
uart_rx.out_data_3_LC_1_13_2/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_1_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_2_LC_1_11_2/lcout
Path End         : uart_rx.out_data_2_LC_1_13_1/in3
Capture Clock    : uart_rx.out_data_2_LC_1_13_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_2_LC_1_11_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_2_LC_1_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__157/I                          Odrv4                          0              2921   1438  FALL       1
I__157/O                          Odrv4                        372              3293   1438  FALL       1
I__159/I                          LocalMux                       0              3293   1438  FALL       1
I__159/O                          LocalMux                     309              3602   1438  FALL       1
I__161/I                          InMux                          0              3602   1438  FALL       1
I__161/O                          InMux                        217              3819   1438  FALL       1
uart_rx.out_data_2_LC_1_13_1/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_0_LC_1_14_7/lcout
Path End         : seven_seg.r_disp1_i_3_LC_2_16_4/in3
Capture Clock    : seven_seg.r_disp1_i_3_LC_2_16_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_14_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_0_LC_1_14_7/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__266/I                             Odrv4                          0              2921   1438  FALL       1
I__266/O                             Odrv4                        372              3293   1438  FALL       1
I__272/I                             LocalMux                       0              3293   1438  FALL       1
I__272/O                             LocalMux                     309              3602   1438  FALL       1
I__273/I                             InMux                          0              3602   1438  FALL       1
I__273/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp1_i_3_LC_2_16_4/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__685/I                                            ClkMux                         0              2073  RISE       1
I__685/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_3_LC_2_16_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_0_LC_1_14_7/lcout
Path End         : seven_seg.r_disp1_i_4_LC_2_16_2/in3
Capture Clock    : seven_seg.r_disp1_i_4_LC_2_16_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_14_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_0_LC_1_14_7/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__266/I                             Odrv4                          0              2921   1438  FALL       1
I__266/O                             Odrv4                        372              3293   1438  FALL       1
I__272/I                             LocalMux                       0              3293   1438  FALL       1
I__272/O                             LocalMux                     309              3602   1438  FALL       1
I__274/I                             InMux                          0              3602   1438  FALL       1
I__274/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp1_i_4_LC_2_16_2/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__685/I                                            ClkMux                         0              2073  RISE       1
I__685/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_4_LC_2_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_3_LC_1_13_2/lcout
Path End         : seven_seg.r_disp1_i_2_LC_2_15_3/in2
Capture Clock    : seven_seg.r_disp1_i_2_LC_2_15_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_1_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_3_LC_1_13_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__277/I                             Odrv4                          0              2921   1438  FALL       1
I__277/O                             Odrv4                        372              3293   1438  FALL       1
I__282/I                             LocalMux                       0              3293   1438  FALL       1
I__282/O                             LocalMux                     309              3602   1438  FALL       1
I__287/I                             InMux                          0              3602   1438  FALL       1
I__287/O                             InMux                        217              3819   1438  FALL       1
I__290/I                             CascadeMux                     0              3819   1438  FALL       1
I__290/O                             CascadeMux                     0              3819   1438  FALL       1
seven_seg.r_disp1_i_2_LC_2_15_3/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_2_LC_2_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_3_LC_1_13_2/lcout
Path End         : seven_seg.r_disp1_i_3_LC_2_16_4/in2
Capture Clock    : seven_seg.r_disp1_i_3_LC_2_16_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_1_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_3_LC_1_13_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__277/I                             Odrv4                          0              2921   1438  FALL       1
I__277/O                             Odrv4                        372              3293   1438  FALL       1
I__283/I                             LocalMux                       0              3293   1438  FALL       1
I__283/O                             LocalMux                     309              3602   1438  FALL       1
I__288/I                             InMux                          0              3602   1438  FALL       1
I__288/O                             InMux                        217              3819   1438  FALL       1
I__291/I                             CascadeMux                     0              3819   1438  FALL       1
I__291/O                             CascadeMux                     0              3819   1438  FALL       1
seven_seg.r_disp1_i_3_LC_2_16_4/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__685/I                                            ClkMux                         0              2073  RISE       1
I__685/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_3_LC_2_16_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_3_LC_1_13_2/lcout
Path End         : seven_seg.r_disp1_i_4_LC_2_16_2/in2
Capture Clock    : seven_seg.r_disp1_i_4_LC_2_16_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_1_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_3_LC_1_13_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__277/I                             Odrv4                          0              2921   1438  FALL       1
I__277/O                             Odrv4                        372              3293   1438  FALL       1
I__283/I                             LocalMux                       0              3293   1438  FALL       1
I__283/O                             LocalMux                     309              3602   1438  FALL       1
I__289/I                             InMux                          0              3602   1438  FALL       1
I__289/O                             InMux                        217              3819   1438  FALL       1
I__292/I                             CascadeMux                     0              3819   1438  FALL       1
I__292/O                             CascadeMux                     0              3819   1438  FALL       1
seven_seg.r_disp1_i_4_LC_2_16_2/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__685/I                                            ClkMux                         0              2073  RISE       1
I__685/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_4_LC_2_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_1_LC_1_14_2/lcout
Path End         : seven_seg.r_disp1_i_3_LC_2_16_4/in1
Capture Clock    : seven_seg.r_disp1_i_3_LC_2_16_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_1_14_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_1_LC_1_14_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__293/I                             Odrv4                          0              2921   1438  FALL       1
I__293/O                             Odrv4                        372              3293   1438  FALL       1
I__297/I                             LocalMux                       0              3293   1438  FALL       1
I__297/O                             LocalMux                     309              3602   1438  FALL       1
I__303/I                             InMux                          0              3602   1438  FALL       1
I__303/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp1_i_3_LC_2_16_4/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__685/I                                            ClkMux                         0              2073  RISE       1
I__685/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_3_LC_2_16_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_1_LC_1_14_2/lcout
Path End         : seven_seg.r_disp1_i_4_LC_2_16_2/in1
Capture Clock    : seven_seg.r_disp1_i_4_LC_2_16_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_1_14_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_1_LC_1_14_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__293/I                             Odrv4                          0              2921   1438  FALL       1
I__293/O                             Odrv4                        372              3293   1438  FALL       1
I__297/I                             LocalMux                       0              3293   1438  FALL       1
I__297/O                             LocalMux                     309              3602   1438  FALL       1
I__304/I                             InMux                          0              3602   1438  FALL       1
I__304/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp1_i_4_LC_2_16_2/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__685/I                                            ClkMux                         0              2073  RISE       1
I__685/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_4_LC_2_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_2_LC_1_13_1/lcout
Path End         : seven_seg.r_disp1_i_5_LC_2_13_0/in0
Capture Clock    : seven_seg.r_disp1_i_5_LC_2_13_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_2_LC_1_13_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__306/I                             Odrv4                          0              2921   1438  FALL       1
I__306/O                             Odrv4                        372              3293   1438  FALL       1
I__309/I                             LocalMux                       0              3293   1438  FALL       1
I__309/O                             LocalMux                     309              3602   1438  FALL       1
I__314/I                             InMux                          0              3602   1438  FALL       1
I__314/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp1_i_5_LC_2_13_0/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_5_LC_2_13_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_2_LC_1_13_1/lcout
Path End         : seven_seg.r_disp1_i_2_LC_2_15_3/in0
Capture Clock    : seven_seg.r_disp1_i_2_LC_2_15_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_2_LC_1_13_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__308/I                             Odrv4                          0              2921   1438  FALL       1
I__308/O                             Odrv4                        372              3293   1438  FALL       1
I__312/I                             LocalMux                       0              3293   1438  FALL       1
I__312/O                             LocalMux                     309              3602   1438  FALL       1
I__316/I                             InMux                          0              3602   1438  FALL       1
I__316/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp1_i_2_LC_2_15_3/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_2_LC_2_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_2_LC_1_13_1/lcout
Path End         : seven_seg.r_disp1_i_6_LC_2_13_4/in0
Capture Clock    : seven_seg.r_disp1_i_6_LC_2_13_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_2_LC_1_13_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__306/I                             Odrv4                          0              2921   1438  FALL       1
I__306/O                             Odrv4                        372              3293   1438  FALL       1
I__309/I                             LocalMux                       0              3293   1438  FALL       1
I__309/O                             LocalMux                     309              3602   1438  FALL       1
I__315/I                             InMux                          0              3602   1438  FALL       1
I__315/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp1_i_6_LC_2_13_4/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_6_LC_2_13_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_7_LC_5_10_7/lcout
Path End         : uart_rx.state_4_LC_2_10_4/in3
Capture Clock    : uart_rx.state_4_LC_2_10_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_5_10_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_7_LC_5_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__509/I                         Odrv4                          0              2921   1438  FALL       1
I__509/O                         Odrv4                        372              3293   1438  FALL       1
I__515/I                         LocalMux                       0              3293   1438  FALL       1
I__515/O                         LocalMux                     309              3602   1438  FALL       1
I__516/I                         InMux                          0              3602   1438  FALL       1
I__516/O                         InMux                        217              3819   1438  FALL       1
uart_rx.state_4_LC_2_10_4/in3    LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_6_LC_5_10_6/lcout
Path End         : uart_rx.timer_7_LC_5_10_7/in3
Capture Clock    : uart_rx.timer_7_LC_5_10_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_5_10_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_6_LC_5_10_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__625/I                            LocalMux                       0              2921   1066  FALL       1
I__625/O                            LocalMux                     309              3230   1066  FALL       1
I__631/I                            InMux                          0              3230   1066  FALL       1
I__631/O                            InMux                        217              3447   1066  FALL       1
uart_rx.timer_6_LC_5_10_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_rx.timer_6_LC_5_10_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__499/I                            InMux                          0              3693   1529  FALL       1
I__499/O                            InMux                        217              3910   1529  FALL       1
uart_rx.timer_7_LC_5_10_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_5_10_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_5_LC_5_10_5/lcout
Path End         : uart_rx.timer_6_LC_5_10_6/in3
Capture Clock    : uart_rx.timer_6_LC_5_10_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_5_LC_5_10_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_5_LC_5_10_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__588/I                            LocalMux                       0              2921   1066  FALL       1
I__588/O                            LocalMux                     309              3230   1066  FALL       1
I__594/I                            InMux                          0              3230   1066  FALL       1
I__594/O                            InMux                        217              3447   1066  FALL       1
uart_rx.timer_5_LC_5_10_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_rx.timer_5_LC_5_10_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__500/I                            InMux                          0              3693   1529  FALL       1
I__500/O                            InMux                        217              3910   1529  FALL       1
uart_rx.timer_6_LC_5_10_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_5_10_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_4_LC_5_10_4/lcout
Path End         : uart_rx.timer_5_LC_5_10_5/in3
Capture Clock    : uart_rx.timer_5_LC_5_10_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_4_LC_5_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_4_LC_5_10_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__575/I                            LocalMux                       0              2921   1066  FALL       1
I__575/O                            LocalMux                     309              3230   1066  FALL       1
I__581/I                            InMux                          0              3230   1066  FALL       1
I__581/O                            InMux                        217              3447   1066  FALL       1
uart_rx.timer_4_LC_5_10_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_rx.timer_4_LC_5_10_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__501/I                            InMux                          0              3693   1529  FALL       1
I__501/O                            InMux                        217              3910   1529  FALL       1
uart_rx.timer_5_LC_5_10_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_5_LC_5_10_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_3_LC_5_10_3/lcout
Path End         : uart_rx.timer_4_LC_5_10_4/in3
Capture Clock    : uart_rx.timer_4_LC_5_10_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_3_LC_5_10_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_3_LC_5_10_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__468/I                            LocalMux                       0              2921   1066  FALL       1
I__468/O                            LocalMux                     309              3230   1066  FALL       1
I__472/I                            InMux                          0              3230   1066  FALL       1
I__472/O                            InMux                        217              3447   1066  FALL       1
uart_rx.timer_3_LC_5_10_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_rx.timer_3_LC_5_10_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__420/I                            InMux                          0              3693   1529  FALL       1
I__420/O                            InMux                        217              3910   1529  FALL       1
uart_rx.timer_4_LC_5_10_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_4_LC_5_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_2_LC_5_10_2/lcout
Path End         : uart_rx.timer_3_LC_5_10_3/in3
Capture Clock    : uart_rx.timer_3_LC_5_10_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_2_LC_5_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_2_LC_5_10_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__559/I                            LocalMux                       0              2921   1066  FALL       1
I__559/O                            LocalMux                     309              3230   1066  FALL       1
I__565/I                            InMux                          0              3230   1066  FALL       1
I__565/O                            InMux                        217              3447   1066  FALL       1
uart_rx.timer_2_LC_5_10_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_rx.timer_2_LC_5_10_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__421/I                            InMux                          0              3693   1529  FALL       1
I__421/O                            InMux                        217              3910   1529  FALL       1
uart_rx.timer_3_LC_5_10_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_3_LC_5_10_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_1_LC_5_10_1/lcout
Path End         : uart_rx.timer_2_LC_5_10_2/in3
Capture Clock    : uart_rx.timer_2_LC_5_10_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_1_LC_5_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_1_LC_5_10_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__603/I                            LocalMux                       0              2921   1066  FALL       1
I__603/O                            LocalMux                     309              3230   1066  FALL       1
I__607/I                            InMux                          0              3230   1066  FALL       1
I__607/O                            InMux                        217              3447   1066  FALL       1
uart_rx.timer_1_LC_5_10_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_rx.timer_1_LC_5_10_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__422/I                            InMux                          0              3693   1529  FALL       1
I__422/O                            InMux                        217              3910   1529  FALL       1
uart_rx.timer_2_LC_5_10_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_2_LC_5_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_0_LC_5_10_0/lcout
Path End         : uart_rx.timer_1_LC_5_10_1/in3
Capture Clock    : uart_rx.timer_1_LC_5_10_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_5_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_0_LC_5_10_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__639/I                            LocalMux                       0              2921   1066  FALL       1
I__639/O                            LocalMux                     309              3230   1066  FALL       1
I__643/I                            InMux                          0              3230   1066  FALL       1
I__643/O                            InMux                        217              3447   1066  FALL       1
uart_rx.timer_0_LC_5_10_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_rx.timer_0_LC_5_10_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__423/I                            InMux                          0              3693   1529  FALL       1
I__423/O                            InMux                        217              3910   1529  FALL       1
uart_rx.timer_1_LC_5_10_1/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_1_LC_5_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_1_LC_1_11_0/lcout
Path End         : uart_rx.out_data_1_LC_1_14_2/in3
Capture Clock    : uart_rx.out_data_1_LC_1_14_2/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1066
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_1_LC_1_11_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_1_LC_1_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__136/I                          Odrv12                         0              2921   1606  FALL       1
I__136/O                          Odrv12                       540              3461   1606  FALL       1
I__138/I                          LocalMux                       0              3461   1606  FALL       1
I__138/O                          LocalMux                     309              3770   1606  FALL       1
I__140/I                          InMux                          0              3770   1606  FALL       1
I__140/O                          InMux                        217              3987   1606  FALL       1
uart_rx.out_data_1_LC_1_14_2/in3  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_1_14_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_0_LC_1_11_3/lcout
Path End         : uart_rx.out_data_0_LC_1_14_7/in3
Capture Clock    : uart_rx.out_data_0_LC_1_14_7/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1066
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_0_LC_1_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_0_LC_1_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__223/I                          Odrv12                         0              2921   1606  FALL       1
I__223/O                          Odrv12                       540              3461   1606  FALL       1
I__225/I                          LocalMux                       0              3461   1606  FALL       1
I__225/O                          LocalMux                     309              3770   1606  FALL       1
I__226/I                          InMux                          0              3770   1606  FALL       1
I__226/O                          InMux                        217              3987   1606  FALL       1
uart_rx.out_data_0_LC_1_14_7/in3  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_14_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_2_LC_1_13_1/lcout
Path End         : seven_seg.r_disp1_i_3_LC_2_16_4/in0
Capture Clock    : seven_seg.r_disp1_i_3_LC_2_16_4/clk
Hold Constraint  : 0p
Path slack       : 1634p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1094
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4015
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_2_LC_1_13_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__308/I                             Odrv4                          0              2921   1438  FALL       1
I__308/O                             Odrv4                        372              3293   1438  FALL       1
I__313/I                             Span4Mux_s1_v                  0              3293   1634  FALL       1
I__313/O                             Span4Mux_s1_v                196              3489   1634  FALL       1
I__317/I                             LocalMux                       0              3489   1634  FALL       1
I__317/O                             LocalMux                     309              3798   1634  FALL       1
I__318/I                             InMux                          0              3798   1634  FALL       1
I__318/O                             InMux                        217              4015   1634  FALL       1
seven_seg.r_disp1_i_3_LC_2_16_4/in0  LogicCell40_SEQ_MODE_1000      0              4015   1634  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__685/I                                            ClkMux                         0              2073  RISE       1
I__685/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_3_LC_2_16_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_2_LC_1_13_1/lcout
Path End         : seven_seg.r_disp1_i_4_LC_2_16_2/in0
Capture Clock    : seven_seg.r_disp1_i_4_LC_2_16_2/clk
Hold Constraint  : 0p
Path slack       : 1634p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1094
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4015
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_2_LC_1_13_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__308/I                             Odrv4                          0              2921   1438  FALL       1
I__308/O                             Odrv4                        372              3293   1438  FALL       1
I__313/I                             Span4Mux_s1_v                  0              3293   1634  FALL       1
I__313/O                             Span4Mux_s1_v                196              3489   1634  FALL       1
I__317/I                             LocalMux                       0              3489   1634  FALL       1
I__317/O                             LocalMux                     309              3798   1634  FALL       1
I__319/I                             InMux                          0              3798   1634  FALL       1
I__319/O                             InMux                        217              4015   1634  FALL       1
seven_seg.r_disp1_i_4_LC_2_16_2/in0  LogicCell40_SEQ_MODE_1000      0              4015   1634  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__685/I                                            ClkMux                         0              2073  RISE       1
I__685/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_4_LC_2_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_7_LC_5_10_7/lcout
Path End         : uart_rx.timer_8_LC_5_11_0/in3
Capture Clock    : uart_rx.timer_8_LC_5_11_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1165
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_5_10_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_7_LC_5_10_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__506/I                            LocalMux                       0              2921   1066  FALL       1
I__506/O                            LocalMux                     309              3230   1066  FALL       1
I__512/I                            InMux                          0              3230   1066  FALL       1
I__512/O                            InMux                        217              3447   1066  FALL       1
uart_rx.timer_7_LC_5_10_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
uart_rx.timer_7_LC_5_10_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_5_11_0_/carryinitin      ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_5_11_0_/carryinitout     ICE_CARRY_IN_MUX             175              3868   1704  FALL       1
I__498/I                            InMux                          0              3868   1704  FALL       1
I__498/O                            InMux                        217              4086   1704  FALL       1
uart_rx.timer_8_LC_5_11_0/in3       LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__682/I                                            ClkMux                         0              2073  RISE       1
I__682/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_8_LC_5_11_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_6_LC_5_10_6/lcout
Path End         : uart_rx.state_4_LC_2_10_4/in2
Capture Clock    : uart_rx.state_4_LC_2_10_4/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1165
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_5_10_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_6_LC_5_10_6/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__627/I                               Odrv4                          0              2921   1704  FALL       1
I__627/O                               Odrv4                        372              3293   1704  FALL       1
I__633/I                               LocalMux                       0              3293   1704  FALL       1
I__633/O                               LocalMux                     309              3602   1704  FALL       1
I__634/I                               InMux                          0              3602   1704  FALL       1
I__634/O                               InMux                        217              3819   1704  FALL       1
uart_rx.state_RNO_1_4_LC_2_10_3/in3    LogicCell40_SEQ_MODE_0000      0              3819   1704  FALL       1
uart_rx.state_RNO_1_4_LC_2_10_3/ltout  LogicCell40_SEQ_MODE_0000    267              4086   1704  RISE       1
I__212/I                               CascadeMux                     0              4086   1704  RISE       1
I__212/O                               CascadeMux                     0              4086   1704  RISE       1
uart_rx.state_4_LC_2_10_4/in2          LogicCell40_SEQ_MODE_1000      0              4086   1704  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_5_LC_2_10_2/lcout
Path End         : uart_rx.state_2_LC_6_10_1/in3
Capture Clock    : uart_rx.state_2_LC_6_10_1/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1214
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_2_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_5_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__476/I                         Odrv4                          0              2921   1753  FALL       1
I__476/O                         Odrv4                        372              3293   1753  FALL       1
I__481/I                         Span4Mux_h                     0              3293   1753  FALL       1
I__481/O                         Span4Mux_h                   316              3609   1753  FALL       1
I__486/I                         LocalMux                       0              3609   1753  FALL       1
I__486/O                         LocalMux                     309              3917   1753  FALL       1
I__487/I                         InMux                          0              3917   1753  FALL       1
I__487/O                         InMux                        217              4135   1753  FALL       1
uart_rx.state_2_LC_6_10_1/in3    LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__683/I                                            ClkMux                         0              2073  RISE       1
I__683/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_6_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_5_9_6/lcout
Path End         : uart_rx.r_valid_LC_2_13_6/in0
Capture Clock    : uart_rx.r_valid_LC_2_13_6/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1270
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4191
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_5_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1431  FALL       5
I__659/I                        Odrv4                          0              2921   1809  FALL       1
I__659/O                        Odrv4                        372              3293   1809  FALL       1
I__663/I                        Span4Mux_v                     0              3293   1809  FALL       1
I__663/O                        Span4Mux_v                   372              3665   1809  FALL       1
I__664/I                        LocalMux                       0              3665   1809  FALL       1
I__664/O                        LocalMux                     309              3973   1809  FALL       1
I__666/I                        InMux                          0              3973   1809  FALL       1
I__666/O                        InMux                        217              4191   1809  FALL       1
uart_rx.r_valid_LC_2_13_6/in0   LogicCell40_SEQ_MODE_1000      0              4191   1809  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_13_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_2_10_4/lcout
Path End         : uart_rx.state_6_LC_2_10_6/in2
Capture Clock    : uart_rx.state_6_LC_2_10_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_2_10_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       8
I__395/I                                 LocalMux                       0              2921   1333  FALL       1
I__395/O                                 LocalMux                     309              3230   1333  FALL       1
I__402/I                                 InMux                          0              3230   1333  FALL       1
I__402/O                                 InMux                        217              3447   1333  FALL       1
uart_rx.state_RNIFE0G_4_LC_2_10_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_rx.state_RNIFE0G_4_LC_2_10_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__186/I                                 LocalMux                       0              3735   1880  FALL       1
I__186/O                                 LocalMux                     309              4044   1880  FALL       1
I__187/I                                 InMux                          0              4044   1880  FALL       1
I__187/O                                 InMux                        217              4261   1880  FALL       1
I__188/I                                 CascadeMux                     0              4261   1880  FALL       1
I__188/O                                 CascadeMux                     0              4261   1880  FALL       1
uart_rx.state_6_LC_2_10_6/in2            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_6_LC_2_10_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_3_LC_1_9_3/lcout
Path End         : uart_rx.state_5_LC_2_10_2/in0
Capture Clock    : uart_rx.state_5_LC_2_10_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_9_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_3_LC_1_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__116/I                                 LocalMux                       0              2921   1880  FALL       1
I__116/O                                 LocalMux                     309              3230   1880  FALL       1
I__118/I                                 InMux                          0              3230   1880  FALL       1
I__118/O                                 InMux                        217              3447   1880  FALL       1
uart_rx.index_RNIA1FR_3_LC_1_10_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNIA1FR_3_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       5
I__205/I                                 LocalMux                       0              3735   1880  FALL       1
I__205/O                                 LocalMux                     309              4044   1880  FALL       1
I__207/I                                 InMux                          0              4044   1880  FALL       1
I__207/O                                 InMux                        217              4261   1880  FALL       1
uart_rx.state_5_LC_2_10_2/in0            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_2_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_3_LC_1_9_3/lcout
Path End         : uart_rx.r_data_2_LC_1_11_2/in3
Capture Clock    : uart_rx.r_data_2_LC_1_11_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_9_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_3_LC_1_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__116/I                                 LocalMux                       0              2921   1880  FALL       1
I__116/O                                 LocalMux                     309              3230   1880  FALL       1
I__118/I                                 InMux                          0              3230   1880  FALL       1
I__118/O                                 InMux                        217              3447   1880  FALL       1
uart_rx.index_RNIA1FR_3_LC_1_10_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNIA1FR_3_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       5
I__206/I                                 LocalMux                       0              3735   1880  FALL       1
I__206/O                                 LocalMux                     309              4044   1880  FALL       1
I__209/I                                 InMux                          0              4044   1880  FALL       1
I__209/O                                 InMux                        217              4261   1880  FALL       1
uart_rx.r_data_2_LC_1_11_2/in3           LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_2_LC_1_11_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_3_LC_1_9_3/lcout
Path End         : uart_rx.state_6_LC_2_10_6/in0
Capture Clock    : uart_rx.state_6_LC_2_10_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_9_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_3_LC_1_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__116/I                                 LocalMux                       0              2921   1880  FALL       1
I__116/O                                 LocalMux                     309              3230   1880  FALL       1
I__118/I                                 InMux                          0              3230   1880  FALL       1
I__118/O                                 InMux                        217              3447   1880  FALL       1
uart_rx.index_RNIA1FR_3_LC_1_10_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNIA1FR_3_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       5
I__205/I                                 LocalMux                       0              3735   1880  FALL       1
I__205/O                                 LocalMux                     309              4044   1880  FALL       1
I__208/I                                 InMux                          0              4044   1880  FALL       1
I__208/O                                 InMux                        217              4261   1880  FALL       1
uart_rx.state_6_LC_2_10_6/in0            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_6_LC_2_10_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_3_LC_1_9_3/lcout
Path End         : uart_rx.r_data_3_LC_1_11_1/in0
Capture Clock    : uart_rx.r_data_3_LC_1_11_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_9_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_3_LC_1_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__116/I                                 LocalMux                       0              2921   1880  FALL       1
I__116/O                                 LocalMux                     309              3230   1880  FALL       1
I__118/I                                 InMux                          0              3230   1880  FALL       1
I__118/O                                 InMux                        217              3447   1880  FALL       1
uart_rx.index_RNIA1FR_3_LC_1_10_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNIA1FR_3_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       5
I__206/I                                 LocalMux                       0              3735   1880  FALL       1
I__206/O                                 LocalMux                     309              4044   1880  FALL       1
I__210/I                                 InMux                          0              4044   1880  FALL       1
I__210/O                                 InMux                        217              4261   1880  FALL       1
uart_rx.r_data_3_LC_1_11_1/in0           LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_3_LC_1_11_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_3_LC_1_9_3/lcout
Path End         : uart_rx.r_data_6_LC_1_11_4/in3
Capture Clock    : uart_rx.r_data_6_LC_1_11_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_9_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_3_LC_1_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__116/I                                 LocalMux                       0              2921   1880  FALL       1
I__116/O                                 LocalMux                     309              3230   1880  FALL       1
I__118/I                                 InMux                          0              3230   1880  FALL       1
I__118/O                                 InMux                        217              3447   1880  FALL       1
uart_rx.index_RNIA1FR_3_LC_1_10_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNIA1FR_3_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       5
I__206/I                                 LocalMux                       0              3735   1880  FALL       1
I__206/O                                 LocalMux                     309              4044   1880  FALL       1
I__211/I                                 InMux                          0              4044   1880  FALL       1
I__211/O                                 InMux                        217              4261   1880  FALL       1
uart_rx.r_data_6_LC_1_11_4/in3           LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_6_LC_1_11_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_1_9_2/lcout
Path End         : uart_rx.r_data_0_LC_1_11_3/in3
Capture Clock    : uart_rx.r_data_0_LC_1_11_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_9_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_1_9_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__121/I                                   LocalMux                       0              2921   1880  FALL       1
I__121/O                                   LocalMux                     309              3230   1880  FALL       1
I__124/I                                   InMux                          0              3230   1880  FALL       1
I__124/O                                   InMux                        217              3447   1880  FALL       1
uart_rx.index_RNIA1FR_0_3_LC_1_10_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNIA1FR_0_3_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__163/I                                   LocalMux                       0              3735   1880  FALL       1
I__163/O                                   LocalMux                     309              4044   1880  FALL       1
I__164/I                                   InMux                          0              4044   1880  FALL       1
I__164/O                                   InMux                        217              4261   1880  FALL       1
uart_rx.r_data_0_LC_1_11_3/in3             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_0_LC_1_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_1_9_2/lcout
Path End         : uart_rx.r_data_1_LC_1_11_0/in0
Capture Clock    : uart_rx.r_data_1_LC_1_11_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_9_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_1_9_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__121/I                                   LocalMux                       0              2921   1880  FALL       1
I__121/O                                   LocalMux                     309              3230   1880  FALL       1
I__124/I                                   InMux                          0              3230   1880  FALL       1
I__124/O                                   InMux                        217              3447   1880  FALL       1
uart_rx.index_RNIA1FR_0_3_LC_1_10_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNIA1FR_0_3_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__163/I                                   LocalMux                       0              3735   1880  FALL       1
I__163/O                                   LocalMux                     309              4044   1880  FALL       1
I__165/I                                   InMux                          0              4044   1880  FALL       1
I__165/O                                   InMux                        217              4261   1880  FALL       1
uart_rx.r_data_1_LC_1_11_0/in0             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_1_LC_1_11_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_1_9_2/lcout
Path End         : uart_rx.r_data_4_LC_1_11_7/in3
Capture Clock    : uart_rx.r_data_4_LC_1_11_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_9_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_1_9_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__121/I                                   LocalMux                       0              2921   1880  FALL       1
I__121/O                                   LocalMux                     309              3230   1880  FALL       1
I__124/I                                   InMux                          0              3230   1880  FALL       1
I__124/O                                   InMux                        217              3447   1880  FALL       1
uart_rx.index_RNIA1FR_0_3_LC_1_10_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNIA1FR_0_3_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__163/I                                   LocalMux                       0              3735   1880  FALL       1
I__163/O                                   LocalMux                     309              4044   1880  FALL       1
I__166/I                                   InMux                          0              4044   1880  FALL       1
I__166/O                                   InMux                        217              4261   1880  FALL       1
uart_rx.r_data_4_LC_1_11_7/in3             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_4_LC_1_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_1_9_2/lcout
Path End         : uart_rx.r_data_5_LC_1_11_6/in0
Capture Clock    : uart_rx.r_data_5_LC_1_11_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_9_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_1_9_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__121/I                                   LocalMux                       0              2921   1880  FALL       1
I__121/O                                   LocalMux                     309              3230   1880  FALL       1
I__124/I                                   InMux                          0              3230   1880  FALL       1
I__124/O                                   InMux                        217              3447   1880  FALL       1
uart_rx.index_RNIA1FR_0_3_LC_1_10_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNIA1FR_0_3_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__163/I                                   LocalMux                       0              3735   1880  FALL       1
I__163/O                                   LocalMux                     309              4044   1880  FALL       1
I__167/I                                   InMux                          0              4044   1880  FALL       1
I__167/O                                   InMux                        217              4261   1880  FALL       1
uart_rx.r_data_5_LC_1_11_6/in0             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_5_LC_1_11_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_1_9_0/lcout
Path End         : uart_rx.r_data_1_LC_1_11_0/in3
Capture Clock    : uart_rx.r_data_1_LC_1_11_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_1_9_0/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__173/I                                    LocalMux                       0              2921   1880  FALL       1
I__173/O                                    LocalMux                     309              3230   1880  FALL       1
I__178/I                                    InMux                          0              3230   1880  FALL       1
I__178/O                                    InMux                        217              3447   1880  FALL       1
uart_rx.state_RNI8GO31_0_4_LC_1_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.state_RNI8GO31_0_4_LC_1_10_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__111/I                                    LocalMux                       0              3735   1880  FALL       1
I__111/O                                    LocalMux                     309              4044   1880  FALL       1
I__112/I                                    InMux                          0              4044   1880  FALL       1
I__112/O                                    InMux                        217              4261   1880  FALL       1
uart_rx.r_data_1_LC_1_11_0/in3              LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_1_LC_1_11_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_1_9_0/lcout
Path End         : uart_rx.r_data_3_LC_1_11_1/in2
Capture Clock    : uart_rx.r_data_3_LC_1_11_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_1_9_0/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__173/I                                    LocalMux                       0              2921   1880  FALL       1
I__173/O                                    LocalMux                     309              3230   1880  FALL       1
I__178/I                                    InMux                          0              3230   1880  FALL       1
I__178/O                                    InMux                        217              3447   1880  FALL       1
uart_rx.state_RNI8GO31_0_4_LC_1_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.state_RNI8GO31_0_4_LC_1_10_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__111/I                                    LocalMux                       0              3735   1880  FALL       1
I__111/O                                    LocalMux                     309              4044   1880  FALL       1
I__113/I                                    InMux                          0              4044   1880  FALL       1
I__113/O                                    InMux                        217              4261   1880  FALL       1
I__114/I                                    CascadeMux                     0              4261   1880  FALL       1
I__114/O                                    CascadeMux                     0              4261   1880  FALL       1
uart_rx.r_data_3_LC_1_11_1/in2              LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_3_LC_1_11_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_1_9_0/lcout
Path End         : uart_rx.r_data_0_LC_1_11_3/in1
Capture Clock    : uart_rx.r_data_0_LC_1_11_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_1_9_0/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__173/I                                    LocalMux                       0              2921   1880  FALL       1
I__173/O                                    LocalMux                     309              3230   1880  FALL       1
I__179/I                                    InMux                          0              3230   1880  FALL       1
I__179/O                                    InMux                        217              3447   1880  FALL       1
uart_rx.state_RNI8GO31_1_4_LC_1_10_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.state_RNI8GO31_1_4_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__108/I                                    LocalMux                       0              3735   1880  FALL       1
I__108/O                                    LocalMux                     309              4044   1880  FALL       1
I__109/I                                    InMux                          0              4044   1880  FALL       1
I__109/O                                    InMux                        217              4261   1880  FALL       1
uart_rx.r_data_0_LC_1_11_3/in1              LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_0_LC_1_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_1_9_0/lcout
Path End         : uart_rx.r_data_2_LC_1_11_2/in0
Capture Clock    : uart_rx.r_data_2_LC_1_11_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_1_9_0/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__173/I                                    LocalMux                       0              2921   1880  FALL       1
I__173/O                                    LocalMux                     309              3230   1880  FALL       1
I__179/I                                    InMux                          0              3230   1880  FALL       1
I__179/O                                    InMux                        217              3447   1880  FALL       1
uart_rx.state_RNI8GO31_1_4_LC_1_10_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.state_RNI8GO31_1_4_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__108/I                                    LocalMux                       0              3735   1880  FALL       1
I__108/O                                    LocalMux                     309              4044   1880  FALL       1
I__110/I                                    InMux                          0              4044   1880  FALL       1
I__110/O                                    InMux                        217              4261   1880  FALL       1
uart_rx.r_data_2_LC_1_11_2/in0              LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_2_LC_1_11_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_2_10_4/lcout
Path End         : uart_rx.r_data_5_LC_1_11_6/in1
Capture Clock    : uart_rx.r_data_5_LC_1_11_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_2_10_4/lcout         LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       8
I__394/I                                LocalMux                       0              2921   1880  FALL       1
I__394/O                                LocalMux                     309              3230   1880  FALL       1
I__398/I                                InMux                          0              3230   1880  FALL       1
I__398/O                                InMux                        217              3447   1880  FALL       1
uart_rx.r_data_RNO_0_5_LC_1_10_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.r_data_RNO_0_5_LC_1_10_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__171/I                                LocalMux                       0              3735   1880  FALL       1
I__171/O                                LocalMux                     309              4044   1880  FALL       1
I__172/I                                InMux                          0              4044   1880  FALL       1
I__172/O                                InMux                        217              4261   1880  FALL       1
uart_rx.r_data_5_LC_1_11_6/in1          LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_5_LC_1_11_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_2_10_4/lcout
Path End         : uart_rx.r_data_4_LC_1_11_7/in1
Capture Clock    : uart_rx.r_data_4_LC_1_11_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_2_10_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       8
I__394/I                                  LocalMux                       0              2921   1880  FALL       1
I__394/O                                  LocalMux                     309              3230   1880  FALL       1
I__401/I                                  InMux                          0              3230   1880  FALL       1
I__401/O                                  InMux                        217              3447   1880  FALL       1
uart_rx.state_RNI8GO31_4_LC_1_10_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.state_RNI8GO31_4_LC_1_10_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__168/I                                  LocalMux                       0              3735   1880  FALL       1
I__168/O                                  LocalMux                     309              4044   1880  FALL       1
I__169/I                                  InMux                          0              4044   1880  FALL       1
I__169/O                                  InMux                        217              4261   1880  FALL       1
uart_rx.r_data_4_LC_1_11_7/in1            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_4_LC_1_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_2_10_4/lcout
Path End         : uart_rx.r_data_6_LC_1_11_4/in0
Capture Clock    : uart_rx.r_data_6_LC_1_11_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_2_10_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       8
I__394/I                                  LocalMux                       0              2921   1880  FALL       1
I__394/O                                  LocalMux                     309              3230   1880  FALL       1
I__401/I                                  InMux                          0              3230   1880  FALL       1
I__401/O                                  InMux                        217              3447   1880  FALL       1
uart_rx.state_RNI8GO31_4_LC_1_10_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.state_RNI8GO31_4_LC_1_10_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__168/I                                  LocalMux                       0              3735   1880  FALL       1
I__168/O                                  LocalMux                     309              4044   1880  FALL       1
I__170/I                                  InMux                          0              4044   1880  FALL       1
I__170/O                                  InMux                        217              4261   1880  FALL       1
uart_rx.r_data_6_LC_1_11_4/in0            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_6_LC_1_11_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_5_LC_2_10_2/lcout
Path End         : uart_rx.index_3_LC_1_9_3/in2
Capture Clock    : uart_rx.index_3_LC_1_9_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_2_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_5_LC_2_10_2/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__475/I                               LocalMux                       0              2921   1880  FALL       1
I__475/O                               LocalMux                     309              3230   1880  FALL       1
I__480/I                               InMux                          0              3230   1880  FALL       1
I__480/O                               InMux                        217              3447   1880  FALL       1
uart_rx.index_RNO_0_3_LC_1_10_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNO_0_3_LC_1_10_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__128/I                               LocalMux                       0              3735   1880  FALL       1
I__128/O                               LocalMux                     309              4044   1880  FALL       1
I__129/I                               InMux                          0              4044   1880  FALL       1
I__129/O                               InMux                        217              4261   1880  FALL       1
I__130/I                               CascadeMux                     0              4261   1880  FALL       1
I__130/O                               CascadeMux                     0              4261   1880  FALL       1
uart_rx.index_3_LC_1_9_3/in2           LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_9_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_7_LC_5_10_7/lcout
Path End         : uart_rx.state_2_LC_6_10_1/in0
Capture Clock    : uart_rx.state_2_LC_6_10_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_5_10_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_7_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__507/I                               LocalMux                       0              2921   1880  FALL       1
I__507/O                               LocalMux                     309              3230   1880  FALL       1
I__513/I                               InMux                          0              3230   1880  FALL       1
I__513/O                               InMux                        217              3447   1880  FALL       1
uart_rx.state_RNO_0_2_LC_6_11_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.state_RNO_0_2_LC_6_11_2/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__502/I                               LocalMux                       0              3735   1880  FALL       1
I__502/O                               LocalMux                     309              4044   1880  FALL       1
I__503/I                               InMux                          0              4044   1880  FALL       1
I__503/O                               InMux                        217              4261   1880  FALL       1
uart_rx.state_2_LC_6_10_1/in0          LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__683/I                                            ClkMux                         0              2073  RISE       1
I__683/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_6_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_7_LC_5_10_7/lcout
Path End         : uart_rx.state_3_LC_4_10_1/in0
Capture Clock    : uart_rx.state_3_LC_4_10_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_5_10_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_7_LC_5_10_7/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__508/I                               LocalMux                       0              2921   1880  FALL       1
I__508/O                               LocalMux                     309              3230   1880  FALL       1
I__514/I                               InMux                          0              3230   1880  FALL       1
I__514/O                               InMux                        217              3447   1880  FALL       1
uart_rx.state_RNO_2_3_LC_4_11_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.state_RNO_2_3_LC_4_11_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__390/I                               LocalMux                       0              3735   1880  FALL       1
I__390/O                               LocalMux                     309              4044   1880  FALL       1
I__391/I                               InMux                          0              4044   1880  FALL       1
I__391/O                               InMux                        217              4261   1880  FALL       1
uart_rx.state_3_LC_4_10_1/in0          LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_4_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_1_LC_6_10_4/lcout
Path End         : uart_rx.timer_0_LC_5_10_0/in2
Capture Clock    : uart_rx.timer_0_LC_5_10_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__683/I                                            ClkMux                         0              2073  RISE       1
I__683/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_6_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_1_LC_6_10_4/lcout         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__550/I                                LocalMux                       0              2921   1431  FALL       1
I__550/O                                LocalMux                     309              3230   1431  FALL       1
I__553/I                                InMux                          0              3230   1880  FALL       1
I__553/O                                InMux                        217              3447   1880  FALL       1
uart_rx.state_RNISTIG_1_LC_5_9_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.state_RNISTIG_1_LC_5_9_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__424/I                                LocalMux                       0              3735   1880  FALL       1
I__424/O                                LocalMux                     309              4044   1880  FALL       1
I__426/I                                InMux                          0              4044   1880  FALL       1
I__426/O                                InMux                        217              4261   1880  FALL       1
I__428/I                                CascadeMux                     0              4261   1880  FALL       1
I__428/O                                CascadeMux                     0              4261   1880  FALL       1
uart_rx.timer_0_LC_5_10_0/in2           LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_5_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_1_LC_6_10_4/lcout
Path End         : uart_rx.timer_0_LC_5_10_0/in3
Capture Clock    : uart_rx.timer_0_LC_5_10_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__683/I                                            ClkMux                         0              2073  RISE       1
I__683/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_6_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_1_LC_6_10_4/lcout         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__550/I                                LocalMux                       0              2921   1431  FALL       1
I__550/O                                LocalMux                     309              3230   1431  FALL       1
I__553/I                                InMux                          0              3230   1880  FALL       1
I__553/O                                InMux                        217              3447   1880  FALL       1
uart_rx.state_RNISTIG_1_LC_5_9_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.state_RNISTIG_1_LC_5_9_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__425/I                                LocalMux                       0              3735   1880  FALL       1
I__425/O                                LocalMux                     309              4044   1880  FALL       1
I__427/I                                InMux                          0              4044   1880  FALL       1
I__427/O                                InMux                        217              4261   1880  FALL       1
uart_rx.timer_0_LC_5_10_0/in3           LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_5_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_0_LC_5_10_0/lcout
Path End         : uart_rx.state_3_LC_4_10_1/in3
Capture Clock    : uart_rx.state_3_LC_4_10_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_5_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_0_LC_5_10_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__637/I                                 LocalMux                       0              2921   1880  FALL       1
I__637/O                                 LocalMux                     309              3230   1880  FALL       1
I__641/I                                 InMux                          0              3230   1880  FALL       1
I__641/O                                 InMux                        217              3447   1880  FALL       1
uart_rx.timer_RNIOEPH_0_LC_4_10_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.timer_RNIOEPH_0_LC_4_10_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       3
I__490/I                                 LocalMux                       0              3735   1880  FALL       1
I__490/O                                 LocalMux                     309              4044   1880  FALL       1
I__493/I                                 InMux                          0              4044   1880  FALL       1
I__493/O                                 InMux                        217              4261   1880  FALL       1
uart_rx.state_3_LC_4_10_1/in3            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_4_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_5_9_6/lcout
Path End         : uart_rx.state_1_LC_6_10_4/in0
Capture Clock    : uart_rx.state_1_LC_6_10_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_5_9_6/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1431  FALL       5
I__657/I                              LocalMux                       0              2921   1880  FALL       1
I__657/O                              LocalMux                     309              3230   1880  FALL       1
I__660/I                              InMux                          0              3230   1880  FALL       1
I__660/O                              InMux                        217              3447   1880  FALL       1
uart_rx.state_RNO_0_1_LC_6_9_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.state_RNO_0_1_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__708/I                              LocalMux                       0              3735   1880  FALL       1
I__708/O                              LocalMux                     309              4044   1880  FALL       1
I__709/I                              InMux                          0              4044   1880  FALL       1
I__709/O                              InMux                        217              4261   1880  FALL       1
uart_rx.state_1_LC_6_10_4/in0         LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__683/I                                            ClkMux                         0              2073  RISE       1
I__683/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_6_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_4_10_1/lcout
Path End         : uart_rx.state_0_LC_5_9_6/in1
Capture Clock    : uart_rx.state_0_LC_5_9_6/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1438
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4359
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_4_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_4_10_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1971  FALL       5
I__430/I                                 LocalMux                       0              2921   1978  FALL       1
I__430/O                                 LocalMux                     309              3230   1978  FALL       1
I__434/I                                 InMux                          0              3230   1978  FALL       1
I__434/O                                 InMux                        217              3447   1978  FALL       1
uart_rx.state_RNI1KSO_6_LC_4_10_5/in0    LogicCell40_SEQ_MODE_0000      0              3447   1978  FALL       1
uart_rx.state_RNI1KSO_6_LC_4_10_5/lcout  LogicCell40_SEQ_MODE_0000    386              3833   1978  FALL       2
I__438/I                                 LocalMux                       0              3833   1978  FALL       1
I__438/O                                 LocalMux                     309              4142   1978  FALL       1
I__439/I                                 InMux                          0              4142   1978  FALL       1
I__439/O                                 InMux                        217              4359   1978  FALL       1
uart_rx.state_0_LC_5_9_6/in1             LogicCell40_SEQ_MODE_1000      0              4359   1978  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_4_10_1/lcout
Path End         : uart_rx.state_3_LC_4_10_1/in1
Capture Clock    : uart_rx.state_3_LC_4_10_1/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1438
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4359
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_4_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_4_10_1/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1971  FALL       5
I__430/I                               LocalMux                       0              2921   1978  FALL       1
I__430/O                               LocalMux                     309              3230   1978  FALL       1
I__435/I                               InMux                          0              3230   1978  FALL       1
I__435/O                               InMux                        217              3447   1978  FALL       1
uart_rx.state_RNO_0_3_LC_4_10_3/in0    LogicCell40_SEQ_MODE_0000      0              3447   1978  FALL       1
uart_rx.state_RNO_0_3_LC_4_10_3/lcout  LogicCell40_SEQ_MODE_0000    386              3833   1978  FALL       1
I__415/I                               LocalMux                       0              3833   1978  FALL       1
I__415/O                               LocalMux                     309              4142   1978  FALL       1
I__416/I                               InMux                          0              4142   1978  FALL       1
I__416/O                               InMux                        217              4359   1978  FALL       1
uart_rx.state_3_LC_4_10_1/in1          LogicCell40_SEQ_MODE_1000      0              4359   1978  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_4_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_1_LC_6_10_4/lcout
Path End         : uart_rx.state_0_LC_5_9_6/in3
Capture Clock    : uart_rx.state_0_LC_5_9_6/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1438
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4359
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__683/I                                            ClkMux                         0              2073  RISE       1
I__683/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_6_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_1_LC_6_10_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__550/I                                 LocalMux                       0              2921   1431  FALL       1
I__550/O                                 LocalMux                     309              3230   1431  FALL       1
I__555/I                                 InMux                          0              3230   1431  FALL       1
I__555/O                                 InMux                        217              3447   1431  FALL       1
uart_rx.state_RNIQ0062_1_LC_5_9_2/in0    LogicCell40_SEQ_MODE_0000      0              3447   1431  FALL       1
uart_rx.state_RNIQ0062_1_LC_5_9_2/lcout  LogicCell40_SEQ_MODE_0000    386              3833   1978  FALL       1
I__436/I                                 LocalMux                       0              3833   1978  FALL       1
I__436/O                                 LocalMux                     309              4142   1978  FALL       1
I__437/I                                 InMux                          0              4142   1978  FALL       1
I__437/O                                 InMux                        217              4359   1978  FALL       1
uart_rx.state_0_LC_5_9_6/in3             LogicCell40_SEQ_MODE_1000      0              4359   1978  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_4_10_1/lcout
Path End         : uart_rx.state_iso_0_LC_5_9_3/in0
Capture Clock    : uart_rx.state_iso_0_LC_5_9_3/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1438
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4359
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_4_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_4_10_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1971  FALL       5
I__430/I                                 LocalMux                       0              2921   1978  FALL       1
I__430/O                                 LocalMux                     309              3230   1978  FALL       1
I__434/I                                 InMux                          0              3230   1978  FALL       1
I__434/O                                 InMux                        217              3447   1978  FALL       1
uart_rx.state_RNI1KSO_6_LC_4_10_5/in0    LogicCell40_SEQ_MODE_0000      0              3447   1978  FALL       1
uart_rx.state_RNI1KSO_6_LC_4_10_5/lcout  LogicCell40_SEQ_MODE_0000    386              3833   1978  FALL       2
I__438/I                                 LocalMux                       0              3833   1978  FALL       1
I__438/O                                 LocalMux                     309              4142   1978  FALL       1
I__440/I                                 InMux                          0              4142   1978  FALL       1
I__440/O                                 InMux                        217              4359   1978  FALL       1
uart_rx.state_iso_0_LC_5_9_3/in0         LogicCell40_SEQ_MODE_1000      0              4359   1978  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_5_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_5_9_3/lcout
Path End         : uart_rx.index_0_LC_2_9_1/sr
Capture Clock    : uart_rx.index_0_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 2091p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1354
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4275
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_5_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2091  FALL      13
I__445/I                            Odrv4                          0              2921   2091  FALL       1
I__445/O                            Odrv4                        372              3293   2091  FALL       1
I__448/I                            Span4Mux_h                     0              3293   2091  FALL       1
I__448/O                            Span4Mux_h                   316              3609   2091  FALL       1
I__452/I                            LocalMux                       0              3609   2091  FALL       1
I__452/O                            LocalMux                     309              3917   2091  FALL       1
I__457/I                            SRMux                          0              3917   2091  FALL       1
I__457/O                            SRMux                        358              4275   2091  FALL       1
uart_rx.index_0_LC_2_9_1/sr         LogicCell40_SEQ_MODE_1000      0              4275   2091  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__670/I                                            ClkMux                         0              2073  RISE       1
I__670/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_2_9_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_5_9_3/lcout
Path End         : uart_rx.r_data_esr_7_LC_2_12_2/sr
Capture Clock    : uart_rx.r_data_esr_7_LC_2_12_2/clk
Hold Constraint  : 0p
Path slack       : 2091p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1354
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4275
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_5_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2091  FALL      13
I__446/I                            Odrv4                          0              2921   2091  FALL       1
I__446/O                            Odrv4                        372              3293   2091  FALL       1
I__449/I                            Span4Mux_h                     0              3293   2091  FALL       1
I__449/O                            Span4Mux_h                   316              3609   2091  FALL       1
I__454/I                            LocalMux                       0              3609   2091  FALL       1
I__454/O                            LocalMux                     309              3917   2091  FALL       1
I__459/I                            SRMux                          0              3917   2091  FALL       1
I__459/O                            SRMux                        358              4275   2091  FALL       1
uart_rx.r_data_esr_7_LC_2_12_2/sr   LogicCell40_SEQ_MODE_1000      0              4275   2091  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_2_12_2/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_4_10_1/lcout
Path End         : uart_rx.state_0_LC_5_9_6/in0
Capture Clock    : uart_rx.state_0_LC_5_9_6/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1670
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_4_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_4_10_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1971  FALL       5
I__430/I                                  LocalMux                       0              2921   1978  FALL       1
I__430/O                                  LocalMux                     309              3230   1978  FALL       1
I__432/I                                  InMux                          0              3230   2209  FALL       1
I__432/O                                  InMux                        217              3447   2209  FALL       1
uart_rx.state_RNII4VR_3_LC_4_10_6/in3     LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
uart_rx.state_RNII4VR_3_LC_4_10_6/ltout   LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__392/I                                  CascadeMux                     0              3714   2209  RISE       1
I__392/O                                  CascadeMux                     0              3714   2209  RISE       1
uart_rx.state_RNIGJ841_2_LC_4_10_7/in2    LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
uart_rx.state_RNIGJ841_2_LC_4_10_7/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       2
I__441/I                                  LocalMux                       0              4065   2209  FALL       1
I__441/O                                  LocalMux                     309              4373   2209  FALL       1
I__442/I                                  InMux                          0              4373   2209  FALL       1
I__442/O                                  InMux                        217              4591   2209  FALL       1
uart_rx.state_0_LC_5_9_6/in0              LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_4_10_1/lcout
Path End         : uart_rx.state_iso_0_LC_5_9_3/in3
Capture Clock    : uart_rx.state_iso_0_LC_5_9_3/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1670
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_4_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_4_10_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1971  FALL       5
I__430/I                                  LocalMux                       0              2921   1978  FALL       1
I__430/O                                  LocalMux                     309              3230   1978  FALL       1
I__432/I                                  InMux                          0              3230   2209  FALL       1
I__432/O                                  InMux                        217              3447   2209  FALL       1
uart_rx.state_RNII4VR_3_LC_4_10_6/in3     LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
uart_rx.state_RNII4VR_3_LC_4_10_6/ltout   LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__392/I                                  CascadeMux                     0              3714   2209  RISE       1
I__392/O                                  CascadeMux                     0              3714   2209  RISE       1
uart_rx.state_RNIGJ841_2_LC_4_10_7/in2    LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
uart_rx.state_RNIGJ841_2_LC_4_10_7/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       2
I__441/I                                  LocalMux                       0              4065   2209  FALL       1
I__441/O                                  LocalMux                     309              4373   2209  FALL       1
I__443/I                                  InMux                          0              4373   2209  FALL       1
I__443/O                                  InMux                        217              4591   2209  FALL       1
uart_rx.state_iso_0_LC_5_9_3/in3          LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_5_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_2_LC_6_10_1/lcout
Path End         : uart_rx.timer_7_LC_5_10_7/sr
Capture Clock    : uart_rx.timer_7_LC_5_10_7/clk
Hold Constraint  : 0p
Path slack       : 2217p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1480
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4401
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__683/I                                            ClkMux                         0              2073  RISE       1
I__683/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_6_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_2_LC_6_10_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1746  FALL       4
I__650/I                                 LocalMux                       0              2921   2217  FALL       1
I__650/O                                 LocalMux                     309              3230   2217  FALL       1
I__652/I                                 InMux                          0              3230   2217  FALL       1
I__652/O                                 InMux                        217              3447   2217  FALL       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   2217  FALL       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2217  FALL       9
I__645/I                                 LocalMux                       0              3735   2217  FALL       1
I__645/O                                 LocalMux                     309              4044   2217  FALL       1
I__647/I                                 SRMux                          0              4044   2217  FALL       1
I__647/O                                 SRMux                        358              4401   2217  FALL       1
uart_rx.timer_7_LC_5_10_7/sr             LogicCell40_SEQ_MODE_1000      0              4401   2217  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_5_10_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_2_LC_6_10_1/lcout
Path End         : uart_rx.timer_6_LC_5_10_6/sr
Capture Clock    : uart_rx.timer_6_LC_5_10_6/clk
Hold Constraint  : 0p
Path slack       : 2217p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1480
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4401
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__683/I                                            ClkMux                         0              2073  RISE       1
I__683/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_6_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_2_LC_6_10_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1746  FALL       4
I__650/I                                 LocalMux                       0              2921   2217  FALL       1
I__650/O                                 LocalMux                     309              3230   2217  FALL       1
I__652/I                                 InMux                          0              3230   2217  FALL       1
I__652/O                                 InMux                        217              3447   2217  FALL       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   2217  FALL       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2217  FALL       9
I__645/I                                 LocalMux                       0              3735   2217  FALL       1
I__645/O                                 LocalMux                     309              4044   2217  FALL       1
I__647/I                                 SRMux                          0              4044   2217  FALL       1
I__647/O                                 SRMux                        358              4401   2217  FALL       1
uart_rx.timer_6_LC_5_10_6/sr             LogicCell40_SEQ_MODE_1000      0              4401   2217  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_5_10_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_2_LC_6_10_1/lcout
Path End         : uart_rx.timer_5_LC_5_10_5/sr
Capture Clock    : uart_rx.timer_5_LC_5_10_5/clk
Hold Constraint  : 0p
Path slack       : 2217p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1480
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4401
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__683/I                                            ClkMux                         0              2073  RISE       1
I__683/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_6_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_2_LC_6_10_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1746  FALL       4
I__650/I                                 LocalMux                       0              2921   2217  FALL       1
I__650/O                                 LocalMux                     309              3230   2217  FALL       1
I__652/I                                 InMux                          0              3230   2217  FALL       1
I__652/O                                 InMux                        217              3447   2217  FALL       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   2217  FALL       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2217  FALL       9
I__645/I                                 LocalMux                       0              3735   2217  FALL       1
I__645/O                                 LocalMux                     309              4044   2217  FALL       1
I__647/I                                 SRMux                          0              4044   2217  FALL       1
I__647/O                                 SRMux                        358              4401   2217  FALL       1
uart_rx.timer_5_LC_5_10_5/sr             LogicCell40_SEQ_MODE_1000      0              4401   2217  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_5_LC_5_10_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_2_LC_6_10_1/lcout
Path End         : uart_rx.timer_4_LC_5_10_4/sr
Capture Clock    : uart_rx.timer_4_LC_5_10_4/clk
Hold Constraint  : 0p
Path slack       : 2217p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1480
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4401
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__683/I                                            ClkMux                         0              2073  RISE       1
I__683/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_6_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_2_LC_6_10_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1746  FALL       4
I__650/I                                 LocalMux                       0              2921   2217  FALL       1
I__650/O                                 LocalMux                     309              3230   2217  FALL       1
I__652/I                                 InMux                          0              3230   2217  FALL       1
I__652/O                                 InMux                        217              3447   2217  FALL       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   2217  FALL       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2217  FALL       9
I__645/I                                 LocalMux                       0              3735   2217  FALL       1
I__645/O                                 LocalMux                     309              4044   2217  FALL       1
I__647/I                                 SRMux                          0              4044   2217  FALL       1
I__647/O                                 SRMux                        358              4401   2217  FALL       1
uart_rx.timer_4_LC_5_10_4/sr             LogicCell40_SEQ_MODE_1000      0              4401   2217  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_4_LC_5_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_2_LC_6_10_1/lcout
Path End         : uart_rx.timer_3_LC_5_10_3/sr
Capture Clock    : uart_rx.timer_3_LC_5_10_3/clk
Hold Constraint  : 0p
Path slack       : 2217p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1480
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4401
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__683/I                                            ClkMux                         0              2073  RISE       1
I__683/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_6_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_2_LC_6_10_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1746  FALL       4
I__650/I                                 LocalMux                       0              2921   2217  FALL       1
I__650/O                                 LocalMux                     309              3230   2217  FALL       1
I__652/I                                 InMux                          0              3230   2217  FALL       1
I__652/O                                 InMux                        217              3447   2217  FALL       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   2217  FALL       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2217  FALL       9
I__645/I                                 LocalMux                       0              3735   2217  FALL       1
I__645/O                                 LocalMux                     309              4044   2217  FALL       1
I__647/I                                 SRMux                          0              4044   2217  FALL       1
I__647/O                                 SRMux                        358              4401   2217  FALL       1
uart_rx.timer_3_LC_5_10_3/sr             LogicCell40_SEQ_MODE_1000      0              4401   2217  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_3_LC_5_10_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_2_LC_6_10_1/lcout
Path End         : uart_rx.timer_2_LC_5_10_2/sr
Capture Clock    : uart_rx.timer_2_LC_5_10_2/clk
Hold Constraint  : 0p
Path slack       : 2217p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1480
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4401
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__683/I                                            ClkMux                         0              2073  RISE       1
I__683/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_6_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_2_LC_6_10_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1746  FALL       4
I__650/I                                 LocalMux                       0              2921   2217  FALL       1
I__650/O                                 LocalMux                     309              3230   2217  FALL       1
I__652/I                                 InMux                          0              3230   2217  FALL       1
I__652/O                                 InMux                        217              3447   2217  FALL       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   2217  FALL       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2217  FALL       9
I__645/I                                 LocalMux                       0              3735   2217  FALL       1
I__645/O                                 LocalMux                     309              4044   2217  FALL       1
I__647/I                                 SRMux                          0              4044   2217  FALL       1
I__647/O                                 SRMux                        358              4401   2217  FALL       1
uart_rx.timer_2_LC_5_10_2/sr             LogicCell40_SEQ_MODE_1000      0              4401   2217  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_2_LC_5_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_2_LC_6_10_1/lcout
Path End         : uart_rx.timer_1_LC_5_10_1/sr
Capture Clock    : uart_rx.timer_1_LC_5_10_1/clk
Hold Constraint  : 0p
Path slack       : 2217p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1480
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4401
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__683/I                                            ClkMux                         0              2073  RISE       1
I__683/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_6_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_2_LC_6_10_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1746  FALL       4
I__650/I                                 LocalMux                       0              2921   2217  FALL       1
I__650/O                                 LocalMux                     309              3230   2217  FALL       1
I__652/I                                 InMux                          0              3230   2217  FALL       1
I__652/O                                 InMux                        217              3447   2217  FALL       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   2217  FALL       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2217  FALL       9
I__645/I                                 LocalMux                       0              3735   2217  FALL       1
I__645/O                                 LocalMux                     309              4044   2217  FALL       1
I__647/I                                 SRMux                          0              4044   2217  FALL       1
I__647/O                                 SRMux                        358              4401   2217  FALL       1
uart_rx.timer_1_LC_5_10_1/sr             LogicCell40_SEQ_MODE_1000      0              4401   2217  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_1_LC_5_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_2_LC_6_10_1/lcout
Path End         : uart_rx.timer_0_LC_5_10_0/sr
Capture Clock    : uart_rx.timer_0_LC_5_10_0/clk
Hold Constraint  : 0p
Path slack       : 2217p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1480
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4401
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__683/I                                            ClkMux                         0              2073  RISE       1
I__683/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_6_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_2_LC_6_10_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1746  FALL       4
I__650/I                                 LocalMux                       0              2921   2217  FALL       1
I__650/O                                 LocalMux                     309              3230   2217  FALL       1
I__652/I                                 InMux                          0              3230   2217  FALL       1
I__652/O                                 InMux                        217              3447   2217  FALL       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   2217  FALL       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2217  FALL       9
I__645/I                                 LocalMux                       0              3735   2217  FALL       1
I__645/O                                 LocalMux                     309              4044   2217  FALL       1
I__647/I                                 SRMux                          0              4044   2217  FALL       1
I__647/O                                 SRMux                        358              4401   2217  FALL       1
uart_rx.timer_0_LC_5_10_0/sr             LogicCell40_SEQ_MODE_1000      0              4401   2217  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_5_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_2_LC_6_10_1/lcout
Path End         : uart_rx.timer_8_LC_5_11_0/sr
Capture Clock    : uart_rx.timer_8_LC_5_11_0/clk
Hold Constraint  : 0p
Path slack       : 2217p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1480
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4401
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__683/I                                            ClkMux                         0              2073  RISE       1
I__683/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_6_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_2_LC_6_10_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1746  FALL       4
I__650/I                                 LocalMux                       0              2921   2217  FALL       1
I__650/O                                 LocalMux                     309              3230   2217  FALL       1
I__652/I                                 InMux                          0              3230   2217  FALL       1
I__652/O                                 InMux                        217              3447   2217  FALL       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   2217  FALL       1
uart_rx.state_RNIQRIG_2_LC_6_10_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2217  FALL       9
I__646/I                                 LocalMux                       0              3735   2217  FALL       1
I__646/O                                 LocalMux                     309              4044   2217  FALL       1
I__648/I                                 SRMux                          0              4044   2217  FALL       1
I__648/O                                 SRMux                        358              4401   2217  FALL       1
uart_rx.timer_8_LC_5_11_0/sr             LogicCell40_SEQ_MODE_1000      0              4401   2217  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__682/I                                            ClkMux                         0              2073  RISE       1
I__682/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_8_LC_5_11_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_0_LC_5_10_0/lcout
Path End         : uart_rx.state_4_LC_2_10_4/in1
Capture Clock    : uart_rx.state_4_LC_2_10_4/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1712
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__679/I                                            ClkMux                         0              2073  RISE       1
I__679/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_5_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_0_LC_5_10_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__637/I                                 LocalMux                       0              2921   1880  FALL       1
I__637/O                                 LocalMux                     309              3230   1880  FALL       1
I__641/I                                 InMux                          0              3230   1880  FALL       1
I__641/O                                 InMux                        217              3447   1880  FALL       1
uart_rx.timer_RNIOEPH_0_LC_4_10_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.timer_RNIOEPH_0_LC_4_10_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       3
I__489/I                                 Odrv4                          0              3735   2251  FALL       1
I__489/O                                 Odrv4                        372              4107   2251  FALL       1
I__492/I                                 LocalMux                       0              4107   2251  FALL       1
I__492/O                                 LocalMux                     309              4415   2251  FALL       1
I__495/I                                 InMux                          0              4415   2251  FALL       1
I__495/O                                 InMux                        217              4633   2251  FALL       1
uart_rx.state_4_LC_2_10_4/in1            LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_13_6/lcout
Path End         : uart_rx.out_data_3_LC_1_13_2/ce
Capture Clock    : uart_rx.out_data_3_LC_1_13_2/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1775
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4696
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_13_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_13_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__237/I                                 LocalMux                       0              2921   1066  FALL       1
I__237/O                                 LocalMux                     309              3230   1066  FALL       1
I__238/I                                 InMux                          0              3230   2314  FALL       1
I__238/O                                 InMux                        217              3447   2314  FALL       1
uart_rx.r_valid_RNIIKQG_LC_2_13_3/in0    LogicCell40_SEQ_MODE_0000      0              3447   2314  FALL       1
uart_rx.r_valid_RNIIKQG_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_0000    386              3833   2314  FALL       8
I__243/I                                 LocalMux                       0              3833   2314  FALL       1
I__243/O                                 LocalMux                     309              4142   2314  FALL       1
I__245/I                                 CEMux                          0              4142   2314  FALL       1
I__245/O                                 CEMux                        554              4696   2314  FALL       1
uart_rx.out_data_3_LC_1_13_2/ce          LogicCell40_SEQ_MODE_1000      0              4696   2314  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_1_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_13_6/lcout
Path End         : uart_rx.out_data_2_LC_1_13_1/ce
Capture Clock    : uart_rx.out_data_2_LC_1_13_1/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1775
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4696
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_13_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_13_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__237/I                                 LocalMux                       0              2921   1066  FALL       1
I__237/O                                 LocalMux                     309              3230   1066  FALL       1
I__238/I                                 InMux                          0              3230   2314  FALL       1
I__238/O                                 InMux                        217              3447   2314  FALL       1
uart_rx.r_valid_RNIIKQG_LC_2_13_3/in0    LogicCell40_SEQ_MODE_0000      0              3447   2314  FALL       1
uart_rx.r_valid_RNIIKQG_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_0000    386              3833   2314  FALL       8
I__243/I                                 LocalMux                       0              3833   2314  FALL       1
I__243/O                                 LocalMux                     309              4142   2314  FALL       1
I__245/I                                 CEMux                          0              4142   2314  FALL       1
I__245/O                                 CEMux                        554              4696   2314  FALL       1
uart_rx.out_data_2_LC_1_13_1/ce          LogicCell40_SEQ_MODE_1000      0              4696   2314  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__673/I                                            ClkMux                         0              2073  RISE       1
I__673/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_13_6/lcout
Path End         : uart_rx.out_data_0_LC_1_14_7/ce
Capture Clock    : uart_rx.out_data_0_LC_1_14_7/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1775
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4696
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_13_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_13_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__237/I                                 LocalMux                       0              2921   1066  FALL       1
I__237/O                                 LocalMux                     309              3230   1066  FALL       1
I__238/I                                 InMux                          0              3230   2314  FALL       1
I__238/O                                 InMux                        217              3447   2314  FALL       1
uart_rx.r_valid_RNIIKQG_LC_2_13_3/in0    LogicCell40_SEQ_MODE_0000      0              3447   2314  FALL       1
uart_rx.r_valid_RNIIKQG_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_0000    386              3833   2314  FALL       8
I__244/I                                 LocalMux                       0              3833   2314  FALL       1
I__244/O                                 LocalMux                     309              4142   2314  FALL       1
I__246/I                                 CEMux                          0              4142   2314  FALL       1
I__246/O                                 CEMux                        554              4696   2314  FALL       1
uart_rx.out_data_0_LC_1_14_7/ce          LogicCell40_SEQ_MODE_1000      0              4696   2314  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_14_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_13_6/lcout
Path End         : uart_rx.out_data_7_LC_1_14_6/ce
Capture Clock    : uart_rx.out_data_7_LC_1_14_6/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1775
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4696
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_13_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_13_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__237/I                                 LocalMux                       0              2921   1066  FALL       1
I__237/O                                 LocalMux                     309              3230   1066  FALL       1
I__238/I                                 InMux                          0              3230   2314  FALL       1
I__238/O                                 InMux                        217              3447   2314  FALL       1
uart_rx.r_valid_RNIIKQG_LC_2_13_3/in0    LogicCell40_SEQ_MODE_0000      0              3447   2314  FALL       1
uart_rx.r_valid_RNIIKQG_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_0000    386              3833   2314  FALL       8
I__244/I                                 LocalMux                       0              3833   2314  FALL       1
I__244/O                                 LocalMux                     309              4142   2314  FALL       1
I__246/I                                 CEMux                          0              4142   2314  FALL       1
I__246/O                                 CEMux                        554              4696   2314  FALL       1
uart_rx.out_data_7_LC_1_14_6/ce          LogicCell40_SEQ_MODE_1000      0              4696   2314  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_1_14_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_13_6/lcout
Path End         : uart_rx.out_data_5_LC_1_14_5/ce
Capture Clock    : uart_rx.out_data_5_LC_1_14_5/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1775
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4696
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_13_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_13_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__237/I                                 LocalMux                       0              2921   1066  FALL       1
I__237/O                                 LocalMux                     309              3230   1066  FALL       1
I__238/I                                 InMux                          0              3230   2314  FALL       1
I__238/O                                 InMux                        217              3447   2314  FALL       1
uart_rx.r_valid_RNIIKQG_LC_2_13_3/in0    LogicCell40_SEQ_MODE_0000      0              3447   2314  FALL       1
uart_rx.r_valid_RNIIKQG_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_0000    386              3833   2314  FALL       8
I__244/I                                 LocalMux                       0              3833   2314  FALL       1
I__244/O                                 LocalMux                     309              4142   2314  FALL       1
I__246/I                                 CEMux                          0              4142   2314  FALL       1
I__246/O                                 CEMux                        554              4696   2314  FALL       1
uart_rx.out_data_5_LC_1_14_5/ce          LogicCell40_SEQ_MODE_1000      0              4696   2314  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_1_14_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_13_6/lcout
Path End         : uart_rx.out_data_1_LC_1_14_2/ce
Capture Clock    : uart_rx.out_data_1_LC_1_14_2/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1775
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4696
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_13_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_13_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__237/I                                 LocalMux                       0              2921   1066  FALL       1
I__237/O                                 LocalMux                     309              3230   1066  FALL       1
I__238/I                                 InMux                          0              3230   2314  FALL       1
I__238/O                                 InMux                        217              3447   2314  FALL       1
uart_rx.r_valid_RNIIKQG_LC_2_13_3/in0    LogicCell40_SEQ_MODE_0000      0              3447   2314  FALL       1
uart_rx.r_valid_RNIIKQG_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_0000    386              3833   2314  FALL       8
I__244/I                                 LocalMux                       0              3833   2314  FALL       1
I__244/O                                 LocalMux                     309              4142   2314  FALL       1
I__246/I                                 CEMux                          0              4142   2314  FALL       1
I__246/O                                 CEMux                        554              4696   2314  FALL       1
uart_rx.out_data_1_LC_1_14_2/ce          LogicCell40_SEQ_MODE_1000      0              4696   2314  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_1_14_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_13_6/lcout
Path End         : uart_rx.out_data_4_LC_1_14_1/ce
Capture Clock    : uart_rx.out_data_4_LC_1_14_1/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1775
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4696
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_13_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_13_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__237/I                                 LocalMux                       0              2921   1066  FALL       1
I__237/O                                 LocalMux                     309              3230   1066  FALL       1
I__238/I                                 InMux                          0              3230   2314  FALL       1
I__238/O                                 InMux                        217              3447   2314  FALL       1
uart_rx.r_valid_RNIIKQG_LC_2_13_3/in0    LogicCell40_SEQ_MODE_0000      0              3447   2314  FALL       1
uart_rx.r_valid_RNIIKQG_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_0000    386              3833   2314  FALL       8
I__244/I                                 LocalMux                       0              3833   2314  FALL       1
I__244/O                                 LocalMux                     309              4142   2314  FALL       1
I__246/I                                 CEMux                          0              4142   2314  FALL       1
I__246/O                                 CEMux                        554              4696   2314  FALL       1
uart_rx.out_data_4_LC_1_14_1/ce          LogicCell40_SEQ_MODE_1000      0              4696   2314  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_1_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_13_6/lcout
Path End         : uart_rx.out_data_6_LC_1_14_0/ce
Capture Clock    : uart_rx.out_data_6_LC_1_14_0/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1775
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4696
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_13_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_13_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__237/I                                 LocalMux                       0              2921   1066  FALL       1
I__237/O                                 LocalMux                     309              3230   1066  FALL       1
I__238/I                                 InMux                          0              3230   2314  FALL       1
I__238/O                                 InMux                        217              3447   2314  FALL       1
uart_rx.r_valid_RNIIKQG_LC_2_13_3/in0    LogicCell40_SEQ_MODE_0000      0              3447   2314  FALL       1
uart_rx.r_valid_RNIIKQG_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_0000    386              3833   2314  FALL       8
I__244/I                                 LocalMux                       0              3833   2314  FALL       1
I__244/O                                 LocalMux                     309              4142   2314  FALL       1
I__246/I                                 CEMux                          0              4142   2314  FALL       1
I__246/O                                 CEMux                        554              4696   2314  FALL       1
uart_rx.out_data_6_LC_1_14_0/ce          LogicCell40_SEQ_MODE_1000      0              4696   2314  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__677/I                                            ClkMux                         0              2073  RISE       1
I__677/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_1_14_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_5_9_3/lcout
Path End         : uart_rx.index_3_LC_1_9_3/sr
Capture Clock    : uart_rx.index_3_LC_1_9_3/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_5_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2091  FALL      13
I__444/I                            Odrv4                          0              2921   2315  FALL       1
I__444/O                            Odrv4                        372              3293   2315  FALL       1
I__447/I                            Span4Mux_v                     0              3293   2315  FALL       1
I__447/O                            Span4Mux_v                   372              3665   2315  FALL       1
I__451/I                            Span4Mux_s1_h                  0              3665   2315  FALL       1
I__451/O                            Span4Mux_s1_h                168              3833   2315  FALL       1
I__456/I                            LocalMux                       0              3833   2315  FALL       1
I__456/O                            LocalMux                     309              4142   2315  FALL       1
I__460/I                            SRMux                          0              4142   2315  FALL       1
I__460/O                            SRMux                        358              4499   2315  FALL       1
uart_rx.index_3_LC_1_9_3/sr         LogicCell40_SEQ_MODE_1000      0              4499   2315  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_9_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_5_9_3/lcout
Path End         : uart_rx.index_1_LC_1_9_2/sr
Capture Clock    : uart_rx.index_1_LC_1_9_2/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_5_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2091  FALL      13
I__444/I                            Odrv4                          0              2921   2315  FALL       1
I__444/O                            Odrv4                        372              3293   2315  FALL       1
I__447/I                            Span4Mux_v                     0              3293   2315  FALL       1
I__447/O                            Span4Mux_v                   372              3665   2315  FALL       1
I__451/I                            Span4Mux_s1_h                  0              3665   2315  FALL       1
I__451/O                            Span4Mux_s1_h                168              3833   2315  FALL       1
I__456/I                            LocalMux                       0              3833   2315  FALL       1
I__456/O                            LocalMux                     309              4142   2315  FALL       1
I__460/I                            SRMux                          0              4142   2315  FALL       1
I__460/O                            SRMux                        358              4499   2315  FALL       1
uart_rx.index_1_LC_1_9_2/sr         LogicCell40_SEQ_MODE_1000      0              4499   2315  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_9_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_5_9_3/lcout
Path End         : uart_rx.index_2_LC_1_9_0/sr
Capture Clock    : uart_rx.index_2_LC_1_9_0/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_5_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2091  FALL      13
I__444/I                            Odrv4                          0              2921   2315  FALL       1
I__444/O                            Odrv4                        372              3293   2315  FALL       1
I__447/I                            Span4Mux_v                     0              3293   2315  FALL       1
I__447/O                            Span4Mux_v                   372              3665   2315  FALL       1
I__451/I                            Span4Mux_s1_h                  0              3665   2315  FALL       1
I__451/O                            Span4Mux_s1_h                168              3833   2315  FALL       1
I__456/I                            LocalMux                       0              3833   2315  FALL       1
I__456/O                            LocalMux                     309              4142   2315  FALL       1
I__460/I                            SRMux                          0              4142   2315  FALL       1
I__460/O                            SRMux                        358              4499   2315  FALL       1
uart_rx.index_2_LC_1_9_0/sr         LogicCell40_SEQ_MODE_1000      0              4499   2315  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__669/I                                            ClkMux                         0              2073  RISE       1
I__669/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_4_10_1/lcout
Path End         : uart_rx.state_4_LC_2_10_4/in0
Capture Clock    : uart_rx.state_4_LC_2_10_4/clk
Hold Constraint  : 0p
Path slack       : 2420p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1880
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4801
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__675/I                                            ClkMux                         0              2073  RISE       1
I__675/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_4_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_4_10_1/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1971  FALL       5
I__430/I                               LocalMux                       0              2921   1978  FALL       1
I__430/O                               LocalMux                     309              3230   1978  FALL       1
I__433/I                               InMux                          0              3230   2420  FALL       1
I__433/O                               InMux                        217              3447   2420  FALL       1
uart_rx.state_RNO_0_4_LC_4_10_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   2420  FALL       1
uart_rx.state_RNO_0_4_LC_4_10_2/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2420  FALL       1
I__417/I                               Odrv12                         0              3735   2420  FALL       1
I__417/O                               Odrv12                       540              4275   2420  FALL       1
I__418/I                               LocalMux                       0              4275   2420  FALL       1
I__418/O                               LocalMux                     309              4584   2420  FALL       1
I__419/I                               InMux                          0              4584   2420  FALL       1
I__419/O                               InMux                        217              4801   2420  FALL       1
uart_rx.state_4_LC_2_10_4/in0          LogicCell40_SEQ_MODE_1000      0              4801   2420  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_5_9_3/lcout
Path End         : uart_rx.r_data_4_LC_1_11_7/sr
Capture Clock    : uart_rx.r_data_4_LC_1_11_7/clk
Hold Constraint  : 0p
Path slack       : 2603p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1866
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4787
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_5_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2091  FALL      13
I__445/I                            Odrv4                          0              2921   2091  FALL       1
I__445/O                            Odrv4                        372              3293   2091  FALL       1
I__448/I                            Span4Mux_h                     0              3293   2091  FALL       1
I__448/O                            Span4Mux_h                   316              3609   2091  FALL       1
I__453/I                            Span4Mux_s0_h                  0              3609   2603  FALL       1
I__453/O                            Span4Mux_s0_h                140              3749   2603  FALL       1
I__458/I                            Span4Mux_v                     0              3749   2603  FALL       1
I__458/O                            Span4Mux_v                   372              4121   2603  FALL       1
I__461/I                            LocalMux                       0              4121   2603  FALL       1
I__461/O                            LocalMux                     309              4429   2603  FALL       1
I__462/I                            SRMux                          0              4429   2603  FALL       1
I__462/O                            SRMux                        358              4787   2603  FALL       1
uart_rx.r_data_4_LC_1_11_7/sr       LogicCell40_SEQ_MODE_1000      0              4787   2603  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_4_LC_1_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_5_9_3/lcout
Path End         : uart_rx.r_data_5_LC_1_11_6/sr
Capture Clock    : uart_rx.r_data_5_LC_1_11_6/clk
Hold Constraint  : 0p
Path slack       : 2603p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1866
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4787
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_5_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2091  FALL      13
I__445/I                            Odrv4                          0              2921   2091  FALL       1
I__445/O                            Odrv4                        372              3293   2091  FALL       1
I__448/I                            Span4Mux_h                     0              3293   2091  FALL       1
I__448/O                            Span4Mux_h                   316              3609   2091  FALL       1
I__453/I                            Span4Mux_s0_h                  0              3609   2603  FALL       1
I__453/O                            Span4Mux_s0_h                140              3749   2603  FALL       1
I__458/I                            Span4Mux_v                     0              3749   2603  FALL       1
I__458/O                            Span4Mux_v                   372              4121   2603  FALL       1
I__461/I                            LocalMux                       0              4121   2603  FALL       1
I__461/O                            LocalMux                     309              4429   2603  FALL       1
I__462/I                            SRMux                          0              4429   2603  FALL       1
I__462/O                            SRMux                        358              4787   2603  FALL       1
uart_rx.r_data_5_LC_1_11_6/sr       LogicCell40_SEQ_MODE_1000      0              4787   2603  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_5_LC_1_11_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_5_9_3/lcout
Path End         : uart_rx.r_data_6_LC_1_11_4/sr
Capture Clock    : uart_rx.r_data_6_LC_1_11_4/clk
Hold Constraint  : 0p
Path slack       : 2603p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1866
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4787
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_5_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2091  FALL      13
I__445/I                            Odrv4                          0              2921   2091  FALL       1
I__445/O                            Odrv4                        372              3293   2091  FALL       1
I__448/I                            Span4Mux_h                     0              3293   2091  FALL       1
I__448/O                            Span4Mux_h                   316              3609   2091  FALL       1
I__453/I                            Span4Mux_s0_h                  0              3609   2603  FALL       1
I__453/O                            Span4Mux_s0_h                140              3749   2603  FALL       1
I__458/I                            Span4Mux_v                     0              3749   2603  FALL       1
I__458/O                            Span4Mux_v                   372              4121   2603  FALL       1
I__461/I                            LocalMux                       0              4121   2603  FALL       1
I__461/O                            LocalMux                     309              4429   2603  FALL       1
I__462/I                            SRMux                          0              4429   2603  FALL       1
I__462/O                            SRMux                        358              4787   2603  FALL       1
uart_rx.r_data_6_LC_1_11_4/sr       LogicCell40_SEQ_MODE_1000      0              4787   2603  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_6_LC_1_11_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_5_9_3/lcout
Path End         : uart_rx.r_data_0_LC_1_11_3/sr
Capture Clock    : uart_rx.r_data_0_LC_1_11_3/clk
Hold Constraint  : 0p
Path slack       : 2603p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1866
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4787
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_5_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2091  FALL      13
I__445/I                            Odrv4                          0              2921   2091  FALL       1
I__445/O                            Odrv4                        372              3293   2091  FALL       1
I__448/I                            Span4Mux_h                     0              3293   2091  FALL       1
I__448/O                            Span4Mux_h                   316              3609   2091  FALL       1
I__453/I                            Span4Mux_s0_h                  0              3609   2603  FALL       1
I__453/O                            Span4Mux_s0_h                140              3749   2603  FALL       1
I__458/I                            Span4Mux_v                     0              3749   2603  FALL       1
I__458/O                            Span4Mux_v                   372              4121   2603  FALL       1
I__461/I                            LocalMux                       0              4121   2603  FALL       1
I__461/O                            LocalMux                     309              4429   2603  FALL       1
I__462/I                            SRMux                          0              4429   2603  FALL       1
I__462/O                            SRMux                        358              4787   2603  FALL       1
uart_rx.r_data_0_LC_1_11_3/sr       LogicCell40_SEQ_MODE_1000      0              4787   2603  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_0_LC_1_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_5_9_3/lcout
Path End         : uart_rx.r_data_2_LC_1_11_2/sr
Capture Clock    : uart_rx.r_data_2_LC_1_11_2/clk
Hold Constraint  : 0p
Path slack       : 2603p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1866
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4787
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_5_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2091  FALL      13
I__445/I                            Odrv4                          0              2921   2091  FALL       1
I__445/O                            Odrv4                        372              3293   2091  FALL       1
I__448/I                            Span4Mux_h                     0              3293   2091  FALL       1
I__448/O                            Span4Mux_h                   316              3609   2091  FALL       1
I__453/I                            Span4Mux_s0_h                  0              3609   2603  FALL       1
I__453/O                            Span4Mux_s0_h                140              3749   2603  FALL       1
I__458/I                            Span4Mux_v                     0              3749   2603  FALL       1
I__458/O                            Span4Mux_v                   372              4121   2603  FALL       1
I__461/I                            LocalMux                       0              4121   2603  FALL       1
I__461/O                            LocalMux                     309              4429   2603  FALL       1
I__462/I                            SRMux                          0              4429   2603  FALL       1
I__462/O                            SRMux                        358              4787   2603  FALL       1
uart_rx.r_data_2_LC_1_11_2/sr       LogicCell40_SEQ_MODE_1000      0              4787   2603  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_2_LC_1_11_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_5_9_3/lcout
Path End         : uart_rx.r_data_3_LC_1_11_1/sr
Capture Clock    : uart_rx.r_data_3_LC_1_11_1/clk
Hold Constraint  : 0p
Path slack       : 2603p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1866
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4787
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_5_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2091  FALL      13
I__445/I                            Odrv4                          0              2921   2091  FALL       1
I__445/O                            Odrv4                        372              3293   2091  FALL       1
I__448/I                            Span4Mux_h                     0              3293   2091  FALL       1
I__448/O                            Span4Mux_h                   316              3609   2091  FALL       1
I__453/I                            Span4Mux_s0_h                  0              3609   2603  FALL       1
I__453/O                            Span4Mux_s0_h                140              3749   2603  FALL       1
I__458/I                            Span4Mux_v                     0              3749   2603  FALL       1
I__458/O                            Span4Mux_v                   372              4121   2603  FALL       1
I__461/I                            LocalMux                       0              4121   2603  FALL       1
I__461/O                            LocalMux                     309              4429   2603  FALL       1
I__462/I                            SRMux                          0              4429   2603  FALL       1
I__462/O                            SRMux                        358              4787   2603  FALL       1
uart_rx.r_data_3_LC_1_11_1/sr       LogicCell40_SEQ_MODE_1000      0              4787   2603  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_3_LC_1_11_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_5_9_3/lcout
Path End         : uart_rx.r_data_1_LC_1_11_0/sr
Capture Clock    : uart_rx.r_data_1_LC_1_11_0/clk
Hold Constraint  : 0p
Path slack       : 2603p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1866
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4787
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_5_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2091  FALL      13
I__445/I                            Odrv4                          0              2921   2091  FALL       1
I__445/O                            Odrv4                        372              3293   2091  FALL       1
I__448/I                            Span4Mux_h                     0              3293   2091  FALL       1
I__448/O                            Span4Mux_h                   316              3609   2091  FALL       1
I__453/I                            Span4Mux_s0_h                  0              3609   2603  FALL       1
I__453/O                            Span4Mux_s0_h                140              3749   2603  FALL       1
I__458/I                            Span4Mux_v                     0              3749   2603  FALL       1
I__458/O                            Span4Mux_v                   372              4121   2603  FALL       1
I__461/I                            LocalMux                       0              4121   2603  FALL       1
I__461/O                            LocalMux                     309              4429   2603  FALL       1
I__462/I                            SRMux                          0              4429   2603  FALL       1
I__462/O                            SRMux                        358              4787   2603  FALL       1
uart_rx.r_data_1_LC_1_11_0/sr       LogicCell40_SEQ_MODE_1000      0              4787   2603  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_1_LC_1_11_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_2_10_4/lcout
Path End         : uart_rx.r_data_esr_7_LC_2_12_2/ce
Capture Clock    : uart_rx.r_data_esr_7_LC_2_12_2/clk
Hold Constraint  : 0p
Path slack       : 3402p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2862
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5783
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__672/I                                            ClkMux                         0              2073  RISE       1
I__672/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_2_10_4/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       8
I__394/I                                    LocalMux                       0              2921   1880  FALL       1
I__394/O                                    LocalMux                     309              3230   1880  FALL       1
I__397/I                                    InMux                          0              3230   3402  FALL       1
I__397/O                                    InMux                        217              3447   3402  FALL       1
uart_rx.r_data_esr_RNO_0_7_LC_1_10_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   3402  FALL       1
uart_rx.r_data_esr_RNO_0_7_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   3402  FALL       1
I__256/I                                    LocalMux                       0              3735   3402  FALL       1
I__256/O                                    LocalMux                     309              4044   3402  FALL       1
I__257/I                                    InMux                          0              4044   3402  FALL       1
I__257/O                                    InMux                        217              4261   3402  FALL       1
uart_rx.r_data_esr_RNO_7_LC_2_11_7/in3      LogicCell40_SEQ_MODE_0000      0              4261   3402  FALL       1
uart_rx.r_data_esr_RNO_7_LC_2_11_7/lcout    LogicCell40_SEQ_MODE_0000    288              4548   3402  FALL       1
I__250/I                                    Odrv4                          0              4548   3402  FALL       1
I__250/O                                    Odrv4                        372              4920   3402  FALL       1
I__251/I                                    LocalMux                       0              4920   3402  FALL       1
I__251/O                                    LocalMux                     309              5229   3402  FALL       1
I__252/I                                    CEMux                          0              5229   3402  FALL       1
I__252/O                                    CEMux                        554              5783   3402  FALL       1
uart_rx.r_data_esr_7_LC_2_12_2/ce           LogicCell40_SEQ_MODE_1000      0              5783   3402  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_2_12_2/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : o_LED_1
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6196
---------------------------------------   ---- 
End-of-path arrival time (ps)             6196
 
Data path
pin name                             model name              delay  cumulative delay  slack  edge  Fanout
-----------------------------------  ----------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                    510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001    463               973   +INF  FALL       1
I__687/I                             Odrv4                       0               973   +INF  FALL       1
I__687/O                             Odrv4                     372              1345   +INF  FALL       1
I__689/I                             LocalMux                    0              1345   +INF  FALL       1
I__689/O                             LocalMux                  309              1653   +INF  FALL       1
I__691/I                             IoInMux                     0              1653   +INF  FALL       1
I__691/O                             IoInMux                   217              1871   +INF  FALL       1
o_LED_1_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001      0              1871   +INF  FALL       1
o_LED_1_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001   2237              4108   +INF  FALL       1
o_LED_1_obuf_iopad/DIN               IO_PAD                      0              4108   +INF  FALL       1
o_LED_1_obuf_iopad/PACKAGEPIN:out    IO_PAD                   2088              6196   +INF  FALL       1
o_LED_1                              top                         0              6196   +INF  FALL       1


++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_rx.state_0_LC_5_9_6/in2
Capture Clock    : uart_rx.state_0_LC_5_9_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3028
---------------------------------------   ---- 
End-of-path arrival time (ps)             3028
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__688/I                             Odrv12                         0               973   +INF  FALL       1
I__688/O                             Odrv12                       540              1513   +INF  FALL       1
I__690/I                             Span12Mux_v                    0              1513   +INF  FALL       1
I__690/O                             Span12Mux_v                  540              2053   +INF  FALL       1
I__692/I                             Sp12to4                        0              2053   +INF  FALL       1
I__692/O                             Sp12to4                      449              2502   +INF  FALL       1
I__695/I                             LocalMux                       0              2502   +INF  FALL       1
I__695/O                             LocalMux                     309              2810   +INF  FALL       1
I__699/I                             InMux                          0              2810   +INF  FALL       1
I__699/O                             InMux                        217              3028   +INF  FALL       1
I__703/I                             CascadeMux                     0              3028   +INF  FALL       1
I__703/O                             CascadeMux                     0              3028   +INF  FALL       1
uart_rx.state_0_LC_5_9_6/in2         LogicCell40_SEQ_MODE_1000      0              3028   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_rx.state_iso_0_LC_5_9_3/in1
Capture Clock    : uart_rx.state_iso_0_LC_5_9_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2978
---------------------------------------   ---- 
End-of-path arrival time (ps)             2978
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__688/I                             Odrv12                         0               923   +INF  FALL       1
I__688/O                             Odrv12                       540              1463   +INF  FALL       1
I__690/I                             Span12Mux_v                    0              1463   +INF  FALL       1
I__690/O                             Span12Mux_v                  540              2003   +INF  FALL       1
I__692/I                             Sp12to4                        0              2003   +INF  FALL       1
I__692/O                             Sp12to4                      449              2452   +INF  FALL       1
I__695/I                             LocalMux                       0              2452   +INF  FALL       1
I__695/O                             LocalMux                     309              2760   +INF  FALL       1
I__700/I                             InMux                          0              2760   +INF  FALL       1
I__700/O                             InMux                        217              2978   +INF  FALL       1
uart_rx.state_iso_0_LC_5_9_3/in1     LogicCell40_SEQ_MODE_1000      0              2978   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__676/I                                            ClkMux                         0              2073  RISE       1
I__676/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_5_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_esr_7_LC_2_12_2/in0
Capture Clock    : uart_rx.r_data_esr_7_LC_2_12_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2860
---------------------------------------   ---- 
End-of-path arrival time (ps)             2860
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__518/I                            Odrv12                         0               973   +INF  FALL       1
I__518/O                            Odrv12                       540              1513   +INF  FALL       1
I__520/I                            Sp12to4                        0              1513   +INF  FALL       1
I__520/O                            Sp12to4                      449              1962   +INF  FALL       1
I__523/I                            Span4Mux_v                     0              1962   +INF  FALL       1
I__523/O                            Span4Mux_v                   372              2333   +INF  FALL       1
I__527/I                            LocalMux                       0              2333   +INF  FALL       1
I__527/O                            LocalMux                     309              2642   +INF  FALL       1
I__533/I                            InMux                          0              2642   +INF  FALL       1
I__533/O                            InMux                        217              2860   +INF  FALL       1
uart_rx.r_data_esr_7_LC_2_12_2/in0  LogicCell40_SEQ_MODE_1000      0              2860   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__674/I                                            ClkMux                         0              2073  RISE       1
I__674/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_2_12_2/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_0_LC_1_11_3/in2
Capture Clock    : uart_rx.r_data_0_LC_1_11_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3013
---------------------------------------   ---- 
End-of-path arrival time (ps)             3013
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__518/I                            Odrv12                         0               923   +INF  FALL       1
I__518/O                            Odrv12                       540              1463   +INF  FALL       1
I__520/I                            Sp12to4                        0              1463   +INF  FALL       1
I__520/O                            Sp12to4                      449              1912   +INF  FALL       1
I__523/I                            Span4Mux_v                     0              1912   +INF  FALL       1
I__523/O                            Span4Mux_v                   372              2283   +INF  FALL       1
I__528/I                            Span4Mux_s2_h                  0              2283   +INF  FALL       1
I__528/O                            Span4Mux_s2_h                203              2487   +INF  FALL       1
I__534/I                            LocalMux                       0              2487   +INF  FALL       1
I__534/O                            LocalMux                     309              2795   +INF  FALL       1
I__539/I                            InMux                          0              2795   +INF  FALL       1
I__539/O                            InMux                        217              3013   +INF  FALL       1
I__546/I                            CascadeMux                     0              3013   +INF  FALL       1
I__546/O                            CascadeMux                     0              3013   +INF  FALL       1
uart_rx.r_data_0_LC_1_11_3/in2      LogicCell40_SEQ_MODE_1000      0              3013   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_0_LC_1_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_3_LC_2_16_4/lcout
Path End         : o_Segment1_D
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5469
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__685/I                                            ClkMux                         0              2073  RISE       1
I__685/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_3_LC_2_16_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_3_LC_2_16_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__259/I                                Odrv4                          0              2921   +INF  RISE       1
I__259/O                                Odrv4                        351              3272   +INF  RISE       1
I__260/I                                Span4Mux_s0_v                  0              3272   +INF  RISE       1
I__260/O                                Span4Mux_s0_v                203              3475   +INF  RISE       1
I__261/I                                LocalMux                       0              3475   +INF  RISE       1
I__261/O                                LocalMux                     330              3805   +INF  RISE       1
I__262/I                                IoInMux                        0              3805   +INF  RISE       1
I__262/O                                IoInMux                      259              4065   +INF  RISE       1
o_Segment1_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment1_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment1_D_obuf_iopad/DIN             IO_PAD                         0              6302   +INF  FALL       1
o_Segment1_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8390   +INF  FALL       1
o_Segment1_D                            top                            0              8390   +INF  FALL       1


++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_4_LC_2_16_2/lcout
Path End         : o_Segment1_C
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5469
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__685/I                                            ClkMux                         0              2073  RISE       1
I__685/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_4_LC_2_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_4_LC_2_16_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__320/I                                Odrv4                          0              2921   +INF  RISE       1
I__320/O                                Odrv4                        351              3272   +INF  RISE       1
I__321/I                                Span4Mux_s0_v                  0              3272   +INF  RISE       1
I__321/O                                Span4Mux_s0_v                203              3475   +INF  RISE       1
I__322/I                                LocalMux                       0              3475   +INF  RISE       1
I__322/O                                LocalMux                     330              3805   +INF  RISE       1
I__323/I                                IoInMux                        0              3805   +INF  RISE       1
I__323/O                                IoInMux                      259              4065   +INF  RISE       1
o_Segment1_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment1_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment1_C_obuf_iopad/DIN             IO_PAD                         0              6302   +INF  FALL       1
o_Segment1_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8390   +INF  FALL       1
o_Segment1_C                            top                            0              8390   +INF  FALL       1


++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_4_LC_2_15_6/lcout
Path End         : o_Segment2_C
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5265
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8186
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_4_LC_2_15_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_4_LC_2_15_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__324/I                                Odrv4                          0              2921   +INF  RISE       1
I__324/O                                Odrv4                        351              3272   +INF  RISE       1
I__325/I                                LocalMux                       0              3272   +INF  RISE       1
I__325/O                                LocalMux                     330              3602   +INF  RISE       1
I__326/I                                IoInMux                        0              3602   +INF  RISE       1
I__326/O                                IoInMux                      259              3861   +INF  RISE       1
o_Segment2_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3861   +INF  RISE       1
o_Segment2_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6098   +INF  FALL       1
o_Segment2_C_obuf_iopad/DIN             IO_PAD                         0              6098   +INF  FALL       1
o_Segment2_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8186   +INF  FALL       1
o_Segment2_C                            top                            0              8186   +INF  FALL       1


++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_5_LC_2_15_5/lcout
Path End         : o_Segment2_B
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5265
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8186
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_5_LC_2_15_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_5_LC_2_15_5/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__374/I                                Odrv4                          0              2921   +INF  RISE       1
I__374/O                                Odrv4                        351              3272   +INF  RISE       1
I__375/I                                LocalMux                       0              3272   +INF  RISE       1
I__375/O                                LocalMux                     330              3602   +INF  RISE       1
I__376/I                                IoInMux                        0              3602   +INF  RISE       1
I__376/O                                IoInMux                      259              3861   +INF  RISE       1
o_Segment2_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3861   +INF  RISE       1
o_Segment2_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6098   +INF  FALL       1
o_Segment2_B_obuf_iopad/DIN             IO_PAD                         0              6098   +INF  FALL       1
o_Segment2_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8186   +INF  FALL       1
o_Segment2_B                            top                            0              8186   +INF  FALL       1


++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_2_LC_2_15_3/lcout
Path End         : o_Segment1_E
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5469
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_2_LC_2_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_2_LC_2_15_3/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__377/I                                Odrv4                          0              2921   +INF  RISE       1
I__377/O                                Odrv4                        351              3272   +INF  RISE       1
I__378/I                                Span4Mux_s1_v                  0              3272   +INF  RISE       1
I__378/O                                Span4Mux_s1_v                203              3475   +INF  RISE       1
I__379/I                                LocalMux                       0              3475   +INF  RISE       1
I__379/O                                LocalMux                     330              3805   +INF  RISE       1
I__380/I                                IoInMux                        0              3805   +INF  RISE       1
I__380/O                                IoInMux                      259              4065   +INF  RISE       1
o_Segment1_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment1_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment1_E_obuf_iopad/DIN             IO_PAD                         0              6302   +INF  FALL       1
o_Segment1_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8390   +INF  FALL       1
o_Segment1_E                            top                            0              8390   +INF  FALL       1


++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_3_LC_2_15_2/lcout
Path End         : o_Segment2_D
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5553
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8474
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_3_LC_2_15_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_3_LC_2_15_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__381/I                                Odrv4                          0              2921   +INF  RISE       1
I__381/O                                Odrv4                        351              3272   +INF  RISE       1
I__382/I                                IoSpan4Mux                     0              3272   +INF  RISE       1
I__382/O                                IoSpan4Mux                   288              3560   +INF  RISE       1
I__383/I                                LocalMux                       0              3560   +INF  RISE       1
I__383/O                                LocalMux                     330              3889   +INF  RISE       1
I__384/I                                IoInMux                        0              3889   +INF  RISE       1
I__384/O                                IoInMux                      259              4149   +INF  RISE       1
o_Segment2_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4149   +INF  RISE       1
o_Segment2_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6386   +INF  FALL       1
o_Segment2_D_obuf_iopad/DIN             IO_PAD                         0              6386   +INF  FALL       1
o_Segment2_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8474   +INF  FALL       1
o_Segment2_D                            top                            0              8474   +INF  FALL       1


++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_0_LC_2_15_1/lcout
Path End         : o_Segment2_G
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5469
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__684/I                                            ClkMux                         0              2073  RISE       1
I__684/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_0_LC_2_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_0_LC_2_15_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__385/I                                Odrv4                          0              2921   +INF  RISE       1
I__385/O                                Odrv4                        351              3272   +INF  RISE       1
I__386/I                                Span4Mux_s1_v                  0              3272   +INF  RISE       1
I__386/O                                Span4Mux_s1_v                203              3475   +INF  RISE       1
I__387/I                                LocalMux                       0              3475   +INF  RISE       1
I__387/O                                LocalMux                     330              3805   +INF  RISE       1
I__388/I                                IoInMux                        0              3805   +INF  RISE       1
I__388/O                                IoInMux                      259              4065   +INF  RISE       1
o_Segment2_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment2_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment2_G_obuf_iopad/DIN             IO_PAD                         0              6302   +INF  FALL       1
o_Segment2_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8390   +INF  FALL       1
o_Segment2_G                            top                            0              8390   +INF  FALL       1


++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_1_LC_2_14_5/lcout
Path End         : o_Segment2_F
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5441
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8362
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__681/I                                            ClkMux                         0              2073  RISE       1
I__681/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_1_LC_2_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_1_LC_2_14_5/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__227/I                                Odrv4                          0              2921   +INF  RISE       1
I__227/O                                Odrv4                        351              3272   +INF  RISE       1
I__228/I                                Span4Mux_s1_h                  0              3272   +INF  RISE       1
I__228/O                                Span4Mux_s1_h                175              3447   +INF  RISE       1
I__229/I                                LocalMux                       0              3447   +INF  RISE       1
I__229/O                                LocalMux                     330              3777   +INF  RISE       1
I__230/I                                IoInMux                        0              3777   +INF  RISE       1
I__230/O                                IoInMux                      259              4037   +INF  RISE       1
o_Segment2_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4037   +INF  RISE       1
o_Segment2_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6274   +INF  FALL       1
o_Segment2_F_obuf_iopad/DIN             IO_PAD                         0              6274   +INF  FALL       1
o_Segment2_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8362   +INF  FALL       1
o_Segment2_F                            top                            0              8362   +INF  FALL       1


++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_1_LC_2_14_3/lcout
Path End         : o_Segment1_F
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5406
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8327
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__681/I                                            ClkMux                         0              2073  RISE       1
I__681/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_1_LC_2_14_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_1_LC_2_14_3/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__231/I                                Odrv12                         0              2921   +INF  RISE       1
I__231/O                                Odrv12                       491              3412   +INF  RISE       1
I__232/I                                LocalMux                       0              3412   +INF  RISE       1
I__232/O                                LocalMux                     330              3742   +INF  RISE       1
I__233/I                                IoInMux                        0              3742   +INF  RISE       1
I__233/O                                IoInMux                      259              4001   +INF  RISE       1
o_Segment1_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_Segment1_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_Segment1_F_obuf_iopad/DIN             IO_PAD                         0              6239   +INF  FALL       1
o_Segment1_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8327   +INF  FALL       1
o_Segment1_F                            top                            0              8327   +INF  FALL       1


++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_0_LC_2_14_2/lcout
Path End         : o_Segment1_G
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5406
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8327
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__681/I                                            ClkMux                         0              2073  RISE       1
I__681/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_0_LC_2_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_0_LC_2_14_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__234/I                                Odrv12                         0              2921   +INF  RISE       1
I__234/O                                Odrv12                       491              3412   +INF  RISE       1
I__235/I                                LocalMux                       0              3412   +INF  RISE       1
I__235/O                                LocalMux                     330              3742   +INF  RISE       1
I__236/I                                IoInMux                        0              3742   +INF  RISE       1
I__236/O                                IoInMux                      259              4001   +INF  RISE       1
o_Segment1_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_Segment1_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_Segment1_G_obuf_iopad/DIN             IO_PAD                         0              6239   +INF  FALL       1
o_Segment1_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8327   +INF  FALL       1
o_Segment1_G                            top                            0              8327   +INF  FALL       1


++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_6_LC_2_13_4/lcout
Path End         : o_Segment1_A
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5265
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8186
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_6_LC_2_13_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_6_LC_2_13_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__240/I                                Odrv4                          0              2921   +INF  RISE       1
I__240/O                                Odrv4                        351              3272   +INF  RISE       1
I__241/I                                LocalMux                       0              3272   +INF  RISE       1
I__241/O                                LocalMux                     330              3602   +INF  RISE       1
I__242/I                                IoInMux                        0              3602   +INF  RISE       1
I__242/O                                IoInMux                      259              3861   +INF  RISE       1
o_Segment1_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3861   +INF  RISE       1
o_Segment1_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6098   +INF  FALL       1
o_Segment1_A_obuf_iopad/DIN             IO_PAD                         0              6098   +INF  FALL       1
o_Segment1_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8186   +INF  FALL       1
o_Segment1_A                            top                            0              8186   +INF  FALL       1


++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_5_LC_2_13_0/lcout
Path End         : o_Segment1_B
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5406
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8327
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__678/I                                            ClkMux                         0              2073  RISE       1
I__678/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_5_LC_2_13_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_5_LC_2_13_0/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__247/I                                Odrv12                         0              2921   +INF  RISE       1
I__247/O                                Odrv12                       491              3412   +INF  RISE       1
I__248/I                                LocalMux                       0              3412   +INF  RISE       1
I__248/O                                LocalMux                     330              3742   +INF  RISE       1
I__249/I                                IoInMux                        0              3742   +INF  RISE       1
I__249/O                                IoInMux                      259              4001   +INF  RISE       1
o_Segment1_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_Segment1_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_Segment1_B_obuf_iopad/DIN             IO_PAD                         0              6239   +INF  FALL       1
o_Segment1_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8327   +INF  FALL       1
o_Segment1_B                            top                            0              8327   +INF  FALL       1


++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_2_LC_1_15_6/lcout
Path End         : o_Segment2_E
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5820
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8741
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__680/I                                            ClkMux                         0              2073  RISE       1
I__680/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_2_LC_1_15_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_2_LC_1_15_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__214/I                                Odrv4                          0              2921   +INF  RISE       1
I__214/O                                Odrv4                        351              3272   +INF  RISE       1
I__215/I                                Span4Mux_h                     0              3272   +INF  RISE       1
I__215/O                                Span4Mux_h                   302              3574   +INF  RISE       1
I__216/I                                Span4Mux_s2_v                  0              3574   +INF  RISE       1
I__216/O                                Span4Mux_s2_v                252              3826   +INF  RISE       1
I__217/I                                LocalMux                       0              3826   +INF  RISE       1
I__217/O                                LocalMux                     330              4156   +INF  RISE       1
I__218/I                                IoInMux                        0              4156   +INF  RISE       1
I__218/O                                IoInMux                      259              4415   +INF  RISE       1
o_Segment2_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4415   +INF  RISE       1
o_Segment2_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6653   +INF  FALL       1
o_Segment2_E_obuf_iopad/DIN             IO_PAD                         0              6653   +INF  FALL       1
o_Segment2_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8741   +INF  FALL       1
o_Segment2_E                            top                            0              8741   +INF  FALL       1


++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_6_LC_1_15_3/lcout
Path End         : o_Segment2_A
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5406
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8327
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__680/I                                            ClkMux                         0              2073  RISE       1
I__680/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_6_LC_1_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_6_LC_1_15_3/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__219/I                                Odrv12                         0              2921   +INF  RISE       1
I__219/O                                Odrv12                       491              3412   +INF  RISE       1
I__220/I                                LocalMux                       0              3412   +INF  RISE       1
I__220/O                                LocalMux                     330              3742   +INF  RISE       1
I__221/I                                IoInMux                        0              3742   +INF  RISE       1
I__221/O                                IoInMux                      259              4001   +INF  RISE       1
o_Segment2_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_Segment2_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_Segment2_A_obuf_iopad/DIN             IO_PAD                         0              6239   +INF  FALL       1
o_Segment2_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8327   +INF  FALL       1
o_Segment2_A                            top                            0              8327   +INF  FALL       1


++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_1_LC_1_11_0/in1
Capture Clock    : uart_rx.r_data_1_LC_1_11_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3063
---------------------------------------   ---- 
End-of-path arrival time (ps)             3063
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__518/I                            Odrv12                         0               973   +INF  FALL       1
I__518/O                            Odrv12                       540              1513   +INF  FALL       1
I__520/I                            Sp12to4                        0              1513   +INF  FALL       1
I__520/O                            Sp12to4                      449              1962   +INF  FALL       1
I__523/I                            Span4Mux_v                     0              1962   +INF  FALL       1
I__523/O                            Span4Mux_v                   372              2333   +INF  FALL       1
I__528/I                            Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__528/O                            Span4Mux_s2_h                203              2537   +INF  FALL       1
I__534/I                            LocalMux                       0              2537   +INF  FALL       1
I__534/O                            LocalMux                     309              2845   +INF  FALL       1
I__540/I                            InMux                          0              2845   +INF  FALL       1
I__540/O                            InMux                        217              3063   +INF  FALL       1
uart_rx.r_data_1_LC_1_11_0/in1      LogicCell40_SEQ_MODE_1000      0              3063   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_1_LC_1_11_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_3_LC_1_11_1/in1
Capture Clock    : uart_rx.r_data_3_LC_1_11_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3063
---------------------------------------   ---- 
End-of-path arrival time (ps)             3063
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__518/I                            Odrv12                         0               973   +INF  FALL       1
I__518/O                            Odrv12                       540              1513   +INF  FALL       1
I__520/I                            Sp12to4                        0              1513   +INF  FALL       1
I__520/O                            Sp12to4                      449              1962   +INF  FALL       1
I__523/I                            Span4Mux_v                     0              1962   +INF  FALL       1
I__523/O                            Span4Mux_v                   372              2333   +INF  FALL       1
I__529/I                            Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__529/O                            Span4Mux_s2_h                203              2537   +INF  FALL       1
I__535/I                            LocalMux                       0              2537   +INF  FALL       1
I__535/O                            LocalMux                     309              2845   +INF  FALL       1
I__543/I                            InMux                          0              2845   +INF  FALL       1
I__543/O                            InMux                        217              3063   +INF  FALL       1
uart_rx.r_data_3_LC_1_11_1/in1      LogicCell40_SEQ_MODE_1000      0              3063   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_3_LC_1_11_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_5_LC_1_11_6/in2
Capture Clock    : uart_rx.r_data_5_LC_1_11_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3013
---------------------------------------   ---- 
End-of-path arrival time (ps)             3013
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__518/I                            Odrv12                         0               923   +INF  FALL       1
I__518/O                            Odrv12                       540              1463   +INF  FALL       1
I__520/I                            Sp12to4                        0              1463   +INF  FALL       1
I__520/O                            Sp12to4                      449              1912   +INF  FALL       1
I__523/I                            Span4Mux_v                     0              1912   +INF  FALL       1
I__523/O                            Span4Mux_v                   372              2283   +INF  FALL       1
I__529/I                            Span4Mux_s2_h                  0              2283   +INF  FALL       1
I__529/O                            Span4Mux_s2_h                203              2487   +INF  FALL       1
I__535/I                            LocalMux                       0              2487   +INF  FALL       1
I__535/O                            LocalMux                     309              2795   +INF  FALL       1
I__544/I                            InMux                          0              2795   +INF  FALL       1
I__544/O                            InMux                        217              3013   +INF  FALL       1
I__548/I                            CascadeMux                     0              3013   +INF  FALL       1
I__548/O                            CascadeMux                     0              3013   +INF  FALL       1
uart_rx.r_data_5_LC_1_11_6/in2      LogicCell40_SEQ_MODE_1000      0              3013   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_5_LC_1_11_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_2_LC_1_11_2/in1
Capture Clock    : uart_rx.r_data_2_LC_1_11_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3063
---------------------------------------   ---- 
End-of-path arrival time (ps)             3063
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__518/I                            Odrv12                         0               973   +INF  FALL       1
I__518/O                            Odrv12                       540              1513   +INF  FALL       1
I__520/I                            Sp12to4                        0              1513   +INF  FALL       1
I__520/O                            Sp12to4                      449              1962   +INF  FALL       1
I__523/I                            Span4Mux_v                     0              1962   +INF  FALL       1
I__523/O                            Span4Mux_v                   372              2333   +INF  FALL       1
I__528/I                            Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__528/O                            Span4Mux_s2_h                203              2537   +INF  FALL       1
I__534/I                            LocalMux                       0              2537   +INF  FALL       1
I__534/O                            LocalMux                     309              2845   +INF  FALL       1
I__541/I                            InMux                          0              2845   +INF  FALL       1
I__541/O                            InMux                        217              3063   +INF  FALL       1
uart_rx.r_data_2_LC_1_11_2/in1      LogicCell40_SEQ_MODE_1000      0              3063   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_2_LC_1_11_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_4_LC_1_11_7/in2
Capture Clock    : uart_rx.r_data_4_LC_1_11_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3063
---------------------------------------   ---- 
End-of-path arrival time (ps)             3063
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__518/I                            Odrv12                         0               973   +INF  FALL       1
I__518/O                            Odrv12                       540              1513   +INF  FALL       1
I__520/I                            Sp12to4                        0              1513   +INF  FALL       1
I__520/O                            Sp12to4                      449              1962   +INF  FALL       1
I__523/I                            Span4Mux_v                     0              1962   +INF  FALL       1
I__523/O                            Span4Mux_v                   372              2333   +INF  FALL       1
I__528/I                            Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__528/O                            Span4Mux_s2_h                203              2537   +INF  FALL       1
I__534/I                            LocalMux                       0              2537   +INF  FALL       1
I__534/O                            LocalMux                     309              2845   +INF  FALL       1
I__542/I                            InMux                          0              2845   +INF  FALL       1
I__542/O                            InMux                        217              3063   +INF  FALL       1
I__547/I                            CascadeMux                     0              3063   +INF  FALL       1
I__547/O                            CascadeMux                     0              3063   +INF  FALL       1
uart_rx.r_data_4_LC_1_11_7/in2      LogicCell40_SEQ_MODE_1000      0              3063   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_4_LC_1_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_6_LC_1_11_4/in2
Capture Clock    : uart_rx.r_data_6_LC_1_11_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3063
---------------------------------------   ---- 
End-of-path arrival time (ps)             3063
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__518/I                            Odrv12                         0               973   +INF  FALL       1
I__518/O                            Odrv12                       540              1513   +INF  FALL       1
I__520/I                            Sp12to4                        0              1513   +INF  FALL       1
I__520/O                            Sp12to4                      449              1962   +INF  FALL       1
I__523/I                            Span4Mux_v                     0              1962   +INF  FALL       1
I__523/O                            Span4Mux_v                   372              2333   +INF  FALL       1
I__529/I                            Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__529/O                            Span4Mux_s2_h                203              2537   +INF  FALL       1
I__535/I                            LocalMux                       0              2537   +INF  FALL       1
I__535/O                            LocalMux                     309              2845   +INF  FALL       1
I__545/I                            InMux                          0              2845   +INF  FALL       1
I__545/O                            InMux                        217              3063   +INF  FALL       1
I__549/I                            CascadeMux                     0              3063   +INF  FALL       1
I__549/O                            CascadeMux                     0              3063   +INF  FALL       1
uart_rx.r_data_6_LC_1_11_4/in2      LogicCell40_SEQ_MODE_1000      0              3063   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__671/I                                            ClkMux                         0              2073  RISE       1
I__671/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_6_LC_1_11_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_rx.state_1_LC_6_10_4/in1
Capture Clock    : uart_rx.state_1_LC_6_10_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__688/I                             Odrv12                         0               973   +INF  FALL       1
I__688/O                             Odrv12                       540              1513   +INF  FALL       1
I__690/I                             Span12Mux_v                    0              1513   +INF  FALL       1
I__690/O                             Span12Mux_v                  540              2053   +INF  FALL       1
I__693/I                             LocalMux                       0              2053   +INF  FALL       1
I__693/O                             LocalMux                     309              2362   +INF  FALL       1
I__697/I                             InMux                          0              2362   +INF  FALL       1
I__697/O                             InMux                        217              2579   +INF  FALL       1
uart_rx.state_1_LC_6_10_4/in1        LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__683/I                                            ClkMux                         0              2073  RISE       1
I__683/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_6_10_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_rx.state_2_LC_6_10_1/in1
Capture Clock    : uart_rx.state_2_LC_6_10_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__688/I                             Odrv12                         0               973   +INF  FALL       1
I__688/O                             Odrv12                       540              1513   +INF  FALL       1
I__690/I                             Span12Mux_v                    0              1513   +INF  FALL       1
I__690/O                             Span12Mux_v                  540              2053   +INF  FALL       1
I__694/I                             LocalMux                       0              2053   +INF  FALL       1
I__694/O                             LocalMux                     309              2362   +INF  FALL       1
I__698/I                             InMux                          0              2362   +INF  FALL       1
I__698/O                             InMux                        217              2579   +INF  FALL       1
uart_rx.state_2_LC_6_10_1/in1        LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__667/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__667/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__668/I                                            GlobalMux                      0              1918  RISE       1
I__668/O                                            GlobalMux                    154              2073  RISE       1
I__683/I                                            ClkMux                         0              2073  RISE       1
I__683/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_6_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

