============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 21 2019  04:33:35 pm
  Module:                 FME_PIPE_2
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

          Pin                      Type          Fanout  Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clock_name)            launch                                           0 R 
U_crtl
  estado_atual_reg[1]/CP                                         0             0 R 
  estado_atual_reg[1]/Q       HS65_LS_DFPRQX18        3  16.5   66  +165     165 F 
  g2/B                                                                +0     165   
  g2/Z                        HS65_LS_AND2X35         1  30.3   27   +73     238 F 
  fopt304/A                                                           +0     238   
  fopt304/Z                   HS65_LS_BFX284          8 182.0   22   +55     293 F 
U_crtl/inp_source 
fopt2624/A                                                            +0     294   
fopt2624/Z                    HS65_LS_IVX142          5 120.9   31   +30     323 R 
fopt2611/A                                                            +0     323   
fopt2611/Z                    HS65_LS_BFX284         29 201.7   27   +54     377 R 
g2296/B                                                               +0     377   
g2296/Z                       HS65_LS_NAND2X7         1   7.3   45   +44     422 F 
g1950/B                                                               +0     422   
g1950/Z                       HS65_LS_NAND2X14        2  13.2   35   +39     461 R 
U_inter/linha[0][3] 
  addinc_PUs[16].U_F2_U_1_U_S0_add_18_16/A[5] 
    fopt374/A                                                         +0     461   
    fopt374/Z                 HS65_LS_IVX27           3  19.5   24   +32     493 F 
    fopt373/A                                                         +0     493   
    fopt373/Z                 HS65_LS_IVX18           2  17.9   38   +34     527 R 
    g368/B                                                            +0     528   
    g368/Z                    HS65_LS_NOR2AX25        3  23.3   32   +35     563 F 
    g325/A                                                            +0     563   
    g325/Z                    HS65_LS_NOR2X25         3  17.5   43   +45     607 R 
    g312/B                                                            +0     608   
    g312/Z                    HS65_LS_NAND2X14        1   4.7   25   +34     641 F 
    g300/A                                                            +0     641   
    g300/Z                    HS65_LS_NAND2AX21       1  12.4   32   +73     714 F 
    g295/B                                                            +0     714   
    g295/Z                    HS65_LS_NAND2X29        4  23.6   34   +32     746 R 
    g293/B                                                            +0     746   
    g293/Z                    HS65_LS_NAND2X14        1   7.3   29   +34     781 F 
    g284/B                                                            +0     781   
    g284/Z                    HS65_LS_NAND2X14        1  11.6   40   +31     811 R 
    g282/B                                                            +0     812   
    g282/Z                    HS65_LS_XOR2X35         5  47.5   47   +97     908 F 
  addinc_PUs[16].U_F2_U_1_U_S0_add_18_16/Z[10] 
  fopt876/A                                                           +0     909   
  fopt876/Z                   HS65_LS_CNIVX62         2  21.9   21   +27     936 R 
  addinc_PUs[16].U_F2_U_1_U_S1_add_18_16/B[10] 
    g386/B                                                            +0     936   
    g386/Z                    HS65_LS_NOR2X38         3  25.8   28   +24     960 F 
    g376/B                                                            +0     960   
    g376/Z                    HS65_LS_NOR2X50         2  18.0   29   +30     990 R 
    g359/A                                                            +0     990   
    g359/Z                    HS65_LS_AND2X27         2  17.4   30   +66    1056 R 
    g355/B                                                            +0    1056   
    g355/Z                    HS65_LS_NAND2AX21       1   9.0   26   +30    1086 F 
    g335/A                                                            +0    1086   
    g335/Z                    HS65_LS_NOR2X19         1   8.4   33   +36    1123 R 
    g330/B                                                            +0    1123   
    g330/Z                    HS65_LS_NOR3AX13        1   7.8   31   +36    1159 F 
    g327/B                                                            +0    1159   
    g327/Z                    HS65_LS_XNOR2X18        1   3.7   23   +70    1229 F 
  addinc_PUs[16].U_F2_U_1_U_S1_add_18_16/Z[13] 
  PUs[16].U_F2_U_p2/input[13] 
    output_reg[13]/D     <<<  HS65_LS_DFPRQX27                        +0    1229   
    output_reg[13]/CP         setup                              0   +96    1325 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)            capture                                       1425 R 
                              adjustments                           -100    1325   
-----------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : U_crtl/estado_atual_reg[1]/CP
End-point    : U_inter/PUs[16].U_F2_U_p2/output_reg[13]/D
