/* Generated by Yosys 0.33 (git sha1 2584903a060) */
module s344_bench(blif_clk_net, blif_reset_net, START, B0, B1, B2, B3, A0, A1, A2, A3, P4, P5, P6, P7, P0, P1, P2, P3, CNTVCON2, CNTVCO2
, READY);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  input A0;
  wire A0;
  input A1;
  wire A1;
  input A2;
  wire A2;
  input A3;
  wire A3;
  wire ACVG1VD1;
  wire ACVG2VD1;
  wire ACVG3VD1;
  wire ACVG4VD1;
  wire ACVPCN;
  reg ACVQN0;
  reg ACVQN1;
  reg ACVQN2;
  reg ACVQN3;
  wire AD0;
  wire AD0N;
  wire AD1;
  wire AD1N;
  wire AD2;
  wire AD2N;
  wire AD3;
  wire AD3N;
  wire ADDVC1;
  wire ADDVC2;
  wire ADDVC3;
  wire ADDVG1VCN;
  wire ADDVG1VP;
  wire ADDVG1VPVOR1NF;
  wire ADDVG2VCN;
  wire ADDVG2VCNVAD1NF;
  wire ADDVG2VCNVAD2NF;
  wire ADDVG2VCNVAD3NF;
  wire ADDVG2VCNVAD4NF;
  wire ADDVG2VCNVOR1NF;
  wire ADDVG2VCNVOR2NF;
  wire ADDVG2VSN;
  wire ADDVG3VCN;
  wire ADDVG3VCNVAD1NF;
  wire ADDVG3VCNVAD2NF;
  wire ADDVG3VCNVAD3NF;
  wire ADDVG3VCNVAD4NF;
  wire ADDVG3VCNVOR1NF;
  wire ADDVG3VCNVOR2NF;
  wire ADDVG3VSN;
  wire ADDVG4VCN;
  wire ADDVG4VCNVAD1NF;
  wire ADDVG4VCNVAD2NF;
  wire ADDVG4VCNVAD3NF;
  wire ADDVG4VCNVAD4NF;
  wire ADDVG4VCNVOR1NF;
  wire ADDVG4VCNVOR2NF;
  wire ADDVG4VSN;
  wire ADSH;
  wire AM0;
  wire AM1;
  wire AM2;
  wire AM3;
  wire AMVG2VG1VAD1NF;
  wire AMVG2VG1VAD2NF;
  wire AMVG2VS0P;
  wire AMVG2VX;
  wire AMVG3VG1VAD1NF;
  wire AMVG3VG1VAD2NF;
  wire AMVG3VS0P;
  wire AMVG3VX;
  wire AMVG4VG1VAD1NF;
  wire AMVG4VG1VAD2NF;
  wire AMVG4VS0P;
  wire AMVG4VX;
  wire AMVG5VG1VAD1NF;
  wire AMVG5VG1VAD2NF;
  wire AMVG5VS0P;
  wire AMVG5VX;
  wire AMVS0N;
  reg AX0;
  reg AX1;
  reg AX2;
  reg AX3;
  input B0;
  wire B0;
  input B1;
  wire B1;
  input B2;
  wire B2;
  input B3;
  wire B3;
  wire BM0;
  wire BM1;
  wire BM2;
  wire BM3;
  wire BMVG2VG1VAD1NF;
  wire BMVG2VG1VAD2NF;
  wire BMVG2VS0P;
  wire BMVG2VX;
  wire BMVG3VG1VAD1NF;
  wire BMVG3VG1VAD2NF;
  wire BMVG3VS0P;
  wire BMVG3VX;
  wire BMVG4VG1VAD1NF;
  wire BMVG4VG1VAD2NF;
  wire BMVG4VS0P;
  wire BMVG4VX;
  wire BMVG5VG1VAD1NF;
  wire BMVG5VG1VAD2NF;
  wire BMVG5VS0P;
  wire BMVG5VX;
  wire BMVS0N;
  wire CNTVCO0;
  wire CNTVCO1;
  output CNTVCO2;
  wire CNTVCO2;
  wire CNTVCON0;
  wire CNTVCON1;
  output CNTVCON2;
  wire CNTVCON2;
  wire CNTVG1VD;
  wire CNTVG1VD1;
  wire CNTVG1VQN;
  wire CNTVG1VZ1;
  wire CNTVG2VD;
  wire CNTVG2VD1;
  wire CNTVG2VG2VOR1NF;
  wire CNTVG2VQN;
  wire CNTVG2VZ;
  wire CNTVG2VZ1;
  wire CNTVG3VD;
  wire CNTVG3VD1;
  wire CNTVG3VG2VOR1NF;
  wire CNTVG3VQN;
  wire CNTVG3VZ;
  wire CNTVG3VZ1;
  wire CO;
  reg CT0;
  reg CT1;
  wire CT1N;
  reg CT2;
  wire IINIIT;
  wire MRVG1VD;
  wire MRVG1VDVAD1NF;
  wire MRVG1VDVAD2NF;
  wire MRVG2VD;
  wire MRVG2VDVAD1NF;
  wire MRVG2VDVAD2NF;
  wire MRVG3VD;
  wire MRVG3VDVAD1NF;
  wire MRVG3VDVAD2NF;
  wire MRVG4VD;
  wire MRVG4VDVAD1NF;
  wire MRVG4VDVAD2NF;
  reg MRVQN0;
  reg MRVQN1;
  reg MRVQN2;
  reg MRVQN3;
  wire MRVSHLDN;
  output P0;
  wire P0;
  output P1;
  wire P1;
  output P2;
  wire P2;
  output P3;
  wire P3;
  output P4;
  wire P4;
  output P5;
  wire P5;
  output P6;
  wire P6;
  output P7;
  wire P7;
  output READY;
  wire READY;
  wire READYN;
  wire S0;
  wire S1;
  wire S2;
  wire S3;
  wire SMVG2VG1VAD1NF;
  wire SMVG2VG1VAD2NF;
  wire SMVG2VS0P;
  wire SMVG2VX;
  wire SMVG3VG1VAD1NF;
  wire SMVG3VG1VAD2NF;
  wire SMVG3VS0P;
  wire SMVG3VX;
  wire SMVG4VG1VAD1NF;
  wire SMVG4VG1VAD2NF;
  wire SMVG4VS0P;
  wire SMVG4VX;
  wire SMVG5VG1VAD1NF;
  wire SMVG5VG1VAD2NF;
  wire SMVG5VS0P;
  wire SMVG5VX;
  wire SMVS0N;
  input START;
  wire START;
  input blif_clk_net;
  wire blif_clk_net;
  input blif_reset_net;
  wire blif_reset_net;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) AX0 <= 1'h0;
    else AX0 <= AM0;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) AX1 <= 1'h0;
    else AX1 <= AM1;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) AX2 <= 1'h0;
    else AX2 <= AM2;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) AX3 <= 1'h0;
    else AX3 <= AM3;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) MRVQN0 <= 1'h0;
    else MRVQN0 <= MRVG1VD;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) MRVQN1 <= 1'h0;
    else MRVQN1 <= MRVG2VD;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) MRVQN2 <= 1'h0;
    else MRVQN2 <= MRVG3VD;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) MRVQN3 <= 1'h0;
    else MRVQN3 <= MRVG4VD;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) ACVQN0 <= 1'h0;
    else ACVQN0 <= ACVG1VD1;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) ACVQN1 <= 1'h0;
    else ACVQN1 <= ACVG2VD1;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) ACVQN2 <= 1'h0;
    else ACVQN2 <= ACVG3VD1;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) ACVQN3 <= 1'h0;
    else ACVQN3 <= ACVG4VD1;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) CT0 <= 1'h0;
    else CT0 <= CNTVG1VD;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) CT1 <= 1'h0;
    else CT1 <= CNTVG2VD;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) CT2 <= 1'h0;
    else CT2 <= CNTVG3VD;
  assign _004_ = ~ ADDVG2VCNVAD4NF;
  assign _005_ = ~ ADDVG2VCNVAD3NF;
  assign _006_ = ~ SMVG4VG1VAD2NF;
  assign _007_ = ~ SMVG4VG1VAD1NF;
  assign S0 = ~ ADDVG1VP;
  assign ADDVC3 = ~ ADDVG3VCN;
  assign P3 = ~ MRVQN3;
  assign _008_ = ~ MRVG2VDVAD2NF;
  assign _009_ = ~ MRVG2VDVAD1NF;
  assign _010_ = ~ BMVG4VG1VAD2NF;
  assign _011_ = ~ BMVG4VG1VAD1NF;
  assign P5 = ~ ACVQN1;
  assign _012_ = ~ ADDVG4VCNVAD4NF;
  assign _013_ = ~ ADDVG4VCNVAD3NF;
  assign _014_ = ~ SMVG3VG1VAD2NF;
  assign _015_ = ~ SMVG3VG1VAD1NF;
  assign _016_ = ~ AMVG2VG1VAD2NF;
  assign _017_ = ~ AMVG2VG1VAD1NF;
  assign P1 = ~ MRVQN1;
  assign _018_ = ~ AX3;
  assign _019_ = ~ MRVG3VDVAD2NF;
  assign _020_ = ~ MRVG3VDVAD1NF;
  assign _021_ = ~ AX0;
  assign _022_ = ~ BMVG3VG1VAD2NF;
  assign _023_ = ~ BMVG3VG1VAD1NF;
  assign _024_ = ~ SMVG5VG1VAD2NF;
  assign _025_ = ~ SMVG5VG1VAD1NF;
  assign AM2 = ~ AMVG4VX;
  assign _026_ = ~ CNTVG2VD1;
  assign BM0 = ~ BMVG2VX;
  assign _027_ = ~ ADDVG1VPVOR1NF;
  assign ADDVC1 = ~ ADDVG1VCN;
  assign _028_ = ~ AMVG4VG1VAD2NF;
  assign _029_ = ~ AMVG4VG1VAD1NF;
  assign _030_ = ~ AMVG3VG1VAD2NF;
  assign _031_ = ~ AMVG3VG1VAD1NF;
  assign AD1 = ~ AD1N;
  assign AD3 = ~ AD3N;
  assign _032_ = ~ SMVG2VG1VAD2NF;
  assign _033_ = ~ SMVG2VG1VAD1NF;
  assign BM3 = ~ BMVG5VX;
  assign _034_ = ~ BMVG5VG1VAD2NF;
  assign _035_ = ~ BMVG5VG1VAD1NF;
  assign MRVSHLDN = ~ ADSH;
  assign _036_ = ~ CNTVG3VG2VOR1NF;
  assign _037_ = ~ CNTVG3VZ1;
  assign _038_ = ~ CNTVG3VZ;
  assign S1 = ~ ADDVG2VSN;
  assign P2 = ~ MRVQN2;
  assign _039_ = ~ AX2;
  assign _040_ = ~ CNTVG2VG2VOR1NF;
  assign _041_ = ~ CNTVG2VZ1;
  assign _042_ = ~ AMVG5VG1VAD2NF;
  assign _043_ = ~ AMVG5VG1VAD1NF;
  assign _044_ = ~ BMVG2VG1VAD2NF;
  assign _045_ = ~ BMVG2VG1VAD1NF;
  assign ADDVC2 = ~ ADDVG2VCN;
  assign AD2 = ~ AD2N;
  assign AM3 = ~ AMVG5VX;
  assign P7 = ~ ACVQN3;
  assign AM0 = ~ AMVG2VX;
  assign BMVS0N = ~ BMVG2VS0P;
  assign P4 = ~ ACVQN0;
  assign S3 = ~ ADDVG4VSN;
  assign _046_ = ~ ADDVG3VCNVAD2NF;
  assign _047_ = ~ ADDVG3VCNVAD1NF;
  assign _048_ = ~ AX1;
  assign P0 = ~ MRVQN0;
  assign _049_ = ~ CNTVG2VZ;
  assign ACVPCN = ~ START;
  assign P6 = ~ ACVQN2;
  assign _050_ = ~ CNTVCO1;
  assign AMVS0N = ~ AMVG2VS0P;
  assign CO = ~ ADDVG4VCN;
  assign CNTVG3VD1 = ~ CNTVCON1;
  assign _051_ = ~ ADDVG4VCNVAD2NF;
  assign _052_ = ~ ADDVG4VCNVAD1NF;
  assign AD0 = ~ AD0N;
  assign _053_ = ~ ADDVG3VCNVAD4NF;
  assign _054_ = ~ ADDVG3VCNVAD3NF;
  assign CNTVG2VQN = ~ CT1;
  assign BM1 = ~ BMVG3VX;
  assign CNTVCON0 = ~ CT0;
  assign CNTVG3VQN = ~ CT2;
  assign _055_ = ~ ADDVG2VCNVAD2NF;
  assign _056_ = ~ ADDVG2VCNVAD1NF;
  assign _057_ = ~ MRVG4VDVAD2NF;
  assign _058_ = ~ MRVG4VDVAD1NF;
  assign S2 = ~ ADDVG3VSN;
  assign _059_ = ~ MRVG1VDVAD2NF;
  assign _060_ = ~ MRVG1VDVAD1NF;
  assign AM1 = ~ AMVG3VX;
  assign BM2 = ~ BMVG4VX;
  assign ADDVG2VSN = _004_ &  _005_;
  assign SMVG4VX = _006_ &  _007_;
  assign SMVG3VG1VAD1NF = MRVSHLDN &  P5;
  assign AMVG3VG1VAD2NF = AMVG2VS0P &  A1;
  assign AMVG5VG1VAD2NF = AMVG2VS0P &  A3;
  assign ADDVG2VCNVAD1NF = AD1 &  P5;
  assign MRVG2VD = _008_ &  _009_;
  assign ACVG4VD1 = START |  SMVG5VX;
  assign _000_ = CNTVCON0 &  CNTVG2VQN;
  assign AMVG2VS0P = _000_ &  CNTVG3VQN;
  assign BMVG4VX = _010_ &  _011_;
  assign ADDVG4VCNVAD3NF = ADDVG4VCNVOR2NF &  ADDVG4VCN;
  assign ADDVG4VSN = _012_ &  _013_;
  assign CNTVG2VG2VOR1NF = CT1 |  CNTVG2VD1;
  assign ADDVG4VCNVOR1NF = AD3 |  P7;
  assign BMVG2VG1VAD2NF = BMVG2VS0P &  B0;
  assign SMVG3VX = _014_ &  _015_;
  assign AMVG4VG1VAD1NF = AMVS0N &  AX2;
  assign AMVG2VX = _016_ &  _017_;
  assign SMVG5VG1VAD2NF = ADSH &  CO;
  assign AD3N = MRVQN0 |  _018_;
  assign MRVG3VD = _019_ &  _020_;
  assign AD0N = MRVQN0 |  _021_;
  assign CNTVG1VD = CNTVG1VZ1 &  ACVPCN;
  assign AMVG2VG1VAD1NF = AMVS0N &  AX0;
  assign CNTVCON1 = CNTVG2VQN |  CNTVCON0;
  assign MRVG1VDVAD2NF = MRVSHLDN &  BM0;
  assign BMVG3VX = _022_ &  _023_;
  assign SMVG5VX = _024_ &  _025_;
  assign _001_ = ADDVC1 &  AD1;
  assign ADDVG2VCNVAD4NF = _001_ &  P5;
  assign ADDVG4VCNVAD1NF = AD3 &  P7;
  assign ADDVG1VPVOR1NF = AD0 |  P4;
  assign ADDVG2VCNVOR1NF = AD1 |  P5;
  assign CNTVG2VZ1 = CNTVG2VQN |  _026_;
  assign BMVG5VG1VAD2NF = BMVG2VS0P &  B3;
  assign AMVG5VG1VAD1NF = AMVS0N &  AX3;
  assign AMVG2VG1VAD2NF = AMVG2VS0P &  A0;
  assign SMVG4VG1VAD2NF = ADSH &  S3;
  assign ADDVG1VP = _027_ |  ADDVC1;
  assign ADDVG3VCNVAD3NF = ADDVG3VCNVOR2NF &  ADDVG3VCN;
  assign AMVG4VX = _028_ &  _029_;
  assign MRVG3VDVAD2NF = MRVSHLDN &  BM2;
  assign ADDVG3VCNVAD2NF = ADDVC2 &  ADDVG3VCNVOR1NF;
  assign AMVG3VX = _030_ &  _031_;
  assign AMVG3VG1VAD1NF = AMVS0N &  AX1;
  assign ADDVG2VCNVAD3NF = ADDVG2VCNVOR2NF &  ADDVG2VCN;
  assign MRVG4VDVAD1NF = ADSH &  S0;
  assign SMVG2VX = _032_ &  _033_;
  assign ACVG2VD1 = START |  SMVG3VX;
  assign BMVG4VG1VAD1NF = BMVS0N &  P2;
  assign SMVG2VG1VAD1NF = MRVSHLDN &  P4;
  assign BMVG5VX = _034_ &  _035_;
  assign _061_ = ADDVC3 |  AD3;
  assign ADDVG4VCNVOR2NF = _061_ |  P7;
  assign CNTVG3VZ = _036_ |  _037_;
  assign CNTVG3VD = _038_ &  ACVPCN;
  assign AD2N = MRVQN0 |  _039_;
  assign ADDVG3VCNVAD1NF = AD2 &  P6;
  assign CNTVG2VZ = _040_ |  _041_;
  assign AMVG5VX = _042_ &  _043_;
  assign BMVG2VX = _044_ &  _045_;
  assign ADDVG1VCN = AD0N |  ACVQN0;
  assign CNTVG3VZ1 = CNTVG3VQN |  CNTVCON1;
  assign CNTVG1VZ1 = CNTVCON0 |  BMVS0N;
  assign CNTVG2VD1 = BMVG2VS0P &  CT0;
  assign SMVG5VG1VAD1NF = MRVSHLDN &  P7;
  assign ADDVG3VCN = _046_ &  _047_;
  assign AD1N = MRVQN0 |  _048_;
  assign CNTVG3VG2VOR1NF = CT2 |  CNTVG3VD1;
  assign CNTVG2VD = _049_ &  ACVPCN;
  assign MRVG2VDVAD1NF = ADSH &  P2;
  assign CNTVCON2 = CNTVG3VQN |  _050_;
  assign BMVG3VG1VAD2NF = BMVG2VS0P &  B1;
  assign ADDVG3VCNVOR1NF = AD2 |  P6;
  assign SMVG2VG1VAD2NF = ADSH &  S1;
  assign CNTVCO2 = CT2 &  CNTVG3VD1;
  assign BMVG4VG1VAD2NF = BMVG2VS0P &  B2;
  assign MRVG4VDVAD2NF = MRVSHLDN &  BM3;
  assign _002_ = ADDVC2 &  AD2;
  assign ADDVG3VCNVAD4NF = _002_ &  P6;
  assign ADDVG4VCNVAD2NF = ADDVC3 &  ADDVG4VCNVOR1NF;
  assign BMVG5VG1VAD1NF = BMVS0N &  P3;
  assign SMVG3VG1VAD2NF = ADSH &  S2;
  assign ADDVG4VCN = _051_ &  _052_;
  assign BMVG3VG1VAD1NF = BMVS0N &  P1;
  assign ADDVG3VSN = _053_ &  _054_;
  assign MRVG2VDVAD2NF = MRVSHLDN &  BM1;
  assign MRVG3VDVAD1NF = ADSH &  P3;
  assign CNTVCO1 = CT1 &  CT0;
  assign SMVG4VG1VAD1NF = MRVSHLDN &  P6;
  assign _062_ = ADDVC2 |  AD2;
  assign ADDVG3VCNVOR2NF = _062_ |  P6;
  assign _063_ = CNTVCON0 |  CT1;
  assign BMVG2VS0P = _063_ |  CNTVG3VQN;
  assign _064_ = ADDVC1 |  AD1;
  assign ADDVG2VCNVOR2NF = _064_ |  P5;
  assign ACVG1VD1 = START |  SMVG2VX;
  assign ADDVG2VCN = _055_ &  _056_;
  assign MRVG4VD = _057_ &  _058_;
  assign MRVG1VD = _059_ &  _060_;
  assign AMVG4VG1VAD2NF = AMVG2VS0P &  A2;
  assign _003_ = ADDVC3 &  AD3;
  assign ADDVG4VCNVAD4NF = _003_ &  P7;
  assign ADDVG2VCNVAD2NF = ADDVC1 &  ADDVG2VCNVOR1NF;
  assign MRVG1VDVAD1NF = ADSH &  P1;
  assign ACVG3VD1 = START |  SMVG4VX;
  assign ADSH = BMVG2VS0P &  AMVS0N;
  assign BMVG2VG1VAD1NF = BMVS0N &  P0;
  assign AMVG3VS0P = AMVG2VS0P;
  assign AMVG4VS0P = AMVG2VS0P;
  assign AMVG5VS0P = AMVG2VS0P;
  assign BMVG3VS0P = BMVG2VS0P;
  assign BMVG4VS0P = BMVG2VS0P;
  assign BMVG5VS0P = BMVG2VS0P;
  assign CNTVCO0 = CT0;
  assign CNTVG1VD1 = BMVG2VS0P;
  assign CNTVG1VQN = CNTVCON0;
  assign CT1N = CNTVG2VQN;
  assign IINIIT = AMVG2VS0P;
  assign READY = BMVS0N;
  assign READYN = BMVG2VS0P;
  assign SMVG2VS0P = ADSH;
  assign SMVG3VS0P = ADSH;
  assign SMVG4VS0P = ADSH;
  assign SMVG5VS0P = ADSH;
  assign SMVS0N = MRVSHLDN;
endmodule
