

================================================================
== Synthesis Summary Report of 'matrixmul'
================================================================
+ General Information: 
    * Date:           Sat Mar 26 19:00:29 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        LABA1
    * Solution:       solution2 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |       Modules      | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |         |           |           |     |
    |       & Loops      | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +--------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ matrixmul         |     -|  0.24|       34|  340.000|         -|       35|     -|        no|     -|  1 (~0%)|  249 (~0%)|  387 (~0%)|    -|
    | o Row_Col_Product  |     -|  7.30|       32|  320.000|         7|        1|    27|       yes|     -|        -|          -|          -|    -|
    +--------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------+----------+
| Interface    | Bitwidth |
+--------------+----------+
| a_address0   | 4        |
| a_q0         | 8        |
| b_address0   | 4        |
| b_q0         | 8        |
| res_address0 | 4        |
| res_d0       | 16       |
+--------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | char*    |
| b        | in        | char*    |
| res      | out       | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| a        | a_address0   | port    | offset   |
| a        | a_ce0        | port    |          |
| a        | a_q0         | port    |          |
| b        | b_address0   | port    | offset   |
| b        | b_ce0        | port    |          |
| b        | b_q0         | port    |          |
| res      | res_address0 | port    | offset   |
| res      | res_ce0      | port    |          |
| res      | res_we0      | port    |          |
| res      | res_d0       | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------+-----+--------+------------+-----+--------+---------+
| Name                              | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+-----------------------------------+-----+--------+------------+-----+--------+---------+
| + matrixmul                       | 1   |        |            |     |        |         |
|   add_ln54_1_fu_166_p2            | -   |        | add_ln54_1 | add | fabric | 0       |
|   add_ln54_fu_217_p2              | -   |        | add_ln54   | add | fabric | 0       |
|   sub_ln60_fu_318_p2              | -   |        | sub_ln60   | sub | fabric | 0       |
|   add_ln56_fu_254_p2              | -   |        | add_ln56   | add | fabric | 0       |
|   add_ln57_fu_327_p2              | -   |        | add_ln57   | add | fabric | 0       |
|   add_ln60_1_fu_336_p2            | -   |        | add_ln60_1 | add | fabric | 0       |
|   sub_ln60_1_fu_354_p2            | -   |        | sub_ln60_1 | add | tadder | 0       |
|   add_ln60_2_fu_360_p2            | -   |        | add_ln60_2 | add | tadder | 0       |
|   mac_muladd_8s_8s_16ns_16_4_1_U1 | 1   |        | mul_ln60   | mul | dsp    | 3       |
|   mac_muladd_8s_8s_16ns_16_4_1_U1 | 1   |        | add_ln60   | add | dsp    | 3       |
|   add_ln59_fu_281_p2              | -   |        | add_ln59   | add | fabric | 0       |
|   add_ln56_1_fu_184_p2            | -   |        | add_ln56_1 | add | fabric | 0       |
+-----------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+------------------------+
| Type     | Options | Location               |
+----------+---------+------------------------+
| pipeline |         | DIRECTIVE in matrixmul |
+----------+---------+------------------------+


