{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666727641883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666727641884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 25 14:54:01 2022 " "Processing started: Tue Oct 25 14:54:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666727641884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666727641884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica1alu -c practica1alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica1alu -c practica1alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666727641884 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666727646530 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666727646531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorFrecuencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorFrecuencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorFrecuencia-divFre " "Found design unit 1: divisorFrecuencia-divFre" {  } { { "divisorFrecuencia.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/divisorFrecuencia.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666727678314 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorFrecuencia " "Found entity 1: divisorFrecuencia" {  } { { "divisorFrecuencia.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/divisorFrecuencia.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666727678314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666727678314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrelShifters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file barrelShifters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrelShifters-shifters " "Found design unit 1: barrelShifters-shifters" {  } { { "barrelShifters.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/barrelShifters.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666727678323 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrelShifters " "Found entity 1: barrelShifters" {  } { { "barrelShifters.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/barrelShifters.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666727678323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666727678323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica1alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica1alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 practica1alu " "Found entity 1: practica1alu" {  } { { "practica1alu.bdf" "" { Schematic "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/practica1alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666727678353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666727678353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UAritmetica.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UAritmetica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UAritmetica-Aritmetica " "Found design unit 1: UAritmetica-Aritmetica" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666727678375 ""} { "Info" "ISGN_ENTITY_NAME" "1 UAritmetica " "Found entity 1: UAritmetica" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666727678375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666727678375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplicador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplicador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplicador-Mult " "Found design unit 1: Multiplicador-Mult" {  } { { "Multiplicador.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/Multiplicador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666727678376 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplicador " "Found entity 1: Multiplicador" {  } { { "Multiplicador.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/Multiplicador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666727678376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666727678376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fadder-FullA " "Found design unit 1: Fadder-FullA" {  } { { "Full_adder.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/Full_adder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666727678404 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fadder " "Found entity 1: Fadder" {  } { { "Full_adder.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/Full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666727678404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666727678404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Full_adder_Five.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Full_adder_Five.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder_Five-Adder_F " "Found design unit 1: Full_Adder_Five-Adder_F" {  } { { "Full_adder_Five.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/Full_adder_Five.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666727678421 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder_Five " "Found entity 1: Full_Adder_Five" {  } { { "Full_adder_Five.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/Full_adder_Five.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666727678421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666727678421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Full_adder_wF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Full_adder_wF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder_wF-Adder_wF " "Found design unit 1: Full_Adder_wF-Adder_wF" {  } { { "Full_adder_wF.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/Full_adder_wF.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666727678422 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder_wF " "Found entity 1: Full_Adder_wF" {  } { { "Full_adder_wF.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/Full_adder_wF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666727678422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666727678422 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UAritmetica " "Elaborating entity \"UAritmetica\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666727678645 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_Prime UAritmetica.vhd(63) " "VHDL Process Statement warning at UAritmetica.vhd(63): signal \"S_Prime\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666727678674 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Carry1 UAritmetica.vhd(64) " "VHDL Process Statement warning at UAritmetica.vhd(64): signal \"Carry1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666727678674 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Overflow1 UAritmetica.vhd(65) " "VHDL Process Statement warning at UAritmetica.vhd(65): signal \"Overflow1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666727678674 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Zero1 UAritmetica.vhd(66) " "VHDL Process Statement warning at UAritmetica.vhd(66): signal \"Zero1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666727678674 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum1 UAritmetica.vhd(67) " "VHDL Process Statement warning at UAritmetica.vhd(67): signal \"Sum1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666727678674 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cout1 UAritmetica.vhd(68) " "VHDL Process Statement warning at UAritmetica.vhd(68): signal \"Cout1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666727678674 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_Prime_2 UAritmetica.vhd(72) " "VHDL Process Statement warning at UAritmetica.vhd(72): signal \"S_Prime_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666727678674 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Carry2 UAritmetica.vhd(73) " "VHDL Process Statement warning at UAritmetica.vhd(73): signal \"Carry2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666727678674 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Overflow2 UAritmetica.vhd(74) " "VHDL Process Statement warning at UAritmetica.vhd(74): signal \"Overflow2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666727678674 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Zero2 UAritmetica.vhd(75) " "VHDL Process Statement warning at UAritmetica.vhd(75): signal \"Zero2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666727678674 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum2 UAritmetica.vhd(76) " "VHDL Process Statement warning at UAritmetica.vhd(76): signal \"Sum2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666727678675 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cout2 UAritmetica.vhd(77) " "VHDL Process Statement warning at UAritmetica.vhd(77): signal \"Cout2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666727678675 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_Temp UAritmetica.vhd(81) " "VHDL Process Statement warning at UAritmetica.vhd(81): signal \"S_Temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666727678675 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Carry3 UAritmetica.vhd(82) " "VHDL Process Statement warning at UAritmetica.vhd(82): signal \"Carry3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666727678675 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Overflow3 UAritmetica.vhd(83) " "VHDL Process Statement warning at UAritmetica.vhd(83): signal \"Overflow3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666727678675 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Zero3 UAritmetica.vhd(84) " "VHDL Process Statement warning at UAritmetica.vhd(84): signal \"Zero3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666727678675 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum3 UAritmetica.vhd(85) " "VHDL Process Statement warning at UAritmetica.vhd(85): signal \"Sum3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666727678675 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cout3 UAritmetica.vhd(86) " "VHDL Process Statement warning at UAritmetica.vhd(86): signal \"Cout3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666727678675 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_Temp_2 UAritmetica.vhd(90) " "VHDL Process Statement warning at UAritmetica.vhd(90): signal \"S_Temp_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666727678675 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Carry4 UAritmetica.vhd(91) " "VHDL Process Statement warning at UAritmetica.vhd(91): signal \"Carry4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666727678675 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Overflow4 UAritmetica.vhd(92) " "VHDL Process Statement warning at UAritmetica.vhd(92): signal \"Overflow4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666727678675 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Zero4 UAritmetica.vhd(93) " "VHDL Process Statement warning at UAritmetica.vhd(93): signal \"Zero4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666727678675 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum4 UAritmetica.vhd(94) " "VHDL Process Statement warning at UAritmetica.vhd(94): signal \"Sum4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666727678675 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cout4 UAritmetica.vhd(95) " "VHDL Process Statement warning at UAritmetica.vhd(95): signal \"Cout4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666727678675 "|UAritmetica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder_wF Full_Adder_wF:Suma " "Elaborating entity \"Full_Adder_wF\" for hierarchy \"Full_Adder_wF:Suma\"" {  } { { "UAritmetica.vhd" "Suma" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666727678922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fadder Full_Adder_wF:Suma\|Fadder:Sum1 " "Elaborating entity \"Fadder\" for hierarchy \"Full_Adder_wF:Suma\|Fadder:Sum1\"" {  } { { "Full_adder_wF.vhd" "Sum1" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/Full_adder_wF.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666727678960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador Multiplicador:Mul " "Elaborating entity \"Multiplicador\" for hierarchy \"Multiplicador:Mul\"" {  } { { "UAritmetica.vhd" "Mul" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666727678966 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SF Multiplicador.vhd(17) " "Verilog HDL or VHDL warning at Multiplicador.vhd(17): object \"SF\" assigned a value but never read" {  } { { "Multiplicador.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/Multiplicador.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666727678967 "|UAritmetica|Multiplicador:Mul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder_Five Multiplicador:Mul\|Full_Adder_Five:Sum1 " "Elaborating entity \"Full_Adder_Five\" for hierarchy \"Multiplicador:Mul\|Full_Adder_Five:Sum1\"" {  } { { "Multiplicador.vhd" "Sum1" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/Multiplicador.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666727678972 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1666727680938 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666727682096 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666727683928 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666727683928 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[8\] " "No output dependent on input pin \"A\[8\]\"" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666727685228 "|UAritmetica|A[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[9\] " "No output dependent on input pin \"A\[9\]\"" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666727685228 "|UAritmetica|A[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[8\] " "No output dependent on input pin \"B\[8\]\"" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666727685228 "|UAritmetica|B[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[9\] " "No output dependent on input pin \"B\[9\]\"" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666727685228 "|UAritmetica|B[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1666727685228 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "214 " "Implemented 214 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666727685257 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666727685257 ""} { "Info" "ICUT_CUT_TM_LCELLS" "177 " "Implemented 177 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666727685257 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666727685257 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "448 " "Peak virtual memory: 448 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666727685269 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 25 14:54:45 2022 " "Processing ended: Tue Oct 25 14:54:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666727685269 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666727685269 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666727685269 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666727685269 ""}
