0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,1685109031,verilog,,C:/Users/velic/project_14/project_14.srcs/sim_1/new/cp_fft_tb.v,,design_1_wrapper,,,../../../../project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog;../../../../project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog,,,,,
C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog/data_generator.v,1685106942,verilog,,C:/Users/velic/project_14/project_14.ip_user_files/bd/design_1/ip/design_1_data_generator_0_0/sim/design_1_data_generator_0_0.v,C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog/data_generator_hls_deadlock_kernel_monitor_top.vh,data_generator,,,../../../../project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog;../../../../project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog,,,,,
C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog/data_generator_arr_imag_ROM_AUTO_1R.v,1685106942,verilog,,C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog/data_generator_arr_real_ROM_AUTO_1R.v,,data_generator_arr_imag_ROM_AUTO_1R,,,../../../../project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog;../../../../project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog,,,,,
C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog/data_generator_arr_real_ROM_AUTO_1R.v,1685106942,verilog,,C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog/data_generator_flow_control_loop_pipe.v,,data_generator_arr_real_ROM_AUTO_1R,,,../../../../project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog;../../../../project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog,,,,,
C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog/data_generator_flow_control_loop_pipe.v,1685106942,verilog,,C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog/data_generator_hls_deadlock_idx0_monitor.v,,data_generator_flow_control_loop_pipe,,,../../../../project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog;../../../../project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog,,,,,
C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog/data_generator_hls_deadlock_idx0_monitor.v,1685106942,verilog,,C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog/data_generator_regslice_both.v,,data_generator_hls_deadlock_idx0_monitor,,,../../../../project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog;../../../../project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog,,,,,
C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog/data_generator_hls_deadlock_kernel_monitor_top.vh,1685106942,verilog,,,,,,,,,,,,
C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog/data_generator_regslice_both.v,1685106942,verilog,,C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog/data_generator.v,,data_generator_regslice_both;data_generator_regslice_both_w1,,,../../../../project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog;../../../../project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog,,,,,
C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog/cyclic_prefix_removal.v,1685106942,verilog,,C:/Users/velic/project_14/project_14.ip_user_files/bd/design_1/ip/design_1_cyclic_prefix_removal_0_0/sim/design_1_cyclic_prefix_removal_0_0.v,C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog/cyclic_prefix_removal_hls_deadlock_kernel_monitor_top.vh,cyclic_prefix_removal,,,../../../../project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog;../../../../project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog,,,,,
C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog/cyclic_prefix_removal_arr_real_RAM_AUTO_1R1W.v,1685106942,verilog,,C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog/cyclic_prefix_removal_cyclic_prefix_removal_Pipeline_VITIS_LOOP_9_1.v,,cyclic_prefix_removal_arr_real_RAM_AUTO_1R1W,,,../../../../project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog;../../../../project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog,,,,,
C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog/cyclic_prefix_removal_cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2.v,1685106942,verilog,,C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog/cyclic_prefix_removal_flow_control_loop_pipe_sequential_init.v,,cyclic_prefix_removal_cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2,,,../../../../project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog;../../../../project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog,,,,,
C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog/cyclic_prefix_removal_cyclic_prefix_removal_Pipeline_VITIS_LOOP_9_1.v,1685106942,verilog,,C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog/cyclic_prefix_removal_cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2.v,,cyclic_prefix_removal_cyclic_prefix_removal_Pipeline_VITIS_LOOP_9_1,,,../../../../project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog;../../../../project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog,,,,,
C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog/cyclic_prefix_removal_flow_control_loop_pipe_sequential_init.v,1685106942,verilog,,C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog/cyclic_prefix_removal_hls_deadlock_idx0_monitor.v,,cyclic_prefix_removal_flow_control_loop_pipe_sequential_init,,,../../../../project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog;../../../../project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog,,,,,
C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog/cyclic_prefix_removal_hls_deadlock_idx0_monitor.v,1685106942,verilog,,C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog/cyclic_prefix_removal_regslice_both.v,,cyclic_prefix_removal_hls_deadlock_idx0_monitor,,,../../../../project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog;../../../../project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog,,,,,
C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog/cyclic_prefix_removal_hls_deadlock_kernel_monitor_top.vh,1685106942,verilog,,,,,,,,,,,,
C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog/cyclic_prefix_removal_regslice_both.v,1685106942,verilog,,C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog/cyclic_prefix_removal.v,,cyclic_prefix_removal_regslice_both;cyclic_prefix_removal_regslice_both_w1,,,../../../../project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog;../../../../project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog,,,,,
C:/Users/velic/project_14/project_14.ip_user_files/bd/design_1/ip/design_1_cyclic_prefix_removal_0_0/sim/design_1_cyclic_prefix_removal_0_0.v,1685106942,verilog,,C:/Users/velic/project_14/project_14.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,,design_1_cyclic_prefix_removal_0_0,,,../../../../project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog;../../../../project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog,,,,,
C:/Users/velic/project_14/project_14.ip_user_files/bd/design_1/ip/design_1_data_generator_0_0/sim/design_1_data_generator_0_0.v,1685106942,verilog,,C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog/cyclic_prefix_removal_arr_real_RAM_AUTO_1R1W.v,,design_1_data_generator_0_0,,,../../../../project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog;../../../../project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog,,,,,
C:/Users/velic/project_14/project_14.ip_user_files/bd/design_1/ip/design_1_xfft_0_0/sim/design_1_xfft_0_0.vhd,1685106947,vhdl,,,,design_1_xfft_0_0,,,,,,,,
C:/Users/velic/project_14/project_14.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,1685106943,verilog,,C:/Users/velic/project_14/project_14.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v,,design_1_xlconstant_0_0,,,../../../../project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog;../../../../project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog,,,,,
C:/Users/velic/project_14/project_14.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v,1685106948,verilog,,C:/Users/velic/project_14/project_14.ip_user_files/bd/design_1/sim/design_1.v,,design_1_xlconstant_1_0,,,../../../../project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog;../../../../project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog,,,,,
C:/Users/velic/project_14/project_14.ip_user_files/bd/design_1/sim/design_1.v,1685106942,verilog,,C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,../../../../project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog;../../../../project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog,,,,,
C:/Users/velic/project_14/project_14.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/velic/project_14/project_14.srcs/sim_1/new/cp_fft_tb.v,1685106925,verilog,,,,cp_fft_tb,,,../../../../project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog;../../../../project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog,,,,,
