library ieee;
use ieee.std_logic_1164.all;

entity mips is
    Port ( clk : in std_logic;
           rst : in std_logic;
           led : out std_logic_vector(3 downto 0));
end mips;

architecture Structural of mips is
   --------------------
--	component counter
     --   Port ( clk : in std_logic;
           --    rst : in std_logic;
        --       count : out std_logic_vector(3 downto 0));
  --  end component;
    
begin
   -- instruction_memory: counter
     --   port map ( clk => clk,
         --          rst => rst,
         --          count => led);
end Structural;
