%-------------------------------------------------------------------------------
%	SECTION TITLE
%-------------------------------------------------------------------------------
\cvsection{Projects}


%-------------------------------------------------------------------------------
%	CONTENT
%-------------------------------------------------------------------------------
\begin{cventries}

%---------------------------------------------------------
  \cventry
    {\href{https://github.com/Luca-Dalmasso/Thesis}{{\faGithubSquare} M.Sc Thesis} - \href{https://github.com/Luca-Dalmasso/mc2101}{{\faGithubSquare} MC2101}} % Organisation
    {MC2101: A RISC-V-based Microcontroller for Security Assessment and Training} % Project
    {Politecnico di Torino, IT} % Location
    {2022} % Date(s)
    {
      \begin{cvitems} % Description(s) of project
        \item{RTL design of the bus infrastructure, memory and peripherals of a RISC-V microcontroller}
        \item{Coded the firmware and the test suite to synthesise and validate the design on FPGA}
      \end{cvitems}
    }
    
%---------------------------------------------------------
  \cventry
    {\href{https://github.com/Luca-Dalmasso/RISCV_LBIST}{{\faGithubSquare} RISC-V Core}} % Organisation
    {Design of a LBIST circuit for stuck-at fault testing} % Project
    {Politecnico di Torino, IT} % Location
    {2022} % Date(s)
    {
      \begin{cvitems} % Description(s) of project
        \item{RTL design of a DFT LBIST wrapper for a RISC-V core}
        \item{Adoption of Test-per-Scan methodology optimised for area, timing and complexity reduction for testing big sequential circuits}
      \end{cvitems}
    }

%---------------------------------------------------------
  \cventry
    {\href{https://github.com/Luca-Dalmasso/DLX}{{\faGithubSquare} DLX}} % Organisation
    {RTL design \& synthesis of a 4-stage pipelined RISC DLX processor} % Project
    {Politecnico di Torino, IT} % Location
    {2021} % Date(s)
    {
      \begin{cvitems} % Description(s) of project
        \item{Implemented complex arithmetic blocks from Pentium 4 and UltraSPARC T2 processors, Hazard Detection features and Clock Gating technique}
      \end{cvitems}
    }

%---------------------------------------------------------
\end{cventries}
