ADVANCE_RING,FUNC_0
BEGIN_RING,FUNC_1
CHIP_R420,VAR_0
COMMIT_RING,FUNC_2
CP_PACKET0,FUNC_3
DRM_DEBUG,FUNC_4
OUT_RING,FUNC_5
R300_CP_RESYNC_ADDR,VAR_1
RADEON_CP_CSQ_CNTL,VAR_2
RADEON_FAMILY_MASK,VAR_3
RADEON_FLUSH_EMITED,VAR_4
RADEON_ISYNC_ANY2D_IDLE3D,VAR_5
RADEON_ISYNC_ANY3D_IDLE2D,VAR_6
RADEON_ISYNC_CNTL,VAR_7
RADEON_ISYNC_CPSCRATCH_IDLEGUI,VAR_8
RADEON_ISYNC_WAIT_IDLEGUI,VAR_9
RADEON_PURGE_CACHE,FUNC_6
RADEON_PURGE_EMITED,VAR_10
RADEON_PURGE_ZCACHE,FUNC_7
RADEON_WAIT_UNTIL_IDLE,FUNC_8
RADEON_WRITE,FUNC_9
RING_LOCALS,VAR_11
radeon_do_wait_for_idle,FUNC_10
radeon_do_cp_start,FUNC_11
dev_priv,VAR_12
