
module nios_top (
		input wire clk,
		input wire reset,
		input wire sw, 
		input wire rx,
		output wire tx,
		output wire [15:0] out
	);

	reg [7:0] reg_0;
	// Update the register output on the clock's rising edge
	always @ (posedge clk)
	begin
		reg_0 <= {7'b0,sw};
	end

	
	processor u0 (
		.clk_clk          (clk),          //       clk.clk
		.input_8_export   (reg_0),   //   input_8.export
		.output_16_export (out), // output_16.export
		.reset_reset_n    (reset),    //     reset.reset_n
		.uart_0_rxd       (rx),       //    uart_0.rxd
		.uart_0_txd       (tx)        //          .txd
	);

endmodule