
*** Running vivado
    with args -log writeback.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source writeback.tcl -notrace


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Mon Nov 10 17:06:09 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source writeback.tcl -notrace
Command: link_design -top writeback -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1650.223 ; gain = 0.000 ; free physical = 1084 ; free virtual = 9463
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1719.973 ; gain = 0.000 ; free physical = 985 ; free virtual = 9365
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1928.066 ; gain = 180.246 ; free physical = 886 ; free virtual = 9268

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 17a4a2453

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2285.020 ; gain = 356.953 ; free physical = 520 ; free virtual = 8902

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 17a4a2453

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2648.824 ; gain = 0.000 ; free physical = 137 ; free virtual = 8494

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 17a4a2453

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2648.824 ; gain = 0.000 ; free physical = 137 ; free virtual = 8494
Phase 1 Initialization | Checksum: 17a4a2453

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2648.824 ; gain = 0.000 ; free physical = 136 ; free virtual = 8493

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 17a4a2453

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2648.824 ; gain = 0.000 ; free physical = 151 ; free virtual = 8507

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 17a4a2453

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2648.824 ; gain = 0.000 ; free physical = 145 ; free virtual = 8500
Phase 2 Timer Update And Timing Data Collection | Checksum: 17a4a2453

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2648.824 ; gain = 0.000 ; free physical = 145 ; free virtual = 8500

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 17a4a2453

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2648.824 ; gain = 0.000 ; free physical = 145 ; free virtual = 8497
Retarget | Checksum: 17a4a2453
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 17a4a2453

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2648.824 ; gain = 0.000 ; free physical = 146 ; free virtual = 8497
Constant propagation | Checksum: 17a4a2453
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2648.824 ; gain = 0.000 ; free physical = 146 ; free virtual = 8497
Phase 5 Sweep | Checksum: 17a4a2453

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2648.824 ; gain = 0.000 ; free physical = 146 ; free virtual = 8497
Sweep | Checksum: 17a4a2453
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 17a4a2453

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2680.840 ; gain = 32.016 ; free physical = 146 ; free virtual = 8497
BUFG optimization | Checksum: 17a4a2453
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 17a4a2453

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2680.840 ; gain = 32.016 ; free physical = 146 ; free virtual = 8497
Shift Register Optimization | Checksum: 17a4a2453
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 17a4a2453

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2680.840 ; gain = 32.016 ; free physical = 146 ; free virtual = 8497
Post Processing Netlist | Checksum: 17a4a2453
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 17a4a2453

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2680.840 ; gain = 32.016 ; free physical = 146 ; free virtual = 8497

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2680.840 ; gain = 0.000 ; free physical = 147 ; free virtual = 8497
Phase 9.2 Verifying Netlist Connectivity | Checksum: 17a4a2453

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2680.840 ; gain = 32.016 ; free physical = 147 ; free virtual = 8497
Phase 9 Finalization | Checksum: 17a4a2453

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2680.840 ; gain = 32.016 ; free physical = 147 ; free virtual = 8497
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 17a4a2453

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2680.840 ; gain = 32.016 ; free physical = 147 ; free virtual = 8497

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 17a4a2453

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2680.840 ; gain = 0.000 ; free physical = 147 ; free virtual = 8496

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17a4a2453

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2680.840 ; gain = 0.000 ; free physical = 147 ; free virtual = 8496

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2680.840 ; gain = 0.000 ; free physical = 147 ; free virtual = 8496
Ending Netlist Obfuscation Task | Checksum: 17a4a2453

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2680.840 ; gain = 0.000 ; free physical = 147 ; free virtual = 8496
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2680.840 ; gain = 933.020 ; free physical = 147 ; free virtual = 8496
INFO: [Vivado 12-24828] Executing command : report_drc -file writeback_drc_opted.rpt -pb writeback_drc_opted.pb -rpx writeback_drc_opted.rpx
Command: report_drc -file writeback_drc_opted.rpt -pb writeback_drc_opted.pb -rpx writeback_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Sol/Xilinx/Vivado/2025.1/Vivado/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/Sol/Digital-System-Design-II/writeback/writeback.runs/impl_1/writeback_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/Sol/Digital-System-Design-II/writeback/writeback.runs/impl_1/writeback_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.723 ; gain = 0.000 ; free physical = 175 ; free virtual = 8346
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a0815c57

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.723 ; gain = 0.000 ; free physical = 175 ; free virtual = 8346
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.723 ; gain = 0.000 ; free physical = 175 ; free virtual = 8346

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a0815c57

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2827.750 ; gain = 56.027 ; free physical = 169 ; free virtual = 8341

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 115896ffd

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2827.750 ; gain = 56.027 ; free physical = 169 ; free virtual = 8341

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 115896ffd

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2827.750 ; gain = 56.027 ; free physical = 169 ; free virtual = 8341
Phase 1 Placer Initialization | Checksum: 115896ffd

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2827.750 ; gain = 56.027 ; free physical = 165 ; free virtual = 8337

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 115896ffd

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2827.750 ; gain = 56.027 ; free physical = 165 ; free virtual = 8337

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 115896ffd

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2827.750 ; gain = 56.027 ; free physical = 165 ; free virtual = 8337

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 115896ffd

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2827.750 ; gain = 56.027 ; free physical = 165 ; free virtual = 8337

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 12945df86

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2859.766 ; gain = 88.043 ; free physical = 160 ; free virtual = 8332

Phase 2.5 Global Place Phase2
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.5 Global Place Phase2 | Checksum: 12c8a97a1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2859.766 ; gain = 88.043 ; free physical = 159 ; free virtual = 8331
Phase 2 Global Placement | Checksum: 12c8a97a1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2859.766 ; gain = 88.043 ; free physical = 159 ; free virtual = 8331

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12c8a97a1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2859.766 ; gain = 88.043 ; free physical = 159 ; free virtual = 8332

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c27583a3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2859.766 ; gain = 88.043 ; free physical = 159 ; free virtual = 8332

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13a473741

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2859.766 ; gain = 88.043 ; free physical = 159 ; free virtual = 8332

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13a473741

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2859.766 ; gain = 88.043 ; free physical = 159 ; free virtual = 8332

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1bd570de0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2859.766 ; gain = 88.043 ; free physical = 158 ; free virtual = 8330

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1bd570de0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2859.766 ; gain = 88.043 ; free physical = 158 ; free virtual = 8330

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1bd570de0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2859.766 ; gain = 88.043 ; free physical = 158 ; free virtual = 8330
Phase 3 Detail Placement | Checksum: 1bd570de0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2859.766 ; gain = 88.043 ; free physical = 158 ; free virtual = 8330

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1bd570de0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2859.766 ; gain = 88.043 ; free physical = 158 ; free virtual = 8330

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1bd570de0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2859.766 ; gain = 88.043 ; free physical = 158 ; free virtual = 8330

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1bd570de0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2859.766 ; gain = 88.043 ; free physical = 158 ; free virtual = 8330
Phase 4.3 Placer Reporting | Checksum: 1bd570de0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2859.766 ; gain = 88.043 ; free physical = 158 ; free virtual = 8330

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2859.766 ; gain = 0.000 ; free physical = 158 ; free virtual = 8330

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2859.766 ; gain = 88.043 ; free physical = 158 ; free virtual = 8330
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1bd570de0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2859.766 ; gain = 88.043 ; free physical = 158 ; free virtual = 8330
Ending Placer Task | Checksum: 163291a8c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2859.766 ; gain = 88.043 ; free physical = 158 ; free virtual = 8330
42 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file writeback_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2859.766 ; gain = 0.000 ; free physical = 159 ; free virtual = 8326
INFO: [Vivado 12-24828] Executing command : report_utilization -file writeback_utilization_placed.rpt -pb writeback_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file writeback_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2859.766 ; gain = 0.000 ; free physical = 160 ; free virtual = 8321
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2859.766 ; gain = 0.000 ; free physical = 160 ; free virtual = 8321
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2859.766 ; gain = 0.000 ; free physical = 160 ; free virtual = 8321
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2859.766 ; gain = 0.000 ; free physical = 170 ; free virtual = 8328
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2859.766 ; gain = 0.000 ; free physical = 170 ; free virtual = 8328
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2859.766 ; gain = 0.000 ; free physical = 169 ; free virtual = 8327
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2859.766 ; gain = 0.000 ; free physical = 170 ; free virtual = 8327
INFO: [Common 17-1381] The checkpoint '/home/Sol/Digital-System-Design-II/writeback/writeback.runs/impl_1/writeback_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2859.766 ; gain = 0.000 ; free physical = 172 ; free virtual = 8320
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2859.766 ; gain = 0.000 ; free physical = 172 ; free virtual = 8320
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2859.766 ; gain = 0.000 ; free physical = 172 ; free virtual = 8320
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2859.766 ; gain = 0.000 ; free physical = 172 ; free virtual = 8319
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2859.766 ; gain = 0.000 ; free physical = 172 ; free virtual = 8319
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2859.766 ; gain = 0.000 ; free physical = 171 ; free virtual = 8319
Write Physdb Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2859.766 ; gain = 0.000 ; free physical = 171 ; free virtual = 8319
INFO: [Common 17-1381] The checkpoint '/home/Sol/Digital-System-Design-II/writeback/writeback.runs/impl_1/writeback_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c2a7be35 ConstDB: 0 ShapeSum: 0 RouteDB: a0815c57
WARNING: [Route 35-198] Port "ReadData[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ReadData[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUResult[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUResult[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "MemtoReg" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "MemtoReg". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ReadData[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ReadData[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUResult[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUResult[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ReadData[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ReadData[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUResult[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUResult[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ReadData[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ReadData[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUResult[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUResult[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ReadData[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ReadData[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUResult[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUResult[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ReadData[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ReadData[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUResult[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUResult[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ReadData[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ReadData[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUResult[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUResult[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ReadData[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ReadData[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUResult[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUResult[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ReadData[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ReadData[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUResult[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUResult[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ReadData[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ReadData[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUResult[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUResult[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ReadData[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ReadData[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUResult[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUResult[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ReadData[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ReadData[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUResult[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUResult[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ReadData[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ReadData[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUResult[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUResult[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ReadData[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ReadData[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUResult[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUResult[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ReadData[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ReadData[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUResult[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUResult[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ReadData[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ReadData[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUResult[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUResult[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ReadData[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ReadData[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUResult[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUResult[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ReadData[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ReadData[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUResult[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUResult[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ReadData[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ReadData[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUResult[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUResult[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ReadData[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ReadData[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUResult[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUResult[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ReadData[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ReadData[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUResult[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUResult[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ReadData[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ReadData[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUResult[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUResult[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ReadData[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ReadData[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUResult[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUResult[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ReadData[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ReadData[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUResult[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUResult[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ReadData[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ReadData[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUResult[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUResult[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ReadData[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ReadData[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUResult[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUResult[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ReadData[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ReadData[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUResult[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUResult[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ReadData[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ReadData[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUResult[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUResult[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ReadData[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ReadData[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUResult[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUResult[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ReadData[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ReadData[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUResult[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUResult[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ReadData[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ReadData[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUResult[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUResult[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ReadData[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ReadData[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUResult[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUResult[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: 4dca1c75 | NumContArr: c7d4e128 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 29af0f2d7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2859.766 ; gain = 0.000 ; free physical = 160 ; free virtual = 8233

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 29af0f2d7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2873.711 ; gain = 13.945 ; free physical = 132 ; free virtual = 8204

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 29af0f2d7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2873.711 ; gain = 13.945 ; free physical = 133 ; free virtual = 8204

Phase 2.3 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 0%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 2.3 Route finalize | Checksum: 29af0f2d7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2891.711 ; gain = 31.945 ; free physical = 143 ; free virtual = 8202

Phase 2.4 Verifying routed nets

 Verification completed successfully
Phase 2.4 Verifying routed nets | Checksum: 29af0f2d7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2891.711 ; gain = 31.945 ; free physical = 143 ; free virtual = 8202

Phase 2.5 Depositing Routes
Phase 2.5 Depositing Routes | Checksum: 29af0f2d7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2891.711 ; gain = 31.945 ; free physical = 144 ; free virtual = 8202
Phase 2 Router Initialization | Checksum: 29af0f2d7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2891.711 ; gain = 31.945 ; free physical = 144 ; free virtual = 8202

Phase 3 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 0%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 3 Route finalize | Checksum: 29af0f2d7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2891.711 ; gain = 31.945 ; free physical = 145 ; free virtual = 8201

Phase 4 Verifying routed nets

 Verification completed successfully
Phase 4 Verifying routed nets | Checksum: 29af0f2d7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2891.711 ; gain = 31.945 ; free physical = 145 ; free virtual = 8201

Phase 5 Depositing Routes
Phase 5 Depositing Routes | Checksum: 29af0f2d7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2891.711 ; gain = 31.945 ; free physical = 145 ; free virtual = 8201

Phase 6 Post Process Routing
Phase 6 Post Process Routing | Checksum: 29af0f2d7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2891.711 ; gain = 31.945 ; free physical = 146 ; free virtual = 8201
Total Elapsed time in route_design: 11.93 secs

Phase 7 Post-Route Event Processing
Phase 7 Post-Route Event Processing | Checksum: 163291a8c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2891.711 ; gain = 31.945 ; free physical = 146 ; free virtual = 8200
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 163291a8c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2891.711 ; gain = 31.945 ; free physical = 146 ; free virtual = 8200

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 71 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2891.711 ; gain = 31.945 ; free physical = 146 ; free virtual = 8200
INFO: [Vivado 12-24828] Executing command : report_drc -file writeback_drc_routed.rpt -pb writeback_drc_routed.pb -rpx writeback_drc_routed.rpx
Command: report_drc -file writeback_drc_routed.rpt -pb writeback_drc_routed.pb -rpx writeback_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/Sol/Digital-System-Design-II/writeback/writeback.runs/impl_1/writeback_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file writeback_methodology_drc_routed.rpt -pb writeback_methodology_drc_routed.pb -rpx writeback_methodology_drc_routed.rpx
Command: report_methodology -file writeback_methodology_drc_routed.rpt -pb writeback_methodology_drc_routed.pb -rpx writeback_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/Sol/Digital-System-Design-II/writeback/writeback.runs/impl_1/writeback_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file writeback_timing_summary_routed.rpt -pb writeback_timing_summary_routed.pb -rpx writeback_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file writeback_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file writeback_route_status.rpt -pb writeback_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file writeback_bus_skew_routed.rpt -pb writeback_bus_skew_routed.pb -rpx writeback_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file writeback_power_routed.rpt -pb writeback_power_summary_routed.pb -rpx writeback_power_routed.rpx
Command: report_power -file writeback_power_routed.rpt -pb writeback_power_summary_routed.pb -rpx writeback_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
76 Infos, 75 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file writeback_clock_utilization_routed.rpt
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3044.664 ; gain = 0.000 ; free physical = 151 ; free virtual = 8017
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.664 ; gain = 0.000 ; free physical = 151 ; free virtual = 8017
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3044.664 ; gain = 0.000 ; free physical = 151 ; free virtual = 8017
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.664 ; gain = 0.000 ; free physical = 151 ; free virtual = 8017
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.664 ; gain = 0.000 ; free physical = 151 ; free virtual = 8017
Write Physdb Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3044.664 ; gain = 0.000 ; free physical = 151 ; free virtual = 8017
INFO: [Common 17-1381] The checkpoint '/home/Sol/Digital-System-Design-II/writeback/writeback.runs/impl_1/writeback_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Nov 10 17:06:40 2025...
