

================================================================
== Vitis HLS Report for 'FFT_Pipeline_FFT_label_bit_reversal'
================================================================
* Date:           Sat Apr 27 17:51:56 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        32pt_fft
* Solution:       with_opt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.983 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35|  0.350 us|  0.350 us|   35|   35|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FFT_label_bit_reversal  |       33|       33|         3|          1|          1|    32|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     30|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|       5|      3|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      23|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      28|     69|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |                         Module                         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |rev_32_U  |FFT_Pipeline_FFT_label_bit_reversal_rev_32_ROM_AUTO_1R  |        0|  5|   3|    0|    32|    5|     1|          160|
    +----------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                                                        |        0|  5|   3|    0|    32|    5|     1|          160|
    +----------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln39_fu_114_p2   |         +|   0|  0|  14|           6|           1|
    |icmp_ln39_fu_108_p2  |      icmp|   0|  0|  14|           6|           7|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  30|          13|          10|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_n_1     |   9|          2|    6|         12|
    |n_fu_44                  |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |n_fu_44                           |  6|   0|    6|          0|
    |zext_ln39_reg_162                 |  6|   0|   64|         58|
    |zext_ln39_reg_162_pp0_iter1_reg   |  6|   0|   64|         58|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 23|   0|  139|        116|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  FFT_Pipeline_FFT_label_bit_reversal|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  FFT_Pipeline_FFT_label_bit_reversal|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  FFT_Pipeline_FFT_label_bit_reversal|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  FFT_Pipeline_FFT_label_bit_reversal|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  FFT_Pipeline_FFT_label_bit_reversal|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  FFT_Pipeline_FFT_label_bit_reversal|  return value|
|data_IN_address0           |  out|    5|   ap_memory|                              data_IN|         array|
|data_IN_ce0                |  out|    1|   ap_memory|                              data_IN|         array|
|data_IN_q0                 |   in|   32|   ap_memory|                              data_IN|         array|
|after_rev_M_real_address0  |  out|    5|   ap_memory|                     after_rev_M_real|         array|
|after_rev_M_real_ce0       |  out|    1|   ap_memory|                     after_rev_M_real|         array|
|after_rev_M_real_we0       |  out|    1|   ap_memory|                     after_rev_M_real|         array|
|after_rev_M_real_d0        |  out|   16|   ap_memory|                     after_rev_M_real|         array|
|after_rev_M_imag_address0  |  out|    5|   ap_memory|                     after_rev_M_imag|         array|
|after_rev_M_imag_ce0       |  out|    1|   ap_memory|                     after_rev_M_imag|         array|
|after_rev_M_imag_we0       |  out|    1|   ap_memory|                     after_rev_M_imag|         array|
|after_rev_M_imag_d0        |  out|   16|   ap_memory|                     after_rev_M_imag|         array|
+---------------------------+-----+-----+------------+-------------------------------------+--------------+

