[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LM21215AMHX-1/NOPB production of TEXAS INSTRUMENTS from the text:FB\nPGOODVIN\nLM21215A-1VOUT\nAGNDCOMPPVIN\nSYNCSW\nENLF\nRC1CC1\nCC2CC3\nRFB1\nRFB2RC2\nPGNDAVIN\nCF\n111Å16\n34\n19\n18\n20 8,9,105,6,7\nRF\nSS/TRK\nCSS2CIN COUT\n17PGOODoptionaloptional\n0 3 6 9 12 159092949698100\nEFFICIENCY (%)\nOUTPUT CURRENT (A)VIN = 3.3V\nVIN = 4.0V\nVIN = 5.0V\nVIN = 5.5V\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.LM21215A\nSNOSB87D –MARCH 2011 –REVISED MAY 2019\nLM21215A 2.95-V to5.5-V,15-A, Voltage-Mode Synchronous BuckConverter\nWithFrequency Synchronization\n11Features\n1•High-Efficiency Synchronous DC/DC Converter\n–Input Voltage Range of2.95 Vto5.5V\n–Adjustable Output Voltage From 0.6VtoVIN\n–Output Current asHigh as15A\n•Frequency Synchronization 300kHzto1.5MHz\n•Integrated 7-mΩPMOS Buck Switch Supports\n100% Duty Cycle forLow Dropout Voltage\n•Integrated 4.3-mΩNMOS Synchronous Rectifier\nEliminates Schottky Diode\n•Accurate ±1%Internal Voltage Reference\n•Automatic Diode Emulation Mode forImproved\nEfficiency atLight Loads\n•Monotonic Pre-Biased Startup\n•Internal 0.5-ms orExternally Adjustable Soft Start\n•Output Voltage Tracking Capability\n•Ultra-Fast Line andLoad Transient Response\n–Voltage-Mode PWM Control\n–Wide-Bandwidth Voltage Loop Error Amplifier\n•Precision Enable with Hysteresis\n•Integrated OVP, UVP, OCP, andUVLO\n•Open-Drain Power Good Indicator\n•Thermal Shutdown Protection With Hysteresis\n•Thermally-Enhanced HTSSOP-20 Package\n•Create acustom design using theLM21215A with\ntheWEBENCH®Power Designer\n2Applications\n•Telecommunications Infrastructure\n•DSP andFPGA Core Voltage Supplies\n•High Efficiency POL Conversion\n•Embedded Computing, Servers andStorage\nEfficiency at2.5V,500kHz3Description\nThe LM21215A isasynchronous buck DC-DC\nconverter thatdelivers upto15Aofoutput current at\noutput voltages aslowas0.6V.Operating over an\ninput voltage range of2.95 Vto5.5Vwith ultra-high\nefficiency, theLM21215A suits awide variety oflow\nvoltage systems. The voltage-mode control loop with\nhigh gain-bandwidth error amplifier provides high\nnoise immunity, narrow duty cycle capability and is\neasily compensated forstable operation with anytype\nofoutput capacitor, providing maximum flexibility and\nease ofuse.\nThe LM21215A features internal overvoltage\nprotection (OVP) and cycle-by-cycle overcurrent\nprotection (OCP) forincreased system reliability. A\nprecision enable pinandintegrated UVLO allow turn-\nonofthe device tobetightly controlled and\nsequenced. Startup inrush currents arelimited byan\ninternally-fixed or externally-adjustable soft-start\ncircuit. Anintegrated open-drain PGOOD indicator\nprovides fault reporting andsupply sequencing.\nOther features include auxiliary voltage railtracking,\nmonotonic startup into pre-biased loads, and\nswitching frequency synchronization toanexternal\nclock signal between 300kHz and1.5MHz forbeat-\nfrequency sensitive and multi-regulator applications.\nThe LM21215A isoffered inathermally-enhanced\n20-pin HTSSOP package with anexposed padthatis\nsoldered tothePCB toachieve avery lowjunction-to-\nboard thermal impedance.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nLM21215A HTSSOP (20) 6.50 mm×4.40 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nTypical Application Circuit\n2LM21215A\nSNOSB87D –MARCH 2011 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: LM21215ASubmit Documentation Feedback Copyright ©2011 –2019, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ...................................... 4\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information .................................................. 4\n6.5 Electrical Characteristics ........................................... 5\n6.6 Typical Characteristics .............................................. 7\n7Detailed Description ............................................ 11\n7.1 Overview ................................................................. 11\n7.2 Functional Block Diagram ....................................... 11\n7.3 Feature Description ................................................. 127.4 Device Functional Modes ........................................ 15\n8Application andImplementation ........................ 17\n8.1 Application Information ............................................ 17\n8.2 Typical Applications ............................................... 17\n9Power Supply Recommendations ...................... 28\n10Layout ................................................................... 29\n10.1 Layout Guidelines ................................................. 29\n10.2 Layout Example .................................................... 31\n11Device andDocumentation Support ................. 32\n11.1 Device Support .................................................... 32\n11.2 Documentation Support ........................................ 32\n11.3 Community Resources .......................................... 33\n11.4 Trademarks ........................................................... 33\n11.5 Electrostatic Discharge Caution ............................ 33\n11.6 Glossary ................................................................ 33\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 33\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision C(January 2016) toRevision D Page\n•Editorial changes only, notechnical revisions; addlinks forWEBENCH .............................................................................. 1\nChanges from Revision B(March 2013) toRevision C Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section .................................................................................................. 1\nChanges from Revision A(March 2013) toRevision B Page\n•Changed layout ofNational Data Sheet toTIformat ........................................................................................................... 27\n1\n2\n3\n4\n5\n6\n7\n820\n19\n18\n17\n16\n15\n14\n13SYNC\nSS/TRK\nEN\nAVIN\nPVIN\nPVIN\nPVIN\nPGND SWSWSWSWAGND\nFB\nCOMP\nPGOOD\nEP\nPGND\nPGND12\n11 SW9\n10SW\n3LM21215A\nwww.ti.com SNOSB87D –MARCH 2011 –REVISED MAY 2019\nProduct Folder Links: LM21215ASubmit Documentation Feedback Copyright ©2011 –2019, Texas Instruments Incorporated(1) P=Power, G=Ground, I=Input, O=Output.5PinConfiguration andFunctions\nPWP Package\n20-Pin HTSSOP With Exposed Thermal Pad\nTopView\nPinFunctions\nPIN\nTYPE(1)DESCRIPTION\nNO. NAME\n1 SYNC IFrequency synchronization input pin.Applying aclock signal tothispinforces thedevice toswitch\nattheclock frequency. Ifleftunconnected, thefrequency defaults to500kHz.\n2 SS/TRK ISoft-start control pin.Aninternal 2-µAcurrent source charges anexternal capacitor connected\nbetween thispinandAGND tosettheoutput voltage ramp rateduring startup. This pincanalso be\nused toconfigure thetracking feature.\n3 EN IActive high precision enable input. Ifnotused, theENpincanbeleftopen, which willgohigh dueto\naninternal pullup current source.\n4 AVIN PAnalog input voltage supply thatgenerates theinternal bias. Connect PVIN toAVIN through alow\npass RCfilter tominimize theinfluence ofinput railripple andnoise ontheanalog control circuitry.\n5–7 PVIN PInput voltage tothepower switches inside thedevice. Connect these pins together atthedevice.\nLocate alowESR input capacitance asclose aspossible tothese pins.\n8–10 PGND G Power ground pins fortheinternal power switches.\n11–16 SW P Switch node pins. Tiethese pins together locally andconnect tothefilter inductor.\n17 PGOOD O Open-drain power good indicator.\n18 COMP O Compensation pinisconnected totheoutput ofthevoltage loop error amplifier.\n19 FB I Feedback pinisconnected totheinverting input ofthevoltage loop error amplifier.\n20 AGND G Quiet analog ground fortheinternal reference andbias circuitry.\nEPExposed\nPadPExposed metal padontheunderside ofthepackage with anelectrical andthermal connection to\nPGND. Connect thispadtothePCboard ground plane toimprove thermal dissipation.\n4LM21215A\nSNOSB87D –MARCH 2011 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: LM21215ASubmit Documentation Feedback Copyright ©2011 –2019, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) IfMilitary/Aerospace specified devices arerequired, please contact theTexas Instruments Sales Office/Distributors foravailability and\nspecifications.\n(3) ThePVIN princantolerate transient voltages upto6.5Vforaduration ofupto6ns.These transients canoccur during normal\noperation ofthedevice.\n(4) TheSWpincantolerate transient voltages upto9Vforaduration of6nsand–1Vforaduration of4ns.These transients canoccur\nduring normal operation ofthedevice.6Specifications\n6.1 Absolute Maximum Ratings\nOver operating free-air temperature range (unless otherwise noted)(1)(2)\nMIN MAX UNIT\nPVIN(3)toGND, AVIN toGND −0.3 6 V\nSW(4)toGND −0.3 VPVIN+0.3 V\nEN,FB,COMP, PGOOD, SS/TRK toGND −0.3 VPVIN+0.3 V\nStorage temperature, Tstg −65 150 ºC\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±500\n6.3 Recommended Operating Conditions\nOver operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nInput voltages PVIN, AVIN toGND 2.95 5.5 V\nOutput current, IOUT −0.3 15 A\nJunction temperature, TJ −40 125 ºC\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.6.4 Thermal Information\nTHERMAL METRIC(1)LM21215A\nUNIT PWP (HTSSOP)\n20PINS\nRθJA Junction-to-ambient thermal resistance 30.5 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 12.9 °C/W\nRθJB Junction-to-board thermal resistance 0.3 °C/W\nψJT Junction-to-top characterization parameter 0.3 °C/W\nψJB Junction-to-board characterization parameter 2.3 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 0 °C/W\n5LM21215A\nwww.ti.com SNOSB87D –MARCH 2011 –REVISED MAY 2019\nProduct Folder Links: LM21215ASubmit Documentation Feedback Copyright ©2011 –2019, Texas Instruments Incorporated6.5 Electrical Characteristics\nUnless otherwise stated, thefollowing conditions apply: VPVIN=VAVIN=5V,TJ=25°C.Minimum andmaximum limits are\nspecified through test, design, orstatistical correlation. Typical values represent themost likely parametric norm atTJ=25°C\nandareprovided forreference purposes only.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSYSTEM\nVFB Feedback voltage VIN=2.95 Vto5.5VTJ=–40°Cto125°C –1% 1%\nV\nTJ=25°C 0.6\nΔVOUT/ΔIOUT Load regulation 0.02% VOUT/A\nΔVOUT/ΔVIN Line regulation 0.1% VOUT/V\nRDSON-HS High-side switch on-resistance ISW=12ATJ=–40°Cto125°C 9\nmΩ\nTJ=25°C 7\nRDSON-LS Low-side switch on-resistance ISW=12ATJ=–40°Cto125°C 6\nmΩ\nTJ=25°C 4.3\nICLR HSrising switch current limitTJ=–40°Cto125°C 17.3 22.8\nA\nTJ=25°C 20\nICLF LSfalling switch current limit 14 A\nVZX Zero-cross voltage –8 3 12 mV\nIQ Operating quiescent currentTJ=–40°Cto125°C 3\nmA\nTJ=25°C 1.5\nISD Shutdown quiescent current VEN=0VTJ=–40°Cto125°C 70\nµA\nTJ=25°C 50\nVUVLO AVIN undervoltage lockout AVIN risingTJ=–40°Cto125°C 2.45 2.95\nV\nTJ=25°C 2.70\nVUVLOHYS AVIN undervoltage lockout hysteresisTJ=–40°Cto125°C 140 280\nmV\nTJ=25°C 200\nVTRACKOS SS/TRACK accuracy (VSS/TRK –VFB)0<VSS/TRK <0.55 VTJ=–40°Cto125°C –10 20\nmV\nTJ=25°C 6\nISS Soft-start pinsource currentTJ=–40°Cto125°C 1.3 2.5\nµA\nTJ=25°C 1.9\ntINTSS Internal soft-start ramp toVref SS/TRK openTJ=–40°Cto125°C 350 675\nµs\nTJ=25°C 500\ntRESETSS Device reset tosoft-start rampTJ=–40°Cto125°C 50 200\nµs\nTJ=25°C 110\nOSCILLATOR\nfSYNCR SYNC frequency range TJ=–40°Cto125°C 300 1500 kHz\nfDEFAULT Default (noSYNC signal) frequencyTJ=–40°Cto125°C 475 525\nkHz\nTJ=25°C 500\ntSY_SW Time from VSYNC falling toVSWrising 200 ns\ntSY_MINMinimum SYNC pulse width, high or\nlow100 ns\ntHSBLANK HSOCP blanking time Rising edge ofSWtoICLRcomparison 55 ns\ntLSBLANK LSOCP blanking time Falling edge ofSWtoICLFcomparison 400 ns\ntZXBLANK Zero cross blanking time Falling edge ofSWtoVZXcomparison 120 ns\ntMINON Minimum HSon-time 140 ns\nΔVRAMP PWM ramp peak-peak voltage 0.8 V\nERROR AMPLIFIER\nVOL Error amplifier open-loop gain ICOMP =–65µAto1mA 95 dB\nGBW Error amplifier gain-bandwidth 11 MHz\nIFB Feedback pinbias current VFB=0.6V 1 nA\n6LM21215A\nSNOSB87D –MARCH 2011 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: LM21215ASubmit Documentation Feedback Copyright ©2011 –2019, Texas Instruments IncorporatedElectrical Characteristics (continued)\nUnless otherwise stated, thefollowing conditions apply: VPVIN=VAVIN=5V,TJ=25°C.Minimum andmaximum limits are\nspecified through test, design, orstatistical correlation. Typical values represent themost likely parametric norm atTJ=25°C\nandareprovided forreference purposes only.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nICOMPSRC COMP output source current 1 mA\nICOMPSINK COMP output sink current 65 µA\nPOWER GOOD\nVOVPOvervoltage protection rising\nthresholdVFBrisingTJ=–40°Cto125°C 105% 120%\nVFBTJ=25°C 112.5%\nVOVPHYS Overvoltage protection hysteresis VFBfalling 2% VFB\nVUVPUndervoltage protection rising\nthresholdVFBrisingTJ=–40°Cto125°C 82% 97%\nVFBTJ=25°C 90%\nVUVPHYS Undervoltage protection hysteresis VFBfalling 2.5% VFB\ntPGDGL PGOOD deglitch low Time toPGOOD falling after OVP/UVP event 15 µs\ntPGDGH PGOOD deglitch high Minimum lowpulse 12 µs\nRPGOOD PGOOD pulldown resistanceTJ=–40°Cto125°C 10 40\nΩ\nTJ=25°C 20\nIPGOODLEAK PGOOD leakage current VPGOOD =5V 1 nA\nLOGIC\nVIHSYNC SYNC pinlogic high 2 V\nVILSYNC SYNC pinlogic low 0.8 V\nVIHENR ENpinrising threshold VENRisingTJ=–40°Cto125°C 1.2 1.45\nV\nTJ=25°C 1.35\nVENHYS ENpinhysteresisTJ=–40°Cto125°C 50 180\nmV\nTJ=25°C 110\nIEN ENpinpullup current VEN=0V 2 µA\nTHERMAL SHUTDOWN\nTTSD Thermal shutdown 165 °C\nTTSD-HYS Thermal shutdown hysteresis 10 °C\n3.0 3.5 4.0 4.5 5.0 5.5-0.10-0.08-0.06-0.04-0.020.000.020.040.060.080.10û\x03OUTPUT VOLTAGE (%)\nINPUT VOLTAGE (V)IOUT = 0A\nIOUT = 12A\n3.0 3.5 4.0 4.5 5.0 5.51.01.11.21.31.41.5IPVIN+ IAVIN(mA)\nINPUT VOLTAGE (V)\n0 3 6 9 12 159092949698100\nEFFICIENCY (%)\nOUTPUT CURRENT (A)VIN = 3.3V\nVIN = 4.0V\nVIN = 5.0V\nVIN = 5.5V\n0 3 6 9 12 15-0.04-0.03-0.02-0.010.000.010.020.030.04û\x03OUTPUT VOLTAGE (%)\nOUTPUT CURRENT (A)VIN = 3.3V\nVIN = 5.0V\n0 3 6 9 12 1580828486889092949698100\nEFFICIENCY (%)\nOUTPUT CURRENT (A)FSW = 500 kHz\nFSW = 750 kHz\nFSW = 1 MHz\n0 3 6 9 12 1580828486889092949698100\nEFFICIENCY (%)\nOUTPUT CURRENT (A)VOUT = 1.2V\nVOUT = 3.3V\n7LM21215A\nwww.ti.com SNOSB87D –MARCH 2011 –REVISED MAY 2019\nProduct Folder Links: LM21215ASubmit Documentation Feedback Copyright ©2011 –2019, Texas Instruments Incorporated6.6 Typical Characteristics\nUnless otherwise specified: VIN=5V,VOUT=1.2V,LF=0.56 µH(1.8mΩRDCR),CSS=33nF,fSW=500kHz, TA=25°Cfor\nefficiency curves, loop gain plots andwaveforms, andTJ=25°Cforallothers.\nFigure 1.Efficiency Figure 2.Efficiency\nFigure 3.Efficiency (VOUT=2.5V,FSW=500kHz, Inductor\nP/NSER2010-601MLD)Figure 4.Load Regulation\nFigure 5.Line Regulation Figure 6.Non-Switching IQ(TOTAL) vsVIN\n-40 -20 0 20 40 60 80 100 1200.500.520.540.570.580.600.620.640.660.68VOVP,VUVP(V)\nJUNCTION TEMPERATURE (°C)VUVPVOVP0.70\n-40 -20020 40 60 80 100 1204042444648505254565860\nSHUTDOWN CURRENT I ( A)SDμ\nJUNCTION TEMPERATURE (°C)\n-40 -20 0 20 40 60 80 100 1201.281.291.301.311.321.331.341.351.361.37\n808896104112120128136144152160VIHENR(V)\nJUNCTION TEMPERATURE (°C)\nVENHYS(V)VIHENRVENHYS1.38\n-40 -20 0 20 40 60 80 100 1202.602.622.642.662.682.702.722.742.762.782.80\n150165180195210225240255270285300VUVLO(V)\nJUNCTION TEMPERATURE (°C)\nVUVLOHYS (mV)VUVLOVUVLOHYS\n-40 -20 0 20 40 60 80 100 1200.900.930.960.991.021.051.081.111.141.171.20\n0.1000.1080.1160.1240.1320.1400.1480.1560.1640.1720.180IAVIN(mA)\nJUNCTION TEMPERATURE (°C)\nIPVIN(mA)IAVINIPVIN\n140\n-40 -20 0 20 40 60 80 100 1200.5980.5990.6000.6010.602 VFB(V)\nJUNCTION TEMPERATURE (°C)\n8LM21215A\nSNOSB87D –MARCH 2011 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: LM21215ASubmit Documentation Feedback Copyright ©2011 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nUnless otherwise specified: VIN=5V,VOUT=1.2V,LF=0.56 µH(1.8mΩRDCR),CSS=33nF,fSW=500kHz, TA=25°Cfor\nefficiency curves, loop gain plots andwaveforms, andTJ=25°Cforallothers.\nFigure 7.Non-Switching IAVINandIPVINvsTemperature Figure 8.Feedback (FB) Voltage vsTemperature\nFigure 9.Enable Threshold andHysteresis vsTemperature Figure 10.UVLO Threshold andHysteresis vsTemperature\nFigure 11.Enable Low Current vsTemperature Figure 12.OVP/UVP Threshold vsTemperature\nVOUT (200 mV/Div)\nVSYNC (2V/Div)\nVSWITCH (2V/Div)\nVOUT (50 mV/Div)\nIOUT (5A/Div)\n-40 -20 0 20 40 60 80 100 12018.718.818.919.019.119.219.319.419.519.6CURRENT LIMIT I CLR(A)\nAMBIENT TEMPERATURE (°C)JUNCTION TEMPERATURE (°C)CURRENT LIMIT I CLR (A)\nVSWITCH (2V/Div)VSYNC (2V/Div)VOUT (200 mV/Div)\n-40 -20 0 20 40 60 80 100 120120124128132136140144148152156160MINIMUM ON-TIME (nS)\nJUNCTION TEMPERATURE (°C)\n-40 -20 0 20 40 60 80 100 1202345678910RDSON(m\r)\nJUNCTION TEMPERATURE (°C)LOW SIDE\nHIGH SIDE\n9LM21215A\nwww.ti.com SNOSB87D –MARCH 2011 –REVISED MAY 2019\nProduct Folder Links: LM21215ASubmit Documentation Feedback Copyright ©2011 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nUnless otherwise specified: VIN=5V,VOUT=1.2V,LF=0.56 µH(1.8mΩRDCR),CSS=33nF,fSW=500kHz, TA=25°Cfor\nefficiency curves, loop gain plots andwaveforms, andTJ=25°Cforallothers.\nFigure 13.Minimum On-Time vsTemperature Figure 14.MOSFET On-State Resistance vsTemperature\nFigure 15.Peak Current Limit vsTemperature Figure 16.SYNC Signal Removed, 4µs/Div\nFigure 17.SYNC Signal Acquired, 10µs/div Figure 18.Load Transient Response, 100µs/Div\nVOUT (500 mV/Div)\nVPGOOD (5V/Div)VTRACK (500 mV/Div)\nIOUT (10A/Div)\nVSW (2V/Div)\nVOUT (1V/Div)\nIL (10A/Div)\nVOUT (500 mV/Div)\nVPGOOD (5V/Div)\nVENABLE (5V/Div)\nIOUT (10A/Div)\nVOUT (500 mV/Div)\nVPGOOD (5V/Div)\nVENABLE (5V/Div)\n10LM21215A\nSNOSB87D –MARCH 2011 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: LM21215ASubmit Documentation Feedback Copyright ©2011 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nUnless otherwise specified: VIN=5V,VOUT=1.2V,LF=0.56 µH(1.8mΩRDCR),CSS=33nF,fSW=500kHz, TA=25°Cfor\nefficiency curves, loop gain plots andwaveforms, andTJ=25°Cforallothers.\nFigure 19.Startup with Prebiased Output, 2ms/Div Figure 20.Startup with SS/TRK Open Circuit, 200µs/Div\nFigure 21.Startup with Tracking Signal Applied, 200ms/Div Figure 22.Output Overcurrent Condition, 10µs/Div\nControl\nLogicThermal\nShutdown\nOSC RAMP\nINT\nSSVREF\n0.6V\n+\nÅ \nAVIN\nENSYNC\nSS/TRK\nFB\nCOMP\nAGNDPGND\nPGOODSWPVIN\nPWM\nComparatorUVLO\nPrecision \nEnable\nUVPSD\nILIMIT LowILIMIT High\nZero-cross\nOVP\nPowerBADPWM\n0.675V\n0.54VPLL\nAVIN\nAVINPVIN\nPVINOR\nOR\nOR+\nÅ \n+\nÅ +\nÅ \n+\nÅ \n+\nÅ EA+\nÅ\n+\nÅ2.7V\n1.35V\n0.6V1.9\x1dA\n+Driver\nDriver\n11LM21215A\nwww.ti.com SNOSB87D –MARCH 2011 –REVISED MAY 2019\nProduct Folder Links: LM21215ASubmit Documentation Feedback Copyright ©2011 –2019, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nTheLM21215A synchronous buck regulator features allofthefunctions necessary toimplement anefficient low-\nvoltage converter using aminimum number ofexternal components. This easy-to-use regulator features two\nintegrated power MOSFET switches and iscapable ofsupplying upto15Aofcontinuous output current.\nSynchronous rectification yields high efficiency forlowoutput voltage andhigh load current applications, whereas\ndiscontinuous conduction mode (DCM) with diode emulation mode (DEM) enables high-efficiency conversion\nwith light load current conditions.\nThe regulator utilizes voltage-mode control with trailing-edge PWM modulation tooptimize stability andtransient\nresponse over theentire input voltage range. The device operates athigh switching frequency, allowing theuse\nofasmall inductor yetstillachieving high efficiency. The precision internal voltage reference allows output\nvoltages aslowas0.6V.Fault protection features include peak and valley current limiting, thermal shutdown,\novervoltage protection, andundervoltage lockout. The device isavailable intheHTSSOP-20 package featuring\nanexposed padtoaidthermal dissipation. The LM21215A isideal fornumerous applications toefficiently step-\ndown from a5-Vor3.3-V bus.\n7.2 Functional Block Diagram\nVOUT\nVENVoltage\nTimeVPGOOD\nSoft-Start Time, t SSVUVP\n90% V OUT\n0VEnable Delay,\ntRESETSS\nSS SS\nSSt I C0.6V\x98 \n12LM21215A\nSNOSB87D –MARCH 2011 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: LM21215ASubmit Documentation Feedback Copyright ©2011 –2019, Texas Instruments Incorporated7.3 Feature Description\n7.3.1 Precision Enable\nTheENpinallows theoutput ofthedevice tobeenabled ordisabled with anexternal control signal. This pinisa\nprecision analog input thatenables thedevice when thevoltage exceeds 1.35 V(typical). The ENpinhas110\nmVofhysteresis anddisables theoutput when theEnable voltage falls below 1.24 V(typical). IftheENpinisnot\nused, itcanbeleftopen asitispulled high byaninternal 2-µAcurrent source. Since theENpinhasaprecise\nturn-on threshold, itcanbeused along with anexternal resistor divider network from VINtoconfigure thedevice\ntoturnonataprecise input voltage.\n7.3.2 Input Voltage UVLO\nThe LM21215A hasabuilt-in undervoltage lockout protection circuit thatprevents thedevice from switching until\ntheinput voltage reaches 2.7V(typical). TheUVLO threshold has200mVofhysteresis thatprevents thedevice\nfrom responding topower-on glitches during startup. Asmentioned above, adjust theturn-on threshold ofthe\nsupply byusing theprecision enable pinand aresistor divider network connected toVIN. Please refer to\nFigure 30oftheDetailed Design Procedure section formore detail.\n7.3.3 Soft-Start Capability\nWhen ENexceeds 1.35 VandAVIN isabove itsUVLO threshold of2.7V,theLM21215A begins charging the\noutput linearly tothevoltage setpoint dictated bythefeedback resistor network. The LM21215A employs auser-\nadjustable soft-start circuit tosettheoutput voltage ramp time during startup. Acapacitor from SS/TRK toGND\nsets therequired soft-start time. Once theenable voltage exceeds 1.35 V,aninternal 1.9-µAcurrent source\nbegins tocharge thesoft-start capacitor. This allows theuser tolimit inrush currents due toahigh output\ncapacitance andavoid anovercurrent condition. Adding asoft-start capacitor also reduces thestress ontheinput\nrail.Use Equation 1tocalculate thesoft-start capacitance.\nwhere\n•ISSisnominally 1.9µA\n•tSSisthedesired startup time (1)\nIfVINishigher than theUVLO level andEnable istoggled high, thesoft-start sequence begins. There isasmall\ndelay between enable transitioning high and thebeginning ofthesoft-start sequence. This delay allows the\nLM21215A toinitialize itsinternal circuitry. Once theoutput hascharged to90% ofthenominal output voltage,\nthePGOOD flagtransitions high. This behavior isillustrated inFigure 23.\nFigure 23.Soft-Start Timing\nVss\nVFB\nVEN\nVPGOOD\nVSW\nOVP UVP PRE-BIASED\nSTARTUPDISABLEVovp\nVuvp\ntPGDGL0.6VtRESETSS\ntPGDGHVOVPHYS\nVUVPHYS\n13LM21215A\nwww.ti.com SNOSB87D –MARCH 2011 –REVISED MAY 2019\nProduct Folder Links: LM21215ASubmit Documentation Feedback Copyright ©2011 –2019, Texas Instruments IncorporatedFeature Description (continued)\nAsshown above, thesoft-start capacitance issetbythenominal feedback voltage level 0.6V,thesoft-start\ncharging current ISS,and thedesired soft-start time. Ifasoft-start capacitor isnotinstalled, theLM21215A\ndefaults toasoft-start time of500µs.The LM21215A cannot startup faster than 500µs.When Enable iscycled\northedevice enters UVLO, thesoft-start capacitor isdischarged toreset thestartup process. This also occurs\nwhen thedevice enters short circuit mode following anovercurrent event.\n7.3.4 PGOOD Indicator\nThe PGOOD flag provides theuser with away tomonitor thestatus oftheLM21215A. Inorder touse the\nPGOOD function, theapplication must provide apullup resistor toadesired DCvoltage, forexample VIN.\nPGOOD responds toafault condition bypulling PGOOD lowwith theopen-drain output. PGOOD pulls lowon\nthefollowing conditions: 1)VFBmoves above orbelow theVOVPorVUVP,respectively; 2)The ENvoltage is\nbrought below theEnable turn-off threshold; 3)Apre-biased output condition exists (VFB>VSS/TRK ).PGOOD has\n12μsand15μsofbuilt-in deglitch time forrising andfalling edges, respectively.\nFigure 24shows theconditions thatcause PGOOD torespond.\nFigure 24.PGOOD Indicator Operation\n7.3.5 Frequency Synchronization\nThe SYNC pinallows theLM21215A tobesynchronized toanexternal clock frequency. When aclock signal\nwithin theallowable frequency range of300kHz to1.5MHz ispresent onSYNC, aninternal PLL synchronizes\ntheturn-on ofthehigh-side MOSFET (SW voltage rising) tothenegative edge oftheclock signal, asseen in\nFigure 25.\nThe clock signal canbepresent ontheSYNC pinbefore thedevice ispowered onwithout loading oftheclock\nsignal. Alternatively, ifaclock signal isnotpresent while thedevice ispowered up,thedefault switching\nfrequency is500 kHz. Once theclock signal isavailable, thedevice synchronizes totheclock frequency. The\ntime required toachieve synchronization depends ontheclock frequency.\nSHORT CIRCUITICLFICLR\nVSS\nVFB\nVOUT\nVSWIL\nCURRENT LIMIT SHORT CIRCUIT\nREMOVED100 mV\nVIN\nTimeVSWTimeVSYNC\ntSY_SWVIH_SYNC\nVIL_SYNC\n14LM21215A\nSNOSB87D –MARCH 2011 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: LM21215ASubmit Documentation Feedback Copyright ©2011 –2019, Texas Instruments IncorporatedFeature Description (continued)\nFigure 25.Frequency Synchronization\n7.3.6 Current Limit\nThe LM21215A hasovercurrent protection toavoid excessive current levels through thepower MOSFETs and\ninductor. Acurrent limit condition exists when thehigh-side MOSFET\'s current exceeds therising current limit\nlevel, ICLR.The control circuitry responds tothisevent byturning offthehigh-side MOSFET and turning onthe\nlow-side MOSFET. This forces anegative voltage ontheinductor, thereby causing theinductor current to\ndecrease. The high-side MOSFET does notconduct again until thelower current limit level, ICLF,issensed on\nthelow-side MOSFET. Atthispoint, theLM21215A resumes normal switching.\nAcurrent limit condition causes theinternal soft-start voltage toramp downward. After theinternal soft-start\nramps below thefeedback (FB) voltage, nominally 0.6V,FBbegins toramp downward, aswell. This voltage\nfoldback limits thepower consumption inthedevice during asustained overload. After thecurrent limit condition\niscleared, theinternal soft-start voltage ramps upagain. Figure 26describes current limit behavior including VSS,\nVFB,VOUTandVSWwaveforms.\nFigure 26.Current Limit Conditions\n\x0b \x0cOUTL\nBOUNDARY\nF SWV 1 DII2 2 L F\x98 \x10 \'  \x98 \x98 \n15LM21215A\nwww.ti.com SNOSB87D –MARCH 2011 –REVISED MAY 2019\nProduct Folder Links: LM21215ASubmit Documentation Feedback Copyright ©2011 –2019, Texas Instruments IncorporatedFeature Description (continued)\n7.3.7 Short Circuit Protection\nInanevent thattheoutput isshorted with alowimpedance toground, theLM21215A limits thecurrent intothe\nshort byresetting thedevice. Ashort circuit condition issensed asacurrent limit condition coinciding with a\nvoltage ontheFBpinthat islower than 100 mV. When this condition occurs, thedevice begins itsreset\nsequence, turning offboth power MOSFETs anddischarging thesoft-start capacitor after tRESETSS (nominally 110\nµs).Thedevice then attempts torestart. Iftheshort circuit condition stillexists, itresets again, repeating until the\nshort circuit condition iscleared. The reset prevents excessive power MOSFET dissipation and limits thermal\nstress during ashort circuit fault condition.\n7.4 Device Functional Modes\n7.4.1 Light-Load Operation\nThe LM21215A maintains high efficiency when operating atlight loads. Whenever theload current isreduced to\nalevel less than halfthepeak-to-peak inductor ripple current, thedevice enters discontinuous conduction mode\n(DCM) and prevents negative inductor current. The low-side MOSFET then operates indiode emulation mode\n(DEM), conducting only positive inductor current. Calculate thecritical conduction boundary using Equation 2.\n(2)\nSeveral diagrams are shown inFigure 27illustrating continuous conduction mode (CCM), discontinuous\nconduction mode (DCM), andtheboundary condition.\nWhen theinductor current reaches zero, theSWnode becomes high impedance. Resonant ringing occurs atSW\nasaresult oftheLCtank circuit formed bythefilter inductor andtheparasitic capacitance attheSWnode. At\nvery light loads, usually below 500mA, several pulses may beskipped inbetween switching cycles, effectively\nreducing theswitching frequency andfurther improving light-load efficiency.\n7.4.2 Overvoltage andUndervoltage Handling\nThe LM21215A hasbuilt-in undervoltage protection (UVP) and overvoltage protection (OVP) using FBvoltage\ncomparators tocontrol thepower MOSFETs. The rising OVP threshold istypically setat112.5% ofthenominal\nvoltage setpoint. Whenever excursions occur intheoutput voltage above theOVP threshold, thedevice\nterminates thepresent on-pulse, turns onthelow-side MOSFET, andpulls PGOOD low. The low-side MOSFET\nremains onuntil either theFBvoltage falls back intoregulation ortheinductor current zero-cross isdetected. If\ntheoutput reaches thefalling UVP threshold, typically 90% ofthenominal setpoint, thedevice continues\nswitching andPGOOD isasserted andpulls low. Asdetailed inthePGOOD Indicator section, PGOOD has15μs\nofbuilt-in deglitch time inresponse toaUVP orOVP condition toavoid false tripping during transient glitches.\n7.4.3 Thermal Shutdown\nInternal thermal shutdown circuitry isprovided toprotect theintegrated circuit intheevent that themaximum\njunction temperature isexceeded. When activated, typically at165°C,theLM21215A tri-states thepower\nMOSFETs andresets softstart. After thejunction temperature cools toapproximately 155°C,thedevice starts up\nusing thenormal startup routine.\ntDiscontinuous Conduction Mode (DCM)\nIPEAKDiscontinuous Conduction Mode (DCM)DCM±CCM BoundaryContinuous Conduction Mode (CCM)Continuous Conduction Mode (CCM)SW Node Voltage, v SW(t) SW Node Voltage, v SW(t) Inductor Current, i L(t) Inductor Current, i L(t) Inductor Current, i L(t)VINIOUT2IOUT1VIN\ntttt\nIOUT3\'IL\n\'IL\n16LM21215A\nSNOSB87D –MARCH 2011 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: LM21215ASubmit Documentation Feedback Copyright ©2011 –2019, Texas Instruments IncorporatedDevice Functional Modes (continued)\nFigure 27.LM21215A Modes ofOperation\nFB\nPGOODVIN\nLM21215A-1VOUT\nAGNDCOMPPVIN\nSYNCSW\nEN\nCIN3LF\nRC1CC1\nCC2CC3\nRFB1\nRFB2RC2\nPGNDAVIN\nCF\n111Å16\n3\n4\n1719\n18\n20 8,9,105,6,7\nRF\nSS/TRK\nCSS2CIN2CIN1\nVIN\nRPGOODCO1CO2CO3\nOPENPGOOD\n17LM21215A\nwww.ti.com SNOSB87D –MARCH 2011 –REVISED MAY 2019\nProduct Folder Links: LM21215ASubmit Documentation Feedback Copyright ©2011 –2019, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe LM21215A isasynchronous buck DC/DC converter with amaximum output current of15A.The following\ndesign procedure assists with component selection fortheLM21215A. Alternately, theWEBENCH ®Design Tool\nisavailable togenerate acomplete design. With access toacomprehensive component database, thistooluses\naniterative design procedure tocreate anoptimized design, allowing theuser toexperiment with various design\noptions. Aswell asnumerous LM21215 reference designs populated intheTIDesigns reference design library,\ntheLM21215A Quickstart Design Calculator isalso available asafreedownload.\n8.2 Typical Applications\n8.2.1 Typical Application 1\nTheschematic diagram ofa15-A regulator isgiven inFigure 28.The target full-load efficiency inthisexample is\n89% atanoutput voltage of1.2Vandnominal input voltage of5V.The free-running switching frequency (with\ntheSYNC pinopen circuit) is500kHz. Interms ofcontrol loop performance, thetarget loop crossover frequency\nis100kHzwith aphase margin inexcess of50°.\nFigure 28.Typical Application Schematic 1\n8.2.1.1 Design Requirements\nAnexample ofthestep-by-step procedure togenerate power stage andcompensation component values using\nthetypical application setup ofFigure 28)isgiven inTable 1.The relevant design specifications aregiven in\nTable 1.Here, fcrossover isthedesired loop crossover frequency, which generally isless than one-fifth ofthe\nswitching frequency, andΔVOUT(pk-pk) isthepeak-to-peak output voltage ripple.\nFB1\nOUT\nFB2RV 0.6V 1R§ ·  \x98 \x0e¨ ¸ \n© ¹ \nRFB1\nRFB2FBVOUT\nLM21215A-1\n0.6V\n18LM21215A\nSNOSB87D –MARCH 2011 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: LM21215ASubmit Documentation Feedback Copyright ©2011 –2019, Texas Instruments IncorporatedTable 1.Design Parameters\nDESIGN PARAMETER EXAMPLE VALUE\nVIN 5V\nVOUT 1.2V\nIOUT 15A\nFSW 500kHz\nfcrossover 100kHz\nΔVOUT(pk-pk) 10mV\n8.2.1.2 Detailed Design Procedure\n8.2.1.2.1 Custom Design With WEBENCH ®Tools\nClick here tocreate acustom design using theLM21215A device with theWEBENCH ®Power Designer.\n1.Start byentering theinput voltage (VIN),output voltage (VOUT),andoutput current (IOUT)requirements.\n2.Optimize thedesign forkeyparameters such asefficiency, footprint, andcost using theoptimizer dial.\n3.Compare thegenerated design with other possible solutions from Texas Instruments.\nThe WEBENCH Power Designer provides acustomized schematic along with alistofmaterials with real-time\npricing andcomponent availability.\nInmost cases, these actions areavailable:\n•Run electrical simulations toseeimportant waveforms andcircuit performance\n•Run thermal simulations tounderstand board thermal performance\n•Export customized schematic andlayout intopopular CAD formats\n•Print PDF reports forthedesign, andshare thedesign with colleagues\nGetmore information about WEBENCH tools atwww.ti.com/WEBENCH .\n8.2.1.2.2 Output Voltage Setpoint\nThefirststep indesigning anLM21215A application istoconfigure theoutput voltage setpoint byusing avoltage\ndivider between VOUTand AGND, with themiddle node connected toFB.When operating under steady state\nconditions, theLM21215A regulates VOUTsuch thattheFBvoltage isdriven to0.6V.\nFigure 29.Setting theOutput Voltage byFeedback Resistor Divider\nAgood starting point forthelower feedback resistor, RFB2,is10kΩ.Calculate RFB1using Equation 3.\n(3)\nIN\nEN1 EN2\nEN EN2V 1.35VR R 1.35V I R\x10 \x98 \x10 \x98 \nENAVIN\nREN1LM21215A-1Input Power \nSupply\nREN2\n19LM21215A\nwww.ti.com SNOSB87D –MARCH 2011 –REVISED MAY 2019\nProduct Folder Links: LM21215ASubmit Documentation Feedback Copyright ©2011 –2019, Texas Instruments Incorporated8.2.1.2.3 Precision Enable\nThe Enable (EN) pinoftheLM21215A allows theoutput tobetoggled onandoff.This pinisaprecision analog\ninput. When thevoltage exceeds 1.35 V,theconverter begins toregulate theoutput voltage aslong asAVIN has\nexceeded theUVLO threshold voltage of2.7V.There isaninternal pullup current source of2µAconnected to\nEN.Ifenable isnotused, thedevice turns onautomatically. Also, ifENisnottoggled directly, thedevice canbe\nsettoturn onatacertain input voltage higher than theinternal UVLO rising threshold. This isachieved with an\nexternal resistor divider from AVIN toENandENtoAGND asshown inFigure 30.\nFigure 30.Input Voltage Turn-on Setpoint Configured byEnable Resistor Divider\nThe resistances ofREN1andREN2arechosen toallow ENtoreach itsrising threshold voltage atthedesired the\ninput supply voltage. With theenable current source included, useEquation 4tosolve forREN1.\nwhere\n•REN1istheresistor from VINtoEN\n•REN2istheresistor from ENtoAGND\n•IENistheinternal enable pullup current (2µA)\n•1.35 Vistheprecision enable rising threshold voltage (4)\nTypical values forREN2range from 10kΩto100kΩ.\n8.2.1.2.4 Filter Inductor Selection\nThefilter inductor, designated LF,chosen fortheapplication influences theripple current andtheefficiency ofthe\nconverter. The firstselection criteria istodefine thebuck converter inductor ripple currentΔIL,typically selected\nbetween 20% to40% ofthemaximum output current. Figure 31shows theripple current inaconventional buck\nconverter operating incontinuous conduction mode. Larger ripple current results inalower inductance, which\nleads tolower inductor DCresistance (DCR) andimproved efficiency. However, larger ripple current causes the\nLM21215A tooperate inDCM atahigher average output current.\n2\n2\nOUT L ESR\nSW OUT1V I R8 F C§ · \'  \' \x0e ¨ ¸ \x98 \x98 © ¹ \nL(max)\nL(max) OUT(max)II I 2\' \x0e \n\x0b \x0cOUT\nF\nL SWV 1 DLI F \x98 \x10  \' \x98 \nVIN\nIL AVG = IOUT \'IL Time\nTimeILVSW\n20LM21215A\nSNOSB87D –MARCH 2011 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: LM21215ASubmit Documentation Feedback Copyright ©2011 –2019, Texas Instruments IncorporatedFigure 31.Switch (SW) Voltage andInductor Current Waveforms\nOnce theripple current hasbeen determined, calculate theappropriate inductance using Equation 5.\n(5)\nA0.56- µHinductor with 1.8-mΩDCR meets theapplication requirements here. The peak inductor current atfull\nload corresponds tothemaximum output current plus theripple current, asshown byEquation 6.\n(6)\nChoose aninductor with asaturation current rating atmaximum operating temperature that ishigher than the\novercurrent protection limit. Ingeneral, lower inductance isdesirable inswitching converters because itequates\ntofaster transient response, lower inductor DCR, andreduced size formore compact designs. However, toolow\nofaninductance implies large inductor ripple current such that theovercurrent protection circuit isfalsely\ntriggered atthefullload. Larger inductor ripple current also implies higher output voltage ripple.\n8.2.1.2.5 Output Capacitor Selection\nThe output capacitor, designated COUT,filters theinductor ripple current and provides asource ofcharge for\ntransient load conditions. Awide range ofoutput capacitors may beused with theLM21215A thatprovide various\nadvantages. The best performance istypically obtained using ceramic, SPorOSCON type chemistries. Typical\ntrade-offs arethat theceramic capacitor provides extremely lowESR toreduce theoutput ripple voltage and\nnoise spikes, while theSPand OSCON capacitors provide alarge bulk capacitance inasmall volume for\ntransient loading conditions.\nWhen selecting anoutput capacitor, thetwoperformance characteristics toconsider aretheoutput voltage ripple\nandload transient response. Approximate theoutput voltage ripple byusing Equation 7.\nwhere\n•ΔVOUTisthepeak-to-peak output voltage ripple\n•RESRistheeffective series resistance (ESR) oftheoutput capacitor\n•FSWistheswitching frequency\n•COUTistheeffective output capacitance (7)\n\x0b \x0cOUT IN OUT\nRMS CIN OUT\nINV V V\nI I V\x10\x98 \x10 \n \x98 \n\x0b \x0c2\nF OUT STEP\nDROOP OUT STEP ESR\nOUT IN OUTL I V I RC V V\x10\n\x10\x98\' \' \x98 \x0e\x98 \x10 \n21LM21215A\nwww.ti.com SNOSB87D –MARCH 2011 –REVISED MAY 2019\nProduct Folder Links: LM21215ASubmit Documentation Feedback Copyright ©2011 –2019, Texas Instruments IncorporatedTheamount ofoutput voltage ripple isapplication specific. Ageneral recommendation istokeep theoutput ripple\nless than 1%oftherated output voltage. Keep inmind thatceramic capacitors aresometimes preferred because\nthey have very lowESR. However, depending onpackage and voltage rating ofthecapacitor, theeffective in-\ncircuit capacitance can drop significantly with applied voltage. The output capacitor selection also affects the\noutput voltage droop during aload transient. The peak deviation oftheoutput voltage during aload transient is\ndependent onmany factors. Anapproximation ofthetransient dipignoring loop bandwidth isobtained using\nEquation 8:\nwhere\n•COUTistheminimum required output capacitance\n•LFisthefilter inductance\n•VDROOP istheoutput voltage deviation ignoring loop bandwidth considerations\n•ΔIOUT-STEP istheload step change\n•RESRistheoutput capacitor ESR\n•VINistheinput voltage\n•VOUTistheoutput voltage setpoint (8)\nThree 100-µF,6.3-V ceramic capacitors with X5R dielectric and 1210 footprint areselected here based ona\nreview ofthecapacitor\'s tolerance andvoltage coefficient tomeet output ripple specification.\n8.2.1.2.6 Input Capacitor Selection\nHigh quality input capacitors arenecessary tolimit theinput voltage ripple while supplying switching-frequency\nACcurrent tothebuck power stage. Itisgenerally recommended touse X5R orX7R dielectric ceramic\ncapacitors, thus providing lowimpedance and high RMS current rating over awide temperature range. To\nminimize theparasitic inductance intheswitching loop, position theinput capacitors asclose aspossible tothe\nPVIN andPGND pins. Agood approximation fortherequired ripple current rating isgiven byEquation 9.\n(9)\nThe highest input capacitor RMS current occurs at50% duty cycle, atwhich point theRMS ripple current rating\nshould begreater than halftheoutput current. Place lowESR ceramic capacitors inparallel with higher value\nbulk capacitance toprovide optimized input filtering fortheregulator anddamping tomitigate theeffects ofinput\nparasitic inductance resonating with high-Q ceramics. One bulk capacitor ofsufficiently high current rating and\noneortwo22-μF10-V X7R ceramic decoupling capacitors areusually sufficient. Select theinput bulk capacitor\nbased onitsripple current rating andoperating temperature.\nWhen operating atlowinput voltages (3.3 Vorlower), additional capacitance may benecessary toavoid\ntriggering anundervoltage condition during anoutput current transient. This depends ontheimpedance between\ntheinput voltage supply andtheLM21215A, aswellasthemagnitude andslew rateoftheload transient.\nThe AVIN pinrequires a1-µFceramic capacitor toAGND and a1-Ωresistor toPVIN. This RCnetwork filters\ninherent noise onPVIN from thesensitive analog circuitry connected toAVIN.\n8.2.1.2.7 Control Loop Compensation\nThis section walks through thevarious steps inobtaining theopen-loop transfer function. There arethree main\nblocks ofavoltage-mode buck converter that thepower supply designer must consider when designing the\ncontrol system: thepower stage, thePWM modulator, and thecompensated error amplifier. The control loop\narchitecture ofavoltage-mode buck converter isprovided inFigure 32.\nESR\nOUT ESR1f2 C R \x98S\x98 \x98\nLC\nO ESR\nF OUT\nO DCR1 1 f2 R R L C R R  \x98 \x98S § · \x0e\x98 \x98 ¨ ¸ \x0e© ¹ \nPWM\nRAMP1GV \'\nVIN\nLF\nCOUT\nRFB1\nRFB2\nCC2CC1RC1VOUT\nCC3RC2FB+\nÅCOMPDriver\nEA+Å \nPWM\nError Amplifier and CompensationROPWM Modulator\nSW\nRESRPower Stage\n0.6VRDCR\n22LM21215A\nSNOSB87D –MARCH 2011 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: LM21215ASubmit Documentation Feedback Copyright ©2011 –2019, Texas Instruments IncorporatedFigure 32.Voltage-mode Buck Converter Architecture\nThe power stage consists ofthefilter inductor (LF)with DCR (DC resistance RDCR),output capacitor (COUT)with\nESR (effective series resistance RESR),andload resistance (RO).The LM21215A incorporates ahigh-bandwidth\nerror amplifier between theFBand COMP pins toachieve high loop bandwidth. The error amplifier (EA)\nconstantly regulates FBto0.6V.The compensation component network around theerror amplifier establish\nsystem stability. The modulator creates theduty cycle command bycomparing theerror amplifier output with an\ninternally-generated PWM ramp setattheswitching frequency.\nThere arethree transfer functions that aretaken intoconsideration when obtaining thetotal open-loop transfer\nfunction; COMP-to-duty cycle (modulator), duty cycle-to-V OUT(power stage), andVOUT-to-COMP (compensator).\nIfΔVRAMP isthepeak-to-peak ramp voltage (nominally 0.8V),theCOMP-to-duty cycle transfer function issimply\nthePWM modulator gain given byEquation 10.\n(10)\nTheduty cycle-to-output transfer function includes thefilter inductor, output capacitor, andoutput load resistance.\nTheinductor andcapacitor create apairofcomplex poles attheLCtank frequency expressed byEquation 11.\n(11)\nInaddition totwocomplex poles, alefthalf plane zero iscreated bytheoutput capacitor ESR located ata\nfrequency described byEquation 12.\n(12)\n\x0b \x0cZ1\nZ2\nC mid\nP1 P22 f s1 1 s 2 fG s K\ns s 1 1 2 f 2 f§ · \x98S\x98§ · \x0e \x98 \x0e ¨ ¸ ¨ ¸ \x98S\x98 © ¹ © ¹  § · § ·\x0e \x98 \x0e¨ ¸ ¨ ¸\x98S\x98 \x98S\x98© ¹ © ¹\n100 1k 10k 100k 1M 10M-80-60-40-200204060\n-360-320-280-240-200-160-120-80-400GAIN (dB)\nFREQUENCY (HZ)\nPHASE (°)\nGAIN\nPHASE\n23LM21215A\nwww.ti.com SNOSB87D –MARCH 2011 –REVISED MAY 2019\nProduct Folder Links: LM21215ASubmit Documentation Feedback Copyright ©2011 –2019, Texas Instruments IncorporatedABode plotshowing the–40dB/decade power stage response isshown inFigure 33\nFigure 33.Power Stage Bode Plot\nThe complex poles created bythefilter inductor and output capacitor cause a180°phase lag. The phase is\nboosted back upto–90°bytheoutput capacitor ESR zero. The compensator must provide sufficient phase\nboost tostabilize theloop response. The type-III compensation network shown around theerror amplifier in\nFigure 32creates twopoles, twozeros and apole attheorigin. Placing these poles and zeros atthecorrect\nfrequencies stabilizes theclosed loop response. Thecompensator transfer function isgiven byEquation 13.\nwhere\n•Kmidisthemid-band gain, RC1/RFB1 (13)\nThe pole located attheorigin gives high open-loop gain atDC, translating into improved load regulation\naccuracy. This pole occurs atavery lowfrequency due tothefinite gain oftheerror amplifier; however, its\nlocation isapproximated atDCforthepurposes ofcompensation. Theother twopoles andtwozeros arelocated\naccordingly tostabilize thevoltage-mode loop depending onthepower stage complex poles and their quality\nfactor, Q.Figure 34illustrates atypical type-III compensator transfer function.\ncrossover RAMP\nC1 FB1\nLC INf V 100kHz 0.8VR R 10k 9.2kf V 17.4kHz 5V\' \x98 \x98  \x98 \x98 : :\'\n\x0b \x0cLC\nZ1\nC1 C1\nZ2 LC\nC1 FB1 C3\nP1 ESR\nC2 C3\nSW C1 C2\nP2\nC1 C1 C2f 1f2 2 R C\n1f f 2 R R C\n1f f 2 R C\nF C Cf2 2 R C C  \x98S\x98 \x98\n  \x98S\x98 \x0e \x98\n  \x98S\x98 \x98\n\x0e  \x98S\x98 \x98 \x98\n100 1k 10k 100k 1M 10M-20020406080100\n-180-135-90-4504590GAIN (dB)\nFREQUENCY (Hz)\nPHASE (°)GAIN\nPHASE\n24LM21215A\nSNOSB87D –MARCH 2011 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: LM21215ASubmit Documentation Feedback Copyright ©2011 –2019, Texas Instruments IncorporatedFigure 34.Type-III Compensation Network Bode Plot\nAsseen inFigure 34,thetwocompensator zeros located at(fLC/2,fLC)provide aphase boost. This mitigates the\neffect ofthephase loss from theoutput filter. Thecompensation network also adds twopoles tothesystem. One\npole islocated attheoutput capacitor ESR zero (fESR)and theother pole isathalf theswitching frequency\n(FSW/2)torolloffthehigh frequency response.\nThedependency ofthepole andzero locations onthecompensation components isdescribed asfollows:\nThe output capacitance, COUT,depends oncapacitor chemistry and bias voltage. For multi-layer ceramic\ncapacitors (MLCC), thetotal capacitance degrades astheDCbias voltage isincreased. Toaccurately calculate\nand optimize thecompensation network, itisadvisable todetermine theeffective capacitance oftheoutput\ncapacitors when biased attheoutput voltage.\nThe example given here isthetotal output capacitance using three MLCC output capacitors biased at1.2V,as\nseen inthetypical application schematic ofFigure 28.50% capacitance derating isassumed.\nNOTE\nItismore conservative, from astability standpoint, toerrontheside ofalower output\ncapacitance inthecompensation calculations rather than ahigher, asthiswillresult ina\nlower bandwidth butincreased phase margin.\nFirst, choose aresistance forRFB1,atypical value being 10kΩ.From this, calculate theresistance ofRC1using\nEquation 14tosetthemid-band gain such thatthedesired crossover frequency isachieved.\n(14)\n10 100 1k 10k 100k 1M-50050100150200\n-40-20020406080100120140160GAIN (dB)\nFREQUENCY (Hz)\nPHASE MARGIN (°)GAIN\nPHASE\nC3\nESR C21C 898pF2 f R  \x98S\x98 \x98\nC2 ESR\nC2\nESR LCR f R 166f f \x98  :\x10\nC1\nC2\nSW C1 C1CC 71pFF R C 1  S\x98 \x98 \x98 \x10\nC1\nLC C11C 1.99nFf R   S\x98 \x98\n25LM21215A\nwww.ti.com SNOSB87D –MARCH 2011 –REVISED MAY 2019\nProduct Folder Links: LM21215ASubmit Documentation Feedback Copyright ©2011 –2019, Texas Instruments IncorporatedNext, calculate thecapacitance ofCC1byplacing azero athalfoftheLCdouble pole frequency (fLC):\n(15)\nNow calculate CC2toplace apole athalfoftheswitching frequency andRC2toplace thesecond zero attheLC\ndouble pole frequency:\n(16)\n(17)\nLast, derive capacitance ofCC3toplace apole atthesame frequency astheoutput capacitor ESR zero:\n(18)\nAnillustration ofthetotal loop response isseen inFigure 35.\nFigure 35.Loop Response\nItisimportant toverify thestability either byobserving theload transient response orbyusing anetwork\nanalyzer. Aphase margin between 45°and70°isusually desired forvoltage-mode converter circuits. Excessive\nphase margin causes slow system response toload transients whereas lowphase margin leads toanoscillatory\nload transient response. Ifthepeak deviation oftheload transient response islarger than required, increasing\nfcrossover andrecalculating thecompensation components may help butusually attheexpense ofphase margin.\nVSYNC (1V/Div)\nVSWITCH (2V/Div)\n100 1k 10k 100k 1M-20020406080\n-80-4004080120160GAIN (dB)\nFREQUENCY (Hz)\nPHASE MARGIN (°)\nGAIN\nPHASE MARGIN\n0 2 4 6 8 10 12808284868890929496EFFICIENCY (%)\nOUTPUT CURRENT (A)500kHz\n1MHz\n1.5MHz\nVOUT (10 mV/Div)\n26LM21215A\nSNOSB87D –MARCH 2011 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: LM21215ASubmit Documentation Feedback Copyright ©2011 –2019, Texas Instruments IncorporatedTable 2.BillofMaterials (VIN=3.3Vto5.5V,VOUT=1.2V,IOUT=15A,fSW=500kHz)\nREF DES DESCRIPTION VENDOR PART NUMBER QUANTITY\nCF CAP, CERM, 1µF,10V,±10%, X7R, 0603 MuRata GRM188R71A105KA61D 1\nCIN1,CIN2,CIN3,\nCO1,CO2,CO3CAP, CERM, 100µF,6.3V,±20%, X5R, 1206 MuRata GRM31CR60J107ME39L 6\nCC1 CAP, CERM, 1800 pF,50V,±5%,C0G/NP0, 0603 TDK C1608C0G1H182J 1\nCC2 CAP, CERM, 68pF,50V,±5%,C0G/NP0, 0603 TDK C1608C0G1H680J 1\nCC3 CAP, CERM, 820pF,50V,±5%,C0G/NP0, 0603 TDK C1608C0G1H821J 1\nCSS CAP, CERM, 0.033 µF,16V,±10%, X7R, 0603 MuRata GRM188R71C333KA01D 1\nLF Inductor, Powdered Iron, 560nH,27.5A, 1.8mΩ,SMD Vishay Dale IHLP4040DZERR56M01 1\nRF RES, 1Ω,5%,0.1W,0603 Vishay Dale CRCW06031R00JNEA 1\nRC1 RES, 9.31 kΩ,1%,0.1W,0603 Vishay Dale CRCW06039K31FKEA 1\nRC2 RES, 165Ω,1%,0.1W,0603 Vishay Dale CRCW0603165RFKEA 1\nRFB1,RFB2,RPGOOD RES, 10kΩ,1%,0.1W,0603 Vishay Dale CRCW060310K0FKEA 3\nU1 LM21215A Synchronous Buck Regulator TI LM21215AMH-1/NOPB 1\n8.2.1.3 Application Curves\nFor additional details onthewavefroms shown inthis section, please refer toapplication note AN-2131\nLM21215A Evaluation Board ,SNVA477 .\nFigure 36.Efficiency vsLoad Current, VOUT=1.2V Figure 37.Output Ripple Voltage Waveform (1µs/Div)\nFigure 38.SWandSYNC Voltage Waveforms (1µs/Div) Figure 39.Bode Plot\nFB\nPGOODVIN\nLM21215A-1VOUT\nAGNDCOMPPVIN\nSYNCSW\nENLF\nRC1CC1\nCC2CC3\nRFB1\nRFB2RC2\nPGNDAVIN\nCF\n111Å16\n3\n4\n19\n18\n20 8,9,105,6,7\nRF\nSS/TRK\nCSS2CIN1\nCO1CO2REN1\nREN2\n1 MHz17VIN\nRPGOOD\nPGOOD\n27LM21215A\nwww.ti.com SNOSB87D –MARCH 2011 –REVISED MAY 2019\nProduct Folder Links: LM21215ASubmit Documentation Feedback Copyright ©2011 –2019, Texas Instruments Incorporated8.2.2 Typical Application 2\nTheschematic diagram ofaDC/DC regulator with 8-Aoutput current isgiven byFigure 40.\nFigure 40.Typical Application Schematic 2\n8.2.2.1 Design Requirements\nOutput voltage setpoint is0.9Vandtheinput voltage ranges from 4Vto5.5V.Theswitching frequency issetby\nmeans ofanexternal synchronization signal at1MHz. Theoutput voltage soft-start time is10ms.\n8.2.2.2 Detailed Design Procedure\nFollow thedetailed design procedure inTypical Application 1.The relevant power stage and small-signal\ncomponents arelisted inTable 3.\nTable 3.BillofMaterials (VIN=4Vto5.5V,VOUT=0.9V,IOUT=8A,FSW=1MHz)\nREF DES DESCRIPTION VENDOR PART NUMBER QUANTITY\nCF CAP, CERM, 1µF,10V,±10%, X7R, 0603 MuRata GRM188R71A105KA61D 1\nCIN1,CO1,CO2 CAP, CERM, 100µF,6.3V,±20%, X5R, 1206 MuRata GRM31CR60J107ME39L 3\nCC1 CAP, CERM, 1800 pF,50V,±5%,C0G/NP0, 0603 MuRata GRM1885C1H182JA01D 1\nCC2 CAP, CERM, 68pF,50V,±5%,C0G/NP0, 0603 TDK C1608C0G1H680J 1\nCC3 CAP, CERM, 470pF,50V,±5%,C0G/NP0, 0603 TDK C1608C0G1H471J 1\nCSS CAP, CERM, 0.033 µF,16V,±10%, X7R, 0603 MuRata GRM188R71C333KA01D 1\nLF Inductor, Shielded Core, 240nH,20A,1mΩ,SMD Würth 744314024 1\nRF RES, 1Ω,5%,0.1W,0603 Vishay Dale CRCW06031R00JNEA 1\nRC1 RES, 4.87 kΩ,1%,0.1W,0603 Vishay Dale CRCW06034K87FKEA 1\nRC2 RES, 210Ω,1%,0.1W,0603 Vishay Dale CRCW0603210RFKEA 1\nREN1,RFB1,RPGOOD RES, 10kΩ,1%,0.1W,0603 Vishay Dale CRCW060310K0FKEA 3\nREN2 RES, 19.6 kΩ,1%,0.1W,0603 Vishay Dale CRCW060319K6FKEA 1\nRFB2 RES, 20kΩ,1%,0.1W,0603 Vishay Dale CRCW060320K0FKEA 1\nU1 LM21215A Synchronous Buck Regulator TI LM21215AMH-1/NOPB 1\nK \x98\x98 \nINOUTOUT\nINVIVI\n28LM21215A\nSNOSB87D –MARCH 2011 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: LM21215ASubmit Documentation Feedback Copyright ©2011 –2019, Texas Instruments Incorporated9Power Supply Recommendations\nThe LM21215A converter isdesigned tooperate from aninput voltage supply range between 2.95 Vand5.5V.\nThe characteristics ofthe input supply must becompatible with the Absolute Maximum Ratings and\nRecommended Operating Conditions tables. Inaddition, theinput supply must becapable ofdelivering the\nrequired input current tothefully-loaded regulator. Estimate theaverage input current with Equation 19,whereη\nistheefficiency:\n(19)\nIftheconverter isconnected toaninput supply through long wires orPCB traces with large impedance, special\ncare isrequired toachieve stable performance. The parasitic inductance andresistance oftheinput cables may\nhave anadverse affect onconverter operation. The parasitic inductance incombination with thelowESR\nceramic input capacitors form anunder-damped resonant circuit. This circuit cancause overvoltage transients at\nPVIN each time theinput supply iscycled onand off.The parasitic resistance causes thePVIN voltage todip\nduring aload transient. Iftheregulator isoperating close totheminimum input voltage, thisdipcancause false\nUVLO fault triggering andasystem reset. The best way tosolve such issues istoreduce thedistance from the\ninput supply totheregulator anduseanaluminum ortantalum input capacitor inparallel with theceramics. The\nmoderate ESR oftheelectrolytic capacitors helps todamp theinput resonant circuit and reduce any voltage\novershoots. Acapacitance intherange of20µFto100 µFisusually sufficient toprovide input damping and\nhelps tohold theinput voltage steady during large load transients.\nAnEMI input filter isoften used infront oftheregulator that, unless carefully designed, canlead toinstability as\nwell assome oftheeffects mentioned above. The user guide Simple Success with Conducted EMI forDC-DC\nConverters ,SNVA489 ,provides helpful suggestions when designing aninput filter foranyswitching regulator.\n29LM21215A\nwww.ti.com SNOSB87D –MARCH 2011 –REVISED MAY 2019\nProduct Folder Links: LM21215ASubmit Documentation Feedback Copyright ©2011 –2019, Texas Instruments Incorporated10Layout\n10.1 Layout Guidelines\nPCboard layout isanimportant and critical part ofany DC-DC converter design. The performance ofany\nswitching converter depends asmuch upon thelayout ofthePCB asthecomponent selection. Poor layout\ndisrupts theperformance ofaswitching converter and surrounding circuitry bycontributing toEMI, ground\nbounce, conduction loss inthetraces, andthermal problems. Erroneous signals canreach theDC-DC converter,\npossibly resulting inpoor regulation orinstability. There areseveral paths thatconduct high slew-rate currents or\nvoltages thatcaninteract with stray inductance orparasitic capacitance togenerate noise and EMI ordegrade\nthepower-supply performance.\nThe following guidelines serve tohelp users todesign aPCB with thebest power conversion performance,\nthermal performance, andminimized generation ofunwanted EMI.\n1.Locate theinput capacitors asclose aspossible tothePVIN andPGND pins, andplace theinductor asclose\naspossible totheSWpins andoutput capacitors. Asdescribed further intheCompact PCB Layout forEMI\nReduction section, thisplacement istominimize thearea ofswitching current loops andreduce theresistive\nloss ofthehigh current path. Ideally, useaground plane onthetoplayer thatconnects thePGND pins, the\nexposed padofthedevice, andthereturn terminals oftheinput andoutput capacitors inasmall area near\npins 10and11ofthedevice. Formore details, refer totheboard layout detailed inapplication note AN-2131\nLM21215A Evaluation Board ,SNVA477 .\n2.Minimize thecopper area oftheswitch node. Route thesixSW pins onasingle top-layer plane tothe\ninductor terminal using awide trace tominimize conduction loss. The inductor canbeplaced onthebottom\nside ofthePCB relative totheLM21215A, buttake care toavoid anycoupling oftheinductor\'s magnetic field\ntosensitive feedback orcompensation traces.\n3.Use asolid ground plane onlayer twoofthePCB, particularly underneath theLM21215A andpower stage\ncomponents. This plane functions asanoise shield andalso asaheat dissipation path.\n4.Make input andoutput power busconnections aswide andshort aspossible toreduce voltage drops onthe\ninput andoutput oftheconverter andtoimprove efficiency. Use copper planes ontoptoconnect themultiple\nPVIN pins andPGND pins together.\n5.Provide enough PCB area forproper heat-sinking. Asstated intheThermal Design section, use enough\ncopper area toensure alowRθJAcommensurate with themaximum load current andambient temperature.\nMake thetopandbottom PCB layers with twoounce copper thickness andnoless than oneounce. Use an\narray ofheat-sinking vias toconnect theexposed pad totheground plane onthebottom PCB layer. Ifthe\nPCB has multiple copper layers asrecommended, connect these thermal vias totheinner layer heat-\nspreading ground planes.\n6.Route thesense trace from theVOUT point ofregulation tothefeedback resistors away from theSWpins\nandinductor toavoid contaminating thisfeedback signal with switching noise. This routing ismost important\nwhen high resistances areused tosettheoutput voltage. Routing thefeedback trace onadifferent layer\nthan theinductor andSWnode trace isrecommended such that aground plane exists between thesense\ntrace andinductor orSWnode polygon toprovide further cancellation ofEMI onthefeedback trace.\n7.Ifvoltage accuracy attheload isimportant, ensure thatthefeedback voltage sense ismade directly atthe\nload terminals. Doing socorrects forvoltage drops inthePCB planes andtraces andprovides optimal output\nvoltage setpoint accuracy and load regulation. Place thefeedback resistor divider closer totheFBnode,\nrather than close totheload, because theFBnode istheinput totheerror amplifier and isthus noise\nsensitive. COMP isaalso noise-sensitive node andthecompensation components must belocated asclose\naspossible tothedevice.\n8.Place theAVIN bypass capacitor andthesoft-start capacitor close totheir respective pins.\n9.SeeRelated Documentation foradditional important guidelines.\n\x0b \x0c\n\x0b \x0cOUT JAAJ\nOUTV1\n1RTTI \x98K\x10K\x98\x10 \nT\nSWPVIN\nVOUT\nGNDLM21215A-1\nLow-side \nNMOS \ngate driverHigh-side \nPMOS\ngate driverCIN\nCOUTQ1\nQ2LF#1\n#2\nPGNDHigh\ndi/dt\nloopVIN\n30LM21215A\nSNOSB87D –MARCH 2011 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: LM21215ASubmit Documentation Feedback Copyright ©2011 –2019, Texas Instruments IncorporatedLayout Guidelines (continued)\n10.1.1 Compact PCB Layout forEMIReduction\nRadiated EMI generated byhigh di/dt components relates topulsing currents inswitching converters. The larger\narea covered bythepath ofapulsing current, themore electromagnetic emission isgenerated. The keyto\nreducing radiated EMI istoidentify thepulsing current path and minimize thearea ofthat path. The main\nswitching loop oftheLM21215A power stage isdenoted by#1inFigure 41.The topological architecture ofa\nbuck converter means thatparticularly high di/dt current flows inloop #1,and itbecomes mandatory toreduce\ntheparasitic inductance ofthisloop byminimizing itseffective loop area. Forloop #2however, thedi/dt through\ninductor LFandcapacitor COUTisnaturally limited bytheinductor. Keeping thearea ofloop #2small isnotnearly\nasimportant asthatofloop #1.Also important arethegate drive loops ofthelow-side andhigh-side MOSFETs,\nwhich areinherently tight byvirtue oftheintegrated power MOSFETs andgate drivers oftheLM21215A\nFigure 41.LM21215A Power Stage Circuit Switching Loops\nHigh-frequency ceramic bypass capacitors attheinput side provide theprimary path forthehigh di/dt\ncomponents ofthepulsing current. Placing ceramic bypass capacitors asclose aspossible tothePVIN and\nPGND pins isthekeytoEMI reduction. Keep theSWtrace connecting totheinductor asshort aspossible, and\njustwide enough tocarry theload current without excessive heating. Use short, thick traces orcopper pours\n(shapes) forcurrent conduction path tominimize parasitic resistance. Place theoutput capacitors close tothe\nVOUT side oftheinductor androute thereturn using GND plane copper back tothePGND pins andtheexposed\npadoftheLM21215A.\n10.1.2 Thermal Design\nAswith anypower conversion device, theLM21215A dissipates internal power while operating. The effect ofthis\npower dissipation istoraise theinternal junction temperature oftheLM21215A above ambient. The junction\ntemperature (TJ)isafunction oftheambient temperature (TA),thepower dissipation and theeffective thermal\nresistance ofthedevice and PCB combination (RθJA).The maximum operating junction temperature forthe\nLM21215A is125°C,thus establishing alimit onthemaximum device power dissipation and therefore theload\ncurrent athigh ambient temperatures. Equation 20shows therelationships between these parameters.\n(20)\nLM21215A-1 EVALUATION MODULE\n31LM21215A\nwww.ti.com SNOSB87D –MARCH 2011 –REVISED MAY 2019\nProduct Folder Links: LM21215ASubmit Documentation Feedback Copyright ©2011 –2019, Texas Instruments IncorporatedLayout Guidelines (continued)\nHigh ambient temperatures andlarge values ofRθJAreduce themaximum available output current. Ifthejunction\ntemperature exceeds 165°C,theLM21215A cycles inandoutofthermal shutdown. Thermal shutdown may bea\nsign ofinadequate heat-sinking orexcessive power dissipation. Improve PCB heat-sinking byusing more thermal\nvias, alarger board, ormore heat-spreading layers within thatboard.\nAsstated inapplication note Semiconductor andICPackage Thermal Metrics ,SPRA953 ,thevalues given inthe\nThermal Information table arenotalways valid fordesign purposes toestimate thethermal performance ofthe\napplication. Thevalues reported intheThermal Information table aremeasured under aspecific setofconditions\nthatareseldom obtained inanactual application. Theeffective RθJAisacritical parameter anddepends onmany\nfactors (such aspower dissipation, airtemperature, PCB area, copper heat-sink area, number ofthermal vias\nunder thepackage, airflow, andadjacent component placement). TheLM21215A uses anadvanced flip-chip-on-\nlead (FCOL) package and itsexposed pad hasadirect electrical and thermal connection toPGND. This pad\nmust besoldered directly tothePCB copper ground plane toprovide aneffective heat-sink andproper electrical\nconnection. Use thedocuments listed inRelated Documentation asaguide foroptimized thermal PCB design\nandestimating RθJAforagiven application environment.\n10.1.3 Ground Plane Design\nAsmentioned previously, using one ofthemiddle layers asasolid ground plane isrecommended. Aground\nplane offers shielding forsensitive circuits andtraces andalso provides aquiet reference potential forthecontrol\ncircuitry. Connect theAGND andPGND pins totheground plane using anarray ofvias under theexposed pad.\nThe PGND pins areconnected tothesource oftheintegrated low-side power MOSFET. Connect these pins\ndirectly tothereturn terminals oftheinput andoutput capacitors. The PGND netcontains noise attheswitching\nfrequency andcanbounce because ofload current variations. ThePGND trace, aswellasPVIN andSWtraces,\nmust beconstrained toone side oftheground plane. The other side oftheground plane contains much less\nnoise andisideal forsensitive routes.\n10.2 Layout Example\nFigure 42.Layout Example Showing TopLayer Copper andSilkscreen\n32LM21215A\nSNOSB87D –MARCH 2011 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: LM21215ASubmit Documentation Feedback Copyright ©2011 –2019, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n11.1.2 Development Support\nFortheLM21215A Quickstart Design Tool,gotohttp://www.ti.com/product/LM21215A/toolssoftware#devtools .\nForthePowerLab ™,gotohttp://www.ti.com/powerlab .\n11.1.2.1 Custom Design With WEBENCH ®Tools\nClick here tocreate acustom design using theLM21215A device with theWEBENCH ®Power Designer.\n1.Start byentering theinput voltage (VIN),output voltage (VOUT),andoutput current (IOUT)requirements.\n2.Optimize thedesign forkeyparameters such asefficiency, footprint, andcost using theoptimizer dial.\n3.Compare thegenerated design with other possible solutions from Texas Instruments.\nThe WEBENCH Power Designer provides acustomized schematic along with alistofmaterials with real-time\npricing andcomponent availability.\nInmost cases, these actions areavailable:\n•Run electrical simulations toseeimportant waveforms andcircuit performance\n•Run thermal simulations tounderstand board thermal performance\n•Export customized schematic andlayout intopopular CAD formats\n•Print PDF reports forthedesign, andshare thedesign with colleagues\nGetmore information about WEBENCH tools atwww.ti.com/WEBENCH .\n11.2 Documentation Support\n11.2.1 Related Documentation\n•AN-2131 LM21215A Evaluation Board ,SNVA477\n•AN-2130 LM21215 Evaluation Board ,SNVA476\n•AN-2107 LM21212-1 Evaluation Board ,SNVA467\n•AN-2140 LM21212-2 Evaluation Board ,SNVA480\n•AN-2162: Simple Success withConducted EMIfrom DC-DC Converters ,SNVA489\n•6/4-Bit VID Programmable Current DAC forPoint ofLoad Regulators with Adjustable Start-Up Current ,\nSNVS822\n•AN-1149 Layout Guidelines forSwitching Power Supplies ,SNVA021\n•AN-1229 Simple Switcher PCB Layout Guidelines ,SNVA054\n•Constructing Your Power Supply –Layout Considerations ,SLUP230\n•Low Radiated EMILayout Made SIMPLE withLM4360x andLM4600x ,SNVA721\n•AN-2020 Thermal Design ByInsight, NotHindsight ,SNVA419\n•AN-1520 AGuide toBoard Layout forBest Thermal Resistance forExposed PadPackages ,SNVA183\n•SPRA953B Semiconductor andICPackage Thermal Metrics ,SPRA953\n•SNVA719 Thermal Design made Simple withLM43603 andLM43602 ,SNVA719\n•SLMA002 PowerPAD ™Thermally Enhanced Package ,SLMA002\n•SLMA004 PowerPAD Made Easy ,SLMA004\n•SBVA025 Using New Thermal Metrics ,SBVA025\n33LM21215A\nwww.ti.com SNOSB87D –MARCH 2011 –REVISED MAY 2019\nProduct Folder Links: LM21215ASubmit Documentation Feedback Copyright ©2011 –2019, Texas Instruments Incorporated11.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.4 Trademarks\nPowerPAD, E2E aretrademarks ofTexas Instruments.\nWEBENCH isaregistered trademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLM21215AMH-1/NOPB ACTIVE HTSSOP PWP 2073RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LM21215\nAMH-1\nLM21215AMHE-1/NOPB ACTIVE HTSSOP PWP 20250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LM21215\nAMH-1\nLM21215AMHX-1/NOPB ACTIVE HTSSOP PWP 202500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LM21215\nAMH-1\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLM21215AMHE-1/NOPB HTSSOP PWP 20250 178.0 16.46.957.11.68.016.0 Q1\nLM21215AMHX-1/NOPB HTSSOP PWP 202500 330.0 16.46.957.11.68.016.0 Q1PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLM21215AMHE-1/NOPB HTSSOP PWP 20250 210.0 185.0 35.0\nLM21215AMHX-1/NOPB HTSSOP PWP 202500 367.0 367.0 35.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 2\nTUBE\n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nLM21215AMH-1/NOPB PWP HTSSOP 20 73 495 82514.6 4.06PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 3\nMECHANICAL DATA\nPWP0020AA\nwww.ti.comMYB20XX (REV E)\n4214875/A      02/2013\nA. All linear dimensions are in millimeters. Dimensioning and tolerancing per AS ME Y14.5M-1994. \nB. This drawing is subject to change without notice. \nC. Reference J EDEC Registration MO-153, Variation ACT.NOTES:\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LM21215AMHX-1/NOPB

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 2.95 V to 5.5 V
  - Adjustable Output Voltage: 0.6 V to VIN

- **Current Ratings:**
  - Maximum Output Current: 15 A

- **Power Consumption:**
  - Operating Quiescent Current: 1.5 mA (typical)
  - Shutdown Quiescent Current: 50 µA (typical)

- **Operating Temperature Range:**
  - Junction Temperature: -40 °C to 125 °C

- **Package Type:**
  - HTSSOP-20 with Exposed Pad

- **Special Features:**
  - High-Efficiency Synchronous DC/DC Converter
  - Integrated PMOS and NMOS for low dropout and high efficiency
  - Frequency Synchronization (300 kHz to 1.5 MHz)
  - Built-in protections: Overvoltage Protection (OVP), Undervoltage Protection (UVP), Overcurrent Protection (OCP), and Thermal Shutdown
  - Monotonic Pre-Biased Startup
  - Open-Drain Power Good Indicator

- **Moisture Sensitive Level (MSL):**
  - Level 1 (JEDEC J-STD-020E)

#### Description:
The **LM21215A** is a synchronous buck DC-DC converter designed to efficiently step down voltage in low-voltage systems. It can deliver up to 15 A of output current with an adjustable output voltage ranging from 0.6 V to the input voltage. The device features integrated power MOSFETs, which enhance efficiency by eliminating the need for external Schottky diodes. The voltage-mode control loop ensures high noise immunity and stability across various load conditions.

#### Typical Applications:
- **Telecommunications Infrastructure:** Used for powering various components in telecom systems.
- **DSP and FPGA Core Voltage Supplies:** Provides stable voltage for digital signal processors and field-programmable gate arrays.
- **High Efficiency Point-of-Load (POL) Conversion:** Ideal for converting higher voltages to lower voltages in compact spaces.
- **Embedded Computing, Servers, and Storage:** Supplies power to processors and memory in computing devices.

This component is particularly suited for applications requiring high efficiency and reliability in power management, making it a versatile choice for modern electronic designs.