 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 50
Design : system_top
Version: K-2015.06
Date   : Wed Mar 22 23:33:29 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U_UART_transmitter_data_synchronizer/U_bus_synchronizer/U0_register/Q_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/U0_register/Q_reg[0]/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/U0_register/Q_reg[0]/Q (SDFFRQX1M)
                                                          0.42      50.42 f
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/U0_register/Q[0] (register_test_3)
                                                          0.00      50.42 f
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/D[0] (register_1)
                                                          0.00      50.42 f
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/D (DFFRQX1M)
                                                          0.00      50.42 f
  data arrival time                                                 50.42

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/CK (DFFRQX1M)
                                                          0.00      50.10 r
  library hold time                                       0.01      50.11
  data required time                                                50.11
  --------------------------------------------------------------------------
  data required time                                                50.11
  data arrival time                                                -50.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_UART_receiver_data_synchronizer/U_bus_synchronizer/U0_register/Q_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_UART_receiver_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/U_bus_synchronizer/U0_register/Q_reg[0]/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/U_bus_synchronizer/U0_register/Q_reg[0]/Q (SDFFRQX1M)
                                                          0.42      50.42 f
  U_UART_receiver_data_synchronizer/U_bus_synchronizer/U0_register/Q[0] (register_test_0)
                                                          0.00      50.42 f
  U_UART_receiver_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/D[0] (register_3)
                                                          0.00      50.42 f
  U_UART_receiver_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/D (DFFRQX1M)
                                                          0.00      50.42 f
  data arrival time                                                 50.42

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_UART_receiver_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/CK (DFFRQX1M)
                                                          0.00      50.10 r
  library hold time                                       0.01      50.11
  data required time                                                50.11
  --------------------------------------------------------------------------
  data required time                                                50.11
  data arrival time                                                -50.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_Q_pulse_generator_bit_synchronizer/U0_register/Q_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_Q_pulse_generator_bit_synchronizer/register_instance[1].U_register/Q_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_Q_pulse_generator_bit_synchronizer/U0_register/Q_reg[0]/CK (DFFRQX1M)
                                                          0.00      50.00 r
  U_Q_pulse_generator_bit_synchronizer/U0_register/Q_reg[0]/Q (DFFRQX1M)
                                                          0.50      50.50 f
  U_Q_pulse_generator_bit_synchronizer/U0_register/Q[0] (register_6)
                                                          0.00      50.50 f
  U_Q_pulse_generator_bit_synchronizer/register_instance[1].U_register/D[0] (register_5)
                                                          0.00      50.50 f
  U_Q_pulse_generator_bit_synchronizer/register_instance[1].U_register/Q_reg[0]/D (DFFRQX1M)
                                                          0.00      50.50 f
  data arrival time                                                 50.50

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_Q_pulse_generator_bit_synchronizer/register_instance[1].U_register/Q_reg[0]/CK (DFFRQX1M)
                                                          0.00      50.10 r
  library hold time                                       0.01      50.11
  data required time                                                50.11
  --------------------------------------------------------------------------
  data required time                                                50.11
  data arrival time                                                -50.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_UART_transmitter_data_synchronizer/Q_pulse_generator_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/CK (DFFRQX1M)
                                                          0.00      50.00 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/Q (DFFRQX1M)
                                                          0.51      50.51 f
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q[0] (register_1)
                                                          0.00      50.51 f
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/synchronous_data[0] (bus_synchronizer_test_2)
                                                          0.00      50.51 f
  U_UART_transmitter_data_synchronizer/Q_pulse_generator_reg/D (DFFRQX1M)
                                                          0.00      50.51 f
  data arrival time                                                 50.51

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_UART_transmitter_data_synchronizer/Q_pulse_generator_reg/CK (DFFRQX1M)
                                                          0.00      50.10 r
  library hold time                                       0.00      50.10
  data required time                                                50.10
  --------------------------------------------------------------------------
  data required time                                                50.10
  data arrival time                                                -50.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_UART_receiver_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_UART_receiver_data_synchronizer/Q_pulse_generator_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/CK (DFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/Q (DFFRQX1M)
                                                          0.51      50.51 f
  U_UART_receiver_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q[0] (register_3)
                                                          0.00      50.51 f
  U_UART_receiver_data_synchronizer/U_bus_synchronizer/synchronous_data[0] (bus_synchronizer_test_0)
                                                          0.00      50.51 f
  U_UART_receiver_data_synchronizer/Q_pulse_generator_reg/D (DFFRQX1M)
                                                          0.00      50.51 f
  data arrival time                                                 50.51

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_UART_receiver_data_synchronizer/Q_pulse_generator_reg/CK (DFFRQX1M)
                                                          0.00      50.10 r
  library hold time                                       0.00      50.10
  data required time                                                50.10
  --------------------------------------------------------------------------
  data required time                                                50.10
  data arrival time                                                -50.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_UART_transmitter_data_synchronizer/Q_pulse_generator_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_Q_pulse_generator_bit_synchronizer/U0_register/Q_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_transmitter_data_synchronizer/Q_pulse_generator_reg/CK (DFFRQX1M)
                                                          0.00      50.00 r
  U_UART_transmitter_data_synchronizer/Q_pulse_generator_reg/Q (DFFRQX1M)
                                                          0.51      50.51 f
  U_UART_transmitter_data_synchronizer/Q_pulse_generator (data_synchronizer_test_1)
                                                          0.00      50.51 f
  U_Q_pulse_generator_bit_synchronizer/asynchronous_data[0] (bus_synchronizer_3)
                                                          0.00      50.51 f
  U_Q_pulse_generator_bit_synchronizer/U0_register/D[0] (register_6)
                                                          0.00      50.51 f
  U_Q_pulse_generator_bit_synchronizer/U0_register/Q_reg[0]/D (DFFRQX1M)
                                                          0.00      50.51 f
  data arrival time                                                 50.51

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_Q_pulse_generator_bit_synchronizer/U0_register/Q_reg[0]/CK (DFFRQX1M)
                                                          0.00      50.10 r
  library hold time                                       0.00      50.10
  data required time                                                50.10
  --------------------------------------------------------------------------
  data required time                                                50.10
  data arrival time                                                -50.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_reference_reset_synchronizer/Q_reg[0]/CK
              (internal path startpoint clocked by SCAN_CLK)
  Endpoint: U_reference_reset_synchronizer/Q_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  input external delay                                    0.00      50.00 r
  U_reference_reset_synchronizer/Q_reg[0]/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_reference_reset_synchronizer/Q_reg[0]/Q (SDFFRQX1M)
                                                          0.38      50.38 r
  U_reference_reset_synchronizer/Q_reg[1]/D (SDFFRQX1M)
                                                          0.00      50.38 r
  data arrival time                                                 50.38

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_reference_reset_synchronizer/Q_reg[1]/CK (SDFFRQX1M)
                                                          0.00      50.10 r
  library hold time                                      -0.17      49.93
  data required time                                                49.93
  --------------------------------------------------------------------------
  data required time                                                49.93
  data arrival time                                                -50.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_UART_reset_synchronizer/Q_reg[0]/CK
              (internal path startpoint clocked by SCAN_CLK)
  Endpoint: U_UART_reset_synchronizer/Q_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  input external delay                                    0.00      50.00 r
  U_UART_reset_synchronizer/Q_reg[0]/CK (SDFFRQX1M)       0.00      50.00 r
  U_UART_reset_synchronizer/Q_reg[0]/Q (SDFFRQX1M)        0.38      50.38 r
  U_UART_reset_synchronizer/Q_reg[1]/D (SDFFRQX1M)        0.00      50.38 r
  data arrival time                                                 50.38

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_UART_reset_synchronizer/Q_reg[1]/CK (SDFFRQX1M)       0.00      50.10 r
  library hold time                                      -0.17      49.93
  data required time                                                49.93
  --------------------------------------------------------------------------
  data required time                                                49.93
  data arrival time                                                -50.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_busy_bit_synchronizer/U0_register/Q_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_busy_bit_synchronizer/register_instance[1].U_register/Q_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_busy_bit_synchronizer/U0_register/Q_reg[0]/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_busy_bit_synchronizer/U0_register/Q_reg[0]/Q (SDFFRQX1M)
                                                          0.38      50.38 r
  U_busy_bit_synchronizer/U0_register/Q[0] (register_test_1)
                                                          0.00      50.38 r
  U_busy_bit_synchronizer/register_instance[1].U_register/D[0] (register_test_2)
                                                          0.00      50.38 r
  U_busy_bit_synchronizer/register_instance[1].U_register/Q_reg[0]/D (SDFFRQX1M)
                                                          0.00      50.38 r
  data arrival time                                                 50.38

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_busy_bit_synchronizer/register_instance[1].U_register/Q_reg[0]/CK (SDFFRQX1M)
                                                          0.00      50.10 r
  library hold time                                      -0.17      49.93
  data required time                                                49.93
  --------------------------------------------------------------------------
  data required time                                                49.93
  data arrival time                                                -50.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_system_controller/U_UART_receiver_controller/counter_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/counter_reg[0]/D (SDFFRQX2M)
                                                          0.00      50.44 r
  data arrival time                                                 50.44

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_system_controller/U_UART_receiver_controller/counter_reg[0]/CK (SDFFRQX2M)
                                                          0.00      50.10 r
  library hold time                                      -0.17      49.93
  data required time                                                49.93
  --------------------------------------------------------------------------
  data required time                                                49.93
  data arrival time                                                -50.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U_system_controller/U_UART_transmitter_controller/transmission_current_state_reg[1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_system_controller/U_UART_transmitter_controller/transmission_current_state_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_system_controller/U_UART_transmitter_controller/transmission_current_state_reg[1]/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_system_controller/U_UART_transmitter_controller/transmission_current_state_reg[1]/Q (SDFFRQX1M)
                                                          0.41      50.41 r
  U_system_controller/U_UART_transmitter_controller/U7/Y (NOR2XLM)
                                                          0.06      50.47 f
  U_system_controller/U_UART_transmitter_controller/transmission_current_state_reg[0]/D (SDFFRQX1M)
                                                          0.00      50.47 f
  data arrival time                                                 50.47

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_system_controller/U_UART_transmitter_controller/transmission_current_state_reg[0]/CK (SDFFRQX1M)
                                                          0.00      50.10 r
  library hold time                                      -0.21      49.89
  data required time                                                49.89
  --------------------------------------------------------------------------
  data required time                                                49.89
  data arrival time                                                -50.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U_system_controller/U_UART_transmitter_controller/message_reg[14]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_system_controller/U_UART_transmitter_controller/message_reg[14]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_system_controller/U_UART_transmitter_controller/message_reg[14]/CK (SDFFRQX2M)
                                                          0.00      50.00 r
  U_system_controller/U_UART_transmitter_controller/message_reg[14]/Q (SDFFRQX2M)
                                                          0.38      50.38 r
  U_system_controller/U_UART_transmitter_controller/U37/Y (AO22XLM)
                                                          0.14      50.52 r
  U_system_controller/U_UART_transmitter_controller/message_reg[14]/D (SDFFRQX2M)
                                                          0.00      50.52 r
  data arrival time                                                 50.52

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_system_controller/U_UART_transmitter_controller/message_reg[14]/CK (SDFFRQX2M)
                                                          0.00      50.10 r
  library hold time                                      -0.16      49.94
  data required time                                                49.94
  --------------------------------------------------------------------------
  data required time                                                49.94
  data arrival time                                                -50.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U_system_controller/U_UART_transmitter_controller/message_reg[8]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_system_controller/U_UART_transmitter_controller/message_reg[8]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_system_controller/U_UART_transmitter_controller/message_reg[8]/CK (SDFFRQX2M)
                                                          0.00      50.00 r
  U_system_controller/U_UART_transmitter_controller/message_reg[8]/Q (SDFFRQX2M)
                                                          0.38      50.38 r
  U_system_controller/U_UART_transmitter_controller/U43/Y (AO22XLM)
                                                          0.14      50.52 r
  U_system_controller/U_UART_transmitter_controller/message_reg[8]/D (SDFFRQX2M)
                                                          0.00      50.52 r
  data arrival time                                                 50.52

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_system_controller/U_UART_transmitter_controller/message_reg[8]/CK (SDFFRQX2M)
                                                          0.00      50.10 r
  library hold time                                      -0.16      49.94
  data required time                                                49.94
  --------------------------------------------------------------------------
  data required time                                                49.94
  data arrival time                                                -50.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U_system_controller/U_UART_transmitter_controller/message_reg[9]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_system_controller/U_UART_transmitter_controller/message_reg[9]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_system_controller/U_UART_transmitter_controller/message_reg[9]/CK (SDFFRQX2M)
                                                          0.00      50.00 r
  U_system_controller/U_UART_transmitter_controller/message_reg[9]/Q (SDFFRQX2M)
                                                          0.38      50.38 r
  U_system_controller/U_UART_transmitter_controller/U42/Y (AO22XLM)
                                                          0.14      50.52 r
  U_system_controller/U_UART_transmitter_controller/message_reg[9]/D (SDFFRQX2M)
                                                          0.00      50.52 r
  data arrival time                                                 50.52

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_system_controller/U_UART_transmitter_controller/message_reg[9]/CK (SDFFRQX2M)
                                                          0.00      50.10 r
  library hold time                                      -0.16      49.94
  data required time                                                49.94
  --------------------------------------------------------------------------
  data required time                                                49.94
  data arrival time                                                -50.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U_system_controller/U_UART_transmitter_controller/message_reg[10]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_system_controller/U_UART_transmitter_controller/message_reg[10]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_system_controller/U_UART_transmitter_controller/message_reg[10]/CK (SDFFRQX2M)
                                                          0.00      50.00 r
  U_system_controller/U_UART_transmitter_controller/message_reg[10]/Q (SDFFRQX2M)
                                                          0.38      50.38 r
  U_system_controller/U_UART_transmitter_controller/U41/Y (AO22XLM)
                                                          0.14      50.52 r
  U_system_controller/U_UART_transmitter_controller/message_reg[10]/D (SDFFRQX2M)
                                                          0.00      50.52 r
  data arrival time                                                 50.52

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_system_controller/U_UART_transmitter_controller/message_reg[10]/CK (SDFFRQX2M)
                                                          0.00      50.10 r
  library hold time                                      -0.16      49.94
  data required time                                                49.94
  --------------------------------------------------------------------------
  data required time                                                49.94
  data arrival time                                                -50.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U_system_controller/U_UART_transmitter_controller/message_reg[11]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_system_controller/U_UART_transmitter_controller/message_reg[11]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_system_controller/U_UART_transmitter_controller/message_reg[11]/CK (SDFFRQX2M)
                                                          0.00      50.00 r
  U_system_controller/U_UART_transmitter_controller/message_reg[11]/Q (SDFFRQX2M)
                                                          0.38      50.38 r
  U_system_controller/U_UART_transmitter_controller/U40/Y (AO22XLM)
                                                          0.14      50.52 r
  U_system_controller/U_UART_transmitter_controller/message_reg[11]/D (SDFFRQX2M)
                                                          0.00      50.52 r
  data arrival time                                                 50.52

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_system_controller/U_UART_transmitter_controller/message_reg[11]/CK (SDFFRQX2M)
                                                          0.00      50.10 r
  library hold time                                      -0.16      49.94
  data required time                                                49.94
  --------------------------------------------------------------------------
  data required time                                                49.94
  data arrival time                                                -50.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U_system_controller/U_UART_transmitter_controller/message_reg[12]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_system_controller/U_UART_transmitter_controller/message_reg[12]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_system_controller/U_UART_transmitter_controller/message_reg[12]/CK (SDFFRQX2M)
                                                          0.00      50.00 r
  U_system_controller/U_UART_transmitter_controller/message_reg[12]/Q (SDFFRQX2M)
                                                          0.38      50.38 r
  U_system_controller/U_UART_transmitter_controller/U39/Y (AO22XLM)
                                                          0.14      50.52 r
  U_system_controller/U_UART_transmitter_controller/message_reg[12]/D (SDFFRQX2M)
                                                          0.00      50.52 r
  data arrival time                                                 50.52

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_system_controller/U_UART_transmitter_controller/message_reg[12]/CK (SDFFRQX2M)
                                                          0.00      50.10 r
  library hold time                                      -0.16      49.94
  data required time                                                49.94
  --------------------------------------------------------------------------
  data required time                                                49.94
  data arrival time                                                -50.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U_system_controller/U_UART_transmitter_controller/message_reg[13]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_system_controller/U_UART_transmitter_controller/message_reg[13]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_system_controller/U_UART_transmitter_controller/message_reg[13]/CK (SDFFRQX2M)
                                                          0.00      50.00 r
  U_system_controller/U_UART_transmitter_controller/message_reg[13]/Q (SDFFRQX2M)
                                                          0.38      50.38 r
  U_system_controller/U_UART_transmitter_controller/U38/Y (AO22XLM)
                                                          0.14      50.52 r
  U_system_controller/U_UART_transmitter_controller/message_reg[13]/D (SDFFRQX2M)
                                                          0.00      50.52 r
  data arrival time                                                 50.52

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_system_controller/U_UART_transmitter_controller/message_reg[13]/CK (SDFFRQX2M)
                                                          0.00      50.10 r
  library hold time                                      -0.16      49.94
  data required time                                                49.94
  --------------------------------------------------------------------------
  data required time                                                49.94
  data arrival time                                                -50.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[3]/CK (SDFFRQX2M)
                                                          0.00      50.00 r
  U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[3]/Q (SDFFRQX2M)
                                                          0.38      50.38 r
  U_system_controller/U_UART_receiver_controller/U63/Y (AOI2BB2XLM)
                                                          0.14      50.51 r
  U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[3]/D (SDFFRQX2M)
                                                          0.00      50.51 r
  data arrival time                                                 50.51

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[3]/CK (SDFFRQX2M)
                                                          0.00      50.10 r
  library hold time                                      -0.16      49.94
  data required time                                                49.94
  --------------------------------------------------------------------------
  data required time                                                49.94
  data arrival time                                                -50.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[1]/CK (SDFFRQX2M)
                                                          0.00      50.00 r
  U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[1]/Q (SDFFRQX2M)
                                                          0.38      50.38 r
  U_system_controller/U_UART_receiver_controller/U61/Y (AOI2BB2XLM)
                                                          0.14      50.51 r
  U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[1]/D (SDFFRQX2M)
                                                          0.00      50.51 r
  data arrival time                                                 50.51

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[1]/CK (SDFFRQX2M)
                                                          0.00      50.10 r
  library hold time                                      -0.16      49.94
  data required time                                                49.94
  --------------------------------------------------------------------------
  data required time                                                49.94
  data arrival time                                                -50.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[2]/CK (SDFFRQX2M)
                                                          0.00      50.00 r
  U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[2]/Q (SDFFRQX2M)
                                                          0.38      50.38 r
  U_system_controller/U_UART_receiver_controller/U62/Y (AOI2BB2XLM)
                                                          0.14      50.51 r
  U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[2]/D (SDFFRQX2M)
                                                          0.00      50.51 r
  data arrival time                                                 50.51

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[2]/CK (SDFFRQX2M)
                                                          0.00      50.10 r
  library hold time                                      -0.16      49.94
  data required time                                                49.94
  --------------------------------------------------------------------------
  data required time                                                49.94
  data arrival time                                                -50.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[0]/CK (SDFFRQX2M)
                                                          0.00      50.00 r
  U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[0]/Q (SDFFRQX2M)
                                                          0.38      50.38 r
  U_system_controller/U_UART_receiver_controller/U60/Y (AOI2BB2XLM)
                                                          0.14      50.51 r
  U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[0]/D (SDFFRQX2M)
                                                          0.00      50.51 r
  data arrival time                                                 50.51

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[0]/CK (SDFFRQX2M)
                                                          0.00      50.10 r
  library hold time                                      -0.16      49.94
  data required time                                                49.94
  --------------------------------------------------------------------------
  data required time                                                49.94
  data arrival time                                                -50.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U_busy_bit_synchronizer/register_instance[1].U_register/Q_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_system_controller/U_UART_transmitter_controller/transmission_current_state_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_busy_bit_synchronizer/register_instance[1].U_register/Q_reg[0]/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_busy_bit_synchronizer/register_instance[1].U_register/Q_reg[0]/Q (SDFFRQX1M)
                                                          0.40      50.40 r
  U_busy_bit_synchronizer/register_instance[1].U_register/Q[0] (register_test_2)
                                                          0.00      50.40 r
  U_busy_bit_synchronizer/synchronous_data[0] (bus_synchronizer_test_1)
                                                          0.00      50.40 r
  U_system_controller/transmitter_busy_synchronized (system_controller_test_1)
                                                          0.00      50.40 r
  U_system_controller/U_UART_transmitter_controller/transmitter_busy_synchronized (UART_transmitter_controller_test_1)
                                                          0.00      50.40 r
  U_system_controller/U_UART_transmitter_controller/U5/Y (NOR3BXLM)
                                                          0.07      50.47 f
  U_system_controller/U_UART_transmitter_controller/transmission_current_state_reg[1]/D (SDFFRQX1M)
                                                          0.00      50.47 f
  data arrival time                                                 50.47

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_system_controller/U_UART_transmitter_controller/transmission_current_state_reg[1]/CK (SDFFRQX1M)
                                                          0.00      50.10 r
  library hold time                                      -0.21      49.89
  data required time                                                49.89
  --------------------------------------------------------------------------
  data required time                                                49.89
  data arrival time                                                -50.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U_register_file/read_data_reg[7]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/read_data_reg[7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_register_file/read_data_reg[7]/CK (SDFFRQX1M)         0.00      50.00 r
  U_register_file/read_data_reg[7]/Q (SDFFRQX1M)          0.41      50.41 r
  U_register_file/U102/Y (OAI32XLM)                       0.07      50.48 f
  U_register_file/U103/Y (INVXLM)                         0.06      50.54 r
  U_register_file/read_data_reg[7]/D (SDFFRQX1M)          0.00      50.54 r
  data arrival time                                                 50.54

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_register_file/read_data_reg[7]/CK (SDFFRQX1M)         0.00      50.10 r
  library hold time                                      -0.17      49.93
  data required time                                                49.93
  --------------------------------------------------------------------------
  data required time                                                49.93
  data arrival time                                                -50.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_register_file/read_data_reg[6]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/read_data_reg[6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_register_file/read_data_reg[6]/CK (SDFFRQX1M)         0.00      50.00 r
  U_register_file/read_data_reg[6]/Q (SDFFRQX1M)          0.41      50.41 r
  U_register_file/U58/Y (OAI32XLM)                        0.07      50.48 f
  U_register_file/U59/Y (INVXLM)                          0.06      50.54 r
  U_register_file/read_data_reg[6]/D (SDFFRQX1M)          0.00      50.54 r
  data arrival time                                                 50.54

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_register_file/read_data_reg[6]/CK (SDFFRQX1M)         0.00      50.10 r
  library hold time                                      -0.17      49.93
  data required time                                                49.93
  --------------------------------------------------------------------------
  data required time                                                49.93
  data arrival time                                                -50.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_register_file/read_data_reg[5]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/read_data_reg[5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_register_file/read_data_reg[5]/CK (SDFFRQX1M)         0.00      50.00 r
  U_register_file/read_data_reg[5]/Q (SDFFRQX1M)          0.41      50.41 r
  U_register_file/U12/Y (OAI32XLM)                        0.07      50.48 f
  U_register_file/U81/Y (INVXLM)                          0.06      50.54 r
  U_register_file/read_data_reg[5]/D (SDFFRQX1M)          0.00      50.54 r
  data arrival time                                                 50.54

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_register_file/read_data_reg[5]/CK (SDFFRQX1M)         0.00      50.10 r
  library hold time                                      -0.17      49.93
  data required time                                                49.93
  --------------------------------------------------------------------------
  data required time                                                49.93
  data arrival time                                                -50.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_register_file/read_data_reg[4]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/read_data_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_register_file/read_data_reg[4]/CK (SDFFRQX1M)         0.00      50.00 r
  U_register_file/read_data_reg[4]/Q (SDFFRQX1M)          0.41      50.41 r
  U_register_file/U70/Y (OAI32XLM)                        0.07      50.48 f
  U_register_file/U71/Y (INVXLM)                          0.06      50.54 r
  U_register_file/read_data_reg[4]/D (SDFFRQX1M)          0.00      50.54 r
  data arrival time                                                 50.54

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_register_file/read_data_reg[4]/CK (SDFFRQX1M)         0.00      50.10 r
  library hold time                                      -0.17      49.93
  data required time                                                49.93
  --------------------------------------------------------------------------
  data required time                                                49.93
  data arrival time                                                -50.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_register_file/read_data_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/read_data_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_register_file/read_data_reg[3]/CK (SDFFRQX1M)         0.00      50.00 r
  U_register_file/read_data_reg[3]/Q (SDFFRQX1M)          0.41      50.41 r
  U_register_file/U135/Y (OAI32XLM)                       0.07      50.48 f
  U_register_file/U136/Y (INVXLM)                         0.06      50.54 r
  U_register_file/read_data_reg[3]/D (SDFFRQX1M)          0.00      50.54 r
  data arrival time                                                 50.54

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_register_file/read_data_reg[3]/CK (SDFFRQX1M)         0.00      50.10 r
  library hold time                                      -0.17      49.93
  data required time                                                49.93
  --------------------------------------------------------------------------
  data required time                                                49.93
  data arrival time                                                -50.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_register_file/read_data_reg[2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/read_data_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_register_file/read_data_reg[2]/CK (SDFFRQX1M)         0.00      50.00 r
  U_register_file/read_data_reg[2]/Q (SDFFRQX1M)          0.41      50.41 r
  U_register_file/U125/Y (OAI32XLM)                       0.07      50.48 f
  U_register_file/U126/Y (INVXLM)                         0.06      50.54 r
  U_register_file/read_data_reg[2]/D (SDFFRQX1M)          0.00      50.54 r
  data arrival time                                                 50.54

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_register_file/read_data_reg[2]/CK (SDFFRQX1M)         0.00      50.10 r
  library hold time                                      -0.17      49.93
  data required time                                                49.93
  --------------------------------------------------------------------------
  data required time                                                49.93
  data arrival time                                                -50.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_register_file/read_data_reg[1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/read_data_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_register_file/read_data_reg[1]/CK (SDFFRQX1M)         0.00      50.00 r
  U_register_file/read_data_reg[1]/Q (SDFFRQX1M)          0.41      50.41 r
  U_register_file/U91/Y (OAI32XLM)                        0.07      50.48 f
  U_register_file/U92/Y (INVXLM)                          0.06      50.54 r
  U_register_file/read_data_reg[1]/D (SDFFRQX1M)          0.00      50.54 r
  data arrival time                                                 50.54

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_register_file/read_data_reg[1]/CK (SDFFRQX1M)         0.00      50.10 r
  library hold time                                      -0.17      49.93
  data required time                                                49.93
  --------------------------------------------------------------------------
  data required time                                                49.93
  data arrival time                                                -50.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_register_file/read_data_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/read_data_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_register_file/read_data_reg[0]/CK (SDFFRQX1M)         0.00      50.00 r
  U_register_file/read_data_reg[0]/Q (SDFFRQX1M)          0.41      50.41 r
  U_register_file/U114/Y (OAI32XLM)                       0.07      50.48 f
  U_register_file/U14/Y (INVXLM)                          0.06      50.54 r
  U_register_file/read_data_reg[0]/D (SDFFRQX1M)          0.00      50.54 r
  data arrival time                                                 50.54

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_register_file/read_data_reg[0]/CK (SDFFRQX1M)         0.00      50.10 r
  library hold time                                      -0.17      49.93
  data required time                                                49.93
  --------------------------------------------------------------------------
  data required time                                                49.93
  data arrival time                                                -50.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_register_file/memory_reg[10][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[10][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_register_file/memory_reg[10][1]/CK (SDFFRQX1M)        0.00      50.00 r
  U_register_file/memory_reg[10][1]/Q (SDFFRQX1M)         0.40      50.40 r
  U_register_file/U245/Y (AOI2BB2XLM)                     0.14      50.53 r
  U_register_file/memory_reg[10][1]/D (SDFFRQX1M)         0.00      50.53 r
  data arrival time                                                 50.53

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_register_file/memory_reg[10][1]/CK (SDFFRQX1M)        0.00      50.10 r
  library hold time                                      -0.18      49.92
  data required time                                                49.92
  --------------------------------------------------------------------------
  data required time                                                49.92
  data arrival time                                                -50.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_system_controller/U_UART_receiver_controller/counter_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U57/Y (NOR2XLM)
                                                          0.06      50.50 f
  U_system_controller/U_UART_receiver_controller/counter_reg[1]/D (SDFFRQX1M)
                                                          0.00      50.50 f
  data arrival time                                                 50.50

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_system_controller/U_UART_receiver_controller/counter_reg[1]/CK (SDFFRQX1M)
                                                          0.00      50.10 r
  library hold time                                      -0.21      49.89
  data required time                                                49.89
  --------------------------------------------------------------------------
  data required time                                                49.89
  data arrival time                                                -50.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_system_controller/U_UART_transmitter_controller/message_reg[15]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_system_controller/U_UART_transmitter_controller/message_reg[15]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_system_controller/U_UART_transmitter_controller/message_reg[15]/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_system_controller/U_UART_transmitter_controller/message_reg[15]/Q (SDFFRQX1M)
                                                          0.40      50.40 r
  U_system_controller/U_UART_transmitter_controller/U36/Y (AO22XLM)
                                                          0.14      50.54 r
  U_system_controller/U_UART_transmitter_controller/message_reg[15]/D (SDFFRQX1M)
                                                          0.00      50.54 r
  data arrival time                                                 50.54

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_system_controller/U_UART_transmitter_controller/message_reg[15]/CK (SDFFRQX1M)
                                                          0.00      50.10 r
  library hold time                                      -0.17      49.93
  data required time                                                49.93
  --------------------------------------------------------------------------
  data required time                                                49.93
  data arrival time                                                -50.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[3][7]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[3][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_register_file/memory_reg[3][7]/CK (SDFFRQX1M)         0.00      50.00 r
  U_register_file/memory_reg[3][7]/Q (SDFFRQX1M)          0.40      50.40 r
  U_register_file/U174/Y (AOI2BB2XLM)                     0.14      50.54 r
  U_register_file/memory_reg[3][7]/D (SDFFRQX1M)          0.00      50.54 r
  data arrival time                                                 50.54

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_register_file/memory_reg[3][7]/CK (SDFFRQX1M)         0.00      50.10 r
  library hold time                                      -0.18      49.92
  data required time                                                49.92
  --------------------------------------------------------------------------
  data required time                                                49.92
  data arrival time                                                -50.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[3][6]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[3][6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_register_file/memory_reg[3][6]/CK (SDFFRQX1M)         0.00      50.00 r
  U_register_file/memory_reg[3][6]/Q (SDFFRQX1M)          0.40      50.40 r
  U_register_file/U175/Y (AOI2BB2XLM)                     0.14      50.54 r
  U_register_file/memory_reg[3][6]/D (SDFFRQX1M)          0.00      50.54 r
  data arrival time                                                 50.54

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_register_file/memory_reg[3][6]/CK (SDFFRQX1M)         0.00      50.10 r
  library hold time                                      -0.18      49.92
  data required time                                                49.92
  --------------------------------------------------------------------------
  data required time                                                49.92
  data arrival time                                                -50.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[5][7]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[5][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_register_file/memory_reg[5][7]/CK (SDFFRQX1M)         0.00      50.00 r
  U_register_file/memory_reg[5][7]/Q (SDFFRQX1M)          0.40      50.40 r
  U_register_file/U192/Y (AOI2BB2XLM)                     0.14      50.54 r
  U_register_file/memory_reg[5][7]/D (SDFFRQX1M)          0.00      50.54 r
  data arrival time                                                 50.54

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_register_file/memory_reg[5][7]/CK (SDFFRQX1M)         0.00      50.10 r
  library hold time                                      -0.18      49.92
  data required time                                                49.92
  --------------------------------------------------------------------------
  data required time                                                49.92
  data arrival time                                                -50.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[5][6]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[5][6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_register_file/memory_reg[5][6]/CK (SDFFRQX1M)         0.00      50.00 r
  U_register_file/memory_reg[5][6]/Q (SDFFRQX1M)          0.40      50.40 r
  U_register_file/U193/Y (AOI2BB2XLM)                     0.14      50.54 r
  U_register_file/memory_reg[5][6]/D (SDFFRQX1M)          0.00      50.54 r
  data arrival time                                                 50.54

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_register_file/memory_reg[5][6]/CK (SDFFRQX1M)         0.00      50.10 r
  library hold time                                      -0.18      49.92
  data required time                                                49.92
  --------------------------------------------------------------------------
  data required time                                                49.92
  data arrival time                                                -50.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[5][5]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[5][5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_register_file/memory_reg[5][5]/CK (SDFFRQX1M)         0.00      50.00 r
  U_register_file/memory_reg[5][5]/Q (SDFFRQX1M)          0.40      50.40 r
  U_register_file/U194/Y (AOI2BB2XLM)                     0.14      50.54 r
  U_register_file/memory_reg[5][5]/D (SDFFRQX1M)          0.00      50.54 r
  data arrival time                                                 50.54

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_register_file/memory_reg[5][5]/CK (SDFFRQX1M)         0.00      50.10 r
  library hold time                                      -0.18      49.92
  data required time                                                49.92
  --------------------------------------------------------------------------
  data required time                                                49.92
  data arrival time                                                -50.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[5][4]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[5][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_register_file/memory_reg[5][4]/CK (SDFFRQX1M)         0.00      50.00 r
  U_register_file/memory_reg[5][4]/Q (SDFFRQX1M)          0.40      50.40 r
  U_register_file/U195/Y (AOI2BB2XLM)                     0.14      50.54 r
  U_register_file/memory_reg[5][4]/D (SDFFRQX1M)          0.00      50.54 r
  data arrival time                                                 50.54

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_register_file/memory_reg[5][4]/CK (SDFFRQX1M)         0.00      50.10 r
  library hold time                                      -0.18      49.92
  data required time                                                49.92
  --------------------------------------------------------------------------
  data required time                                                49.92
  data arrival time                                                -50.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[5][3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[5][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_register_file/memory_reg[5][3]/CK (SDFFRQX1M)         0.00      50.00 r
  U_register_file/memory_reg[5][3]/Q (SDFFRQX1M)          0.40      50.40 r
  U_register_file/U196/Y (AOI2BB2XLM)                     0.14      50.54 r
  U_register_file/memory_reg[5][3]/D (SDFFRQX1M)          0.00      50.54 r
  data arrival time                                                 50.54

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_register_file/memory_reg[5][3]/CK (SDFFRQX1M)         0.00      50.10 r
  library hold time                                      -0.18      49.92
  data required time                                                49.92
  --------------------------------------------------------------------------
  data required time                                                49.92
  data arrival time                                                -50.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[5][2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[5][2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_register_file/memory_reg[5][2]/CK (SDFFRQX1M)         0.00      50.00 r
  U_register_file/memory_reg[5][2]/Q (SDFFRQX1M)          0.40      50.40 r
  U_register_file/U197/Y (AOI2BB2XLM)                     0.14      50.54 r
  U_register_file/memory_reg[5][2]/D (SDFFRQX1M)          0.00      50.54 r
  data arrival time                                                 50.54

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_register_file/memory_reg[5][2]/CK (SDFFRQX1M)         0.00      50.10 r
  library hold time                                      -0.18      49.92
  data required time                                                49.92
  --------------------------------------------------------------------------
  data required time                                                49.92
  data arrival time                                                -50.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[5][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[5][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_register_file/memory_reg[5][1]/CK (SDFFRQX1M)         0.00      50.00 r
  U_register_file/memory_reg[5][1]/Q (SDFFRQX1M)          0.40      50.40 r
  U_register_file/U198/Y (AOI2BB2XLM)                     0.14      50.54 r
  U_register_file/memory_reg[5][1]/D (SDFFRQX1M)          0.00      50.54 r
  data arrival time                                                 50.54

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_register_file/memory_reg[5][1]/CK (SDFFRQX1M)         0.00      50.10 r
  library hold time                                      -0.18      49.92
  data required time                                                49.92
  --------------------------------------------------------------------------
  data required time                                                49.92
  data arrival time                                                -50.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[5][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[5][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_register_file/memory_reg[5][0]/CK (SDFFRQX1M)         0.00      50.00 r
  U_register_file/memory_reg[5][0]/Q (SDFFRQX1M)          0.40      50.40 r
  U_register_file/U199/Y (AOI2BB2XLM)                     0.14      50.54 r
  U_register_file/memory_reg[5][0]/D (SDFFRQX1M)          0.00      50.54 r
  data arrival time                                                 50.54

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_register_file/memory_reg[5][0]/CK (SDFFRQX1M)         0.00      50.10 r
  library hold time                                      -0.18      49.92
  data required time                                                49.92
  --------------------------------------------------------------------------
  data required time                                                49.92
  data arrival time                                                -50.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[7][5]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[7][5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_register_file/memory_reg[7][5]/CK (SDFFRQX1M)         0.00      50.00 r
  U_register_file/memory_reg[7][5]/Q (SDFFRQX1M)          0.40      50.40 r
  U_register_file/U212/Y (AOI2BB2XLM)                     0.14      50.54 r
  U_register_file/memory_reg[7][5]/D (SDFFRQX1M)          0.00      50.54 r
  data arrival time                                                 50.54

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_register_file/memory_reg[7][5]/CK (SDFFRQX1M)         0.00      50.10 r
  library hold time                                      -0.18      49.92
  data required time                                                49.92
  --------------------------------------------------------------------------
  data required time                                                49.92
  data arrival time                                                -50.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[7][4]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[7][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_register_file/memory_reg[7][4]/CK (SDFFRQX1M)         0.00      50.00 r
  U_register_file/memory_reg[7][4]/Q (SDFFRQX1M)          0.40      50.40 r
  U_register_file/U213/Y (AOI2BB2XLM)                     0.14      50.54 r
  U_register_file/memory_reg[7][4]/D (SDFFRQX1M)          0.00      50.54 r
  data arrival time                                                 50.54

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_register_file/memory_reg[7][4]/CK (SDFFRQX1M)         0.00      50.10 r
  library hold time                                      -0.18      49.92
  data required time                                                49.92
  --------------------------------------------------------------------------
  data required time                                                49.92
  data arrival time                                                -50.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[7][3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[7][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_register_file/memory_reg[7][3]/CK (SDFFRQX1M)         0.00      50.00 r
  U_register_file/memory_reg[7][3]/Q (SDFFRQX1M)          0.40      50.40 r
  U_register_file/U214/Y (AOI2BB2XLM)                     0.14      50.54 r
  U_register_file/memory_reg[7][3]/D (SDFFRQX1M)          0.00      50.54 r
  data arrival time                                                 50.54

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_register_file/memory_reg[7][3]/CK (SDFFRQX1M)         0.00      50.10 r
  library hold time                                      -0.18      49.92
  data required time                                                49.92
  --------------------------------------------------------------------------
  data required time                                                49.92
  data arrival time                                                -50.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[7][2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[7][2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_register_file/memory_reg[7][2]/CK (SDFFRQX1M)         0.00      50.00 r
  U_register_file/memory_reg[7][2]/Q (SDFFRQX1M)          0.40      50.40 r
  U_register_file/U215/Y (AOI2BB2XLM)                     0.14      50.54 r
  U_register_file/memory_reg[7][2]/D (SDFFRQX1M)          0.00      50.54 r
  data arrival time                                                 50.54

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_register_file/memory_reg[7][2]/CK (SDFFRQX1M)         0.00      50.10 r
  library hold time                                      -0.18      49.92
  data required time                                                49.92
  --------------------------------------------------------------------------
  data required time                                                49.92
  data arrival time                                                -50.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[7][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[7][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_register_file/memory_reg[7][1]/CK (SDFFRQX1M)         0.00      50.00 r
  U_register_file/memory_reg[7][1]/Q (SDFFRQX1M)          0.40      50.40 r
  U_register_file/U216/Y (AOI2BB2XLM)                     0.14      50.54 r
  U_register_file/memory_reg[7][1]/D (SDFFRQX1M)          0.00      50.54 r
  data arrival time                                                 50.54

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_register_file/memory_reg[7][1]/CK (SDFFRQX1M)         0.00      50.10 r
  library hold time                                      -0.18      49.92
  data required time                                                49.92
  --------------------------------------------------------------------------
  data required time                                                49.92
  data arrival time                                                -50.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[7][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[7][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_register_file/memory_reg[7][0]/CK (SDFFRQX1M)         0.00      50.00 r
  U_register_file/memory_reg[7][0]/Q (SDFFRQX1M)          0.40      50.40 r
  U_register_file/U217/Y (AOI2BB2XLM)                     0.14      50.54 r
  U_register_file/memory_reg[7][0]/D (SDFFRQX1M)          0.00      50.54 r
  data arrival time                                                 50.54

  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                       0.10      50.10
  U_register_file/memory_reg[7][0]/CK (SDFFRQX1M)         0.00      50.10 r
  library hold time                                      -0.18      49.92
  data required time                                                49.92
  --------------------------------------------------------------------------
  data required time                                                49.92
  data arrival time                                                -50.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


1
