'GCBASIC/GCGB Chip Data File
'Chip: 16F15345
'Main Format last revised:   14/07/2017
'Header Format last revised: 22/05/2021

[ChipData]
';All items in the ChipData section are available to user programs as constants
';The constants have the prefix of Chip: See the examples below

'This constant is exposed as ChipWORDS
Prog=8192

'This constant is exposed as ChipEEPROM
EEPROM=0

'This constant is exposed as ChipRAM
RAM=1024

'This constant is exposed as ChipIO
I/O=18

'This constant is exposed as ChipADC
ADC=17

'This constant is exposed as ChipMhz
MaxMHz=32

'This constant is exposed with only the first parameter (if more than one)
IntOsc=32, 24, 16, 8, 4, 2, 1, 0.5, 0.25, 0.125, 0.0625

'31kSupport is exposed as Chip31Kconfig, Chip31Kregister, Chip31KValue
31kSupport=LFINT,OSCCON1,80

'This constant is exposed as ChipPins
Pins=20

'This constant is exposed as ChipFamily
Family=15

'This constant is exposed as ChipFamilyVariant
FamilyVariant=1

'This constant is exposed as ChipSubFamily
SubFamily=15000

'This constant is exposed as ChipConfWords
ConfigWords=5

'This constant is exposed as ChipPSP
PSP=0

'This constant is exposed as ChipUSART
USART=2

'This constant is exposed as ChipMaxAddress
MaxAddress=8191

';Microcontroller specific configuration Constants used in specific libraries, compiler or user programs
';This section of constants is specific to a microcontroller, so the constants may not be present for all microcontrollers

'ChipSAFMemWords is used within hefsaf.h.  This constant provides information with respect to the register used for setting the SAF operations
SAFMemWords=128

'ChipsEraseRowSizeWords is used within hefsaf.h.  This constant provides information with respect to the register used for setting the HEFSAF operations
EraseRowSizeWords=32

'ChipStacks constant can be used in user programs and provides the available stack depth
Stacks=16

'ChipUserIDAddress constant is used in user programs and provides the User ID address
UserIDAddress=32768

'ChipUserIDLength constant is used in user programs to provide the length of the UserID (in words)
UserIDLength=4

'WriteFlashBlocksize constant is used in user programs that write to flash memory in bytes
WriteFlashBlockSize=32

'EraseFlashBlockSize constant is used in user programs that write to flash memory in bytes
EraseFlashBlockSize=32

'ChipSelfWrite constant is used within the compiler to indicate the chip is self write capable
SelfWrite=1

[Interrupts]
'For specific details of the interrupts see the microcontroller datasheet
'The first parameter is the Great Cow BASIC identifier used in user code to expose the specific interrupt
ADCReady:ADIE,ADIF
CCP1:CCP1IE,CCP1IF
CCP2:CCP2IE,CCP2IF
CWG1ShutDown:CWG1IE,CWG1IF
ClockSwitchComplete:CSWIE,CSWIF
Comp1Change:C1IE,C1IF
Comp2Change:C2IE,C2IF
ExtInt0:INTE,INTF
LogicCell1Event:CLC1IE,CLC1IF
LogicCell2Event:CLC2IE,CLC2IF
LogicCell3Event:CLC3IE,CLC3IF
LogicCell4Event:CLC4IE,CLC4IF
NVMComplete:NVMIE,NVMIF
NumericOscOverflow:NCO1IE,NCO1IF
OscillatorFail:OSFIE,OSFIF
PORTABChange:IOCIE,IOCIF
PortChange:IOCIE,IOCIF
SSP1Collision:BCL1IE,BCL1IF
SSP1Ready:SSP1IE,SSP1IF
Timer0Overflow:TMR0IE,TMR0IF
Timer1Gate:TMR1GIE,TMR1GIF
Timer1Overflow:TMR1IE,TMR1IF
Timer2Match:TMR2IE,TMR2IF
UsartRX1Ready:RC1IE,RC1IF
UsartRX2Ready:RC2IE,RC2IF
UsartTX1Ready:TX1IE,TX1IF
UsartTX2Ready:TX2IE,TX2IF
ZeroCrossDetect:ZCDIE,ZCDIF

[Registers]
'For specific details of the registers see the microcontroller datasheet
'The first parameter is the Great Cow BASIC register name used in user code to expose the specific register
INDF0,0
INDF1,1
PCL,2
STATUS,3
FSR0,4
FSR0L,4
FSR0H,5
FSR1,6
FSR1L,6
FSR1H,7
BSR,8
WREG,9
PCLATH,10
INTCON,11
PORTA,12
PORTB,13
PORTC,14
TRISA,18
TRISB,19
TRISC,20
LATA,24
LATB,25
LATC,26
ADRES,155
ADRESL,155
ADRESH,156
ADCON0,157
ADCON1,158
ADACT,159
RC1REG,281
RCREG,281
RCREG1,281
TX1REG,282
TXREG,282
TXREG1,282
SP1BRG,283
SP1BRGL,283
SPBRG,283
SPBRG1,283
SPBRGL,283
SP1BRGH,284
SPBRGH,284
SPBRGH1,284
RC1STA,285
RCSTA,285
RCSTA1,285
TX1STA,286
TXSTA,286
TXSTA1,286
BAUD1CON,287
BAUDCON,287
BAUDCON1,287
BAUDCTL,287
BAUDCTL1,287
SSP1BUF,396
SSP1ADD,397
SSP1MSK,398
SSP1STAT,399
SSP1CON1,400
SSP1CON2,401
SSP1CON3,402
TMR1,524
TMR1L,524
TMR1H,525
T1CON,526
PR1,527
T1GCON,527
T1GATE,528
TMR1GATE,528
T1CLK,529
TMR1CLK,529
T2TMR,652
TMR2,652
PR2,653
T2PR,653
T2CON,654
T2HLT,655
T2CLKCON,656
T2RST,657
CCPR1,780
CCPR1L,780
CCPR1H,781
CCP1CON,782
CCP1CAP,783
CCPR2,784
CCPR2L,784
CCPR2H,785
CCP2CON,786
CCP2CAP,787
PWM3DC,788
PWM3DCL,788
PWM3DCH,789
PWM3CON,790
PWM4DC,792
PWM4DCL,792
PWM4DCH,793
PWM4CON,794
PWM5DC,796
PWM5DCL,796
PWM5DCH,797
PWM5CON,798
PWM6DC,908
PWM6DCL,908
PWM6DCH,909
PWM6CON,910
NCO1ACC,1420
NCO1ACCL,1420
NCO1ACCH,1421
NCO1ACCU,1422
NCO1INC,1423
NCO1INCL,1423
NCO1INCH,1424
NCO1INCU,1425
NCO1CON,1426
NCO1CLK,1427
TMR0,1436
TMR0L,1436
PR0,1437
TMR0H,1437
T0CON0,1438
T0CON1,1439
CWG1CLKCON,1548
CWG1DAT,1549
CWG1DBR,1550
CWG1DBF,1551
CWG1CON0,1552
CWG1CON1,1553
CWG1AS0,1554
CWG1AS1,1555
CWG1STR,1556
PIR0,1804
PIR1,1805
PIR2,1806
PIR3,1807
PIR4,1808
PIR5,1809
PIR6,1810
PIR7,1811
PIE0,1814
PIE1,1815
PIE2,1816
PIE3,1817
PIE4,1818
PIE5,1819
PIE6,1820
PIE7,1821
PMD0,1942
PMD1,1943
PMD2,1944
PMD3,1945
PMD4,1946
PMD5,1947
WDTCON0,2060
WDTCON1,2061
WDTPSL,2062
WDTPSH,2063
WDTTMR,2064
BORCON,2065
VREGCON,2066
PCON0,2067
PCON1,2068
NVMADR,2074
NVMADRL,2074
NVMADRH,2075
NVMDAT,2076
NVMDATL,2076
NVMDATH,2077
NVMCON1,2078
NVMCON2,2079
CPUDOZE,2188
OSCCON1,2189
OSCCON2,2190
OSCCON3,2191
OSCSTAT,2192
OSCEN,2193
OSCTUNE,2194
OSCFRQ,2195
CLKRCON,2197
CLKRCLK,2198
FVRCON,2316
DAC1CON0,2318
DAC1CON1,2319
ZCDCON,2335
CMOUT,2447
CMSTAT,2447
CM1CON0,2448
CM1CON1,2449
CM1NCH,2450
CM1PCH,2451
CM2CON0,2452
CM2CON1,2453
CM2NCH,2454
CM2PCH,2455
RC2REG,2585
RCREG2,2585
TX2REG,2586
TXREG2,2586
SP2BRG,2587
SP2BRGL,2587
SPBRG2,2587
SP2BRGH,2588
SPBRGH2,2588
RC2STA,2589
RCSTA2,2589
TX2STA,2590
TXSTA2,2590
BAUD2CON,2591
BAUDCON2,2591
BAUDCTL2,2591
CLCDATA,7695
CLC1CON,7696
CLC1POL,7697
CLC1SEL0,7698
CLC1SEL1,7699
CLC1SEL2,7700
CLC1SEL3,7701
CLC1GLS0,7702
CLC1GLS1,7703
CLC1GLS2,7704
CLC1GLS3,7705
CLC2CON,7706
CLC2POL,7707
CLC2SEL0,7708
CLC2SEL1,7709
CLC2SEL2,7710
CLC2SEL3,7711
CLC2GLS0,7712
CLC2GLS1,7713
CLC2GLS2,7714
CLC2GLS3,7715
CLC3CON,7716
CLC3POL,7717
CLC3SEL0,7718
CLC3SEL1,7719
CLC3SEL2,7720
CLC3SEL3,7721
CLC3GLS0,7722
CLC3GLS1,7723
CLC3GLS2,7724
CLC3GLS3,7725
CLC4CON,7726
CLC4POL,7727
CLC4SEL0,7728
CLC4SEL1,7729
CLC4SEL2,7730
CLC4SEL3,7731
CLC4GLS0,7732
CLC4GLS1,7733
CLC4GLS2,7734
CLC4GLS3,7735
PPSLOCK,7823
INTPPS,7824
T0CKIPPS,7825
T1CKIPPS,7826
T1GPPS,7827
T2INPPS,7836
CCP1PPS,7841
CCP2PPS,7842
CWG1PPS,7857
CLCIN0PPS,7867
CLCIN1PPS,7868
CLCIN2PPS,7869
CLCIN3PPS,7870
ADACTPPS,7875
SSP1CLKPPS,7877
SSP1DATPPS,7878
SSP1SSPPS,7879
RX1DTPPS,7883
TX1CKPPS,7884
RX2DTPPS,7885
TX2CKPPS,7886
RA0PPS,7952
RA1PPS,7953
RA2PPS,7954
RA3PPS,7955
RA4PPS,7956
RA5PPS,7957
RB4PPS,7964
RB5PPS,7965
RB6PPS,7966
RB7PPS,7967
RC0PPS,7968
RC1PPS,7969
RC2PPS,7970
RC3PPS,7971
RC4PPS,7972
RC5PPS,7973
RC6PPS,7974
RC7PPS,7975
ANSELA,7992
WPUA,7993
ODCONA,7994
SLRCONA,7995
INLVLA,7996
IOCAP,7997
IOCAN,7998
IOCAF,7999
ANSELB,8003
WPUB,8004
ODCONB,8005
SLRCONB,8006
INLVLB,8007
IOCBP,8008
IOCBN,8009
IOCBF,8010
ANSELC,8014
WPUC,8015
ODCONC,8016
SLRCONC,8017
INLVLC,8018
IOCCP,8019
IOCCN,8020
IOCCF,8021
STATUS_SHAD,8164
WREG_SHAD,8165
BSR_SHAD,8166
PCLATH_SHAD,8167
FSR0L_SHAD,8168
FSR0_SHAD,8168
FSR0H_SHAD,8169
FSR1L_SHAD,8170
FSR1_SHAD,8170
FSR1H_SHAD,8171
STKPTR,8173
TOSL,8174
TOSH,8175

[Bits]
'For details of the bits (relative to a register in terms of registerbits) see the microcontroller datasheet
'The first parameter is the Great Cow BASIC bit name used in user code to expose the specific registerbit
CKP,SSP1CON1,4
SSPEN,SSP1CON1,5
SSPOV,SSP1CON1,6
WCOL,SSP1CON1,7
SSPM0,SSP1CON1,0
SSPM1,SSP1CON1,1
SSPM2,SSP1CON1,2
SSPM3,SSP1CON1,3
ON_T1CON,T1CON,0
RD16,T1CON,1
NOT_SYNC,T1CON,2
TMR1ON,T1CON,0
T1RD16,T1CON,1
NOT_T1SYNC,T1CON,2
T1CKPS0,T1CON,4
T1CKPS1,T1CON,5
CKPS0,T1CON,4
CKPS1,T1CON,5
FMT,CCP1CON,4
OUT_CCP1CON,CCP1CON,5
EN,CCP1CON,7
MODE0,CCP1CON,0
MODE1,CCP1CON,1
MODE2,CCP1CON,2
MODE3,CCP1CON,3
CCP1FMT,CCP1CON,4
CCP1OUT,CCP1CON,5
CCP1EN,CCP1CON,7
CCP1MODE0,CCP1CON,0
CCP1MODE1,CCP1CON,1
CCP1MODE2,CCP1CON,2
CCP1MODE3,CCP1CON,3
CTS0,CCP1CAP,0
CTS1,CCP1CAP,1
CTS2,CCP1CAP,2
CCP1CTS0,CCP1CAP,0
CCP1CTS1,CCP1CAP,1
CCP1CTS2,CCP1CAP,2
ADIF,PIR1,0
ADTIF,PIR1,1
CSWIF,PIR1,6
OSFIF,PIR1,7
ADIE,PIE1,0
CSWIE,PIE1,6
OSFIE,PIE1,7
TMR0MD,PMD1,0
TMR1MD,PMD1,1
TMR2MD,PMD1,2
DDS1MD,PMD1,7
NCOMD,PMD1,7
NDIV0,OSCCON1,0
NDIV1,OSCCON1,1
NDIV2,OSCCON1,2
NDIV3,OSCCON1,3
NOSC0,OSCCON1,4
NOSC1,OSCCON1,5
NOSC2,OSCCON1,6
SYNC_CM1CON0,CM1CON0,0
HYS,CM1CON0,1
POL_CM1CON0,CM1CON0,4
OUT_CM1CON0,CM1CON0,6
CM1CON0_EN,CM1CON0,7
C1SYNC,CM1CON0,0
C1HYS,CM1CON0,1
C1POL,CM1CON0,4
C1OUT_CM1CON0,CM1CON0,6
C1EN,CM1CON0,7
INTN_CM1CON1,CM1CON1,0
INTP_CM1CON1,CM1CON1,1
C1INTN,CM1CON1,0
C1INTP,CM1CON1,1
NCH0,CM1NCH,0
NCH1,CM1NCH,1
NCH2,CM1NCH,2
C1NCH0,CM1NCH,0
C1NCH1,CM1NCH,1
C1NCH2,CM1NCH,2
PCH0,CM1PCH,0
PCH1,CM1PCH,1
PCH2,CM1PCH,2
C1PCH0,CM1PCH,0
C1PCH1,CM1PCH,1
C1PCH2,CM1PCH,2
RX9D,RC1STA,0
OERR,RC1STA,1
FERR,RC1STA,2
ADDEN,RC1STA,3
CREN,RC1STA,4
SREN,RC1STA,5
RX9,RC1STA,6
SPEN,RC1STA,7
RCSTA1_RX9D,RCSTA1,0
RCSTA1_OERR,RCSTA1,1
RCSTA1_FERR,RCSTA1,2
RCSTA1_ADDEN,RCSTA1,3
RCSTA1_CREN,RCSTA1,4
RCSTA1_SREN,RCSTA1,5
RCSTA1_RX9,RCSTA1,6
RCSTA1_SPEN,RCSTA1,7
TX9D,TX1STA,0
TRMT,TX1STA,1
BRGH,TX1STA,2
SENDB,TX1STA,3
SYNC_TX1STA,TX1STA,4
TXEN,TX1STA,5
TX9,TX1STA,6
CSRC,TX1STA,7
TXSTA1_TX9D,TXSTA1,0
TXSTA1_TRMT,TXSTA1,1
TXSTA1_BRGH,TXSTA1,2
TXSTA1_SENDB,TXSTA1,3
SYNC_TXSTA1,TXSTA1,4
TXSTA1_TXEN,TXSTA1,5
TXSTA1_TX9,TXSTA1,6
TXSTA1_CSRC,TXSTA1,7
ABDEN,BAUD1CON,0
WUE,BAUD1CON,1
BRG16,BAUD1CON,3
SCKP,BAUD1CON,4
RCIDL,BAUD1CON,6
ABDOVF,BAUD1CON,7
BAUDCON1_ABDEN,BAUDCON1,0
BAUDCON1_WUE,BAUDCON1,1
BAUDCON1_BRG16,BAUDCON1,3
BAUDCON1_SCKP,BAUDCON1,4
BAUDCON1_RCIDL,BAUDCON1,6
BAUDCON1_ABDOVF,BAUDCON1,7
BAUDCTL1_ABDEN,BAUDCTL1,0
BAUDCTL1_WUE,BAUDCTL1,1
BAUDCTL1_BRG16,BAUDCTL1,3
BAUDCTL1_SCKP,BAUDCTL1,4
BAUDCTL1_RCIDL,BAUDCTL1,6
BAUDCTL1_ABDOVF,BAUDCTL1,7
LC1D2S0,CLC1SEL1,0
LC1D2S1,CLC1SEL1,1
LC1D2S2,CLC1SEL1,2
LC1D2S3,CLC1SEL1,3
LC1D2S4,CLC1SEL1,4
LC1D2S5,CLC1SEL1,5
D2S0,CLC1SEL1,0
D2S1,CLC1SEL1,1
D2S2,CLC1SEL1,2
D2S3,CLC1SEL1,3
D2S4,CLC1SEL1,4
D2S5,CLC1SEL1,5
LC1G2D1N,CLC1GLS1,0
LC1G2D1T,CLC1GLS1,1
LC1G2D2N,CLC1GLS1,2
LC1G2D2T,CLC1GLS1,3
LC1G2D3N,CLC1GLS1,4
LC1G2D3T,CLC1GLS1,5
LC1G2D4N,CLC1GLS1,6
LC1G2D4T,CLC1GLS1,7
D1N,CLC1GLS1,0
D1T,CLC1GLS1,1
D2N,CLC1GLS1,2
D2T,CLC1GLS1,3
D3N,CLC1GLS1,4
D3T,CLC1GLS1,5
D4N,CLC1GLS1,6
D4T,CLC1GLS1,7
LC1INTN,CLC1CON,3
LC1INTP,CLC1CON,4
LC1OUT,CLC1CON,5
LC1EN,CLC1CON,7
LC1MODE0,CLC1CON,0
LC1MODE1,CLC1CON,1
LC1MODE2,CLC1CON,2
INTN_CLC1CON,CLC1CON,3
INTP_CLC1CON,CLC1CON,4
OUT_CLC1CON,CLC1CON,5
CLC1CON_EN,CLC1CON,7
CLC1CON_MODE0,CLC1CON,0
CLC1CON_MODE1,CLC1CON,1
CLC1CON_MODE2,CLC1CON,2
LC1G1POL,CLC1POL,0
LC1G2POL,CLC1POL,1
LC1G3POL,CLC1POL,2
LC1G4POL,CLC1POL,3
LC1POL,CLC1POL,7
G1POL,CLC1POL,0
G2POL,CLC1POL,1
G3POL,CLC1POL,2
G4POL,CLC1POL,3
POL_CLC1POL,CLC1POL,7
LC1D1S0,CLC1SEL0,0
LC1D1S1,CLC1SEL0,1
LC1D1S2,CLC1SEL0,2
LC1D1S3,CLC1SEL0,3
LC1D1S4,CLC1SEL0,4
LC1D1S5,CLC1SEL0,5
D1S0,CLC1SEL0,0
D1S1,CLC1SEL0,1
D1S2,CLC1SEL0,2
D1S3,CLC1SEL0,3
D1S4,CLC1SEL0,4
D1S5,CLC1SEL0,5
LC1D3S0,CLC1SEL2,0
LC1D3S1,CLC1SEL2,1
LC1D3S2,CLC1SEL2,2
LC1D3S3,CLC1SEL2,3
LC1D3S4,CLC1SEL2,4
LC1D3S5,CLC1SEL2,5
D3S0,CLC1SEL2,0
D3S1,CLC1SEL2,1
D3S2,CLC1SEL2,2
D3S3,CLC1SEL2,3
D3S4,CLC1SEL2,4
D3S5,CLC1SEL2,5
LC1D4S0,CLC1SEL3,0
LC1D4S1,CLC1SEL3,1
LC1D4S2,CLC1SEL3,2
LC1D4S3,CLC1SEL3,3
LC1D4S4,CLC1SEL3,4
LC1D4S5,CLC1SEL3,5
D4S0,CLC1SEL3,0
D4S1,CLC1SEL3,1
D4S2,CLC1SEL3,2
D4S3,CLC1SEL3,3
D4S4,CLC1SEL3,4
D4S5,CLC1SEL3,5
LC1G1D1N,CLC1GLS0,0
LC1G1D1T,CLC1GLS0,1
LC1G1D2N,CLC1GLS0,2
LC1G1D2T,CLC1GLS0,3
LC1G1D3N,CLC1GLS0,4
LC1G1D3T,CLC1GLS0,5
LC1G1D4N,CLC1GLS0,6
LC1G1D4T,CLC1GLS0,7
CLC1GLS0_D1N,CLC1GLS0,0
CLC1GLS0_D1T,CLC1GLS0,1
CLC1GLS0_D2N,CLC1GLS0,2
CLC1GLS0_D2T,CLC1GLS0,3
CLC1GLS0_D3N,CLC1GLS0,4
CLC1GLS0_D3T,CLC1GLS0,5
CLC1GLS0_D4N,CLC1GLS0,6
CLC1GLS0_D4T,CLC1GLS0,7
LC1G3D1N,CLC1GLS2,0
LC1G3D1T,CLC1GLS2,1
LC1G3D2N,CLC1GLS2,2
LC1G3D2T,CLC1GLS2,3
LC1G3D3N,CLC1GLS2,4
LC1G3D3T,CLC1GLS2,5
LC1G3D4N,CLC1GLS2,6
LC1G3D4T,CLC1GLS2,7
CLC1GLS2_D1N,CLC1GLS2,0
CLC1GLS2_D1T,CLC1GLS2,1
CLC1GLS2_D2N,CLC1GLS2,2
CLC1GLS2_D2T,CLC1GLS2,3
CLC1GLS2_D3N,CLC1GLS2,4
CLC1GLS2_D3T,CLC1GLS2,5
CLC1GLS2_D4N,CLC1GLS2,6
CLC1GLS2_D4T,CLC1GLS2,7
LC1G4D1N,CLC1GLS3,0
LC1G4D1T,CLC1GLS3,1
LC1G4D2N,CLC1GLS3,2
LC1G4D2T,CLC1GLS3,3
LC1G4D3N,CLC1GLS3,4
LC1G4D3T,CLC1GLS3,5
LC1G4D4N,CLC1GLS3,6
LC1G4D4T,CLC1GLS3,7
G4D1N,CLC1GLS3,0
G4D1T,CLC1GLS3,1
G4D2N,CLC1GLS3,2
G4D2T,CLC1GLS3,3
G4D3N,CLC1GLS3,4
G4D3T,CLC1GLS3,5
G4D4N,CLC1GLS3,6
G4D4T,CLC1GLS3,7
LC3D2S0,CLC3SEL1,0
LC3D2S1,CLC3SEL1,1
LC3D2S2,CLC3SEL1,2
LC3D2S3,CLC3SEL1,3
LC3D2S4,CLC3SEL1,4
LC3D2S5,CLC3SEL1,5
CLC3SEL1_D2S0,CLC3SEL1,0
CLC3SEL1_D2S1,CLC3SEL1,1
CLC3SEL1_D2S2,CLC3SEL1,2
CLC3SEL1_D2S3,CLC3SEL1,3
CLC3SEL1_D2S4,CLC3SEL1,4
CLC3SEL1_D2S5,CLC3SEL1,5
LC3G2D1N,CLC3GLS1,0
LC3G2D1T,CLC3GLS1,1
LC3G2D2N,CLC3GLS1,2
LC3G2D2T,CLC3GLS1,3
LC3G2D3N,CLC3GLS1,4
LC3G2D3T,CLC3GLS1,5
LC3G2D4N,CLC3GLS1,6
LC3G2D4T,CLC3GLS1,7
CLC3GLS1_D1N,CLC3GLS1,0
CLC3GLS1_D1T,CLC3GLS1,1
CLC3GLS1_D2N,CLC3GLS1,2
CLC3GLS1_D2T,CLC3GLS1,3
CLC3GLS1_D3N,CLC3GLS1,4
CLC3GLS1_D3T,CLC3GLS1,5
CLC3GLS1_D4N,CLC3GLS1,6
CLC3GLS1_D4T,CLC3GLS1,7
LC4D2S0,CLC4SEL1,0
LC4D2S1,CLC4SEL1,1
LC4D2S2,CLC4SEL1,2
LC4D2S3,CLC4SEL1,3
LC4D2S4,CLC4SEL1,4
LC4D2S5,CLC4SEL1,5
CLC4SEL1_D2S0,CLC4SEL1,0
CLC4SEL1_D2S1,CLC4SEL1,1
CLC4SEL1_D2S2,CLC4SEL1,2
CLC4SEL1_D2S3,CLC4SEL1,3
CLC4SEL1_D2S4,CLC4SEL1,4
CLC4SEL1_D2S5,CLC4SEL1,5
LC4G2D1N,CLC4GLS1,0
LC4G2D1T,CLC4GLS1,1
LC4G2D2N,CLC4GLS1,2
LC4G2D2T,CLC4GLS1,3
LC4G2D3N,CLC4GLS1,4
LC4G2D3T,CLC4GLS1,5
LC4G2D4N,CLC4GLS1,6
LC4G2D4T,CLC4GLS1,7
CLC4GLS1_D1N,CLC4GLS1,0
CLC4GLS1_D1T,CLC4GLS1,1
CLC4GLS1_D2N,CLC4GLS1,2
CLC4GLS1_D2T,CLC4GLS1,3
CLC4GLS1_D3N,CLC4GLS1,4
CLC4GLS1_D3T,CLC4GLS1,5
CLC4GLS1_D4N,CLC4GLS1,6
CLC4GLS1_D4T,CLC4GLS1,7
CCP1PPS0,CCP1PPS,0
CCP1PPS1,CCP1PPS,1
CCP1PPS2,CCP1PPS,2
CCP1PPS3,CCP1PPS,3
CCP1PPS4,CCP1PPS,4
CCP1PPS5,CCP1PPS,5
CLCIN1PPS0,CLCIN1PPS,0
CLCIN1PPS1,CLCIN1PPS,1
CLCIN1PPS2,CLCIN1PPS,2
CLCIN1PPS3,CLCIN1PPS,3
CLCIN1PPS4,CLCIN1PPS,4
CLCIN1PPS5,CLCIN1PPS,5
RX1DTPPS0,RX1DTPPS,0
RX1DTPPS1,RX1DTPPS,1
RX1DTPPS2,RX1DTPPS,2
RX1DTPPS3,RX1DTPPS,3
RX1DTPPS4,RX1DTPPS,4
RX1DTPPS5,RX1DTPPS,5
TX1CKPPS0,TX1CKPPS,0
TX1CKPPS1,TX1CKPPS,1
TX1CKPPS2,TX1CKPPS,2
TX1CKPPS3,TX1CKPPS,3
TX1CKPPS4,TX1CKPPS,4
TX1CKPPS5,TX1CKPPS,5
RA1PPS0,RA1PPS,0
RA1PPS1,RA1PPS,1
RA1PPS2,RA1PPS,2
RA1PPS3,RA1PPS,3
RA1PPS4,RA1PPS,4
RC1PPS0,RC1PPS,0
RC1PPS1,RC1PPS,1
RC1PPS2,RC1PPS,2
RC1PPS3,RC1PPS,3
RC1PPS4,RC1PPS,4
C,STATUS,0
DC,STATUS,1
Z,STATUS,2
NOT_PD,STATUS,3
NOT_TO,STATUS,4
BSR0,BSR,0
BSR1,BSR,1
BSR2,BSR,2
BSR3,BSR,3
BSR4,BSR,4
BSR5,BSR,5
INTEDG,INTCON,0
PEIE,INTCON,6
GIE,INTCON,7
RA0,PORTA,0
RA1,PORTA,1
RA2,PORTA,2
RA3,PORTA,3
RA4,PORTA,4
RA5,PORTA,5
RB4,PORTB,4
RB5,PORTB,5
RB6,PORTB,6
RB7,PORTB,7
RC0,PORTC,0
RC1,PORTC,1
RC2,PORTC,2
RC3,PORTC,3
RC4,PORTC,4
RC5,PORTC,5
RC6,PORTC,6
RC7,PORTC,7
TRISA0,TRISA,0
TRISA1,TRISA,1
TRISA2,TRISA,2
TRISA4,TRISA,4
TRISA5,TRISA,5
TRISB4,TRISB,4
TRISB5,TRISB,5
TRISB6,TRISB,6
TRISB7,TRISB,7
TRISC0,TRISC,0
TRISC1,TRISC,1
TRISC2,TRISC,2
TRISC3,TRISC,3
TRISC4,TRISC,4
TRISC5,TRISC,5
TRISC6,TRISC,6
TRISC7,TRISC,7
LATA0,LATA,0
LATA1,LATA,1
LATA2,LATA,2
LATA4,LATA,4
LATA5,LATA,5
LATB4,LATB,4
LATB5,LATB,5
LATB6,LATB,6
LATB7,LATB,7
LATC0,LATC,0
LATC1,LATC,1
LATC2,LATC,2
LATC3,LATC,3
LATC4,LATC,4
LATC5,LATC,5
LATC6,LATC,6
LATC7,LATC,7
ADRESL0,ADRESL,0
ADRESL1,ADRESL,1
ADRESL2,ADRESL,2
ADRESL3,ADRESL,3
ADRESL4,ADRESL,4
ADRESL5,ADRESL,5
ADRESL6,ADRESL,6
ADRESL7,ADRESL,7
ADRESH0,ADRESH,0
ADRESH1,ADRESH,1
ADRESH2,ADRESH,2
ADRESH3,ADRESH,3
ADRESH4,ADRESH,4
ADRESH5,ADRESH,5
ADRESH6,ADRESH,6
ADRESH7,ADRESH,7
ADON,ADCON0,0
GONDONE,ADCON0,1
CHS0,ADCON0,2
CHS1,ADCON0,3
CHS2,ADCON0,4
CHS3,ADCON0,5
CHS4,ADCON0,6
CHS5,ADCON0,7
ADPREF0,ADCON1,0
ADPREF1,ADCON1,1
ADCS0,ADCON1,4
ADCS1,ADCON1,5
ADCS2,ADCON1,6
ADFM,ADCON1,7
ADACT0,ADACT,0
ADACT1,ADACT,1
ADACT2,ADACT,2
ADACT3,ADACT,3
ADACT4,ADACT,4
RCSTA_RX9D,RCSTA,0
RCSTA_OERR,RCSTA,1
RCSTA_FERR,RCSTA,2
RCSTA_ADDEN,RCSTA,3
RCSTA_CREN,RCSTA,4
RCSTA_SREN,RCSTA,5
RCSTA_RX9,RCSTA,6
RCSTA_SPEN,RCSTA,7
TXSTA_TX9D,TXSTA,0
TXSTA_TRMT,TXSTA,1
TXSTA_BRGH,TXSTA,2
TXSTA_SENDB,TXSTA,3
SYNC_TXSTA,TXSTA,4
TXSTA_TXEN,TXSTA,5
TXSTA_TX9,TXSTA,6
TXSTA_CSRC,TXSTA,7
BAUDCON_ABDEN,BAUDCON,0
BAUDCON_WUE,BAUDCON,1
BAUDCON_BRG16,BAUDCON,3
BAUDCON_SCKP,BAUDCON,4
BAUDCON_RCIDL,BAUDCON,6
BAUDCON_ABDOVF,BAUDCON,7
BAUDCTL_ABDEN,BAUDCTL,0
BAUDCTL_WUE,BAUDCTL,1
BAUDCTL_BRG16,BAUDCTL,3
BAUDCTL_SCKP,BAUDCTL,4
BAUDCTL_RCIDL,BAUDCTL,6
BAUDCTL_ABDOVF,BAUDCTL,7
MSK0,SSP1MSK,0
MSK1,SSP1MSK,1
MSK2,SSP1MSK,2
MSK3,SSP1MSK,3
MSK4,SSP1MSK,4
MSK5,SSP1MSK,5
MSK6,SSP1MSK,6
MSK7,SSP1MSK,7
BF,SSP1STAT,0
UA,SSP1STAT,1
R_NOT_W,SSP1STAT,2
S,SSP1STAT,3
P,SSP1STAT,4
D_NOT_A,SSP1STAT,5
CKE,SSP1STAT,6
SMP,SSP1STAT,7
R_W,SSP1STAT,2
D_A,SSP1STAT,5
NOT_W,SSP1STAT,2
NOT_A,SSP1STAT,5
NOT_WRITE,SSP1STAT,2
NOT_ADDRESS,SSP1STAT,5
READ_WRITE,SSP1STAT,2
DATA_ADDRESS,SSP1STAT,5
I2C_READ,SSP1STAT,2
I2C_START,SSP1STAT,3
I2C_STOP,SSP1STAT,4
I2C_DAT,SSP1STAT,5
SEN,SSP1CON2,0
RSEN,SSP1CON2,1
PEN,SSP1CON2,2
RCEN,SSP1CON2,3
ACKEN,SSP1CON2,4
ACKDT,SSP1CON2,5
ACKSTAT,SSP1CON2,6
GCEN,SSP1CON2,7
ADMSK1,SSP1CON2,1
ADMSK2,SSP1CON2,2
ADMSK3,SSP1CON2,3
ADMSK4,SSP1CON2,4
ADMSK5,SSP1CON2,5
DHEN,SSP1CON3,0
AHEN,SSP1CON3,1
SBCDE,SSP1CON3,2
SDAHT,SSP1CON3,3
BOEN,SSP1CON3,4
SCIE,SSP1CON3,5
PCIE,SSP1CON3,6
ACKTIM,SSP1CON3,7
TMR1L0,TMR1L,0
TMR1L1,TMR1L,1
TMR1L2,TMR1L,2
TMR1L3,TMR1L,3
TMR1L4,TMR1L,4
TMR1L5,TMR1L,5
TMR1L6,TMR1L,6
TMR1L7,TMR1L,7
TMR10,TMR1L,0
TMR11,TMR1L,1
TMR12,TMR1L,2
TMR13,TMR1L,3
TMR14,TMR1L,4
TMR15,TMR1L,5
TMR16,TMR1L,6
TMR17,TMR1L,7
TMR1H0,TMR1H,0
TMR1H1,TMR1H,1
TMR1H2,TMR1H,2
TMR1H3,TMR1H,3
TMR1H4,TMR1H,4
TMR1H5,TMR1H,5
TMR1H6,TMR1H,6
TMR1H7,TMR1H,7
TMR18,TMR1H,0
TMR19,TMR1H,1
TMR110,TMR1H,2
TMR111,TMR1H,3
TMR112,TMR1H,4
TMR113,TMR1H,5
TMR114,TMR1H,6
TMR115,TMR1H,7
GVAL,PR1,2
GGO_NOT_DONE,PR1,3
GSPM,PR1,4
GTM,PR1,5
GPOL,PR1,6
GE,PR1,7
T1GVAL,PR1,2
T1GGO_NOT_DONE,PR1,3
T1GSPM,PR1,4
T1GTM,PR1,5
T1GPOL,PR1,6
T1GE,PR1,7
T1GGO,PR1,3
T1GCON_GVAL,T1GCON,2
T1GCON_GGO_NOT_DONE,T1GCON,3
T1GCON_GSPM,T1GCON,4
T1GCON_GTM,T1GCON,5
T1GCON_GPOL,T1GCON,6
T1GCON_GE,T1GCON,7
T1GCON_T1GVAL,T1GCON,2
T1GCON_T1GGO_NOT_DONE,T1GCON,3
T1GCON_T1GSPM,T1GCON,4
T1GCON_T1GTM,T1GCON,5
T1GCON_T1GPOL,T1GCON,6
T1GCON_T1GE,T1GCON,7
T1GCON_T1GGO,T1GCON,3
GSS0,T1GATE,0
GSS1,T1GATE,1
GSS2,T1GATE,2
GSS3,T1GATE,3
GSS4,T1GATE,4
T1GSS0,T1GATE,0
T1GSS1,T1GATE,1
T1GSS2,T1GATE,2
T1GSS3,T1GATE,3
T1GSS4,T1GATE,4
TMR1GATE_GSS0,TMR1GATE,0
TMR1GATE_GSS1,TMR1GATE,1
TMR1GATE_GSS2,TMR1GATE,2
TMR1GATE_GSS3,TMR1GATE,3
TMR1GATE_GSS4,TMR1GATE,4
TMR1GATE_T1GSS0,TMR1GATE,0
TMR1GATE_T1GSS1,TMR1GATE,1
TMR1GATE_T1GSS2,TMR1GATE,2
TMR1GATE_T1GSS3,TMR1GATE,3
TMR1GATE_T1GSS4,TMR1GATE,4
T1CS0,T1CLK,0
T1CS1,T1CLK,1
T1CS2,T1CLK,2
T1CS3,T1CLK,3
CS0,T1CLK,0
CS1,T1CLK,1
CS2,T1CLK,2
CS3,T1CLK,3
TMR1CLK_T1CS0,TMR1CLK,0
TMR1CLK_T1CS1,TMR1CLK,1
TMR1CLK_T1CS2,TMR1CLK,2
TMR1CLK_T1CS3,TMR1CLK,3
TMR1CLK_CS0,TMR1CLK,0
TMR1CLK_CS1,TMR1CLK,1
TMR1CLK_CS2,TMR1CLK,2
TMR1CLK_CS3,TMR1CLK,3
ON_T2CON,T2CON,7
OUTPS0,T2CON,0
OUTPS1,T2CON,1
OUTPS2,T2CON,2
OUTPS3,T2CON,3
T2CON_CKPS0,T2CON,4
T2CON_CKPS1,T2CON,5
CKPS2,T2CON,6
T2ON,T2CON,7
T2OUTPS0,T2CON,0
T2OUTPS1,T2CON,1
T2OUTPS2,T2CON,2
T2OUTPS3,T2CON,3
T2CKPS0,T2CON,4
T2CKPS1,T2CON,5
T2CKPS2,T2CON,6
TMR2ON,T2CON,7
CKSYNC,T2HLT,5
CKPOL,T2HLT,6
PSYNC,T2HLT,7
T2HLT_MODE0,T2HLT,0
T2HLT_MODE1,T2HLT,1
T2HLT_MODE2,T2HLT,2
T2HLT_MODE3,T2HLT,3
MODE4,T2HLT,4
T2CKSYNC,T2HLT,5
T2CKPOL,T2HLT,6
T2PSYNC,T2HLT,7
T2MODE0,T2HLT,0
T2MODE1,T2HLT,1
T2MODE2,T2HLT,2
T2MODE3,T2HLT,3
T2MODE4,T2HLT,4
T2CLKCON_CS0,T2CLKCON,0
T2CLKCON_CS1,T2CLKCON,1
T2CLKCON_CS2,T2CLKCON,2
T2CLKCON_CS3,T2CLKCON,3
T2CS0,T2CLKCON,0
T2CS1,T2CLKCON,1
T2CS2,T2CLKCON,2
T2CS3,T2CLKCON,3
RSEL0,T2RST,0
RSEL1,T2RST,1
RSEL2,T2RST,2
RSEL3,T2RST,3
T2RSEL0,T2RST,0
T2RSEL1,T2RST,1
T2RSEL2,T2RST,2
T2RSEL3,T2RST,3
CCP2CON_FMT,CCP2CON,4
OUT_CCP2CON,CCP2CON,5
CCP2CON_EN,CCP2CON,7
CCP2CON_MODE0,CCP2CON,0
CCP2CON_MODE1,CCP2CON,1
CCP2CON_MODE2,CCP2CON,2
CCP2CON_MODE3,CCP2CON,3
CCP2FMT,CCP2CON,4
CCP2OUT,CCP2CON,5
CCP2EN,CCP2CON,7
CCP2MODE0,CCP2CON,0
CCP2MODE1,CCP2CON,1
CCP2MODE2,CCP2CON,2
CCP2MODE3,CCP2CON,3
CCP2CAP_CTS0,CCP2CAP,0
CCP2CAP_CTS1,CCP2CAP,1
CCP2CAP_CTS2,CCP2CAP,2
CCP2CTS0,CCP2CAP,0
CCP2CTS1,CCP2CAP,1
CCP2CTS2,CCP2CAP,2
DC0,PWM3DCL,6
DC1,PWM3DCL,7
PWM3DC0,PWM3DCL,6
PWM3DC1,PWM3DCL,7
PWMPW0,PWM3DCL,6
PWMPW1,PWM3DCL,7
DC2,PWM3DCH,0
DC3,PWM3DCH,1
DC4,PWM3DCH,2
DC5,PWM3DCH,3
DC6,PWM3DCH,4
DC7,PWM3DCH,5
DC8,PWM3DCH,6
DC9,PWM3DCH,7
PWM3DC2,PWM3DCH,0
PWM3DC3,PWM3DCH,1
PWM3DC4,PWM3DCH,2
PWM3DC5,PWM3DCH,3
PWM3DC6,PWM3DCH,4
PWM3DC7,PWM3DCH,5
PWM3DC8,PWM3DCH,6
PWM3DC9,PWM3DCH,7
PWMPW2,PWM3DCH,0
PWMPW3,PWM3DCH,1
PWMPW4,PWM3DCH,2
PWMPW5,PWM3DCH,3
PWMPW6,PWM3DCH,4
PWMPW7,PWM3DCH,5
PWMPW8,PWM3DCH,6
PWMPW9,PWM3DCH,7
POL_PWM3CON,PWM3CON,4
OUT_PWM3CON,PWM3CON,5
PWM3CON_EN,PWM3CON,7
PWM3POL,PWM3CON,4
PWM3OUT,PWM3CON,5
PWM3EN,PWM3CON,7
PWM4DCL_DC0,PWM4DCL,6
PWM4DCL_DC1,PWM4DCL,7
PWM4DC0,PWM4DCL,6
PWM4DC1,PWM4DCL,7
PWM4DCL_PWMPW0,PWM4DCL,6
PWM4DCL_PWMPW1,PWM4DCL,7
PWM4DCH_DC2,PWM4DCH,0
PWM4DCH_DC3,PWM4DCH,1
PWM4DCH_DC4,PWM4DCH,2
PWM4DCH_DC5,PWM4DCH,3
PWM4DCH_DC6,PWM4DCH,4
PWM4DCH_DC7,PWM4DCH,5
PWM4DCH_DC8,PWM4DCH,6
PWM4DCH_DC9,PWM4DCH,7
PWM4DC2,PWM4DCH,0
PWM4DC3,PWM4DCH,1
PWM4DC4,PWM4DCH,2
PWM4DC5,PWM4DCH,3
PWM4DC6,PWM4DCH,4
PWM4DC7,PWM4DCH,5
PWM4DC8,PWM4DCH,6
PWM4DC9,PWM4DCH,7
PWM4DCH_PWMPW2,PWM4DCH,0
PWM4DCH_PWMPW3,PWM4DCH,1
PWM4DCH_PWMPW4,PWM4DCH,2
PWM4DCH_PWMPW5,PWM4DCH,3
PWM4DCH_PWMPW6,PWM4DCH,4
PWM4DCH_PWMPW7,PWM4DCH,5
PWM4DCH_PWMPW8,PWM4DCH,6
PWM4DCH_PWMPW9,PWM4DCH,7
POL_PWM4CON,PWM4CON,4
OUT_PWM4CON,PWM4CON,5
PWM4CON_EN,PWM4CON,7
PWM4POL,PWM4CON,4
PWM4OUT,PWM4CON,5
PWM4EN,PWM4CON,7
PWM5DCL_DC0,PWM5DCL,6
PWM5DCL_DC1,PWM5DCL,7
PWM5DC0,PWM5DCL,6
PWM5DC1,PWM5DCL,7
PWM5DCL_PWMPW0,PWM5DCL,6
PWM5DCL_PWMPW1,PWM5DCL,7
PWM5DCH_DC2,PWM5DCH,0
PWM5DCH_DC3,PWM5DCH,1
PWM5DCH_DC4,PWM5DCH,2
PWM5DCH_DC5,PWM5DCH,3
PWM5DCH_DC6,PWM5DCH,4
PWM5DCH_DC7,PWM5DCH,5
PWM5DCH_DC8,PWM5DCH,6
PWM5DCH_DC9,PWM5DCH,7
PWM5DC2,PWM5DCH,0
PWM5DC3,PWM5DCH,1
PWM5DC4,PWM5DCH,2
PWM5DC5,PWM5DCH,3
PWM5DC6,PWM5DCH,4
PWM5DC7,PWM5DCH,5
PWM5DC8,PWM5DCH,6
PWM5DC9,PWM5DCH,7
PWM5DCH_PWMPW2,PWM5DCH,0
PWM5DCH_PWMPW3,PWM5DCH,1
PWM5DCH_PWMPW4,PWM5DCH,2
PWM5DCH_PWMPW5,PWM5DCH,3
PWM5DCH_PWMPW6,PWM5DCH,4
PWM5DCH_PWMPW7,PWM5DCH,5
PWM5DCH_PWMPW8,PWM5DCH,6
PWM5DCH_PWMPW9,PWM5DCH,7
POL_PWM5CON,PWM5CON,4
OUT_PWM5CON,PWM5CON,5
PWM5CON_EN,PWM5CON,7
PWM5POL,PWM5CON,4
PWM5OUT,PWM5CON,5
PWM5EN,PWM5CON,7
PWM6DCL_DC0,PWM6DCL,6
PWM6DCL_DC1,PWM6DCL,7
PWM6DC0,PWM6DCL,6
PWM6DC1,PWM6DCL,7
PWM6DCL_PWMPW0,PWM6DCL,6
PWM6DCL_PWMPW1,PWM6DCL,7
PWM6DCH_DC2,PWM6DCH,0
PWM6DCH_DC3,PWM6DCH,1
PWM6DCH_DC4,PWM6DCH,2
PWM6DCH_DC5,PWM6DCH,3
PWM6DCH_DC6,PWM6DCH,4
PWM6DCH_DC7,PWM6DCH,5
PWM6DCH_DC8,PWM6DCH,6
PWM6DCH_DC9,PWM6DCH,7
PWM6DC2,PWM6DCH,0
PWM6DC3,PWM6DCH,1
PWM6DC4,PWM6DCH,2
PWM6DC5,PWM6DCH,3
PWM6DC6,PWM6DCH,4
PWM6DC7,PWM6DCH,5
PWM6DC8,PWM6DCH,6
PWM6DC9,PWM6DCH,7
PWM6DCH_PWMPW2,PWM6DCH,0
PWM6DCH_PWMPW3,PWM6DCH,1
PWM6DCH_PWMPW4,PWM6DCH,2
PWM6DCH_PWMPW5,PWM6DCH,3
PWM6DCH_PWMPW6,PWM6DCH,4
PWM6DCH_PWMPW7,PWM6DCH,5
PWM6DCH_PWMPW8,PWM6DCH,6
PWM6DCH_PWMPW9,PWM6DCH,7
POL_PWM6CON,PWM6CON,4
OUT_PWM6CON,PWM6CON,5
PWM6CON_EN,PWM6CON,7
PWM6POL,PWM6CON,4
PWM6OUT,PWM6CON,5
PWM6EN,PWM6CON,7
NCO1ACC0,NCO1ACCL,0
NCO1ACC1,NCO1ACCL,1
NCO1ACC2,NCO1ACCL,2
NCO1ACC3,NCO1ACCL,3
NCO1ACC4,NCO1ACCL,4
NCO1ACC5,NCO1ACCL,5
NCO1ACC6,NCO1ACCL,6
NCO1ACC7,NCO1ACCL,7
NCO1ACC8,NCO1ACCH,0
NCO1ACC9,NCO1ACCH,1
NCO1ACC10,NCO1ACCH,2
NCO1ACC11,NCO1ACCH,3
NCO1ACC12,NCO1ACCH,4
NCO1ACC13,NCO1ACCH,5
NCO1ACC14,NCO1ACCH,6
NCO1ACC15,NCO1ACCH,7
NCO1ACC16,NCO1ACCU,0
NCO1ACC17,NCO1ACCU,1
NCO1ACC18,NCO1ACCU,2
NCO1ACC19,NCO1ACCU,3
NCO1INC0,NCO1INCL,0
NCO1INC1,NCO1INCL,1
NCO1INC2,NCO1INCL,2
NCO1INC3,NCO1INCL,3
NCO1INC4,NCO1INCL,4
NCO1INC5,NCO1INCL,5
NCO1INC6,NCO1INCL,6
NCO1INC7,NCO1INCL,7
NCO1INC8,NCO1INCH,0
NCO1INC9,NCO1INCH,1
NCO1INC10,NCO1INCH,2
NCO1INC11,NCO1INCH,3
NCO1INC12,NCO1INCH,4
NCO1INC13,NCO1INCH,5
NCO1INC14,NCO1INCH,6
NCO1INC15,NCO1INCH,7
NCO1INC16,NCO1INCU,0
NCO1INC17,NCO1INCU,1
NCO1INC18,NCO1INCU,2
NCO1INC19,NCO1INCU,3
N1PFM,NCO1CON,0
N1POL,NCO1CON,4
N1OUT,NCO1CON,5
N1EN,NCO1CON,7
N1CKS0,NCO1CLK,0
N1CKS1,NCO1CLK,1
N1CKS2,NCO1CLK,2
N1CKS3,NCO1CLK,3
N1PWS0,NCO1CLK,5
N1PWS1,NCO1CLK,6
N1PWS2,NCO1CLK,7
TMR0L0,TMR0,0
TMR0L1,TMR0,1
TMR0L2,TMR0,2
TMR0L3,TMR0,3
TMR0L4,TMR0,4
TMR0L5,TMR0,5
TMR0L6,TMR0,6
TMR0L7,TMR0,7
TMR0L_TMR0L0,TMR0L,0
TMR0L_TMR0L1,TMR0L,1
TMR0L_TMR0L2,TMR0L,2
TMR0L_TMR0L3,TMR0L,3
TMR0L_TMR0L4,TMR0L,4
TMR0L_TMR0L5,TMR0L,5
TMR0L_TMR0L6,TMR0L,6
TMR0L_TMR0L7,TMR0L,7
TMR0H0,PR0,0
TMR0H1,PR0,1
TMR0H2,PR0,2
TMR0H3,PR0,3
TMR0H4,PR0,4
TMR0H5,PR0,5
TMR0H6,PR0,6
TMR0H7,PR0,7
T0PR0,PR0,0
T0PR1,PR0,1
T0PR2,PR0,2
T0PR3,PR0,3
T0PR4,PR0,4
T0PR5,PR0,5
T0PR6,PR0,6
T0PR7,PR0,7
TMR0H_TMR0H0,TMR0H,0
TMR0H_TMR0H1,TMR0H,1
TMR0H_TMR0H2,TMR0H,2
TMR0H_TMR0H3,TMR0H,3
TMR0H_TMR0H4,TMR0H,4
TMR0H_TMR0H5,TMR0H,5
TMR0H_TMR0H6,TMR0H,6
TMR0H_TMR0H7,TMR0H,7
TMR0H_T0PR0,TMR0H,0
TMR0H_T0PR1,TMR0H,1
TMR0H_T0PR2,TMR0H,2
TMR0H_T0PR3,TMR0H,3
TMR0H_T0PR4,TMR0H,4
TMR0H_T0PR5,TMR0H,5
TMR0H_T0PR6,TMR0H,6
TMR0H_T0PR7,TMR0H,7
T016BIT,T0CON0,4
T0OUT,T0CON0,5
T0EN,T0CON0,7
T0OUTPS0,T0CON0,0
T0OUTPS1,T0CON0,1
T0OUTPS2,T0CON0,2
T0OUTPS3,T0CON0,3
T0ASYNC,T0CON1,4
T0CKPS0,T0CON1,0
T0CKPS1,T0CON1,1
T0CKPS2,T0CON1,2
T0CKPS3,T0CON1,3
T0CS0,T0CON1,5
T0CS1,T0CON1,6
T0CS2,T0CON1,7
T0PS0,T0CON1,0
T0PS1,T0CON1,1
T0PS2,T0CON1,2
T0PS3,T0CON1,3
CS,CWG1CLKCON,0
CWG1CS,CWG1CLKCON,0
CWG1DAT0,CWG1DAT,0
CWG1DAT1,CWG1DAT,1
CWG1DAT2,CWG1DAT,2
CWG1DAT3,CWG1DAT,3
DBR0,CWG1DBR,0
DBR1,CWG1DBR,1
DBR2,CWG1DBR,2
DBR3,CWG1DBR,3
DBR4,CWG1DBR,4
DBR5,CWG1DBR,5
CWG1DBR0,CWG1DBR,0
CWG1DBR1,CWG1DBR,1
CWG1DBR2,CWG1DBR,2
CWG1DBR3,CWG1DBR,3
CWG1DBR4,CWG1DBR,4
CWG1DBR5,CWG1DBR,5
DBF0,CWG1DBF,0
DBF1,CWG1DBF,1
DBF2,CWG1DBF,2
DBF3,CWG1DBF,3
DBF4,CWG1DBF,4
DBF5,CWG1DBF,5
CWG1DBF0,CWG1DBF,0
CWG1DBF1,CWG1DBF,1
CWG1DBF2,CWG1DBF,2
CWG1DBF3,CWG1DBF,3
CWG1DBF4,CWG1DBF,4
CWG1DBF5,CWG1DBF,5
LD,CWG1CON0,6
CWG1CON0_EN,CWG1CON0,7
CWG1CON0_MODE0,CWG1CON0,0
CWG1CON0_MODE1,CWG1CON0,1
CWG1CON0_MODE2,CWG1CON0,2
G1EN,CWG1CON0,7
CWG1LD,CWG1CON0,6
CWG1EN,CWG1CON0,7
CWG1MODE0,CWG1CON0,0
CWG1MODE1,CWG1CON0,1
CWG1MODE2,CWG1CON0,2
POLA,CWG1CON1,0
POLB,CWG1CON1,1
POLC,CWG1CON1,2
POLD,CWG1CON1,3
IN,CWG1CON1,5
CWG1POLA,CWG1CON1,0
CWG1POLB,CWG1CON1,1
CWG1POLC,CWG1CON1,2
CWG1POLD,CWG1CON1,3
CWG1IN,CWG1CON1,5
REN,CWG1AS0,6
SHUTDOWN,CWG1AS0,7
LSAC0,CWG1AS0,2
LSAC1,CWG1AS0,3
LSBD0,CWG1AS0,4
LSBD1,CWG1AS0,5
CWG1REN,CWG1AS0,6
CWG1SHUTDOWN,CWG1AS0,7
CWG1LSAC0,CWG1AS0,2
CWG1LSAC1,CWG1AS0,3
CWG1LSBD0,CWG1AS0,4
CWG1LSBD1,CWG1AS0,5
AS0E,CWG1AS1,0
AS1E,CWG1AS1,1
AS2E,CWG1AS1,2
AS3E,CWG1AS1,3
AS4E,CWG1AS1,4
STRA,CWG1STR,0
STRB,CWG1STR,1
STRC,CWG1STR,2
STRD,CWG1STR,3
OVRA,CWG1STR,4
OVRB,CWG1STR,5
OVRC,CWG1STR,6
OVRD,CWG1STR,7
CWG1STRA,CWG1STR,0
CWG1STRB,CWG1STR,1
CWG1STRC,CWG1STR,2
CWG1STRD,CWG1STR,3
CWG1OVRA,CWG1STR,4
CWG1OVRB,CWG1STR,5
CWG1OVRC,CWG1STR,6
CWG1OVRD,CWG1STR,7
INTF,PIR0,0
IOCIF,PIR0,4
TMR0IF,PIR0,5
C1IF,PIR2,0
C2IF,PIR2,1
ZCDIF,PIR2,6
SSP1IF,PIR3,0
BCL1IF,PIR3,1
TX1IF,PIR3,4
RC1IF,PIR3,5
TX2IF,PIR3,6
RC2IF,PIR3,7
TMR1IF,PIR4,0
TMR2IF,PIR4,1
TMR1GIF,PIR5,0
CLC1IF,PIR5,4
CLC2IF,PIR5,5
CLC3IF,PIR5,6
CLC4IF,PIR5,7
CCP1IF,PIR6,0
CCP2IF,PIR6,1
CWG1IF,PIR7,0
NCO1IF,PIR7,4
NVMIF,PIR7,5
NCOIF,PIR7,4
INTE,PIE0,0
IOCIE,PIE0,4
TMR0IE,PIE0,5
C1IE,PIE2,0
C2IE,PIE2,1
ZCDIE,PIE2,6
SSP1IE,PIE3,0
BCL1IE,PIE3,1
TX1IE,PIE3,4
RC1IE,PIE3,5
TX2IE,PIE3,6
RC2IE,PIE3,7
TMR1IE,PIE4,0
TMR2IE,PIE4,1
TMR1GIE,PIE5,0
CLC1IE,PIE5,4
CLC2IE,PIE5,5
CLC3IE,PIE5,6
CLC4IE,PIE5,7
CCP1IE,PIE6,0
CCP2IE,PIE6,1
CWG1IE,PIE7,0
NCO1IE,PIE7,4
NVMIE,PIE7,5
NCOIE,PIE7,4
IOCMD,PMD0,0
CLKRMD,PMD0,1
NVMMD,PMD0,2
FVRMD,PMD0,6
SYSCMD,PMD0,7
ZCDMD,PMD2,0
CMP1MD,PMD2,1
CMP2MD,PMD2,2
ADCMD,PMD2,5
DAC1MD,PMD2,6
CCP1MD,PMD3,0
CCP2MD,PMD3,1
PWM3MD,PMD3,2
PWM4MD,PMD3,3
PWM5MD,PMD3,4
PWM6MD,PMD3,5
CWG1MD,PMD4,0
MSSP1MD,PMD4,4
UART1MD,PMD4,6
UART2MD,PMD4,7
CLC1MD,PMD5,1
CLC2MD,PMD5,2
CLC3MD,PMD5,3
CLC4MD,PMD5,4
WDTCON0_SEN,WDTCON0,0
SWDTEN,WDTCON0,0
WDTSEN,WDTCON0,0
WDTPS0,WDTCON0,1
WDTPS1,WDTCON0,2
WDTPS2,WDTCON0,3
WDTPS3,WDTCON0,4
WDTPS4,WDTCON0,5
WINDOW0,WDTCON1,0
WINDOW1,WDTCON1,1
WINDOW2,WDTCON1,2
WDTWINDOW0,WDTCON1,0
WDTWINDOW1,WDTCON1,1
WDTWINDOW2,WDTCON1,2
WDTCS0,WDTCON1,4
WDTCS1,WDTCON1,5
WDTCS2,WDTCON1,6
PSCNT0,WDTPSL,0
PSCNT1,WDTPSL,1
PSCNT2,WDTPSL,2
PSCNT3,WDTPSL,3
PSCNT4,WDTPSL,4
PSCNT5,WDTPSL,5
PSCNT6,WDTPSL,6
PSCNT7,WDTPSL,7
WDTPSCNT0,WDTPSL,0
WDTPSCNT1,WDTPSL,1
WDTPSCNT2,WDTPSL,2
WDTPSCNT3,WDTPSL,3
WDTPSCNT4,WDTPSL,4
WDTPSCNT5,WDTPSL,5
WDTPSCNT6,WDTPSL,6
WDTPSCNT7,WDTPSL,7
PSCNT8,WDTPSH,0
PSCNT9,WDTPSH,1
PSCNT10,WDTPSH,2
PSCNT11,WDTPSH,3
PSCNT12,WDTPSH,4
PSCNT13,WDTPSH,5
PSCNT14,WDTPSH,6
PSCNT15,WDTPSH,7
WDTPSCNT8,WDTPSH,0
WDTPSCNT9,WDTPSH,1
WDTPSCNT10,WDTPSH,2
WDTPSCNT11,WDTPSH,3
WDTPSCNT12,WDTPSH,4
WDTPSCNT13,WDTPSH,5
WDTPSCNT14,WDTPSH,6
WDTPSCNT15,WDTPSH,7
PSCNT16,WDTTMR,0
PSCNT17,WDTTMR,1
STATE,WDTTMR,2
WDTPSCNT16,WDTTMR,0
WDTPSCNT17,WDTTMR,1
WDTSTATE,WDTTMR,2
WDTTMR0,WDTTMR,3
WDTTMR1,WDTTMR,4
WDTTMR2,WDTTMR,5
WDTTMR3,WDTTMR,6
WDTTMR4,WDTTMR,7
BORRDY,BORCON,0
SBOREN,BORCON,7
VREGPM,VREGCON,1
NOT_BOR,PCON0,0
NOT_POR,PCON0,1
NOT_RI,PCON0,2
NOT_RMCLR,PCON0,3
NOT_RWDT,PCON0,4
NOT_WDTWV,PCON0,5
STKUNF,PCON0,6
STKOVF,PCON0,7
NOT_MEMV,PCON1,1
NVMADRL0,NVMADRL,0
NVMADRL1,NVMADRL,1
NVMADRL2,NVMADRL,2
NVMADRL3,NVMADRL,3
NVMADRL4,NVMADRL,4
NVMADRL5,NVMADRL,5
NVMADRL6,NVMADRL,6
NVMADRL7,NVMADRL,7
NVMADRH0,NVMADRH,0
NVMADRH1,NVMADRH,1
NVMADRH2,NVMADRH,2
NVMADRH3,NVMADRH,3
NVMADRH4,NVMADRH,4
NVMADRH5,NVMADRH,5
NVMADRH6,NVMADRH,6
NVMDATL0,NVMDATL,0
NVMDATL1,NVMDATL,1
NVMDATL2,NVMDATL,2
NVMDATL3,NVMDATL,3
NVMDATL4,NVMDATL,4
NVMDATL5,NVMDATL,5
NVMDATL6,NVMDATL,6
NVMDATL7,NVMDATL,7
NVMDATH0,NVMDATH,0
NVMDATH1,NVMDATH,1
NVMDATH2,NVMDATH,2
NVMDATH3,NVMDATH,3
NVMDATH4,NVMDATH,4
NVMDATH5,NVMDATH,5
RD,NVMCON1,0
WR,NVMCON1,1
WREN,NVMCON1,2
WRERR,NVMCON1,3
FREE,NVMCON1,4
LWLO,NVMCON1,5
NVMREGS,NVMCON1,6
DOE,CPUDOZE,4
ROI,CPUDOZE,5
DOZEN,CPUDOZE,6
IDLEN,CPUDOZE,7
DOZE0,CPUDOZE,0
DOZE1,CPUDOZE,1
DOZE2,CPUDOZE,2
CDIV0,OSCCON2,0
CDIV1,OSCCON2,1
CDIV2,OSCCON2,2
CDIV3,OSCCON2,3
COSC0,OSCCON2,4
COSC1,OSCCON2,5
COSC2,OSCCON2,6
NOSCR,OSCCON3,3
ORDY,OSCCON3,4
SOSCPWR,OSCCON3,6
CSWHOLD,OSCCON3,7
PLLR,OSCSTAT,0
ADOR,OSCSTAT,2
SOR,OSCSTAT,3
LFOR,OSCSTAT,4
MFOR,OSCSTAT,5
HFOR,OSCSTAT,6
EXTOR,OSCSTAT,7
ADOEN,OSCEN,2
SOSCEN,OSCEN,3
LFOEN,OSCEN,4
MFOEN,OSCEN,5
HFOEN,OSCEN,6
EXTOEN,OSCEN,7
HFTUN0,OSCTUNE,0
HFTUN1,OSCTUNE,1
HFTUN2,OSCTUNE,2
HFTUN3,OSCTUNE,3
HFTUN4,OSCTUNE,4
HFTUN5,OSCTUNE,5
HFFRQ0,OSCFRQ,0
HFFRQ1,OSCFRQ,1
HFFRQ2,OSCFRQ,2
CLKREN,CLKRCON,7
CLKRDIV0,CLKRCON,0
CLKRDIV1,CLKRCON,1
CLKRDIV2,CLKRCON,2
CLKRDC0,CLKRCON,3
CLKRDC1,CLKRCON,4
CLKRCLK0,CLKRCLK,0
CLKRCLK1,CLKRCLK,1
CLKRCLK2,CLKRCLK,2
CLKRCLK3,CLKRCLK,3
TSRNG,FVRCON,4
TSEN,FVRCON,5
FVRRDY,FVRCON,6
FVREN,FVRCON,7
ADFVR0,FVRCON,0
ADFVR1,FVRCON,1
CDAFVR0,FVRCON,2
CDAFVR1,FVRCON,3
NSS,DAC1CON0,0
OE2,DAC1CON0,4
OE1,DAC1CON0,5
DAC1CON0_EN,DAC1CON0,7
DAC1NSS,DAC1CON0,0
DAC1PSS0,DAC1CON0,2
DAC1PSS1,DAC1CON0,3
DAC1OE2,DAC1CON0,4
DAC1OE1,DAC1CON0,5
DAC1EN,DAC1CON0,7
PSS0,DAC1CON0,2
PSS1,DAC1CON0,3
DAC1R0,DAC1CON1,0
DAC1R1,DAC1CON1,1
DAC1R2,DAC1CON1,2
DAC1R3,DAC1CON1,3
DAC1R4,DAC1CON1,4
ZCDINTN,ZCDCON,0
ZCDINTP,ZCDCON,1
ZCDPOL,ZCDCON,4
ZCDOUT,ZCDCON,5
ZCDSEN,ZCDCON,7
MC1OUT,CMOUT,0
MC2OUT,CMOUT,1
C1OUT_CMOUT,CMOUT,0
C2OUT_CMOUT,CMOUT,1
CMSTAT_MC1OUT,CMSTAT,0
CMSTAT_MC2OUT,CMSTAT,1
C1OUT_CMSTAT,CMSTAT,0
C2OUT_CMSTAT,CMSTAT,1
SYNC_CM2CON0,CM2CON0,0
CM2CON0_HYS,CM2CON0,1
POL_CM2CON0,CM2CON0,4
OUT_CM2CON0,CM2CON0,6
CM2CON0_EN,CM2CON0,7
C2SYNC,CM2CON0,0
C2HYS,CM2CON0,1
C2POL,CM2CON0,4
C2OUT_CM2CON0,CM2CON0,6
C2EN,CM2CON0,7
INTN_CM2CON1,CM2CON1,0
INTP_CM2CON1,CM2CON1,1
C2INTN,CM2CON1,0
C2INTP,CM2CON1,1
CM2NCH_NCH0,CM2NCH,0
CM2NCH_NCH1,CM2NCH,1
CM2NCH_NCH2,CM2NCH,2
C2NCH0,CM2NCH,0
C2NCH1,CM2NCH,1
C2NCH2,CM2NCH,2
CM2PCH_PCH0,CM2PCH,0
CM2PCH_PCH1,CM2PCH,1
CM2PCH_PCH2,CM2PCH,2
C2PCH0,CM2PCH,0
C2PCH1,CM2PCH,1
C2PCH2,CM2PCH,2
RC2STA_RX9D,RC2STA,0
RC2STA_OERR,RC2STA,1
RC2STA_FERR,RC2STA,2
RC2STA_ADDEN,RC2STA,3
RC2STA_CREN,RC2STA,4
RC2STA_SREN,RC2STA,5
RC2STA_RX9,RC2STA,6
RC2STA_SPEN,RC2STA,7
RCSTA2_RX9D,RCSTA2,0
RCSTA2_OERR,RCSTA2,1
RCSTA2_FERR,RCSTA2,2
RCSTA2_ADDEN,RCSTA2,3
RCSTA2_CREN,RCSTA2,4
RCSTA2_SREN,RCSTA2,5
RCSTA2_RX9,RCSTA2,6
RCSTA2_SPEN,RCSTA2,7
TX2STA_TX9D,TX2STA,0
TX2STA_TRMT,TX2STA,1
TX2STA_BRGH,TX2STA,2
TX2STA_SENDB,TX2STA,3
SYNC_TX2STA,TX2STA,4
TX2STA_TXEN,TX2STA,5
TX2STA_TX9,TX2STA,6
TX2STA_CSRC,TX2STA,7
TXSTA2_TX9D,TXSTA2,0
TXSTA2_TRMT,TXSTA2,1
TXSTA2_BRGH,TXSTA2,2
TXSTA2_SENDB,TXSTA2,3
SYNC_TXSTA2,TXSTA2,4
TXSTA2_TXEN,TXSTA2,5
TXSTA2_TX9,TXSTA2,6
TXSTA2_CSRC,TXSTA2,7
BAUD2CON_ABDEN,BAUD2CON,0
BAUD2CON_WUE,BAUD2CON,1
BAUD2CON_BRG16,BAUD2CON,3
BAUD2CON_SCKP,BAUD2CON,4
BAUD2CON_RCIDL,BAUD2CON,6
BAUD2CON_ABDOVF,BAUD2CON,7
BAUDCON2_ABDEN,BAUDCON2,0
BAUDCON2_WUE,BAUDCON2,1
BAUDCON2_BRG16,BAUDCON2,3
BAUDCON2_SCKP,BAUDCON2,4
BAUDCON2_RCIDL,BAUDCON2,6
BAUDCON2_ABDOVF,BAUDCON2,7
BAUDCTL2_ABDEN,BAUDCTL2,0
BAUDCTL2_WUE,BAUDCTL2,1
BAUDCTL2_BRG16,BAUDCTL2,3
BAUDCTL2_SCKP,BAUDCTL2,4
BAUDCTL2_RCIDL,BAUDCTL2,6
BAUDCTL2_ABDOVF,BAUDCTL2,7
MLC1OUT,CLCDATA,0
MLC2OUT,CLCDATA,1
MLC3OUT,CLCDATA,2
MLC4OUT,CLCDATA,3
LC2INTN,CLC2CON,3
LC2INTP,CLC2CON,4
LC2OUT,CLC2CON,5
LC2EN,CLC2CON,7
LC2MODE0,CLC2CON,0
LC2MODE1,CLC2CON,1
LC2MODE2,CLC2CON,2
INTN_CLC2CON,CLC2CON,3
INTP_CLC2CON,CLC2CON,4
OUT_CLC2CON,CLC2CON,5
CLC2CON_EN,CLC2CON,7
CLC2CON_MODE0,CLC2CON,0
CLC2CON_MODE1,CLC2CON,1
CLC2CON_MODE2,CLC2CON,2
LC2G1POL,CLC2POL,0
LC2G2POL,CLC2POL,1
LC2G3POL,CLC2POL,2
LC2G4POL,CLC2POL,3
LC2POL,CLC2POL,7
CLC2POL_G1POL,CLC2POL,0
CLC2POL_G2POL,CLC2POL,1
CLC2POL_G3POL,CLC2POL,2
CLC2POL_G4POL,CLC2POL,3
POL_CLC2POL,CLC2POL,7
LC2D1S0,CLC2SEL0,0
LC2D1S1,CLC2SEL0,1
LC2D1S2,CLC2SEL0,2
LC2D1S3,CLC2SEL0,3
LC2D1S4,CLC2SEL0,4
LC2D1S5,CLC2SEL0,5
CLC2SEL0_D1S0,CLC2SEL0,0
CLC2SEL0_D1S1,CLC2SEL0,1
CLC2SEL0_D1S2,CLC2SEL0,2
CLC2SEL0_D1S3,CLC2SEL0,3
CLC2SEL0_D1S4,CLC2SEL0,4
CLC2SEL0_D1S5,CLC2SEL0,5
LC2D2S0,CLC2SEL1,0
LC2D2S1,CLC2SEL1,1
LC2D2S2,CLC2SEL1,2
LC2D2S3,CLC2SEL1,3
LC2D2S4,CLC2SEL1,4
LC2D2S5,CLC2SEL1,5
CLC2SEL1_D2S0,CLC2SEL1,0
CLC2SEL1_D2S1,CLC2SEL1,1
CLC2SEL1_D2S2,CLC2SEL1,2
CLC2SEL1_D2S3,CLC2SEL1,3
CLC2SEL1_D2S4,CLC2SEL1,4
CLC2SEL1_D2S5,CLC2SEL1,5
LC2D3S0,CLC2SEL2,0
LC2D3S1,CLC2SEL2,1
LC2D3S2,CLC2SEL2,2
LC2D3S3,CLC2SEL2,3
LC2D3S4,CLC2SEL2,4
LC2D3S5,CLC2SEL2,5
CLC2SEL2_D3S0,CLC2SEL2,0
CLC2SEL2_D3S1,CLC2SEL2,1
CLC2SEL2_D3S2,CLC2SEL2,2
CLC2SEL2_D3S3,CLC2SEL2,3
CLC2SEL2_D3S4,CLC2SEL2,4
CLC2SEL2_D3S5,CLC2SEL2,5
LC2D4S0,CLC2SEL3,0
LC2D4S1,CLC2SEL3,1
LC2D4S2,CLC2SEL3,2
LC2D4S3,CLC2SEL3,3
LC2D4S4,CLC2SEL3,4
LC2D4S5,CLC2SEL3,5
CLC2SEL3_D4S0,CLC2SEL3,0
CLC2SEL3_D4S1,CLC2SEL3,1
CLC2SEL3_D4S2,CLC2SEL3,2
CLC2SEL3_D4S3,CLC2SEL3,3
CLC2SEL3_D4S4,CLC2SEL3,4
CLC2SEL3_D4S5,CLC2SEL3,5
LC2G1D1N,CLC2GLS0,0
LC2G1D1T,CLC2GLS0,1
LC2G1D2N,CLC2GLS0,2
LC2G1D2T,CLC2GLS0,3
LC2G1D3N,CLC2GLS0,4
LC2G1D3T,CLC2GLS0,5
LC2G1D4N,CLC2GLS0,6
LC2G1D4T,CLC2GLS0,7
CLC2GLS0_D1N,CLC2GLS0,0
CLC2GLS0_D1T,CLC2GLS0,1
CLC2GLS0_D2N,CLC2GLS0,2
CLC2GLS0_D2T,CLC2GLS0,3
CLC2GLS0_D3N,CLC2GLS0,4
CLC2GLS0_D3T,CLC2GLS0,5
CLC2GLS0_D4N,CLC2GLS0,6
CLC2GLS0_D4T,CLC2GLS0,7
LC2G2D1N,CLC2GLS1,0
LC2G2D1T,CLC2GLS1,1
LC2G2D2N,CLC2GLS1,2
LC2G2D2T,CLC2GLS1,3
LC2G2D3N,CLC2GLS1,4
LC2G2D3T,CLC2GLS1,5
LC2G2D4N,CLC2GLS1,6
LC2G2D4T,CLC2GLS1,7
CLC2GLS1_D1N,CLC2GLS1,0
CLC2GLS1_D1T,CLC2GLS1,1
CLC2GLS1_D2N,CLC2GLS1,2
CLC2GLS1_D2T,CLC2GLS1,3
CLC2GLS1_D3N,CLC2GLS1,4
CLC2GLS1_D3T,CLC2GLS1,5
CLC2GLS1_D4N,CLC2GLS1,6
CLC2GLS1_D4T,CLC2GLS1,7
LC2G3D1N,CLC2GLS2,0
LC2G3D1T,CLC2GLS2,1
LC2G3D2N,CLC2GLS2,2
LC2G3D2T,CLC2GLS2,3
LC2G3D3N,CLC2GLS2,4
LC2G3D3T,CLC2GLS2,5
LC2G3D4N,CLC2GLS2,6
LC2G3D4T,CLC2GLS2,7
CLC2GLS2_D1N,CLC2GLS2,0
CLC2GLS2_D1T,CLC2GLS2,1
CLC2GLS2_D2N,CLC2GLS2,2
CLC2GLS2_D2T,CLC2GLS2,3
CLC2GLS2_D3N,CLC2GLS2,4
CLC2GLS2_D3T,CLC2GLS2,5
CLC2GLS2_D4N,CLC2GLS2,6
CLC2GLS2_D4T,CLC2GLS2,7
LC2G4D1N,CLC2GLS3,0
LC2G4D1T,CLC2GLS3,1
LC2G4D2N,CLC2GLS3,2
LC2G4D2T,CLC2GLS3,3
LC2G4D3N,CLC2GLS3,4
LC2G4D3T,CLC2GLS3,5
LC2G4D4N,CLC2GLS3,6
LC2G4D4T,CLC2GLS3,7
CLC2GLS3_G4D1N,CLC2GLS3,0
CLC2GLS3_G4D1T,CLC2GLS3,1
CLC2GLS3_G4D2N,CLC2GLS3,2
CLC2GLS3_G4D2T,CLC2GLS3,3
CLC2GLS3_G4D3N,CLC2GLS3,4
CLC2GLS3_G4D3T,CLC2GLS3,5
CLC2GLS3_G4D4N,CLC2GLS3,6
CLC2GLS3_G4D4T,CLC2GLS3,7
LC3INTN,CLC3CON,3
LC3INTP,CLC3CON,4
LC3OUT,CLC3CON,5
LC3EN,CLC3CON,7
LC3MODE0,CLC3CON,0
LC3MODE1,CLC3CON,1
LC3MODE2,CLC3CON,2
INTN_CLC3CON,CLC3CON,3
INTP_CLC3CON,CLC3CON,4
OUT_CLC3CON,CLC3CON,5
CLC3CON_EN,CLC3CON,7
CLC3CON_MODE0,CLC3CON,0
CLC3CON_MODE1,CLC3CON,1
CLC3CON_MODE2,CLC3CON,2
LC3G1POL,CLC3POL,0
LC3G2POL,CLC3POL,1
LC3G3POL,CLC3POL,2
LC3G4POL,CLC3POL,3
LC3POL,CLC3POL,7
CLC3POL_G1POL,CLC3POL,0
CLC3POL_G2POL,CLC3POL,1
CLC3POL_G3POL,CLC3POL,2
CLC3POL_G4POL,CLC3POL,3
POL_CLC3POL,CLC3POL,7
LC3D1S0,CLC3SEL0,0
LC3D1S1,CLC3SEL0,1
LC3D1S2,CLC3SEL0,2
LC3D1S3,CLC3SEL0,3
LC3D1S4,CLC3SEL0,4
LC3D1S5,CLC3SEL0,5
CLC3SEL0_D1S0,CLC3SEL0,0
CLC3SEL0_D1S1,CLC3SEL0,1
CLC3SEL0_D1S2,CLC3SEL0,2
CLC3SEL0_D1S3,CLC3SEL0,3
CLC3SEL0_D1S4,CLC3SEL0,4
CLC3SEL0_D1S5,CLC3SEL0,5
LC3D3S0,CLC3SEL2,0
LC3D3S1,CLC3SEL2,1
LC3D3S2,CLC3SEL2,2
LC3D3S3,CLC3SEL2,3
LC3D3S4,CLC3SEL2,4
LC3D3S5,CLC3SEL2,5
CLC3SEL2_D3S0,CLC3SEL2,0
CLC3SEL2_D3S1,CLC3SEL2,1
CLC3SEL2_D3S2,CLC3SEL2,2
CLC3SEL2_D3S3,CLC3SEL2,3
CLC3SEL2_D3S4,CLC3SEL2,4
CLC3SEL2_D3S5,CLC3SEL2,5
LC3D4S0,CLC3SEL3,0
LC3D4S1,CLC3SEL3,1
LC3D4S2,CLC3SEL3,2
LC3D4S3,CLC3SEL3,3
LC3D4S4,CLC3SEL3,4
LC3D4S5,CLC3SEL3,5
CLC3SEL3_D4S0,CLC3SEL3,0
CLC3SEL3_D4S1,CLC3SEL3,1
CLC3SEL3_D4S2,CLC3SEL3,2
CLC3SEL3_D4S3,CLC3SEL3,3
CLC3SEL3_D4S4,CLC3SEL3,4
CLC3SEL3_D4S5,CLC3SEL3,5
LC3G1D1N,CLC3GLS0,0
LC3G1D1T,CLC3GLS0,1
LC3G1D2N,CLC3GLS0,2
LC3G1D2T,CLC3GLS0,3
LC3G1D3N,CLC3GLS0,4
LC3G1D3T,CLC3GLS0,5
LC3G1D4N,CLC3GLS0,6
LC3G1D4T,CLC3GLS0,7
CLC3GLS0_D1N,CLC3GLS0,0
CLC3GLS0_D1T,CLC3GLS0,1
CLC3GLS0_D2N,CLC3GLS0,2
CLC3GLS0_D2T,CLC3GLS0,3
CLC3GLS0_D3N,CLC3GLS0,4
CLC3GLS0_D3T,CLC3GLS0,5
CLC3GLS0_D4N,CLC3GLS0,6
CLC3GLS0_D4T,CLC3GLS0,7
LC3G3D1N,CLC3GLS2,0
LC3G3D1T,CLC3GLS2,1
LC3G3D2N,CLC3GLS2,2
LC3G3D2T,CLC3GLS2,3
LC3G3D3N,CLC3GLS2,4
LC3G3D3T,CLC3GLS2,5
LC3G3D4N,CLC3GLS2,6
LC3G3D4T,CLC3GLS2,7
CLC3GLS2_D1N,CLC3GLS2,0
CLC3GLS2_D1T,CLC3GLS2,1
CLC3GLS2_D2N,CLC3GLS2,2
CLC3GLS2_D2T,CLC3GLS2,3
CLC3GLS2_D3N,CLC3GLS2,4
CLC3GLS2_D3T,CLC3GLS2,5
CLC3GLS2_D4N,CLC3GLS2,6
CLC3GLS2_D4T,CLC3GLS2,7
LC3G4D1N,CLC3GLS3,0
LC3G4D1T,CLC3GLS3,1
LC3G4D2N,CLC3GLS3,2
LC3G4D2T,CLC3GLS3,3
LC3G4D3N,CLC3GLS3,4
LC3G4D3T,CLC3GLS3,5
LC3G4D4N,CLC3GLS3,6
LC3G4D4T,CLC3GLS3,7
CLC3GLS3_G4D1N,CLC3GLS3,0
CLC3GLS3_G4D1T,CLC3GLS3,1
CLC3GLS3_G4D2N,CLC3GLS3,2
CLC3GLS3_G4D2T,CLC3GLS3,3
CLC3GLS3_G4D3N,CLC3GLS3,4
CLC3GLS3_G4D3T,CLC3GLS3,5
CLC3GLS3_G4D4N,CLC3GLS3,6
CLC3GLS3_G4D4T,CLC3GLS3,7
LC4INTN,CLC4CON,3
LC4INTP,CLC4CON,4
LC4OUT,CLC4CON,5
LC4EN,CLC4CON,7
LC4MODE0,CLC4CON,0
LC4MODE1,CLC4CON,1
LC4MODE2,CLC4CON,2
INTN_CLC4CON,CLC4CON,3
INTP_CLC4CON,CLC4CON,4
OUT_CLC4CON,CLC4CON,5
CLC4CON_EN,CLC4CON,7
CLC4CON_MODE0,CLC4CON,0
CLC4CON_MODE1,CLC4CON,1
CLC4CON_MODE2,CLC4CON,2
LC4G1POL,CLC4POL,0
LC4G2POL,CLC4POL,1
LC4G3POL,CLC4POL,2
LC4G4POL,CLC4POL,3
LC4POL,CLC4POL,7
CLC4POL_G1POL,CLC4POL,0
CLC4POL_G2POL,CLC4POL,1
CLC4POL_G3POL,CLC4POL,2
CLC4POL_G4POL,CLC4POL,3
POL_CLC4POL,CLC4POL,7
LC4D1S0,CLC4SEL0,0
LC4D1S1,CLC4SEL0,1
LC4D1S2,CLC4SEL0,2
LC4D1S3,CLC4SEL0,3
LC4D1S4,CLC4SEL0,4
LC4D1S5,CLC4SEL0,5
CLC4SEL0_D1S0,CLC4SEL0,0
CLC4SEL0_D1S1,CLC4SEL0,1
CLC4SEL0_D1S2,CLC4SEL0,2
CLC4SEL0_D1S3,CLC4SEL0,3
CLC4SEL0_D1S4,CLC4SEL0,4
CLC4SEL0_D1S5,CLC4SEL0,5
LC4D3S0,CLC4SEL2,0
LC4D3S1,CLC4SEL2,1
LC4D3S2,CLC4SEL2,2
LC4D3S3,CLC4SEL2,3
LC4D3S4,CLC4SEL2,4
LC4D3S5,CLC4SEL2,5
CLC4SEL2_D3S0,CLC4SEL2,0
CLC4SEL2_D3S1,CLC4SEL2,1
CLC4SEL2_D3S2,CLC4SEL2,2
CLC4SEL2_D3S3,CLC4SEL2,3
CLC4SEL2_D3S4,CLC4SEL2,4
CLC4SEL2_D3S5,CLC4SEL2,5
LC4D4S0,CLC4SEL3,0
LC4D4S1,CLC4SEL3,1
LC4D4S2,CLC4SEL3,2
LC4D4S3,CLC4SEL3,3
LC4D4S4,CLC4SEL3,4
LC4D4S5,CLC4SEL3,5
CLC4SEL3_D4S0,CLC4SEL3,0
CLC4SEL3_D4S1,CLC4SEL3,1
CLC4SEL3_D4S2,CLC4SEL3,2
CLC4SEL3_D4S3,CLC4SEL3,3
CLC4SEL3_D4S4,CLC4SEL3,4
CLC4SEL3_D4S5,CLC4SEL3,5
LC4G1D1N,CLC4GLS0,0
LC4G1D1T,CLC4GLS0,1
LC4G1D2N,CLC4GLS0,2
LC4G1D2T,CLC4GLS0,3
LC4G1D3N,CLC4GLS0,4
LC4G1D3T,CLC4GLS0,5
LC4G1D4N,CLC4GLS0,6
LC4G1D4T,CLC4GLS0,7
CLC4GLS0_D1N,CLC4GLS0,0
CLC4GLS0_D1T,CLC4GLS0,1
CLC4GLS0_D2N,CLC4GLS0,2
CLC4GLS0_D2T,CLC4GLS0,3
CLC4GLS0_D3N,CLC4GLS0,4
CLC4GLS0_D3T,CLC4GLS0,5
CLC4GLS0_D4N,CLC4GLS0,6
CLC4GLS0_D4T,CLC4GLS0,7
LC4G3D1N,CLC4GLS2,0
LC4G3D1T,CLC4GLS2,1
LC4G3D2N,CLC4GLS2,2
LC4G3D2T,CLC4GLS2,3
LC4G3D3N,CLC4GLS2,4
LC4G3D3T,CLC4GLS2,5
LC4G3D4N,CLC4GLS2,6
LC4G3D4T,CLC4GLS2,7
CLC4GLS2_D1N,CLC4GLS2,0
CLC4GLS2_D1T,CLC4GLS2,1
CLC4GLS2_D2N,CLC4GLS2,2
CLC4GLS2_D2T,CLC4GLS2,3
CLC4GLS2_D3N,CLC4GLS2,4
CLC4GLS2_D3T,CLC4GLS2,5
CLC4GLS2_D4N,CLC4GLS2,6
CLC4GLS2_D4T,CLC4GLS2,7
LC4G4D1N,CLC4GLS3,0
LC4G4D1T,CLC4GLS3,1
LC4G4D2N,CLC4GLS3,2
LC4G4D2T,CLC4GLS3,3
LC4G4D3N,CLC4GLS3,4
LC4G4D3T,CLC4GLS3,5
LC4G4D4N,CLC4GLS3,6
LC4G4D4T,CLC4GLS3,7
CLC4GLS3_G4D1N,CLC4GLS3,0
CLC4GLS3_G4D1T,CLC4GLS3,1
CLC4GLS3_G4D2N,CLC4GLS3,2
CLC4GLS3_G4D2T,CLC4GLS3,3
CLC4GLS3_G4D3N,CLC4GLS3,4
CLC4GLS3_G4D3T,CLC4GLS3,5
CLC4GLS3_G4D4N,CLC4GLS3,6
CLC4GLS3_G4D4T,CLC4GLS3,7
PPSLOCKED,PPSLOCK,0
INTPPS0,INTPPS,0
INTPPS1,INTPPS,1
INTPPS2,INTPPS,2
INTPPS3,INTPPS,3
INTPPS4,INTPPS,4
INTPPS5,INTPPS,5
T0CKIPPS0,T0CKIPPS,0
T0CKIPPS1,T0CKIPPS,1
T0CKIPPS2,T0CKIPPS,2
T0CKIPPS3,T0CKIPPS,3
T0CKIPPS4,T0CKIPPS,4
T0CKIPPS5,T0CKIPPS,5
T1CKIPPS0,T1CKIPPS,0
T1CKIPPS1,T1CKIPPS,1
T1CKIPPS2,T1CKIPPS,2
T1CKIPPS3,T1CKIPPS,3
T1CKIPPS4,T1CKIPPS,4
T1CKIPPS5,T1CKIPPS,5
T1GPPS0,T1GPPS,0
T1GPPS1,T1GPPS,1
T1GPPS2,T1GPPS,2
T1GPPS3,T1GPPS,3
T1GPPS4,T1GPPS,4
T1GPPS5,T1GPPS,5
T2INPPS0,T2INPPS,0
T2INPPS1,T2INPPS,1
T2INPPS2,T2INPPS,2
T2INPPS3,T2INPPS,3
T2INPPS4,T2INPPS,4
T2INPPS5,T2INPPS,5
CCP2PPS0,CCP2PPS,0
CCP2PPS1,CCP2PPS,1
CCP2PPS2,CCP2PPS,2
CCP2PPS3,CCP2PPS,3
CCP2PPS4,CCP2PPS,4
CCP2PPS5,CCP2PPS,5
CWG1PPS0,CWG1PPS,0
CWG1PPS1,CWG1PPS,1
CWG1PPS2,CWG1PPS,2
CWG1PPS3,CWG1PPS,3
CWG1PPS4,CWG1PPS,4
CWG1PPS5,CWG1PPS,5
CLCIN0PPS0,CLCIN0PPS,0
CLCIN0PPS1,CLCIN0PPS,1
CLCIN0PPS2,CLCIN0PPS,2
CLCIN0PPS3,CLCIN0PPS,3
CLCIN0PPS4,CLCIN0PPS,4
CLCIN0PPS5,CLCIN0PPS,5
CLCIN2PPS0,CLCIN2PPS,0
CLCIN2PPS1,CLCIN2PPS,1
CLCIN2PPS2,CLCIN2PPS,2
CLCIN2PPS3,CLCIN2PPS,3
CLCIN2PPS4,CLCIN2PPS,4
CLCIN2PPS5,CLCIN2PPS,5
CLCIN3PPS0,CLCIN3PPS,0
CLCIN3PPS1,CLCIN3PPS,1
CLCIN3PPS2,CLCIN3PPS,2
CLCIN3PPS3,CLCIN3PPS,3
CLCIN3PPS4,CLCIN3PPS,4
CLCIN3PPS5,CLCIN3PPS,5
ADACTPPS0,ADACTPPS,0
ADACTPPS1,ADACTPPS,1
ADACTPPS2,ADACTPPS,2
ADACTPPS3,ADACTPPS,3
ADACTPPS4,ADACTPPS,4
ADACTPPS5,ADACTPPS,5
SSP1CLKPPS0,SSP1CLKPPS,0
SSP1CLKPPS1,SSP1CLKPPS,1
SSP1CLKPPS2,SSP1CLKPPS,2
SSP1CLKPPS3,SSP1CLKPPS,3
SSP1CLKPPS4,SSP1CLKPPS,4
SSP1CLKPPS5,SSP1CLKPPS,5
SSP1DATPPS0,SSP1DATPPS,0
SSP1DATPPS1,SSP1DATPPS,1
SSP1DATPPS2,SSP1DATPPS,2
SSP1DATPPS3,SSP1DATPPS,3
SSP1DATPPS4,SSP1DATPPS,4
SSP1DATPPS5,SSP1DATPPS,5
SSP1SSPPS0,SSP1SSPPS,0
SSP1SSPPS1,SSP1SSPPS,1
SSP1SSPPS2,SSP1SSPPS,2
SSP1SSPPS3,SSP1SSPPS,3
SSP1SSPPS4,SSP1SSPPS,4
SSP1SSPPS5,SSP1SSPPS,5
RX2DTPPS0,RX2DTPPS,0
RX2DTPPS1,RX2DTPPS,1
RX2DTPPS2,RX2DTPPS,2
RX2DTPPS3,RX2DTPPS,3
RX2DTPPS4,RX2DTPPS,4
RX2DTPPS5,RX2DTPPS,5
TX2CKPPS0,TX2CKPPS,0
TX2CKPPS1,TX2CKPPS,1
TX2CKPPS2,TX2CKPPS,2
TX2CKPPS3,TX2CKPPS,3
TX2CKPPS4,TX2CKPPS,4
TX2CKPPS5,TX2CKPPS,5
RA0PPS0,RA0PPS,0
RA0PPS1,RA0PPS,1
RA0PPS2,RA0PPS,2
RA0PPS3,RA0PPS,3
RA0PPS4,RA0PPS,4
RA2PPS0,RA2PPS,0
RA2PPS1,RA2PPS,1
RA2PPS2,RA2PPS,2
RA2PPS3,RA2PPS,3
RA2PPS4,RA2PPS,4
RA3PPS0,RA3PPS,0
RA3PPS1,RA3PPS,1
RA3PPS2,RA3PPS,2
RA3PPS3,RA3PPS,3
RA3PPS4,RA3PPS,4
RA4PPS0,RA4PPS,0
RA4PPS1,RA4PPS,1
RA4PPS2,RA4PPS,2
RA4PPS3,RA4PPS,3
RA4PPS4,RA4PPS,4
RA5PPS0,RA5PPS,0
RA5PPS1,RA5PPS,1
RA5PPS2,RA5PPS,2
RA5PPS3,RA5PPS,3
RA5PPS4,RA5PPS,4
RB4PPS0,RB4PPS,0
RB4PPS1,RB4PPS,1
RB4PPS2,RB4PPS,2
RB4PPS3,RB4PPS,3
RB4PPS4,RB4PPS,4
RB5PPS0,RB5PPS,0
RB5PPS1,RB5PPS,1
RB5PPS2,RB5PPS,2
RB5PPS3,RB5PPS,3
RB5PPS4,RB5PPS,4
RB6PPS0,RB6PPS,0
RB6PPS1,RB6PPS,1
RB6PPS2,RB6PPS,2
RB6PPS3,RB6PPS,3
RB6PPS4,RB6PPS,4
RB7PPS0,RB7PPS,0
RB7PPS1,RB7PPS,1
RB7PPS2,RB7PPS,2
RB7PPS3,RB7PPS,3
RB7PPS4,RB7PPS,4
RC0PPS0,RC0PPS,0
RC0PPS1,RC0PPS,1
RC0PPS2,RC0PPS,2
RC0PPS3,RC0PPS,3
RC0PPS4,RC0PPS,4
RC2PPS0,RC2PPS,0
RC2PPS1,RC2PPS,1
RC2PPS2,RC2PPS,2
RC2PPS3,RC2PPS,3
RC2PPS4,RC2PPS,4
RC3PPS0,RC3PPS,0
RC3PPS1,RC3PPS,1
RC3PPS2,RC3PPS,2
RC3PPS3,RC3PPS,3
RC3PPS4,RC3PPS,4
RC4PPS0,RC4PPS,0
RC4PPS1,RC4PPS,1
RC4PPS2,RC4PPS,2
RC4PPS3,RC4PPS,3
RC4PPS4,RC4PPS,4
RC5PPS0,RC5PPS,0
RC5PPS1,RC5PPS,1
RC5PPS2,RC5PPS,2
RC5PPS3,RC5PPS,3
RC5PPS4,RC5PPS,4
RC6PPS0,RC6PPS,0
RC6PPS1,RC6PPS,1
RC6PPS2,RC6PPS,2
RC6PPS3,RC6PPS,3
RC6PPS4,RC6PPS,4
RC7PPS0,RC7PPS,0
RC7PPS1,RC7PPS,1
RC7PPS2,RC7PPS,2
RC7PPS3,RC7PPS,3
RC7PPS4,RC7PPS,4
ANSA0,ANSELA,0
ANSA1,ANSELA,1
ANSA2,ANSELA,2
ANSA4,ANSELA,4
ANSA5,ANSELA,5
WPUA0,WPUA,0
WPUA1,WPUA,1
WPUA2,WPUA,2
WPUA3,WPUA,3
WPUA4,WPUA,4
WPUA5,WPUA,5
ODCA0,ODCONA,0
ODCA1,ODCONA,1
ODCA2,ODCONA,2
ODCA4,ODCONA,4
ODCA5,ODCONA,5
SLRA0,SLRCONA,0
SLRA1,SLRCONA,1
SLRA2,SLRCONA,2
SLRA4,SLRCONA,4
SLRA5,SLRCONA,5
INLVLA0,INLVLA,0
INLVLA1,INLVLA,1
INLVLA2,INLVLA,2
INLVLA3,INLVLA,3
INLVLA4,INLVLA,4
INLVLA5,INLVLA,5
IOCAP0,IOCAP,0
IOCAP1,IOCAP,1
IOCAP2,IOCAP,2
IOCAP3,IOCAP,3
IOCAP4,IOCAP,4
IOCAP5,IOCAP,5
IOCAN0,IOCAN,0
IOCAN1,IOCAN,1
IOCAN2,IOCAN,2
IOCAN3,IOCAN,3
IOCAN4,IOCAN,4
IOCAN5,IOCAN,5
IOCAF0,IOCAF,0
IOCAF1,IOCAF,1
IOCAF2,IOCAF,2
IOCAF3,IOCAF,3
IOCAF4,IOCAF,4
IOCAF5,IOCAF,5
ANSB4,ANSELB,4
ANSB5,ANSELB,5
ANSB6,ANSELB,6
ANSB7,ANSELB,7
WPUB4,WPUB,4
WPUB5,WPUB,5
WPUB6,WPUB,6
WPUB7,WPUB,7
ODCB4,ODCONB,4
ODCB5,ODCONB,5
ODCB6,ODCONB,6
ODCB7,ODCONB,7
SLRB4,SLRCONB,4
SLRB5,SLRCONB,5
SLRB6,SLRCONB,6
SLRB7,SLRCONB,7
INLVLB4,INLVLB,4
INLVLB5,INLVLB,5
INLVLB6,INLVLB,6
INLVLB7,INLVLB,7
IOCBP4,IOCBP,4
IOCBP5,IOCBP,5
IOCBP6,IOCBP,6
IOCBP7,IOCBP,7
IOCBN4,IOCBN,4
IOCBN5,IOCBN,5
IOCBN6,IOCBN,6
IOCBN7,IOCBN,7
IOCBF4,IOCBF,4
IOCBF5,IOCBF,5
IOCBF6,IOCBF,6
IOCBF7,IOCBF,7
ANSC0,ANSELC,0
ANSC1,ANSELC,1
ANSC2,ANSELC,2
ANSC3,ANSELC,3
ANSC4,ANSELC,4
ANSC5,ANSELC,5
ANSC6,ANSELC,6
ANSC7,ANSELC,7
WPUC0,WPUC,0
WPUC1,WPUC,1
WPUC2,WPUC,2
WPUC3,WPUC,3
WPUC4,WPUC,4
WPUC5,WPUC,5
WPUC6,WPUC,6
WPUC7,WPUC,7
ODCC0,ODCONC,0
ODCC1,ODCONC,1
ODCC2,ODCONC,2
ODCC3,ODCONC,3
ODCC4,ODCONC,4
ODCC5,ODCONC,5
ODCC6,ODCONC,6
ODCC7,ODCONC,7
SLRC0,SLRCONC,0
SLRC1,SLRCONC,1
SLRC2,SLRCONC,2
SLRC3,SLRCONC,3
SLRC4,SLRCONC,4
SLRC5,SLRCONC,5
SLRC6,SLRCONC,6
SLRC7,SLRCONC,7
INLVLC0,INLVLC,0
INLVLC1,INLVLC,1
INLVLC2,INLVLC,2
INLVLC3,INLVLC,3
INLVLC4,INLVLC,4
INLVLC5,INLVLC,5
INLVLC6,INLVLC,6
INLVLC7,INLVLC,7
IOCCP0,IOCCP,0
IOCCP1,IOCCP,1
IOCCP2,IOCCP,2
IOCCP3,IOCCP,3
IOCCP4,IOCCP,4
IOCCP5,IOCCP,5
IOCCP6,IOCCP,6
IOCCP7,IOCCP,7
IOCCN0,IOCCN,0
IOCCN1,IOCCN,1
IOCCN2,IOCCN,2
IOCCN3,IOCCN,3
IOCCN4,IOCCN,4
IOCCN5,IOCCN,5
IOCCN6,IOCCN,6
IOCCN7,IOCCN,7
IOCCF0,IOCCF,0
IOCCF1,IOCCF,1
IOCCF2,IOCCF,2
IOCCF3,IOCCF,3
IOCCF4,IOCCF,4
IOCCF5,IOCCF,5
IOCCF6,IOCCF,6
IOCCF7,IOCCF,7
STATUS_SHAD0,STATUS_SHAD,0
STATUS_SHAD1,STATUS_SHAD,1
STATUS_SHAD2,STATUS_SHAD,2
STKPTR0,STKPTR,0
STKPTR1,STKPTR,1
STKPTR2,STKPTR,2
STKPTR3,STKPTR,3
STKPTR4,STKPTR,4
TOSL0,TOSL,0
TOSL1,TOSL,1
TOSL2,TOSL,2
TOSL3,TOSL,3
TOSL4,TOSL,4
TOSL5,TOSL,5
TOSL6,TOSL,6
TOSL7,TOSL,7
TOSH0,TOSH,0
TOSH1,TOSH,1
TOSH2,TOSH,2
TOSH3,TOSH,3
TOSH4,TOSH,4
TOSH5,TOSH,5
TOSH6,TOSH,6
TOSH7,TOSH,7

[FreeRAM]
20:7F
A0:EF
120:16F
1A0:1EF
220:26F
2A0:2EF
320:36F
3A0:3EF
420:46F
4A0:4EF
520:56F
5A0:5EF
620:64F

[NoBankRAM]
'NoBankRAM is somewhat misnamed - it is used for the defintion of (any) access bank locations
'If a memory location is defined in both NoBankRAM and FreeRAM, then the compiler knows that it is access bank RAM.
'If an SFR location is in one of the NoBankRAM ranges, then the compiler knows not to do any bank selection when accessing that register.

'The NoBankRAM section must include two ranges, one for access bank RAM, one for access bank SFRs, or there will be issues.
'The first range MUST be the ACCESS RAM range
'The first range is the FAST SFR range

'If there are no ranges defined in NoBankRAM, the compiler will try to guess them.
'On 18Fs, it will guess based on where the lowest SFR is, and from what the total RAM on the chip is. If there's only one range defined
'in the NoBankRAM locations, the compiler will assume that is the range for the RAM, and then will guess where the range for the access bank SFRs is.
70:7F

[Pins-DIP]
19,RA0(IO)
18,RA1(IO)
17,RA2(IO)
4,RA3(IO)
3,RA4(IO)
2,RA5(IO)
13,RB4(IO)
12,RB5(IO)
11,RB6(IO)
10,RB7(IO)
16,RC0(IO)
15,RC1(IO)
14,RC2(IO)
7,RC3(IO)
6,RC4(IO)
5,RC5(IO)
8,RC6(IO)
9,RC7(IO)
20,Vss
1,Vdd

[ConfigOps]
'For details of the config options see the microcontroller datasheet
'The first parameter is the configuration field that can be used to expose specific configuration bits
'The other parameters are the configuration field options that can be set
FEXTOSC=LP,XT,HS,RESERVED,OFF,ECL,ECM,ECH
RSTOSC=HFINT32,HFINTPLL,EXT4X,RESERVED,SOSC,LFINT,HFINT1,EXT1X
CLKOUTEN=ON,OFF
CSWEN=OFF,ON
FCMEN=OFF,ON
MCLRE=OFF,ON
PWRTE=ON,OFF
LPBOREN=ON,OFF
BOREN=OFF,SBOREN,NSLEEP,ON
BORV=HI,LO
ZCD=ON,OFF
PPS1WAY=OFF,ON
STVREN=OFF,ON
WDTCPS=WDTCPS_0,WDTCPS_1,WDTCPS_2,WDTCPS_3,WDTCPS_4,WDTCPS_5,WDTCPS_6,WDTCPS_7,WDTCPS_8,WDTCPS_9,WDTCPS_10,WDTCPS_11,WDTCPS_12,WDTCPS_13,WDTCPS_14,WDTCPS_15,WDTCPS_16,WDTCPS_17,WDTCPS_18,WDTCPS_19,WDTCPS_20,WDTCPS_21,WDTCPS_22,WDTCPS_23,WDTCPS_24,WDTCPS_25,WDTCPS_26,WDTCPS_27,WDTCPS_28,WDTCPS_29,WDTCPS_30,WDTCPS_31
WDTE=OFF,SWDTEN,NSLEEP,ON
WDTCWS=WDTCWS_0,WDTCWS_1,WDTCWS_2,WDTCWS_3,WDTCWS_4,WDTCWS_5,WDTCWS_6,WDTCWS_7
WDTCCS=LFINTOSC,HFINTOSC,SOSC,SC
BBSIZE=BB64K,BB32K,BB16K,BB8K,BB4K,BB2K,BB1K,BB512
BBEN=ON,OFF
SAFEN=ON,OFF
WRTAPP=ON,OFF
WRTB=ON,OFF
WRTC=ON,OFF
WRTSAF=ON,OFF
LVP=OFF,ON
CP=ON,OFF

[Config]
'For details of the config addresses see the microcontroller datasheet
FEXTOSC_LP,1,16376
FEXTOSC_XT,1,16377
FEXTOSC_HS,1,16378
FEXTOSC_Reserved,1,16379
FEXTOSC_OFF,1,16380
FEXTOSC_ECL,1,16381
FEXTOSC_ECM,1,16382
FEXTOSC_ECH,1,16383
RSTOSC_HFINT32,1,16271
RSTOSC_HFINTPLL,1,16287
RSTOSC_EXT4X,1,16303
RSTOSC_Reserved,1,16319
RSTOSC_SOSC,1,16335
RSTOSC_LFINT,1,16351
RSTOSC_HFINT1,1,16367
RSTOSC_EXT1X,1,16383
CLKOUTEN_ON,1,16127
CLKOUTEN_OFF,1,16383
CSWEN_OFF,1,14335
CSWEN_ON,1,16383
FCMEN_OFF,1,8191
FCMEN_ON,1,16383
MCLRE_OFF,2,16382
MCLRE_ON,2,16383
PWRTE_ON,2,16381
PWRTE_OFF,2,16383
LPBOREN_ON,2,16351
LPBOREN_OFF,2,16383
BOREN_OFF,2,16191
BOREN_SBOREN,2,16255
BOREN_NSLEEP,2,16319
BOREN_ON,2,16383
BORV_HI,2,15871
BORV_LO,2,16383
ZCD_ON,2,15359
ZCD_OFF,2,16383
PPS1WAY_OFF,2,14335
PPS1WAY_ON,2,16383
STVREN_OFF,2,12287
STVREN_ON,2,16383
WDTCPS_WDTCPS_0,3,16352
WDTCPS_WDTCPS_1,3,16353
WDTCPS_WDTCPS_2,3,16354
WDTCPS_WDTCPS_3,3,16355
WDTCPS_WDTCPS_4,3,16356
WDTCPS_WDTCPS_5,3,16357
WDTCPS_WDTCPS_6,3,16358
WDTCPS_WDTCPS_7,3,16359
WDTCPS_WDTCPS_8,3,16360
WDTCPS_WDTCPS_9,3,16361
WDTCPS_WDTCPS_10,3,16362
WDTCPS_WDTCPS_11,3,16363
WDTCPS_WDTCPS_12,3,16364
WDTCPS_WDTCPS_13,3,16365
WDTCPS_WDTCPS_14,3,16366
WDTCPS_WDTCPS_15,3,16367
WDTCPS_WDTCPS_16,3,16368
WDTCPS_WDTCPS_17,3,16369
WDTCPS_WDTCPS_18,3,16370
WDTCPS_WDTCPS_19,3,16371
WDTCPS_WDTCPS_20,3,16372
WDTCPS_WDTCPS_21,3,16373
WDTCPS_WDTCPS_22,3,16374
WDTCPS_WDTCPS_23,3,16375
WDTCPS_WDTCPS_24,3,16376
WDTCPS_WDTCPS_25,3,16377
WDTCPS_WDTCPS_26,3,16378
WDTCPS_WDTCPS_27,3,16379
WDTCPS_WDTCPS_28,3,16380
WDTCPS_WDTCPS_29,3,16381
WDTCPS_WDTCPS_30,3,16382
WDTCPS_WDTCPS_31,3,16383
WDTE_OFF,3,16287
WDTE_SWDTEN,3,16319
WDTE_NSLEEP,3,16351
WDTE_ON,3,16383
WDTCWS_WDTCWS_0,3,14591
WDTCWS_WDTCWS_1,3,14847
WDTCWS_WDTCWS_2,3,15103
WDTCWS_WDTCWS_3,3,15359
WDTCWS_WDTCWS_4,3,15615
WDTCWS_WDTCWS_5,3,15871
WDTCWS_WDTCWS_6,3,16127
WDTCWS_WDTCWS_7,3,16383
WDTCCS_LFINTOSC,3,2047
WDTCCS_HFINTOSC,3,4095
WDTCCS_SOSC,3,6143
WDTCCS_SC,3,16383
BBSIZE_BB64K,4,16376
BBSIZE_BB32K,4,16377
BBSIZE_BB16K,4,16378
BBSIZE_BB8K,4,16379
BBSIZE_BB4K,4,16380
BBSIZE_BB2K,4,16381
BBSIZE_BB1K,4,16382
BBSIZE_BB512,4,16383
BBEN_ON,4,16375
BBEN_OFF,4,16383
SAFEN_ON,4,16367
SAFEN_OFF,4,16383
WRTAPP_ON,4,16255
WRTAPP_OFF,4,16383
WRTB_ON,4,16127
WRTB_OFF,4,16383
WRTC_ON,4,15871
WRTC_OFF,4,16383
WRTSAF_ON,4,14335
WRTSAF_OFF,4,16383
LVP_OFF,4,8191
LVP_ON,4,16383
CP_ON,5,16382
CP_OFF,5,16383
DEVID1,5,32774
IDLOC0,5,32768
IDLOC1,5,32769
IDLOC2,5,32770
IDLOC3,5,32771

