

================================================================
== Vivado HLS Report for 'parseEvents'
================================================================
* Date:           Sat Sep  1 23:48:35 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        abmofParseEvents
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.72|        0.10|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    2|  20006|    2|  20006|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name| min |  max  |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |- loop_1  |    0|  20004|         7|          2|          1| 0 ~ 10000 |    yes   |
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    513|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      0|    270|
|Memory           |      240|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    483|
|Register         |        0|      -|    589|     96|
+-----------------+---------+-------+-------+-------+
|Total            |      240|      0|    589|   1362|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |      240|      0|      2|      9|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |parseEvents_mux_8zec_U1  |parseEvents_mux_8zec  |        0|      0|  0|  45|
    |parseEvents_mux_8zec_U2  |parseEvents_mux_8zec  |        0|      0|  0|  45|
    |parseEvents_mux_8zec_U3  |parseEvents_mux_8zec  |        0|      0|  0|  45|
    |parseEvents_mux_8zec_U4  |parseEvents_mux_8zec  |        0|      0|  0|  45|
    |parseEvents_mux_8zec_U5  |parseEvents_mux_8zec  |        0|      0|  0|  45|
    |parseEvents_mux_8zec_U6  |parseEvents_mux_8zec  |        0|      0|  0|  45|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      0|  0| 270|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |glPLSlice0_V_0_U  |parseEvents_glPLSbkb  |       10|  0|   0|   120|  180|     1|        21600|
    |glPLSlice0_V_1_U  |parseEvents_glPLSbkb  |       10|  0|   0|   120|  180|     1|        21600|
    |glPLSlice0_V_2_U  |parseEvents_glPLSbkb  |       10|  0|   0|   120|  180|     1|        21600|
    |glPLSlice0_V_3_U  |parseEvents_glPLSbkb  |       10|  0|   0|   120|  180|     1|        21600|
    |glPLSlice0_V_4_U  |parseEvents_glPLSbkb  |       10|  0|   0|   120|  180|     1|        21600|
    |glPLSlice0_V_5_U  |parseEvents_glPLSbkb  |       10|  0|   0|   120|  180|     1|        21600|
    |glPLSlice0_V_6_U  |parseEvents_glPLSbkb  |       10|  0|   0|   120|  180|     1|        21600|
    |glPLSlice0_V_7_U  |parseEvents_glPLSbkb  |       10|  0|   0|   120|  180|     1|        21600|
    |glPLSlice1_V_0_U  |parseEvents_glPLSbkb  |       10|  0|   0|   120|  180|     1|        21600|
    |glPLSlice1_V_1_U  |parseEvents_glPLSbkb  |       10|  0|   0|   120|  180|     1|        21600|
    |glPLSlice1_V_2_U  |parseEvents_glPLSbkb  |       10|  0|   0|   120|  180|     1|        21600|
    |glPLSlice1_V_3_U  |parseEvents_glPLSbkb  |       10|  0|   0|   120|  180|     1|        21600|
    |glPLSlice1_V_4_U  |parseEvents_glPLSbkb  |       10|  0|   0|   120|  180|     1|        21600|
    |glPLSlice1_V_5_U  |parseEvents_glPLSbkb  |       10|  0|   0|   120|  180|     1|        21600|
    |glPLSlice1_V_6_U  |parseEvents_glPLSbkb  |       10|  0|   0|   120|  180|     1|        21600|
    |glPLSlice1_V_7_U  |parseEvents_glPLSbkb  |       10|  0|   0|   120|  180|     1|        21600|
    |glPLSlice2_V_0_U  |parseEvents_glPLSbkb  |       10|  0|   0|   120|  180|     1|        21600|
    |glPLSlice2_V_1_U  |parseEvents_glPLSbkb  |       10|  0|   0|   120|  180|     1|        21600|
    |glPLSlice2_V_2_U  |parseEvents_glPLSbkb  |       10|  0|   0|   120|  180|     1|        21600|
    |glPLSlice2_V_3_U  |parseEvents_glPLSbkb  |       10|  0|   0|   120|  180|     1|        21600|
    |glPLSlice2_V_4_U  |parseEvents_glPLSbkb  |       10|  0|   0|   120|  180|     1|        21600|
    |glPLSlice2_V_5_U  |parseEvents_glPLSbkb  |       10|  0|   0|   120|  180|     1|        21600|
    |glPLSlice2_V_6_U  |parseEvents_glPLSbkb  |       10|  0|   0|   120|  180|     1|        21600|
    |glPLSlice2_V_7_U  |parseEvents_glPLSbkb  |       10|  0|   0|   120|  180|     1|        21600|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total             |                      |      240|  0|   0|  2880| 4320|    24|       518400|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |eventSlice_din                    |     +    |      0|  0|  32|          32|          32|
    |grp_fu_801_p2                     |     +    |      0|  0|  12|           3|           3|
    |i_fu_886_p2                       |     +    |      0|  0|  38|          31|           1|
    |localCnt_fu_1747_p2               |     +    |      0|  0|  23|           1|          16|
    |tmp1_fu_1736_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp2_fu_1705_p2                   |     +    |      0|  0|  39|          32|          32|
    |tmpTmpData_V_1_fu_1324_p2         |     +    |      0|  0|  13|           1|           4|
    |tmpTmpData_V_2_fu_1143_p2         |     +    |      0|  0|  13|           1|           4|
    |tmpTmpData_V_fu_1505_p2           |     +    |      0|  0|  13|           1|           4|
    |tmp_28_fu_960_p2                  |     +    |      0|  0|  14|           1|          10|
    |tmp_36_fu_1757_p2                 |     +    |      0|  0|  23|           1|          16|
    |xNewIdx_V_fu_1017_p2              |     +    |      0|  0|  14|          10|          10|
    |p_0505_0_i_fu_1007_p2             |     -    |      0|  0|  14|          10|          10|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_588                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_594                  |    and   |      0|  0|   2|           1|           1|
    |tmp_1_fu_829_p2                   |   icmp   |      0|  0|   8|           2|           1|
    |tmp_27_fu_892_p2                  |   icmp   |      0|  0|  18|          31|           1|
    |tmp_2_fu_835_p2                   |   icmp   |      0|  0|   9|           2|           3|
    |tmp_3_fu_881_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_7_fu_865_p2                   |   icmp   |      0|  0|   8|           2|           1|
    |tmp_9_fu_871_p2                   |   icmp   |      0|  0|   9|           2|           3|
    |tmp_fu_823_p2                     |   icmp   |      0|  0|   8|           2|           1|
    |tmp_s_fu_859_p2                   |   icmp   |      0|  0|   8|           2|           1|
    |grp_fu_805_p2                     |    or    |      0|  0|   9|           9|           2|
    |grp_fu_810_p2                     |    or    |      0|  0|   9|           9|           2|
    |index_assign_1_s_fu_1455_p2       |    or    |      0|  0|  32|          32|           1|
    |index_assign_5_s_fu_1274_p2       |    or    |      0|  0|  32|          32|           1|
    |index_assign_9_s_fu_1093_p2       |    or    |      0|  0|  32|          32|           1|
    |i_op_assign_7_pn_fu_1725_p3       |  select  |      0|  0|  17|           1|          17|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 513|         355|         250|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                        |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                          |   9|          2|    1|          2|
    |ap_phi_mux_glPLActiveSliceIdx_V_2_phi_fu_768_p8  |  27|          5|    2|         10|
    |ap_phi_mux_p_019_rec_phi_fu_785_p4               |   9|          2|   31|         62|
    |data_blk_n                                       |   9|          2|    1|          2|
    |eventSlice_blk_n                                 |   9|          2|    1|          2|
    |glPLActiveSliceIdx_V                             |  15|          3|    2|          6|
    |glPLSlice0_V_0_address0                          |  15|          3|    7|         21|
    |glPLSlice0_V_1_address0                          |  15|          3|    7|         21|
    |glPLSlice0_V_2_address0                          |  15|          3|    7|         21|
    |glPLSlice0_V_3_address0                          |  15|          3|    7|         21|
    |glPLSlice0_V_4_address0                          |  15|          3|    7|         21|
    |glPLSlice0_V_5_address0                          |  15|          3|    7|         21|
    |glPLSlice0_V_6_address0                          |  15|          3|    7|         21|
    |glPLSlice0_V_7_address0                          |  15|          3|    7|         21|
    |glPLSlice1_V_0_address0                          |  15|          3|    7|         21|
    |glPLSlice1_V_1_address0                          |  15|          3|    7|         21|
    |glPLSlice1_V_2_address0                          |  15|          3|    7|         21|
    |glPLSlice1_V_3_address0                          |  15|          3|    7|         21|
    |glPLSlice1_V_4_address0                          |  15|          3|    7|         21|
    |glPLSlice1_V_5_address0                          |  15|          3|    7|         21|
    |glPLSlice1_V_6_address0                          |  15|          3|    7|         21|
    |glPLSlice1_V_7_address0                          |  15|          3|    7|         21|
    |glPLSlice2_V_0_address0                          |  15|          3|    7|         21|
    |glPLSlice2_V_1_address0                          |  15|          3|    7|         21|
    |glPLSlice2_V_2_address0                          |  15|          3|    7|         21|
    |glPLSlice2_V_3_address0                          |  15|          3|    7|         21|
    |glPLSlice2_V_4_address0                          |  15|          3|    7|         21|
    |glPLSlice2_V_5_address0                          |  15|          3|    7|         21|
    |glPLSlice2_V_6_address0                          |  15|          3|    7|         21|
    |glPLSlice2_V_7_address0                          |  15|          3|    7|         21|
    |p_019_rec_reg_781                                |   9|          2|   31|         62|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            | 483|         97|  239|        657|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |arrayNo3_reg_1845                 |   3|   0|    3|          0|
    |arrayNo3_reg_1845_pp0_iter1_reg   |   3|   0|    3|          0|
    |glCnt                             |  16|   0|   16|          0|
    |glPLActiveSliceIdx_V              |   2|   0|    2|          0|
    |glPLSlice0_V_0_addr_reg_1951      |   7|   0|    7|          0|
    |glPLSlice0_V_1_addr_reg_1956      |   7|   0|    7|          0|
    |glPLSlice0_V_2_addr_reg_1961      |   7|   0|    7|          0|
    |glPLSlice0_V_3_addr_reg_1966      |   7|   0|    7|          0|
    |glPLSlice0_V_4_addr_reg_1971      |   7|   0|    7|          0|
    |glPLSlice0_V_5_addr_reg_1976      |   7|   0|    7|          0|
    |glPLSlice0_V_6_addr_reg_1981      |   7|   0|    7|          0|
    |glPLSlice0_V_7_addr_reg_1986      |   7|   0|    7|          0|
    |glPLSlice1_V_0_addr_reg_1911      |   7|   0|    7|          0|
    |glPLSlice1_V_1_addr_reg_1916      |   7|   0|    7|          0|
    |glPLSlice1_V_2_addr_reg_1921      |   7|   0|    7|          0|
    |glPLSlice1_V_3_addr_reg_1926      |   7|   0|    7|          0|
    |glPLSlice1_V_4_addr_reg_1931      |   7|   0|    7|          0|
    |glPLSlice1_V_5_addr_reg_1936      |   7|   0|    7|          0|
    |glPLSlice1_V_6_addr_reg_1941      |   7|   0|    7|          0|
    |glPLSlice1_V_7_addr_reg_1946      |   7|   0|    7|          0|
    |glPLSlice2_V_0_addr_reg_1871      |   7|   0|    7|          0|
    |glPLSlice2_V_1_addr_reg_1876      |   7|   0|    7|          0|
    |glPLSlice2_V_2_addr_reg_1881      |   7|   0|    7|          0|
    |glPLSlice2_V_3_addr_reg_1886      |   7|   0|    7|          0|
    |glPLSlice2_V_4_addr_reg_1891      |   7|   0|    7|          0|
    |glPLSlice2_V_5_addr_reg_1896      |   7|   0|    7|          0|
    |glPLSlice2_V_6_addr_reg_1901      |   7|   0|    7|          0|
    |glPLSlice2_V_7_addr_reg_1906      |   7|   0|    7|          0|
    |i_op_assign_fu_190                |  16|   0|   16|          0|
    |i_reg_1810                        |  31|   0|   31|          0|
    |newIndex6_reg_1852                |   7|   0|    7|          0|
    |newIndex6_reg_1852_pp0_iter1_reg  |   7|   0|    7|          0|
    |p_019_rec_reg_781                 |  31|   0|   31|          0|
    |tmp2_reg_2116                     |  32|   0|   32|          0|
    |tmp_11_reg_1835                   |   7|   0|    7|          0|
    |tmp_12_reg_1857                   |   7|   0|    9|          2|
    |tmp_13_reg_1826                   |   1|   0|    1|          0|
    |tmp_14_reg_1840                   |   3|   0|    3|          0|
    |tmp_15_reg_1866                   |   1|   0|    3|          2|
    |tmp_27_reg_1815                   |   1|   0|    1|          0|
    |tmp_3_reg_1806                    |   1|   0|    1|          0|
    |tmp_58_reg_2111                   |  32|   0|   32|          0|
    |tmp_7_reg_1798                    |   1|   0|    1|          0|
    |tmp_8_reg_1830                    |   8|   0|    8|          0|
    |tmp_9_reg_1802                    |   1|   0|    1|          0|
    |tmp_s_reg_1794                    |   1|   0|    1|          0|
    |y_reg_1820                        |   9|   0|    9|          0|
    |tmp_27_reg_1815                   |  64|  32|    1|          0|
    |tmp_3_reg_1806                    |  64|  32|    1|          0|
    |y_reg_1820                        |  64|  32|    9|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 589|  96|  412|          4|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   parseEvents   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   parseEvents   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   parseEvents   | return value |
|ap_done            | out |    1| ap_ctrl_hs |   parseEvents   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   parseEvents   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   parseEvents   | return value |
|data_dout          |  in |   64|   ap_fifo  |       data      |    pointer   |
|data_empty_n       |  in |    1|   ap_fifo  |       data      |    pointer   |
|data_read          | out |    1|   ap_fifo  |       data      |    pointer   |
|eventsArraySize    |  in |   32|   ap_none  | eventsArraySize |    scalar    |
|eventSlice_din     | out |   32|   ap_fifo  |    eventSlice   |    pointer   |
|eventSlice_full_n  |  in |    1|   ap_fifo  |    eventSlice   |    pointer   |
|eventSlice_write   | out |    1|   ap_fifo  |    eventSlice   |    pointer   |
+-------------------+-----+-----+------------+-----------------+--------------+

