<profile>

<section name = "Vivado HLS Report for 'madd'" level="0">
<item name = "Date">Sat Jan 02 06:34:49 2016
</item>
<item name = "Version">2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)</item>
<item name = "Project">madd</item>
<item name = "Solution">solution</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.95, 4.35, 0.74</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1036, 1036, 1037, 1037, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">1034, 1034, 12, 1, 1, 1024, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 18</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 2, 324, 424</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 13</column>
<column name="Register">-, -, 123, 1</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="madd_fadd_32ns_32ns_32_9_full_dsp_U0">madd_fadd_32ns_32ns_32_9_full_dsp, 0, 2, 324, 424</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="indvar_flatten_next_fu_88_p2">+, 0, 0, 11, 11, 1</column>
<column name="ap_sig_bdd_86">and, 0, 0, 1, 1, 1</column>
<column name="exitcond_flatten_fu_82_p2">icmp, 0, 0, 5, 11, 12</column>
<column name="ap_sig_bdd_60">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 4, 1, 4</column>
<column name="ap_reg_ppiten_pp0_it11">1, 2, 1, 2</column>
<column name="indvar_flatten_reg_67">11, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="A_read_reg_103">32, 0, 32, 0</column>
<column name="B_read_reg_108">32, 0, 32, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it10">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it11">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it3">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it4">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it5">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it6">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it7">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it8">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it9">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_94">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_67">11, 0, 11, 0</column>
<column name="tmp_4_reg_113">32, 0, 32, 0</column>
<column name="exitcond_flatten_reg_94">0, 1, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, madd, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, madd, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, madd, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, madd, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, madd, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, madd, return value</column>
<column name="A_dout">in, 32, ap_fifo, A, pointer</column>
<column name="A_empty_n">in, 1, ap_fifo, A, pointer</column>
<column name="A_read">out, 1, ap_fifo, A, pointer</column>
<column name="B_dout">in, 32, ap_fifo, B, pointer</column>
<column name="B_empty_n">in, 1, ap_fifo, B, pointer</column>
<column name="B_read">out, 1, ap_fifo, B, pointer</column>
<column name="C_din">out, 32, ap_fifo, C, pointer</column>
<column name="C_full_n">in, 1, ap_fifo, C, pointer</column>
<column name="C_write">out, 1, ap_fifo, C, pointer</column>
</table>
</item>
</section>
</profile>
