IRQ_HANDLED,VAR_0
IRQ_NONE,VAR_1
IRQ_WAKE_THREAD,VAR_2
SPI_3WIRE_TX,VAR_3
SPI_FULL_DUPLEX,VAR_4
SPI_SIMPLEX_TX,VAR_5
STM32F4_SPI_CR2,VAR_6
STM32F4_SPI_CR2_ERRIE,VAR_7
STM32F4_SPI_CR2_RXNEIE,VAR_8
STM32F4_SPI_CR2_TXEIE,VAR_9
STM32F4_SPI_DR,VAR_10
STM32F4_SPI_SR,VAR_11
STM32F4_SPI_SR_BSY,VAR_12
STM32F4_SPI_SR_OVR,VAR_13
STM32F4_SPI_SR_RXNE,VAR_14
STM32F4_SPI_SR_TXE,VAR_15
dev_dbg,FUNC_0
dev_warn,FUNC_1
readl_relaxed,FUNC_2
spi_master_get_devdata,FUNC_3
spin_lock_irqsave,FUNC_4
spin_unlock_irqrestore,FUNC_5
stm32_spi_clr_bits,FUNC_6
stm32f4_spi_read_rx,FUNC_7
stm32f4_spi_write_tx,FUNC_8
stm32f4_spi_irq_event,FUNC_9
irq,VAR_16
dev_id,VAR_17
master,VAR_18
spi,VAR_19
sr,VAR_20
mask,VAR_21
flags,VAR_22
end,VAR_23
