MDLL_R300_RDCK__MRDCKD_SLEEP	,	V_393
ident	,	V_6
SCLK_CNTL__SE_MAX_DYN_STOP_LAT	,	V_282
"radeonfb (%s): resuming from state: %d...\n"	,	L_9
crtcGenCntl	,	V_397
CLK_PIN_CNTL__SCLK_DYN_START_CNTL	,	V_84
MDLL_RDCKB__MRDCKB1_RESET	,	V_382
dev	,	V_453
pixclks_cntl	,	V_272
machine_is	,	F_22
VCLK_ECP_CNTL__ECP_FORCE_ON	,	V_286
FCP_CNTL	,	V_166
ARRAY_SIZE	,	F_32
MDLL_RDCKA__MRDCKA1_SLEEP	,	V_375
KERN_WARNING	,	V_418
disp_pwr_man	,	V_274
DISP_MISC_CNTL__SOFT_RESET_TV	,	V_332
PLL_PWRMGT_CNTL_P2PLL_TURNOFF	,	V_247
CHIP_FAMILY_RS480	,	V_482
BUS_CNTL1__MOBILE_PLATFORM_SEL_MASK	,	V_313
EIO	,	V_472
SCLK_CNTL__SCLK_SRC_SEL_MASK	,	V_419
fb_base	,	V_437
radeonfb_early_resume	,	F_76
pmac_call_feature	,	F_80
MDLL_CKO__MCKOA_SLEEP	,	V_371
size	,	V_411
pmac_suspend_agp_for_card	,	F_66
FP2_GEN_CNTL	,	V_217
radeon_pm_enable_dll_m10	,	F_30
of_node	,	V_410
PAMAC2_DLY_CNTL	,	V_214
TMDS_TRANSMITTER_CNTL	,	V_219
pci_read_config_word	,	F_50
delay_required	,	V_360
PLL_PWRMGT_CNTL__MOBILE_SU	,	V_346
radeon_pm_m10_disable_spread_spectrum	,	F_40
OUTPLL	,	F_5
SCLK_MORE_CNTL	,	V_159
indx	,	V_119
PLL_PWRMGT_CNTL__PM_MODE_SEL	,	V_320
DISP_MISC_CNTL__SOFT_RESET_LVDS	,	V_329
radeon_device_id	,	V_3
CNFG_MEMSIZE	,	V_232
radeonfb_pm_exit	,	F_81
SCLK_CNTL__CP_MAX_DYN_STOP_LAT	,	V_22
MCLK_CNTL__R300_DISABLE_MC_MCLKA	,	V_103
SCLK_CNTL__FORCE_SUBPIC	,	V_80
MCLK_CNTL__R300_DISABLE_MC_MCLKB	,	V_104
PM_EVENT_FREEZE	,	V_456
ixMC_IMP_CNTL_0	,	V_207
PIXCLKS_CNTL	,	V_132
MCLK_MISC__EN_MCLK_TRISTATE_IN_SUSPEND	,	V_310
subsystem_device	,	V_9
VCLK_ECP_CNTL__PIXCLK_DAC_ALWAYS_ONb	,	V_64
current_state	,	V_444
TMDS_CNTL	,	V_218
i	,	V_407
j	,	V_415
DISP_PWR_MAN__DISP_PWR_MAN_D3_CRTC_EN_MASK	,	V_348
EXT_MEM_CNTL	,	V_413
P2PLL_DIV_0__P2PLL_ATOMIC_UPDATE_W	,	V_237
DISP_PWR_MAN__DISP_D1D2_GRPH_RST	,	V_341
pci_name	,	F_54
P2PLL_CNTL__P2PLL_RESET	,	V_239
radeon_pm_yclk_mclk_sync	,	F_23
MEM_REFRESH_CNTL__MEM_REFRESH_DIS	,	V_409
pwr_cmd	,	V_440
DISP_PWR_MAN__DISP2_PWR_MAN_D3_CRTC2_EN	,	V_334
radeonfb_pm_init	,	F_78
force_sleep	,	V_481
"radeonfb: %s detected"	,	L_1
SCLK_CNTL__R300_FORCE_SU	,	V_56
CLK_PWRMGT_CNTL	,	V_127
pllMDLL_RDCKB	,	V_231
PALETTE_30_DATA	,	V_435
CLK_PWRMGT_CNTL__ENGINE_DYNCLK_MODE_MASK	,	V_112
CLK_PWRMGT_CNTL__SCLK_TURNOFF	,	V_301
DISP_MISC_CNTL	,	V_135
MC_IND_DATA	,	V_123
reg	,	V_241
radeon_pm_m10_enable_lvds_spread_spectrum	,	F_41
CHIP_FAMILY_R350	,	V_82
DAC_MACRO_CNTL	,	V_431
pllMDLL_RDCKA	,	V_230
"radeonfb: Dynamic Clock Power Management disabled\n"	,	L_13
PM_EVENT_PRETHAW	,	V_457
DISP_PWR_MAN__DISP_D3_GRPH_RST	,	V_338
SCLK_CNTL__FORCEON_MASK	,	V_23
info	,	V_450
par	,	V_451
pci_get_drvdata	,	F_59
pllCLK_PIN_CNTL	,	V_83
LVDS_DIGON	,	V_290
pci_power_t	,	T_4
DAC_CNTL	,	V_163
pllSS_TST_CNTL	,	V_172
pllAGP_PLL_CNTL	,	V_213
reinit_func	,	V_14
GRPH2_BUFFER_CNTL	,	V_227
CLK_PWRMGT_CNTL__P2PLL_PWRMGT_OFF	,	V_299
radeon_pm_all_ppls_off	,	F_35
ZV_LCDPAD_EN	,	V_148
radeon_pm_m10_reconfigure_mc	,	F_43
MCLK_CNTL__FORCE_MCLKB	,	V_26
MCLK_CNTL__FORCE_MCLKA	,	V_25
SCLK_CNTL__R300_FORCE_SR	,	V_51
GPIOPAD_EN	,	V_145
MDLL_CKO__MCKOB_RESET	,	V_384
"radeonfb (%s): switching to D2 state...\n"	,	L_6
PCI_D2	,	V_446
"radeonfb (%s): switching to D0 state...\n"	,	L_7
PM_EVENT_SUSPEND	,	V_470
pllVCLK_ECP_CNTL	,	V_62
pci_write_config_word	,	F_51
MEM_SDRAM_MODE_REG__MEM_CFG_TYPE	,	V_364
radeon_set_suspend	,	F_53
PLL_PWRMGT_CNTL__SU_SCLK_USE_BCLK	,	V_347
SCLK_CNTL__FORCE_IDCT	,	V_37
SCLK_CNTL__DYN_STOP_LAT_MASK	,	V_21
pllPPLL_REF_DIV	,	V_427
PCI_PM_CTRL_STATE_MASK	,	V_443
GPIO_VGA_DDC	,	V_150
radeon_reinitialize_M9P	,	F_48
", enabling workaround\n"	,	L_2
SURFACE_CNTL	,	V_154
SCLK_CNTL__R300_FORCE_TX	,	V_53
radeon_pm_save_regs	,	F_13
SCLK_CNTL__PB_MAX_DYN_STOP_LAT	,	V_278
SCLK_CNTL2__R300_FORCE_GA	,	V_47
CONFIG_PPC_PMAC	,	F_21
SCLK_MORE_CNTL__MC_GUI_MAX_DYN_STOP_LAT	,	V_100
CLK_PWRMGT_CNTL__MPLL_PWRMGT_OFF	,	V_296
DISP_PWR_MAN__DISP_D3_OV0_RST	,	V_340
fb_pan_display	,	F_73
pll_pwrmgt_cntl	,	V_268
DISP_MISC_CNTL__SOFT_RESET_OV0_SCLK	,	V_326
MC_STATUS__MEM_PWRUP_COMPL_A	,	V_367
DAC2_EXPAND_MODE	,	V_432
PIXCLKS_CNTL__PIXCLK_GV_ALWAYS_ONb	,	V_72
MC_STATUS__MEM_PWRUP_COMPL_B	,	V_368
"ATY,ViaParent"	,	L_16
cka	,	V_373
PLL_PWRMGT_CNTL_PPLL_TURNOFF	,	V_246
pci_save_state	,	F_56
DISP_MISC_CNTL__SOFT_RESET_SUBPIC_SCLK	,	V_325
MDLL_RDCKA__MRDCKA0_RESET	,	V_376
ckb	,	V_378
family	,	V_16
PIXCLKS_CNTL__PIX2CLK_DAC_ALWAYS_ONb	,	V_68
memRefreshCntl	,	V_399
SCLK_CNTL__R300_FORCE_US	,	V_54
MEM_REFRESH_CNTL	,	V_173
mc_chp_io_cntl_b1	,	V_355
pllSSPLL_CNTL	,	V_168
INREG	,	F_8
powermac	,	V_311
cko	,	V_370
pllSS_INT_CNTL	,	V_171
CRTC_GEN_CNTL__CRTC_DISP_REQ_EN_B	,	V_351
ZV_LCDPAD_MASK	,	V_149
TV_DAC_CNTL_DACADJ_MASK	,	V_252
radeonfb_pci_suspend	,	F_58
radeon_pm_enable_dll	,	F_27
GPIO_CRT2_DDC	,	V_153
tmp	,	V_15
SCLK_CNTL__FORCE_DISP1	,	V_33
SCLK_CNTL__FORCE_DISP2	,	V_49
crtcGenCntl2	,	V_398
save_regs	,	V_125
id	,	V_4
CRTC_GEN_CNTL	,	V_142
__INPLL	,	F_17
MCLK_MISC__MC_MCLK_DYN_ENABLE	,	V_89
OUTREG	,	F_11
video_ram	,	V_233
HOST_PATH_CNTL	,	V_164
CHIP_FAMILY_RV350	,	V_44
vram_width	,	V_105
PIXCLKS_CNTL__R300_P2G2CLK_DAC_ALWAYS_ONb	,	V_102
DISP_PWR_MAN__DISP_PWR_MAN_D3_CRTC_EN	,	V_333
"ATY,SnowyParent"	,	L_15
pmac_resume_agp_for_card	,	F_75
VCLK_ECP_CNTL__R300_DISP_DAC_PIXCLK_DAC_BLANK_OFF	,	V_65
is_mobility	,	V_18
DISPLAY_BASE_ADDR	,	V_156
SCLK_CNTL__FORCE_OV0	,	V_57
mc_chp_io_cntl_a1	,	V_354
DLL_RESET_DELAY	,	F_28
CHIP_FAMILY_RV100	,	V_17
PPLL_REF_DIV_MASK	,	V_428
radeon_write_mode	,	F_71
FB_BLANK_UNBLANK	,	V_476
fp2_gen_cntl	,	V_402
"ATY,JasperParent"	,	L_14
CONFIG_PPC	,	F_9
disp_mis_cntl	,	V_273
ixR300_MC_BIST_CNTL_3	,	V_192
pllMPLL_AUX_CNTL	,	V_210
pm_mode_modifier	,	V_12
pci_disable_device	,	F_55
radeon_pm_reset_pad_ctlr_strength	,	F_34
SCLK_CNTL__FORCE_HDP	,	V_32
radeon_pm_low_current	,	F_19
TV_DAC_CNTL_DACADJ__SHIFT	,	V_258
INMC	,	F_12
PLL_PWRMGT_CNTL__TVPLL_TURNOFF	,	V_295
u16	,	T_3
SCLK_CNTL	,	V_129
pllPIXCLKS_CNTL	,	V_66
sclk_cntl	,	V_265
PLL_PWRMGT_CNTL__SPLL_TURNOFF	,	V_291
pllP2PLL_REF_DIV	,	V_223
cnt	,	V_369
radeonfb_info	,	V_1
SCLK_MORE_CNTL__FORCE_MC_HOST	,	V_61
FP_GEN_CNTL	,	V_216
pllPLL_PWRMGT_CNTL	,	V_117
RBBM_CNTL	,	V_162
TV_DAC_CNTL	,	V_138
PAD_CTLR_STRENGTH	,	V_416
SCLK_MORE_CNTL__FORCE_MC_GUI	,	V_60
MEM_SDRAM_MODE_REG	,	V_160
GPIO_DVI_DDC	,	V_151
radeon_pm_disable_iopad	,	F_15
MC_CHP_IO_CNTL_A1__MEM_SYNC_ENA_MASK	,	V_356
CHIP_FAMILY_RV200	,	V_115
CLK_PWRMGT_CNTL__PCLK_TURNOFF	,	V_302
MCLK_MISC__IO_MCLK_MAX_DYN_STOP_LAT	,	V_88
lvds_timer	,	V_464
ixR300_MC_CHP_IO_CNTL_C0	,	V_188
radeon_pm_restore_pixel_pll	,	F_42
dynclk	,	V_477
ixR300_MC_CHP_IO_CNTL_C1	,	V_189
MDLL_R300_RDCK__MRDCKD_RESET	,	V_394
bail	,	V_473
CLK_PWRMGT_CNTL__SPLL_PWRMGT_OFF	,	V_297
PLL_PWRMGT_CNTL_TVPLL_TURNOFF	,	V_248
CLK_PWRMGT_CNTL__GLOBAL_PMAN_EN	,	V_305
AGP_CNTL__MAX_IDLE_CLK__SHIFT	,	V_319
MEM_SDRAM_MODE_REG__MC_INIT_COMPLETE	,	V_412
pdev	,	V_8
CLK_PIN_CNTL__XTALIN_ALWAYS_ONb	,	V_317
u32	,	T_1
" D3 cold, need softboot !"	,	L_11
ixR300_MC_CHP_IO_CNTL_B1	,	V_196
mc	,	V_388
DISP_PWR_MAN__DISP_D3_REG_RST	,	V_337
CRTC_GEN_CNTL__CRTC_EN	,	V_350
ixR300_MC_IMP_CNTL_0	,	V_199
suspend	,	V_445
DAC_CMP_EN	,	V_261
BUS_CNTL1__AGPCLK_VALID	,	V_312
ixR300_MC_CHP_IO_CNTL_D1	,	V_191
PLL_PWRMGT_CNTL__PPLL_TURNOFF	,	V_293
ZV_LCDPAD_A	,	V_147
new_reinit_func	,	V_13
pllSSPLL_DIV_0	,	V_170
ixR300_MC_CHP_IO_CNTL_D0	,	V_190
ignore_devlist	,	V_480
PIXCLKS_CNTL__PIXCLK_BLEND_ALWAYS_ONb	,	V_71
PLL_PWRMGT_CNTL__TCL_BYPASS_DISABLE	,	V_118
MEM_SDRAM_MODE_REG__MEM_MODE_REG_MASK	,	V_362
crtc_more_cntl	,	V_400
PLL_PWRMGT_CNTL_SU_MCLK_USE_BCLK	,	V_249
SCLK_CNTL__FORCE_PB	,	V_40
MDLL_R300_RDCK__MRDCKA_RESET	,	V_392
radeon_pm_m9p_reconfigure_mc	,	F_47
PIXCLKS_CNTL__PIXCLK_LVDS_ALWAYS_ONb	,	V_74
DISP_PWR_MAN__DIG_TMDS_ENABLE_RST	,	V_344
radeon_reinitialize_M10	,	F_44
MC_CNTL	,	V_174
pmac_set_early_video_resume	,	F_82
OUTMC	,	F_10
pllPPLL_CNTL	,	V_225
tmp2	,	V_414
ixR300_MC_READ_CNTL_CD	,	V_201
MDLL_R300_RDCK__MRDCKB_RESET	,	V_390
PAMAC0_DLY_CNTL	,	V_182
SCLK_CNTL__FORCE_SE	,	V_36
pllP2PLL_CNTL	,	V_235
BUS_CNTL	,	V_161
radeon_pm_disable_dynamic_mode	,	F_3
TV_DAC_CNTL_BGADJ_MASK	,	V_251
"stabilize !\n"	,	L_5
MC_IND_INDEX	,	V_121
MC_INIT_GFX_LAT_TIMER	,	V_175
mesg	,	V_448
CLK_PWRMGT_CNTL__CG_NO1_DEBUG_MASK	,	V_307
subsystem_vendor	,	V_7
radeon_engine_idle	,	F_62
SCLK_CNTL__FORCE_TAM	,	V_41
"radeonfb: skipping test for device workarounds\n"	,	L_17
FBINFO_HWACCEL_DISABLED	,	V_460
MPP_TB_CONFIG	,	V_165
ixR300_MC_CHP_IO_CNTL_B0	,	V_195
SCLK_MORE_CNTL__FORCE_DISPREGS	,	V_59
MEM_CNTL	,	V_106
lock_blank	,	V_463
writeb	,	F_46
MDLL_R300_RDCK__MRDCKC_RESET	,	V_396
saving_for_d3	,	V_124
LVDS_EN	,	V_288
pll	,	V_429
dll_value	,	V_385
MC_AGP_LOCATION	,	V_157
HDP_DEBUG	,	V_228
console_trylock	,	F_70
SCLK_CNTL__FORCE_RE	,	V_39
ixR300_MC_CHP_IO_CNTL_A0	,	V_193
ixR300_MC_CHP_IO_CNTL_A1	,	V_194
"radeonfb: forcefully enabling D2 sleep mode\n"	,	L_18
CHIP_FAMILY_R300	,	V_81
SCLK_CNTL__FORCE_RB	,	V_43
GPIOPAD_MASK	,	V_146
pllMCLK_MISC	,	V_86
CRTC2_GEN_CNTL	,	V_143
fb_set_suspend	,	F_61
CLOCK_CNTL_INDEX	,	V_420
msleep	,	F_52
BUS_CNTL1_MOBILE_PLATFORM_SEL_SHIFT	,	V_244
FW_CNTL	,	V_185
pllPPLL_DIV_0	,	V_224
GPIO_MONID	,	V_152
radeon_pm_setup_for_suspend	,	F_20
SCLK_CNTL__FORCE_E2	,	V_35
SCLK_CNTL__TAM_MAX_DYN_STOP_LAT	,	V_279
PAD_MANUAL_OVERRIDE	,	V_417
pllM_SPLL_REF_FB_DIV	,	V_212
state	,	V_439
CRTC_OFFSET_CNTL__CRTC_STEREO_SYNC_OUT_EN	,	V_315
defined	,	F_79
TV_DAC_CNTL_BGADJ__SHIFT	,	V_257
CLK_PWRMGT_CNTL__DYN_STOP_MODE_MASK	,	V_111
TMDS_PLLRST	,	V_260
CLK_PWRMGT_CNTL__DISP_PM	,	V_308
MEM_SDRAM_MODE_REG__MEM_SDRAM_RESET	,	V_365
BUS_CNTL1	,	V_139
rc	,	V_467
fb_info	,	V_449
cmap	,	V_475
SCLK_CNTL__FORCE_CP	,	V_31
R300_MEM_USE_CD_CH_ONLY	,	V_107
pllMDLL_CKO	,	V_229
CRTC2_GEN_CNTL__CRTC2_DISP_REQ_EN_B	,	V_353
DISP_MISC_CNTL__SOFT_RESET_GRPH2_PP	,	V_327
CONFIG_PM	,	V_483
MDLL_RDCKA__MRDCKA0_SLEEP	,	V_374
PIXCLKS_CNTL__PIX2CLK_ALWAYS_ONb	,	V_67
SCLK_CNTL__FORCE_TDM	,	V_42
ref_div	,	V_430
__pci_complete_power_transition	,	F_57
radeon_apply_workarounds	,	F_1
SCLK_CNTL2__R300_TCL_MAX_DYN_STOP_LAT	,	V_95
SCLK_CNTL__TDM_MAX_DYN_STOP_LAT	,	V_280
mem_sdram_mode	,	V_361
radeon_pm_m10_program_mode_wait	,	F_26
pllSSPLL_REF_DIV	,	V_169
MDLL_CKO__MCKOB_SLEEP	,	V_383
mrtable	,	V_406
RBBM_STATUS	,	V_425
rinfo	,	V_2
PIXCLKS_CNTL__R300_PIXCLK_TVO_ALWAYS_ONb	,	V_77
radeon_pm_enable_dynamic_mode	,	F_7
pllSCLK_CNTL	,	V_20
PIXCLKS_CNTL__R300_DVOCLK_ALWAYS_ONb	,	V_70
PLL_PWRMGT_CNTL	,	V_126
u8	,	T_2
"radeon: PAD_CTLR_STRENGTH doesn't "	,	L_4
MDLL_CKO__MCKOA_RESET	,	V_372
radeon_pm_start_mclk_sclk	,	F_36
SCLK_CNTL__FORCE_VIP	,	V_38
SCLK_CNTL__HDP_MAX_DYN_STOP_LAT	,	V_285
power_state	,	V_455
ixMC_IMP_CNTL	,	V_202
PIXCLKS_CNTL__DISP_TVOUT_PIXCLK_TV_ALWAYS_ONb	,	V_69
radeon_pm_program_v2clk	,	F_16
MCLK_CNTL__FORCE_YCLKA	,	V_27
SCLK_CNTL2__R300_CBA_MAX_DYN_STOP_LAT	,	V_97
MC_INIT_MISC_LAT_TIMER	,	V_176
MC_CHIP_IO_OE_CNTL_AB	,	V_180
MCLK_CNTL__FORCE_YCLKB	,	V_28
MC_CHP_IO_CNTL_A1__MEM_SYNC_ENA__SHIFT	,	V_358
DISP_PWR_MAN__DISP_PWR_MAN_DPMS_MASK	,	V_335
pllP2PLL_DIV_0	,	V_236
DISP_PWR_MAN__DISP_D3_SUBPIC_RST	,	V_339
radeonfb_engine_init	,	F_72
ixR300_MC_IMP_CNTL	,	V_187
SCLK_CNTL__TV_MAX_DYN_STOP_LAT	,	V_284
mdelay	,	F_18
BUS_CNTL1_AGPCLK_VALID	,	V_243
PIXCLKS_CNTL__R300_DISP_DAC_PIXCLK_DAC2_BLANK_OFF	,	V_79
pm_mode	,	V_11
PIXCLKS_CNTL__R300_P2G2CLK_ALWAYS_ONb	,	V_78
SCLK_CNTL2__R300_FORCE_TCL	,	V_46
MC_TIMING_CNTL	,	V_177
SCLK_CNTL__R300_FORCE_VAP	,	V_50
LVDS_BLON	,	V_287
SCLK_CNTL2__R300_FORCE_CBA	,	V_48
radeon_pm_yclk_mclk_sync_m10	,	F_24
sdram_mode_reg	,	V_404
MCLK_CNTL__FORCE_MC	,	V_30
pllHTOTAL_CNTL	,	V_426
ixMC_CHP_IO_CNTL_B1	,	V_206
INPLL	,	F_4
ixMC_CHP_IO_CNTL_B0	,	V_205
TV_DAC_CNTL_GDACPD	,	V_255
PIXCLKS_CNTL__R300_PIXCLK_TRANS_ALWAYS_ONb	,	V_76
CLK_PWRMGT_CNTL__ACTIVE_HILO_LAT_MASK	,	V_109
radeon_msleep	,	F_6
radeon_workaround_list	,	V_5
MC_READ_CNTL_AB	,	V_178
DISP_MISC_CNTL__SOFT_RESET_GRPH_SCLK	,	V_324
MDLL_RDCKA__MRDCKA1_RESET	,	V_377
MDLL_RDCKB__MRDCKB0_RESET	,	V_381
r2ec	,	V_423
OUTREG8	,	F_37
vclk_ecp_cntl	,	V_271
DISP_MISC_CNTL__SOFT_RESET_DIG_TMDS	,	V_331
pci_dev	,	V_447
CLK_PWRMGT_CNTL__ACTIVE_HILO_LAT__SHIFT	,	V_113
PIXCLKS_CNTL__PIX2CLK_SRC_SEL__SHIFT	,	V_240
radeon_screen_blank	,	F_64
CFG_ATI_REV_ID_MASK	,	V_93
CLK_PWRMGT_CNTL__MCLK_TURNOFF	,	V_300
CHIP_FAMILY_RV280	,	V_116
ixR300_MC_MC_INIT_WR_LAT_TIMER	,	V_186
DISP_MISC_CNTL__SOFT_RESET_TMDS	,	V_330
DISP_PWR_MAN__TV_ENABLE_RST	,	V_345
name	,	V_484
ixMC_CHP_IO_CNTL_A1	,	V_204
LVDS_ON	,	V_289
CLK_PWRMGT_CNTL__P2CLK_TURNOFF	,	V_303
ixMC_CHP_IO_CNTL_A0	,	V_203
CLOCK_CNTL_DATA	,	V_422
CLK_PWRMGT_CNTL__PPLL_PWRMGT_OFF	,	V_298
MC_DEBUG	,	V_181
no_schedule	,	V_469
MCLK_CNTL	,	V_128
CRTC_MORE_CNTL	,	V_403
PIXCLKS_CNTL__PIX2CLK_SRC_SEL_MASK	,	V_234
OV0_BASE_ADDR	,	V_215
printk	,	F_2
DISP_PWR_MAN__DISP_D1D2_OV0_RST	,	V_343
pllSCLK_MORE_CNTL	,	V_58
radeon_pm_none	,	V_485
SCLK_CNTL__IDCT_MAX_DYN_STOP_LAT	,	V_275
MC_CHP_IO_CNTL_B1__MEM_SYNC_ENB_MASK	,	V_357
PLL_PWRMGT_CNTL__MPLL_TURNOFF	,	V_292
VCLK_ECP_CNTL__PIXCLK_ALWAYS_ONb	,	V_63
mclk_cntl	,	V_266
DAC_CNTL2	,	V_262
AGP_CNTL__MAX_IDLE_CLK_MASK	,	V_318
CFG_ATI_REV_A13	,	V_94
P2PLL_CNTL__P2PLL_SLEEP	,	V_238
ixR300_MC_DEBUG_CNTL	,	V_197
VCLK_ECP_CNTL	,	V_131
CHIP_FAMILY_RV250	,	V_114
MDLL_RDCKB__MRDCKB1_SLEEP	,	V_380
radeonfb_pci_resume	,	F_69
TV_DAC_CNTL_RDACPD	,	V_254
MC_STATUS	,	V_366
pllHTOTAL2_CNTL	,	V_434
TV_DAC_CNTL_DETECT	,	V_264
PLL_WR_EN	,	V_421
CLK_PWRMGT_CNTL__TVPLL_PWRMGT_OFF	,	V_304
pm_message_t	,	T_5
fb_set_cmap	,	F_74
DAC2_CMP_EN	,	V_263
"ATY,MRT"	,	L_3
P2PLL_CNTL	,	V_134
pllMPLL_CNTL	,	V_208
TV_DAC_CNTL_BDACPD	,	V_256
MDLL_RDCKB__MRDCKB0_SLEEP	,	V_379
DISP_PWR_MAN__DISP2_PWR_MAN_D3_CRTC2_EN_MASK	,	V_349
MC_FB_LOCATION	,	V_155
pci_restore_state	,	F_77
DLL_SLEEP_DELAY	,	F_29
MDLL_R300_RDCK__MRDCKA_SLEEP	,	V_391
asleep	,	V_462
radeon_pm_d2	,	V_466
BUS_CNTL1__MOBILE_PLATFORM_SEL__SHIFT	,	V_314
MCLK_MISC__IO_MCLK_DYN_ENABLE	,	V_90
del_timer_sync	,	F_65
radeon_pm_full_reset_sdram	,	F_31
var	,	V_474
PAMAC1_DLY_CNTL	,	V_183
radeon_check_power_loss	,	F_68
TV_MASTER_CNTL	,	V_222
SCLK_CNTL__FORCE_TOP	,	V_34
CLK_PWRMGT_CNTL__DISP_DYN_STOP_LAT_MASK	,	V_110
CLK_PIN_CNTL__CG_CLK_TO_OUTPIN	,	V_316
CRTC_OFFSET_CNTL	,	V_140
dll_sleep_mask	,	V_386
SCLK_MORE_CNTL__DISPREGS_MAX_DYN_STOP_LAT	,	V_99
radeon_pm_program_mode_reg	,	F_25
flags	,	V_459
of_get_property	,	F_33
GPIOPAD_A	,	V_144
LVDS_PLL_CNTL	,	V_167
CLK_PIN_CNTL__ACCESS_REGS_IN_SUSPEND	,	V_309
MC_IND_INDEX__MC_IND_WR_EN	,	V_122
TMDS_PLL_EN	,	V_259
pllSCLK_CNTL2	,	V_45
DISP_PWR_MAN__DISP_D3_RST	,	V_336
power	,	V_454
PMAC_FTR_DEVICE_CAN_WAKE	,	V_486
clk_pin_cntl	,	V_270
event	,	V_452
MEM_SDRAM_MODE_REG__MEM_MODE_REG__SHIFT	,	V_363
SCLK_CNTL__VIP_MAX_DYN_STOP_LAT	,	V_276
PLL_PWRMGT_CNTL_MOBILE_SU	,	V_250
SCLK_CNTL__R300_FORCE_PX	,	V_52
FB_BLANK_POWERDOWN	,	V_461
ixR300_MC_ELPIDA_CNTL	,	V_200
CLK_PWRMGT_CNTL__MC_BUSY	,	V_433
SCLK_CNTL__E2_MAX_DYN_STOP_LAT	,	V_283
MCLK_MISC	,	V_133
GRPH_BUFFER_CNTL	,	V_226
"radeonfb: Dynamic Clock Power Management enabled\n"	,	L_12
"radeonfb (%s): can't resume radeon from"	,	L_10
DISP_PWR_MAN__DISP_D1D2_SUBPIC_RST	,	V_342
clk_pwrmgt_cntl	,	V_269
sclk_more_cntl	,	V_267
VGA_DDA_ON_OFF	,	V_424
MDLL_R300_RDCK__MRDCKB_SLEEP	,	V_389
udelay	,	F_45
SCLK_MORE_CNTL__FORCEON	,	V_98
pllSPLL_AUX_CNTL	,	V_211
DISP_MISC_CNTL__SOFT_RESET_OV0_PP	,	V_323
DISP_HW_DEBUG	,	V_221
PLL_PWRMGT_CNTL__P2PLL_TURNOFF	,	V_294
data	,	V_479
DISP_OUTPUT_CNTL	,	V_220
MCLK_CNTL__FORCE_AIC	,	V_29
SCLK_CNTL__FORCE_TV_SCLK	,	V_55
DISP_MISC_CNTL__SOFT_RESET_GRPH2_SCLK	,	V_328
ixR300_MC_DLL_CNTL	,	V_198
CLK_PIN_CNTL	,	V_130
has_CRTC2	,	V_19
PCI_PM_CTRL	,	V_442
DISP_MISC_CNTL__SOFT_RESET_GRPH_PP	,	V_321
CLK_PWRMGT_CNTL__ENGINE_DYNCLK_MODE	,	V_306
radeon_pll_errata_after_data	,	F_39
console_lock	,	F_60
radeon_pm_restore_regs	,	F_14
MDLL_R300_RDCK__MRDCKC_SLEEP	,	V_395
default_mrtable	,	V_405
PLL_PWRMGT_CNTL_SPLL_TURNOFF	,	V_245
console_unlock	,	F_67
DISP_MISC_CNTL__SOFT_RESET_SUBPIC_PP	,	V_322
SCLK_MORE_CNTL__MC_HOST_MAX_DYN_STOP_LAT	,	V_101
LVDS_BL_MOD_EN	,	V_436
done	,	V_458
CRTC2_GEN_CNTL__CRTC2_EN	,	V_352
pllSPLL_CNTL	,	V_209
MC_CHP_IO_CNTL_B1__MEM_SYNC_ENB__SHIFT	,	V_359
fp_gen_cntl	,	V_401
"radeonfb (%s): suspending for event: %d...\n"	,	L_8
AGP_CNTL	,	V_141
radeon_pm_off	,	V_465
TV_DAC_CNTL_BGSLEEP	,	V_253
PIXCLKS_CNTL__PIXCLK_TMDS_ALWAYS_ONb	,	V_75
PLL_PWRMGT_CNTL_SU_SCLK_USE_BCLK	,	V_438
MCLK_MISC__MC_MCLK_MAX_DYN_STOP_LAT	,	V_87
LVDS_GEN_CNTL	,	V_137
PMSG_ON	,	V_478
DISP_PWR_MAN	,	V_136
SCLK_CNTL__RB_MAX_DYN_STOP_LAT	,	V_281
SCLK_CNTL2__R300_GA_MAX_DYN_STOP_LAT	,	V_96
MC_IOPAD_CNTL	,	V_179
CRTC2_DISPLAY_BASE_ADDR	,	V_158
PIXCLKS_CNTL__R300_PIXCLK_DVO_ALWAYS_ONb	,	V_73
PAD_CTLR_MISC	,	V_184
BUS_CNTL1_MOBILE_PLATFORM_SEL_MASK	,	V_242
pm_cap	,	V_441
value	,	V_120
dll_reset_mask	,	V_387
radeon_pll_errata_after_index	,	F_38
radeonfb_whack_power_state	,	F_49
PM_EVENT_ON	,	V_468
CNFG_CNTL	,	V_92
is_IGP	,	V_85
PIXCLKS_CNTL__PIXCLK_DIG_TMDS_ALWAYS_ONb	,	V_91
radeonfb_engine_reset	,	F_63
SCLK_CNTL__RE_MAX_DYN_STOP_LAT	,	V_277
KERN_ERR	,	V_471
mrtable_size	,	V_408
KERN_DEBUG	,	V_10
pllMCLK_CNTL	,	V_24
pllCLK_PWRMGT_CNTL	,	V_108
