v 20130925 2
C 40000 40000 0 0 0 Noqsi-title-B.sym
{
T 53900 40500 5 10 1 1 0 0 1
rev=1
T 55400 40200 5 10 1 1 0 0 1
auth=jpd
T 50200 40800 5 8 1 1 0 0 1
fname=L3.sch
T 53200 41200 5 14 1 1 0 4 1
title=Three Phase Clock Model
}
C 46900 46300 1 0 0 capacitor-1.sym
{
T 47100 47200 5 10 0 0 0 0 1
symversion=0.1
T 47100 46800 5 10 1 1 0 0 1
refdes=C1s
T 47100 46000 5 10 1 1 0 0 1
value={m*cc}
}
C 47800 47200 1 0 0 capacitor-1.sym
{
T 48000 48100 5 10 0 0 0 0 1
symversion=0.1
T 48000 47700 5 10 1 1 0 0 1
refdes=C2s
T 48000 46900 5 10 1 1 0 0 1
value={m*cc}
}
C 47800 45400 1 0 0 capacitor-1.sym
{
T 48000 46300 5 10 0 0 0 0 1
symversion=0.1
T 48000 45900 5 10 1 1 0 0 1
refdes=C3s
T 48000 45100 5 10 1 1 0 0 1
value={m*cc}
}
N 47800 47400 47800 45600 4
C 46900 47800 1 0 0 capacitor-1.sym
{
T 47100 48700 5 10 0 0 0 0 1
symversion=0.1
T 47100 48300 5 10 1 1 0 0 1
refdes=C12
T 47100 47500 5 10 1 1 0 0 1
value={m*cd}
}
C 46900 44600 1 0 0 capacitor-1.sym
{
T 47100 45500 5 10 0 0 0 0 1
symversion=0.1
T 47100 45100 5 10 1 1 0 0 1
refdes=C31
T 47100 44300 5 10 1 1 0 0 1
value={m*cd}
}
N 46900 48000 46900 44800 4
N 47800 44800 49000 44800 4
N 48700 44800 48700 45600 4
N 47800 48000 49000 48000 4
N 48700 46500 48700 48000 4
C 48700 46300 1 0 0 capacitor-1.sym
{
T 48900 47200 5 10 0 0 0 0 1
symversion=0.1
T 48900 46800 5 10 1 1 0 0 1
refdes=C23
T 48900 46000 5 10 1 1 0 0 1
value={m*cd}
}
N 48700 45600 49600 45600 4
N 49600 45600 49600 46500 4
T 40400 49500 8 10 1 1 0 0 6
spice-prolog=.subckt L3 %up cd=12nF cc=6nF r=5 m=1
* Three phase clock set
* cd is differential capacitance
* cc is capacitance to COM
* r is resistance 
* m is scale
N 46500 48000 46900 48000 4
C 46000 45500 1 0 0 in-1.sym
{
T 46000 45800 5 10 1 1 0 0 1
refdes=COM
}
N 47800 45600 46600 45600 4
T 50600 40200 9 10 1 0 0 0 1
1
T 51900 40200 9 10 1 0 0 0 1
1
C 45600 47900 1 0 0 resistor-1.sym
{
T 45800 48200 5 10 1 1 0 0 1
refdes=R1
T 45800 47700 5 10 1 1 0 0 1
value={r*m}
}
C 45000 47900 1 0 0 in-1.sym
{
T 45000 48200 5 10 1 1 0 0 1
refdes=I1
}
C 46500 48700 1 0 0 out-1.sym
{
T 46500 49000 5 10 1 1 0 0 1
refdes=O1
}
N 46500 48800 46500 48000 4
C 50500 47900 1 0 1 in-1.sym
{
T 50500 48200 5 10 1 1 0 6 1
refdes=I2
}
C 49000 47900 1 0 0 resistor-1.sym
{
T 49200 48200 5 10 1 1 0 0 1
refdes=R2
T 49200 47700 5 10 1 1 0 0 1
value={r*m}
}
C 49000 48700 1 0 0 out-1.sym
{
T 49000 49000 5 10 1 1 0 0 1
refdes=O2
}
N 49000 48000 49000 48800 4
C 50500 44700 1 0 1 in-1.sym
{
T 50500 45000 5 10 1 1 0 6 1
refdes=I3
}
C 49000 44700 1 0 0 resistor-1.sym
{
T 49200 45000 5 10 1 1 0 0 1
refdes=R3
T 49200 44500 5 10 1 1 0 0 1
value={r*m}
}
C 49000 43800 1 0 0 out-1.sym
{
T 49100 43600 5 10 1 1 0 0 1
refdes=O3
}
N 49000 43900 49000 44800 4
