#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Dec 24 02:19:31 2016
# Process ID: 7836
# Log file: G:/Project_Clock/VGA_test/vivado.log
# Journal file: G:/Project_Clock/VGA_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/Project_Clock/VGA_test/project_1.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream
wait_on_run impl_2
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_2
wait_on_run impl_2
reset_run impl_2 -noclean_dir 
launch_runs impl_2
wait_on_run impl_2
open_run impl_2
set_property IOSTANDARD LVCMOS33 [get_ports [list rst_n]]
set_property IOSTANDARD {} [get_ports [list VGA_B]]
set_property IOSTANDARD {} [get_ports [list VGA_G]]
set_property IOSTANDARD {} [get_ports [list VGA_HS]]
set_property IOSTANDARD LVCMOS33 [get_ports [list VGA_B]]
set_property IOSTANDARD LVCMOS33 [get_ports [list VGA_G]]
set_property IOSTANDARD LVCMOS33 [get_ports [list VGA_HS]]
set_property IOSTANDARD LVCMOS33 [get_ports [list VGA_R]]
set_property IOSTANDARD LVCMOS33 [get_ports [list VGA_VS]]
place_ports VGA_VS R19
place_ports VGA_HS P19
place_ports VGA_R G19
place_ports VGA_G J17
place_ports VGA_B N18
save_constraints
reset_run impl_2
launch_runs impl_2 -to_step write_bitstream
wait_on_run impl_2
