=====
SETUP
-11.970
17.192
5.222
TTRS80/T80a/u0/MCycle_0_s0
0.242
0.474
TTRS80/T80a/u0/n695_s2
2.242
2.759
TTRS80/T80a/u0/Read_To_Reg_r_3_s48
4.432
4.885
TTRS80/T80a/u0/n3966_s4
5.845
6.362
n101_s6
7.380
7.833
n101_s5
8.736
9.253
TTRS80/z80_data_6_s17
10.366
10.737
TTRS80/z80_data_6_s15
10.741
11.203
TTRS80/z80_data_6_s12
11.206
11.577
TTRS80/z80_data_1_s10
12.000
12.555
TTRS80/z80_data_1_s8
13.045
14.436
TTRS80/T80a/z80_data_1_s
15.845
16.400
TTRS80/T80a/DI_Reg_1_s0
18.028
=====
SETUP
-11.483
16.705
5.222
TTRS80/T80a/u0/MCycle_0_s0
0.242
0.474
TTRS80/T80a/u0/n695_s2
2.242
2.759
TTRS80/T80a/u0/Read_To_Reg_r_3_s48
4.432
4.885
TTRS80/T80a/u0/n3966_s4
5.845
6.362
n101_s6
7.380
7.833
n101_s5
8.736
9.253
TTRS80/xio_ioreq_n_Z_s
10.198
10.651
esp_sel_s0
11.321
11.838
TTRS80/z80_data_4_s11
12.810
13.181
TTRS80/z80_data_4_s8
13.578
14.133
TTRS80/T80a/z80_data_4_s
15.034
15.487
TTRS80/T80a/DI_Reg_4_s0
16.705
=====
SETUP
-10.943
16.165
5.222
TTRS80/T80a/u0/MCycle_0_s0
0.242
0.474
TTRS80/T80a/u0/n695_s2
2.242
2.759
TTRS80/T80a/u0/Read_To_Reg_r_3_s48
4.432
4.885
TTRS80/T80a/u0/n3966_s4
5.845
6.362
n101_s6
7.380
7.833
n101_s5
8.736
9.253
TTRS80/z80_data_6_s17
10.366
10.737
TTRS80/z80_data_6_s15
10.741
11.203
TTRS80/z80_data_6_s12
11.206
11.577
TTRS80/z80_data_3_s10
12.000
12.555
TTRS80/z80_data_3_s8
12.952
14.191
TTRS80/T80a/z80_data_3_s
15.330
15.847
TTRS80/T80a/DI_Reg_3_s0
17.033
=====
SETUP
-10.325
15.547
5.222
TTRS80/T80a/u0/MCycle_0_s0
0.242
0.474
TTRS80/T80a/u0/n695_s2
2.242
2.759
TTRS80/T80a/u0/Read_To_Reg_r_3_s48
4.432
4.885
TTRS80/T80a/u0/n3966_s4
5.845
6.362
n101_s6
7.380
7.833
n101_s5
8.736
9.253
TTRS80/z80_data_6_s17
10.366
10.737
TTRS80/z80_data_6_s15
10.741
11.203
TTRS80/z80_data_6_s12
11.206
11.577
TTRS80/z80_data_6_s10
12.480
13.050
TTRS80/z80_data_6_s8
13.051
16.081
TTRS80/T80a/z80_data_6_s
16.612
17.065
TTRS80/T80a/DI_Reg_6_s0
18.206
=====
SETUP
-9.440
14.662
5.222
TTRS80/T80a/u0/MCycle_0_s0
0.242
0.474
TTRS80/T80a/u0/n695_s2
2.242
2.759
TTRS80/T80a/u0/Read_To_Reg_r_3_s48
4.432
4.885
TTRS80/T80a/u0/n3966_s4
5.845
6.362
TTRS80/n363_s4
7.335
7.788
TTRS80/cass_out_sel_Z_s1
8.315
8.885
TTRS80/cass_out_sel_Z_s0
8.888
9.405
TTRS80/z80_data_7_s26
10.247
10.700
TTRS80/z80_data_7_s17
11.114
11.663
TTRS80/z80_data_7_s10
11.664
14.269
TTRS80/T80a/z80_data_7_s
15.209
15.726
TTRS80/T80a/DI_Reg_7_s0
16.750
=====
SETUP
-8.076
13.298
5.222
TTRS80/T80a/u0/MCycle_0_s0
0.242
0.474
TTRS80/T80a/u0/n695_s2
2.242
2.759
TTRS80/T80a/u0/Read_To_Reg_r_3_s48
4.432
4.885
TTRS80/T80a/u0/n3966_s4
5.845
6.362
n88_s3
7.335
7.852
TTRS80/z80_data_7_s14
8.105
8.558
TTRS80/z80_data_7_s9
9.121
9.638
TTRS80/T80a/z80_data_0_s
11.201
15.843
TTRS80/T80a/DI_Reg_0_s0
17.385
=====
SETUP
-16.065
17.808
1.743
TTRS80/T80a/u0/MCycle_0_s0
0.242
0.474
TTRS80/T80a/u0/n695_s2
2.242
2.759
TTRS80/T80a/u0/Read_To_Reg_r_3_s48
4.432
4.885
TTRS80/T80a/u0/n3966_s4
5.845
6.362
n101_s6
7.380
7.833
n101_s5
8.736
9.253
TTRS80/xio_ioreq_n_Z_s
10.198
10.651
esp_sel_s0
11.321
11.838
TTRS80/z80_data_4_s11
12.810
13.181
TTRS80/z80_data_4_s8
13.578
14.133
n3121_s4
16.161
16.623
n3121_s2
16.625
17.087
n3121_s1
17.259
17.808
byte_out_4_s1
17.808
=====
SETUP
-14.938
16.681
1.743
TTRS80/T80a/u0/MCycle_0_s0
0.242
0.474
TTRS80/T80a/u0/n695_s2
2.242
2.759
TTRS80/T80a/u0/Read_To_Reg_r_3_s48
4.432
4.885
TTRS80/T80a/u0/n3966_s4
5.845
6.362
n101_s6
7.380
7.833
n101_s5
8.736
9.253
TTRS80/z80_data_6_s17
10.366
10.737
TTRS80/z80_data_6_s15
10.741
11.203
TTRS80/z80_data_6_s12
11.206
11.577
TTRS80/z80_data_1_s10
12.000
12.555
TTRS80/z80_data_1_s8
13.045
14.436
n3124_s2
16.226
16.775
n3124_s1
16.947
17.517
byte_out_1_s1
17.517
=====
SETUP
-14.776
16.519
1.743
TTRS80/T80a/u0/MCycle_0_s0
0.242
0.474
TTRS80/T80a/u0/n695_s2
2.242
2.759
TTRS80/T80a/u0/Read_To_Reg_r_3_s48
4.432
4.885
TTRS80/T80a/u0/n3966_s4
5.845
6.362
n101_s6
7.380
7.833
n101_s5
8.736
9.253
TTRS80/z80_data_6_s17
10.366
10.737
TTRS80/z80_data_6_s15
10.741
11.203
TTRS80/z80_data_6_s12
11.206
11.577
TTRS80/z80_data_3_s10
12.000
12.555
TTRS80/z80_data_3_s8
12.952
14.191
n3122_s2
15.995
16.512
n3122_s1
16.925
17.387
byte_out_3_s1
17.387
=====
SETUP
-14.747
16.490
1.743
TTRS80/T80a/u0/MCycle_0_s0
0.242
0.474
TTRS80/T80a/u0/n695_s2
2.242
2.759
TTRS80/T80a/u0/Read_To_Reg_r_3_s48
4.432
4.885
TTRS80/T80a/u0/n3966_s4
5.845
6.362
n101_s6
7.380
7.833
n101_s5
8.736
9.253
TTRS80/z80_data_6_s17
10.366
10.737
TTRS80/z80_data_6_s15
10.741
11.203
TTRS80/z80_data_6_s12
11.206
11.577
TTRS80/z80_data_6_s10
12.480
13.050
TTRS80/z80_data_6_s8
13.051
16.081
n3119_s5
17.596
17.967
n3119_s3
18.138
18.600
n3119_s2
18.601
19.150
byte_out_6_s1
19.150
=====
SETUP
-13.760
15.503
1.743
TTRS80/T80a/u0/MCycle_0_s0
0.242
0.474
TTRS80/T80a/u0/n695_s2
2.242
2.759
TTRS80/T80a/u0/Read_To_Reg_r_3_s48
4.432
4.885
TTRS80/T80a/u0/n3966_s4
5.845
6.362
TTRS80/n363_s4
7.335
7.788
TTRS80/cass_out_sel_Z_s1
8.315
8.885
TTRS80/cass_out_sel_Z_s0
8.888
9.405
TTRS80/z80_data_7_s26
10.247
10.700
TTRS80/z80_data_7_s17
11.114
11.663
TTRS80/z80_data_7_s10
11.664
14.269
n3118_s3
16.321
16.870
n3118_s2
17.042
17.591
byte_out_7_s1
17.591
=====
SETUP
-6.680
11.902
5.222
TTRS80/T80a/u0/MCycle_0_s0
0.242
0.474
TTRS80/T80a/u0/n695_s2
2.242
2.759
TTRS80/T80a/u0/Read_To_Reg_r_3_s48
4.432
4.885
TTRS80/T80a/u0/n3966_s4
5.845
6.362
n88_s3
7.335
7.852
TTRS80/z80_data_7_s14
8.105
8.558
TTRS80/z80_data_7_s9
9.121
9.638
TTRS80/T80a/z80_data_2_s
10.313
15.440
TTRS80/T80a/DI_Reg_2_s0
16.474
=====
SETUP
-13.243
14.986
1.743
TTRS80/T80a/u0/MCycle_0_s0
0.242
0.474
TTRS80/T80a/u0/n695_s2
2.242
2.759
TTRS80/T80a/u0/Read_To_Reg_r_3_s48
4.432
4.885
TTRS80/T80a/u0/n3966_s4
5.845
6.362
n101_s6
7.380
7.833
n101_s5
8.736
9.253
TTRS80/xio_ioreq_n_Z_s
10.198
10.651
esp_sel_s0
11.321
11.838
esp_sel_risingedge_s0
12.734
13.105
count_5_s5
14.077
14.626
count_1_s1
14.986
=====
SETUP
-13.243
14.986
1.743
TTRS80/T80a/u0/MCycle_0_s0
0.242
0.474
TTRS80/T80a/u0/n695_s2
2.242
2.759
TTRS80/T80a/u0/Read_To_Reg_r_3_s48
4.432
4.885
TTRS80/T80a/u0/n3966_s4
5.845
6.362
n101_s6
7.380
7.833
n101_s5
8.736
9.253
TTRS80/xio_ioreq_n_Z_s
10.198
10.651
esp_sel_s0
11.321
11.838
esp_sel_risingedge_s0
12.734
13.105
count_5_s5
14.077
14.626
count_2_s1
14.986
=====
SETUP
-13.243
14.986
1.743
TTRS80/T80a/u0/MCycle_0_s0
0.242
0.474
TTRS80/T80a/u0/n695_s2
2.242
2.759
TTRS80/T80a/u0/Read_To_Reg_r_3_s48
4.432
4.885
TTRS80/T80a/u0/n3966_s4
5.845
6.362
n101_s6
7.380
7.833
n101_s5
8.736
9.253
TTRS80/xio_ioreq_n_Z_s
10.198
10.651
esp_sel_s0
11.321
11.838
esp_sel_risingedge_s0
12.734
13.105
count_5_s5
14.077
14.626
count_5_s1
14.986
=====
SETUP
-13.084
14.827
1.743
TTRS80/T80a/u0/MCycle_0_s0
0.242
0.474
TTRS80/T80a/u0/n695_s2
2.242
2.759
TTRS80/T80a/u0/Read_To_Reg_r_3_s48
4.432
4.885
TTRS80/T80a/u0/n3966_s4
5.845
6.362
n101_s6
7.380
7.833
n101_s5
8.736
9.253
TTRS80/xio_ioreq_n_Z_s
10.198
10.651
esp_sel_s0
11.321
11.838
esp_sel_risingedge_s0
12.734
13.061
ESP_REQ_s0
14.827
=====
SETUP
-13.054
14.797
1.743
TTRS80/T80a/u0/MCycle_0_s0
0.242
0.474
TTRS80/T80a/u0/n695_s2
2.242
2.759
TTRS80/T80a/u0/Read_To_Reg_r_3_s48
4.432
4.885
TTRS80/T80a/u0/n3966_s4
5.845
6.362
n101_s6
7.380
7.833
n101_s5
8.736
9.253
TTRS80/xio_ioreq_n_Z_s
10.198
10.651
esp_sel_s0
11.321
11.838
esp_sel_risingedge_s0
12.734
13.105
trs_io_data_ready_s9
14.083
14.653
trs_io_data_ready_s6
14.797
=====
SETUP
-13.031
14.775
1.743
TTRS80/T80a/u0/MCycle_0_s0
0.242
0.474
TTRS80/T80a/u0/n695_s2
2.242
2.759
TTRS80/T80a/u0/Read_To_Reg_r_3_s48
4.432
4.885
TTRS80/T80a/u0/n3966_s4
5.845
6.362
n101_s6
7.380
7.833
n101_s5
8.736
9.253
TTRS80/xio_ioreq_n_Z_s
10.198
10.651
esp_sel_s0
11.321
11.838
esp_sel_risingedge_s0
12.734
13.105
count_5_s5
14.077
14.626
count_4_s1
14.775
=====
SETUP
-12.904
14.647
1.743
TTRS80/T80a/u0/MCycle_0_s0
0.242
0.474
TTRS80/T80a/u0/n695_s2
2.242
2.759
TTRS80/T80a/u0/Read_To_Reg_r_3_s48
4.432
4.885
TTRS80/T80a/u0/n3966_s4
5.845
6.362
n101_s6
7.380
7.833
n101_s5
8.736
9.253
TTRS80/xio_ioreq_n_Z_s
10.198
10.651
esp_sel_s0
11.321
11.838
esp_sel_risingedge_s0
12.734
13.105
n314_s3
14.077
14.647
count_3_s3
14.647
=====
SETUP
-12.873
14.616
1.743
TTRS80/T80a/u0/MCycle_0_s0
0.242
0.474
TTRS80/T80a/u0/n695_s2
2.242
2.759
TTRS80/T80a/u0/Read_To_Reg_r_3_s48
4.432
4.885
TTRS80/T80a/u0/n3966_s4
5.845
6.362
n101_s6
7.380
7.833
n101_s5
8.736
9.253
TTRS80/xio_ioreq_n_Z_s
10.198
10.651
esp_sel_s0
11.321
11.838
esp_sel_risingedge_s0
12.734
13.105
n317_s4
14.154
14.616
count_0_s3
14.616
=====
SETUP
-12.618
14.361
1.743
TTRS80/T80a/u0/MCycle_0_s0
0.242
0.474
TTRS80/T80a/u0/n695_s2
2.242
2.759
TTRS80/T80a/u0/Read_To_Reg_r_3_s48
4.432
4.885
TTRS80/T80a/u0/n3966_s4
5.845
6.362
n101_s6
7.380
7.833
DBUS_DIR_s4
8.770
9.325
DBUS_DIR_s3
10.382
10.753
n3125_s4
12.263
16.336
n3125_s2
16.996
17.545
n3125_s1
17.547
17.918
byte_out_0_s1
17.918
=====
SETUP
-12.448
14.191
1.743
TTRS80/T80a/u0/MCycle_0_s0
0.242
0.474
TTRS80/T80a/u0/n695_s2
2.242
2.759
TTRS80/T80a/u0/Read_To_Reg_r_3_s48
4.432
4.885
TTRS80/T80a/u0/n3966_s4
5.845
6.362
n101_s6
7.380
7.833
DBUS_DIR_s4
8.770
9.325
DBUS_DIR_s3
10.382
10.753
n3123_s5
12.020
16.281
n3123_s2
16.969
17.340
n3123_s1
17.511
18.081
byte_out_2_s1
18.081
=====
SETUP
-12.204
13.947
1.743
TTRS80/T80a/u0/MCycle_0_s0
0.242
0.474
TTRS80/T80a/u0/n695_s2
2.242
2.759
TTRS80/T80a/u0/Read_To_Reg_r_3_s48
4.432
4.885
TTRS80/T80a/u0/n3966_s4
5.845
6.362
n101_s6
7.380
7.833
DBUS_DIR_s4
8.770
9.325
DBUS_DIR_s3
10.382
10.753
TTRS80/z80_data_5_s17
12.011
16.107
n3120_s2
16.751
17.300
n3120_s1
17.302
17.673
byte_out_5_s1
17.673
=====
SETUP
-12.114
13.857
1.743
TTRS80/T80a/u0/MCycle_0_s0
0.242
0.474
TTRS80/T80a/u0/n695_s2
2.242
2.759
TTRS80/T80a/u0/Read_To_Reg_r_3_s48
4.432
4.885
TTRS80/T80a/u0/n3966_s4
5.845
6.362
n101_s6
7.380
7.833
n101_s5
8.736
9.253
TTRS80/xio_ioreq_n_Z_s
10.198
10.651
esp_sel_s0
11.321
11.838
esp_sel_risingedge_s0
12.734
13.061
WAIT_REG_s0
13.857
=====
SETUP
-10.905
12.648
1.743
TTRS80/T80a/u0/MCycle_0_s0
0.242
0.474
TTRS80/T80a/u0/n695_s2
2.242
2.759
TTRS80/T80a/u0/Read_To_Reg_r_3_s48
4.432
4.885
TTRS80/T80a/u0/n3966_s4
5.845
6.362
n101_s6
7.380
7.833
DBUS_DIR_s4
8.770
9.325
DBUS_DIR_s3
10.382
10.753
n101_s1
12.078
12.648
io/raw_0_s0
12.648
=====
HOLD
-0.672
0.234
0.906
n3262_s2
0.002
0.234
clk_audio_s1
0.234
=====
HOLD
0.321
0.880
0.560
TTRS80/z80_opreg_reg_2_s0
0.183
0.385
TTRS80/vga_80_64_n_s0
0.880
=====
HOLD
0.322
1.611
1.289
trigger_action_s0
1.278
1.480
bram_peek_trigger/two_s0
1.611
=====
HOLD
0.322
1.611
1.289
trigger_action_s0
1.278
1.480
dsp_ram_read_trigger/two_s0
1.611
=====
HOLD
0.424
0.618
0.194
heartbeat_2_s0
0.183
0.385
n3819_s
0.386
0.618
heartbeat_2_s0
0.618
=====
HOLD
0.424
0.618
0.194
heartbeat_6_s0
0.183
0.385
n3815_s
0.386
0.618
heartbeat_6_s0
0.618
=====
HOLD
0.424
0.618
0.194
heartbeat_8_s0
0.183
0.385
n3813_s
0.386
0.618
heartbeat_8_s0
0.618
=====
HOLD
0.424
0.618
0.194
heartbeat_12_s0
0.183
0.385
n3809_s
0.386
0.618
heartbeat_12_s0
0.618
=====
HOLD
0.424
0.618
0.194
heartbeat_14_s0
0.183
0.385
n3807_s
0.386
0.618
heartbeat_14_s0
0.618
=====
HOLD
0.424
0.618
0.194
heartbeat_18_s0
0.183
0.385
n3803_s
0.386
0.618
heartbeat_18_s0
0.618
=====
HOLD
0.424
0.618
0.194
heartbeat_20_s0
0.183
0.385
n3801_s
0.386
0.618
heartbeat_20_s0
0.618
=====
HOLD
0.425
1.714
1.289
bitcnt_1_s2
1.278
1.480
n890_s2
1.482
1.714
bitcnt_1_s2
1.714
=====
HOLD
0.425
1.714
1.289
count_1_s1
1.278
1.480
n316_s2
1.482
1.714
count_1_s1
1.714
=====
HOLD
0.425
1.714
1.289
remaining_bits_to_send_5_s0
1.278
1.480
n1030_s0
1.482
1.714
remaining_bits_to_send_5_s0
1.714
=====
HOLD
0.425
1.714
1.289
bytes_to_read_2_s0
1.278
1.480
n635_s9
1.482
1.714
bytes_to_read_2_s0
1.714
=====
HOLD
0.425
1.714
1.289
idx_2_s0
1.278
1.480
n630_s5
1.482
1.714
idx_2_s0
1.714
=====
HOLD
0.425
1.470
1.044
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1
1.033
1.235
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n25_s2
1.238
1.470
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1
1.470
=====
HOLD
0.425
1.470
1.044
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0
1.033
1.235
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n16_s
1.238
1.470
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0
1.470
=====
HOLD
0.425
1.470
1.044
hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0
1.033
1.235
hdmi/true_hdmi_output.packet_picker/n750_s2
1.238
1.470
hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0
1.470
=====
HOLD
0.425
0.619
0.194
cass_out_reg_s0
0.183
0.385
n3794_s1
0.387
0.619
cass_out_reg_s0
0.619
=====
HOLD
0.425
1.296
0.871
clk_in_ibuf
0.000
0.675
audio_cnt_0_s0
0.860
1.062
n3239_s2
1.064
1.296
audio_cnt_0_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_in_ibuf
0.000
0.675
audio_cnt_3_s0
0.860
1.062
n3236_s
1.064
1.296
audio_cnt_3_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_in_ibuf
0.000
0.675
audio_cnt_7_s0
0.860
1.062
n3232_s
1.064
1.296
audio_cnt_7_s0
1.296
=====
HOLD
0.425
0.950
0.525
TTRS80/vga_Z_s1
0.514
0.716
TTRS80/n1503_s2
0.718
0.950
TTRS80/vga_Z_s1
0.950
=====
HOLD
0.425
0.950
0.525
hdmi/cy_8_s0
0.514
0.716
hdmi/n332_s
0.718
0.950
hdmi/cy_8_s0
0.950
