<stg><name>worker</name>


<trans_list>

<trans id="276" from="1" to="2">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="2" to="3">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="3" to="4">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="4" to="5">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="5" to="6">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="6" to="7">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="7" to="8">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="8" to="9">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="9" to="10">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="10" to="11">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="11" to="12">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="12" to="13">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="13" to="14">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="14" to="15">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="15" to="16">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="16" to="17">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="17" to="18">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="18" to="19">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="19" to="20">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="20" to="21">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="21" to="22">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="22" to="23">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="23" to="24">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="24" to="25">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="25" to="26">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="26" to="27">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="27" to="28">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="28" to="29">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="29" to="30">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="30" to="31">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="31" to="32">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="32" to="33">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="33" to="34">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="34" to="35">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="35" to="36">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="36" to="37">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="37" to="38">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="38" to="39">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="39" to="40">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="40" to="41">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="41" to="42">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="42" to="43">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="43" to="44">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="44" to="45">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="45" to="46">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="46" to="47">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="47" to="48">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="48" to="49">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="49" to="50">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="50" to="51">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="51" to="52">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="52" to="53">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="53" to="54">
<condition id="111">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="54" to="53">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="64">
<![CDATA[
.critedge:2  %dest_1_0 = alloca [100 x float], align 4

]]></node>
<StgValue><ssdm name="dest_1_0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:3  %dest_1_0_addr = getelementptr [100 x float]* %dest_1_0, i64 0, i64 0

]]></node>
<StgValue><ssdm name="dest_1_0_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:4  store float 0.000000e+00, float* %dest_1_0_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:5  %dest_1_0_addr_1 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 1

]]></node>
<StgValue><ssdm name="dest_1_0_addr_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:6  store float 0.000000e+00, float* %dest_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:7  %dest_1_0_addr_2 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 2

]]></node>
<StgValue><ssdm name="dest_1_0_addr_2"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:8  store float 0.000000e+00, float* %dest_1_0_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:9  %dest_1_0_addr_3 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 3

]]></node>
<StgValue><ssdm name="dest_1_0_addr_3"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:10  store float 0.000000e+00, float* %dest_1_0_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:11  %dest_1_0_addr_4 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 4

]]></node>
<StgValue><ssdm name="dest_1_0_addr_4"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:12  store float 0.000000e+00, float* %dest_1_0_addr_4, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:13  %dest_1_0_addr_5 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 5

]]></node>
<StgValue><ssdm name="dest_1_0_addr_5"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:14  store float 0.000000e+00, float* %dest_1_0_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:15  %dest_1_0_addr_6 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 6

]]></node>
<StgValue><ssdm name="dest_1_0_addr_6"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:16  store float 0.000000e+00, float* %dest_1_0_addr_6, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:17  %dest_1_0_addr_7 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 7

]]></node>
<StgValue><ssdm name="dest_1_0_addr_7"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:18  store float 0.000000e+00, float* %dest_1_0_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:19  %dest_1_0_addr_8 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 8

]]></node>
<StgValue><ssdm name="dest_1_0_addr_8"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:20  store float 0.000000e+00, float* %dest_1_0_addr_8, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:21  %dest_1_0_addr_9 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 9

]]></node>
<StgValue><ssdm name="dest_1_0_addr_9"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:22  store float 0.000000e+00, float* %dest_1_0_addr_9, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:23  %dest_1_0_addr_10 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 10

]]></node>
<StgValue><ssdm name="dest_1_0_addr_10"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:24  store float 0.000000e+00, float* %dest_1_0_addr_10, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:25  %dest_1_0_addr_11 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 11

]]></node>
<StgValue><ssdm name="dest_1_0_addr_11"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:26  store float 0.000000e+00, float* %dest_1_0_addr_11, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:27  %dest_1_0_addr_12 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 12

]]></node>
<StgValue><ssdm name="dest_1_0_addr_12"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:28  store float 0.000000e+00, float* %dest_1_0_addr_12, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:29  %dest_1_0_addr_13 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 13

]]></node>
<StgValue><ssdm name="dest_1_0_addr_13"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:30  store float 0.000000e+00, float* %dest_1_0_addr_13, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:31  %dest_1_0_addr_14 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 14

]]></node>
<StgValue><ssdm name="dest_1_0_addr_14"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:32  store float 0.000000e+00, float* %dest_1_0_addr_14, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:33  %dest_1_0_addr_15 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 15

]]></node>
<StgValue><ssdm name="dest_1_0_addr_15"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:34  store float 0.000000e+00, float* %dest_1_0_addr_15, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="88" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:35  %dest_1_0_addr_16 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 16

]]></node>
<StgValue><ssdm name="dest_1_0_addr_16"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:36  store float 0.000000e+00, float* %dest_1_0_addr_16, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:37  %dest_1_0_addr_17 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 17

]]></node>
<StgValue><ssdm name="dest_1_0_addr_17"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:38  store float 0.000000e+00, float* %dest_1_0_addr_17, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="92" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:39  %dest_1_0_addr_18 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 18

]]></node>
<StgValue><ssdm name="dest_1_0_addr_18"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:40  store float 0.000000e+00, float* %dest_1_0_addr_18, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:41  %dest_1_0_addr_19 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 19

]]></node>
<StgValue><ssdm name="dest_1_0_addr_19"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:42  store float 0.000000e+00, float* %dest_1_0_addr_19, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="96" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:43  %dest_1_0_addr_20 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 20

]]></node>
<StgValue><ssdm name="dest_1_0_addr_20"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:44  store float 0.000000e+00, float* %dest_1_0_addr_20, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:45  %dest_1_0_addr_21 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 21

]]></node>
<StgValue><ssdm name="dest_1_0_addr_21"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:46  store float 0.000000e+00, float* %dest_1_0_addr_21, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="100" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:47  %dest_1_0_addr_22 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 22

]]></node>
<StgValue><ssdm name="dest_1_0_addr_22"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:48  store float 0.000000e+00, float* %dest_1_0_addr_22, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:49  %dest_1_0_addr_23 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 23

]]></node>
<StgValue><ssdm name="dest_1_0_addr_23"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:50  store float 0.000000e+00, float* %dest_1_0_addr_23, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="104" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:51  %dest_1_0_addr_24 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 24

]]></node>
<StgValue><ssdm name="dest_1_0_addr_24"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:52  store float 0.000000e+00, float* %dest_1_0_addr_24, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:53  %dest_1_0_addr_25 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 25

]]></node>
<StgValue><ssdm name="dest_1_0_addr_25"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:54  store float 0.000000e+00, float* %dest_1_0_addr_25, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="108" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:55  %dest_1_0_addr_26 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 26

]]></node>
<StgValue><ssdm name="dest_1_0_addr_26"/></StgValue>
</operation>

<operation id="109" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:56  store float 0.000000e+00, float* %dest_1_0_addr_26, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:57  %dest_1_0_addr_27 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 27

]]></node>
<StgValue><ssdm name="dest_1_0_addr_27"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:58  store float 0.000000e+00, float* %dest_1_0_addr_27, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="112" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:59  %dest_1_0_addr_28 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 28

]]></node>
<StgValue><ssdm name="dest_1_0_addr_28"/></StgValue>
</operation>

<operation id="113" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:60  store float 0.000000e+00, float* %dest_1_0_addr_28, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:61  %dest_1_0_addr_29 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 29

]]></node>
<StgValue><ssdm name="dest_1_0_addr_29"/></StgValue>
</operation>

<operation id="115" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:62  store float 0.000000e+00, float* %dest_1_0_addr_29, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="116" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:63  %dest_1_0_addr_30 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 30

]]></node>
<StgValue><ssdm name="dest_1_0_addr_30"/></StgValue>
</operation>

<operation id="117" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:64  store float 0.000000e+00, float* %dest_1_0_addr_30, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:65  %dest_1_0_addr_31 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 31

]]></node>
<StgValue><ssdm name="dest_1_0_addr_31"/></StgValue>
</operation>

<operation id="119" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:66  store float 0.000000e+00, float* %dest_1_0_addr_31, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="120" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:67  %dest_1_0_addr_32 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 32

]]></node>
<StgValue><ssdm name="dest_1_0_addr_32"/></StgValue>
</operation>

<operation id="121" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:68  store float 0.000000e+00, float* %dest_1_0_addr_32, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:69  %dest_1_0_addr_33 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 33

]]></node>
<StgValue><ssdm name="dest_1_0_addr_33"/></StgValue>
</operation>

<operation id="123" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:70  store float 0.000000e+00, float* %dest_1_0_addr_33, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="124" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:71  %dest_1_0_addr_34 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 34

]]></node>
<StgValue><ssdm name="dest_1_0_addr_34"/></StgValue>
</operation>

<operation id="125" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:72  store float 0.000000e+00, float* %dest_1_0_addr_34, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:73  %dest_1_0_addr_35 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 35

]]></node>
<StgValue><ssdm name="dest_1_0_addr_35"/></StgValue>
</operation>

<operation id="127" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:74  store float 0.000000e+00, float* %dest_1_0_addr_35, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="128" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:75  %dest_1_0_addr_36 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 36

]]></node>
<StgValue><ssdm name="dest_1_0_addr_36"/></StgValue>
</operation>

<operation id="129" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:76  store float 0.000000e+00, float* %dest_1_0_addr_36, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:77  %dest_1_0_addr_37 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 37

]]></node>
<StgValue><ssdm name="dest_1_0_addr_37"/></StgValue>
</operation>

<operation id="131" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:78  store float 0.000000e+00, float* %dest_1_0_addr_37, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="132" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:79  %dest_1_0_addr_38 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 38

]]></node>
<StgValue><ssdm name="dest_1_0_addr_38"/></StgValue>
</operation>

<operation id="133" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:80  store float 0.000000e+00, float* %dest_1_0_addr_38, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:81  %dest_1_0_addr_39 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 39

]]></node>
<StgValue><ssdm name="dest_1_0_addr_39"/></StgValue>
</operation>

<operation id="135" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:82  store float 0.000000e+00, float* %dest_1_0_addr_39, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="136" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:83  %dest_1_0_addr_40 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 40

]]></node>
<StgValue><ssdm name="dest_1_0_addr_40"/></StgValue>
</operation>

<operation id="137" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:84  store float 0.000000e+00, float* %dest_1_0_addr_40, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:85  %dest_1_0_addr_41 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 41

]]></node>
<StgValue><ssdm name="dest_1_0_addr_41"/></StgValue>
</operation>

<operation id="139" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:86  store float 0.000000e+00, float* %dest_1_0_addr_41, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="140" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:87  %dest_1_0_addr_42 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 42

]]></node>
<StgValue><ssdm name="dest_1_0_addr_42"/></StgValue>
</operation>

<operation id="141" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:88  store float 0.000000e+00, float* %dest_1_0_addr_42, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:89  %dest_1_0_addr_43 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 43

]]></node>
<StgValue><ssdm name="dest_1_0_addr_43"/></StgValue>
</operation>

<operation id="143" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:90  store float 0.000000e+00, float* %dest_1_0_addr_43, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="144" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:91  %dest_1_0_addr_44 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 44

]]></node>
<StgValue><ssdm name="dest_1_0_addr_44"/></StgValue>
</operation>

<operation id="145" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:92  store float 0.000000e+00, float* %dest_1_0_addr_44, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:93  %dest_1_0_addr_45 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 45

]]></node>
<StgValue><ssdm name="dest_1_0_addr_45"/></StgValue>
</operation>

<operation id="147" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:94  store float 0.000000e+00, float* %dest_1_0_addr_45, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="148" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:95  %dest_1_0_addr_46 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 46

]]></node>
<StgValue><ssdm name="dest_1_0_addr_46"/></StgValue>
</operation>

<operation id="149" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:96  store float 0.000000e+00, float* %dest_1_0_addr_46, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:97  %dest_1_0_addr_47 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 47

]]></node>
<StgValue><ssdm name="dest_1_0_addr_47"/></StgValue>
</operation>

<operation id="151" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:98  store float 0.000000e+00, float* %dest_1_0_addr_47, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="152" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:99  %dest_1_0_addr_48 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 48

]]></node>
<StgValue><ssdm name="dest_1_0_addr_48"/></StgValue>
</operation>

<operation id="153" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:100  store float 0.000000e+00, float* %dest_1_0_addr_48, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:101  %dest_1_0_addr_49 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 49

]]></node>
<StgValue><ssdm name="dest_1_0_addr_49"/></StgValue>
</operation>

<operation id="155" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:102  store float 0.000000e+00, float* %dest_1_0_addr_49, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="156" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:103  %dest_1_0_addr_50 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 50

]]></node>
<StgValue><ssdm name="dest_1_0_addr_50"/></StgValue>
</operation>

<operation id="157" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:104  store float 0.000000e+00, float* %dest_1_0_addr_50, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:105  %dest_1_0_addr_51 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 51

]]></node>
<StgValue><ssdm name="dest_1_0_addr_51"/></StgValue>
</operation>

<operation id="159" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:106  store float 0.000000e+00, float* %dest_1_0_addr_51, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="160" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:107  %dest_1_0_addr_52 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 52

]]></node>
<StgValue><ssdm name="dest_1_0_addr_52"/></StgValue>
</operation>

<operation id="161" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:108  store float 0.000000e+00, float* %dest_1_0_addr_52, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:109  %dest_1_0_addr_53 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 53

]]></node>
<StgValue><ssdm name="dest_1_0_addr_53"/></StgValue>
</operation>

<operation id="163" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:110  store float 0.000000e+00, float* %dest_1_0_addr_53, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="164" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:111  %dest_1_0_addr_54 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 54

]]></node>
<StgValue><ssdm name="dest_1_0_addr_54"/></StgValue>
</operation>

<operation id="165" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:112  store float 0.000000e+00, float* %dest_1_0_addr_54, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:113  %dest_1_0_addr_55 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 55

]]></node>
<StgValue><ssdm name="dest_1_0_addr_55"/></StgValue>
</operation>

<operation id="167" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:114  store float 0.000000e+00, float* %dest_1_0_addr_55, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="168" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:115  %dest_1_0_addr_56 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 56

]]></node>
<StgValue><ssdm name="dest_1_0_addr_56"/></StgValue>
</operation>

<operation id="169" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:116  store float 0.000000e+00, float* %dest_1_0_addr_56, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:117  %dest_1_0_addr_57 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 57

]]></node>
<StgValue><ssdm name="dest_1_0_addr_57"/></StgValue>
</operation>

<operation id="171" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:118  store float 0.000000e+00, float* %dest_1_0_addr_57, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="172" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:119  %dest_1_0_addr_58 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 58

]]></node>
<StgValue><ssdm name="dest_1_0_addr_58"/></StgValue>
</operation>

<operation id="173" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:120  store float 0.000000e+00, float* %dest_1_0_addr_58, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:121  %dest_1_0_addr_59 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 59

]]></node>
<StgValue><ssdm name="dest_1_0_addr_59"/></StgValue>
</operation>

<operation id="175" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:122  store float 0.000000e+00, float* %dest_1_0_addr_59, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="176" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:123  %dest_1_0_addr_60 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 60

]]></node>
<StgValue><ssdm name="dest_1_0_addr_60"/></StgValue>
</operation>

<operation id="177" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:124  store float 0.000000e+00, float* %dest_1_0_addr_60, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:125  %dest_1_0_addr_61 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 61

]]></node>
<StgValue><ssdm name="dest_1_0_addr_61"/></StgValue>
</operation>

<operation id="179" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:126  store float 0.000000e+00, float* %dest_1_0_addr_61, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="180" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:127  %dest_1_0_addr_62 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 62

]]></node>
<StgValue><ssdm name="dest_1_0_addr_62"/></StgValue>
</operation>

<operation id="181" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:128  store float 0.000000e+00, float* %dest_1_0_addr_62, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:129  %dest_1_0_addr_63 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 63

]]></node>
<StgValue><ssdm name="dest_1_0_addr_63"/></StgValue>
</operation>

<operation id="183" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:130  store float 0.000000e+00, float* %dest_1_0_addr_63, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="184" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:131  %dest_1_0_addr_64 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 64

]]></node>
<StgValue><ssdm name="dest_1_0_addr_64"/></StgValue>
</operation>

<operation id="185" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:132  store float 0.000000e+00, float* %dest_1_0_addr_64, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:133  %dest_1_0_addr_65 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 65

]]></node>
<StgValue><ssdm name="dest_1_0_addr_65"/></StgValue>
</operation>

<operation id="187" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:134  store float 0.000000e+00, float* %dest_1_0_addr_65, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="188" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:135  %dest_1_0_addr_66 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 66

]]></node>
<StgValue><ssdm name="dest_1_0_addr_66"/></StgValue>
</operation>

<operation id="189" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:136  store float 0.000000e+00, float* %dest_1_0_addr_66, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:137  %dest_1_0_addr_67 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 67

]]></node>
<StgValue><ssdm name="dest_1_0_addr_67"/></StgValue>
</operation>

<operation id="191" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:138  store float 0.000000e+00, float* %dest_1_0_addr_67, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="192" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:139  %dest_1_0_addr_68 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 68

]]></node>
<StgValue><ssdm name="dest_1_0_addr_68"/></StgValue>
</operation>

<operation id="193" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:140  store float 0.000000e+00, float* %dest_1_0_addr_68, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:141  %dest_1_0_addr_69 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 69

]]></node>
<StgValue><ssdm name="dest_1_0_addr_69"/></StgValue>
</operation>

<operation id="195" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:142  store float 0.000000e+00, float* %dest_1_0_addr_69, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="196" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:143  %dest_1_0_addr_70 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 70

]]></node>
<StgValue><ssdm name="dest_1_0_addr_70"/></StgValue>
</operation>

<operation id="197" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:144  store float 0.000000e+00, float* %dest_1_0_addr_70, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:145  %dest_1_0_addr_71 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 71

]]></node>
<StgValue><ssdm name="dest_1_0_addr_71"/></StgValue>
</operation>

<operation id="199" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:146  store float 0.000000e+00, float* %dest_1_0_addr_71, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="200" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:147  %dest_1_0_addr_72 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 72

]]></node>
<StgValue><ssdm name="dest_1_0_addr_72"/></StgValue>
</operation>

<operation id="201" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:148  store float 0.000000e+00, float* %dest_1_0_addr_72, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:149  %dest_1_0_addr_73 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 73

]]></node>
<StgValue><ssdm name="dest_1_0_addr_73"/></StgValue>
</operation>

<operation id="203" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:150  store float 0.000000e+00, float* %dest_1_0_addr_73, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="204" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:151  %dest_1_0_addr_74 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 74

]]></node>
<StgValue><ssdm name="dest_1_0_addr_74"/></StgValue>
</operation>

<operation id="205" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:152  store float 0.000000e+00, float* %dest_1_0_addr_74, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:153  %dest_1_0_addr_75 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 75

]]></node>
<StgValue><ssdm name="dest_1_0_addr_75"/></StgValue>
</operation>

<operation id="207" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:154  store float 0.000000e+00, float* %dest_1_0_addr_75, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="208" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:155  %dest_1_0_addr_76 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 76

]]></node>
<StgValue><ssdm name="dest_1_0_addr_76"/></StgValue>
</operation>

<operation id="209" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:156  store float 0.000000e+00, float* %dest_1_0_addr_76, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:157  %dest_1_0_addr_77 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 77

]]></node>
<StgValue><ssdm name="dest_1_0_addr_77"/></StgValue>
</operation>

<operation id="211" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:158  store float 0.000000e+00, float* %dest_1_0_addr_77, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="212" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:159  %dest_1_0_addr_78 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 78

]]></node>
<StgValue><ssdm name="dest_1_0_addr_78"/></StgValue>
</operation>

<operation id="213" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:160  store float 0.000000e+00, float* %dest_1_0_addr_78, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:161  %dest_1_0_addr_79 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 79

]]></node>
<StgValue><ssdm name="dest_1_0_addr_79"/></StgValue>
</operation>

<operation id="215" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:162  store float 0.000000e+00, float* %dest_1_0_addr_79, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="216" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:163  %dest_1_0_addr_80 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 80

]]></node>
<StgValue><ssdm name="dest_1_0_addr_80"/></StgValue>
</operation>

<operation id="217" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:164  store float 0.000000e+00, float* %dest_1_0_addr_80, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:165  %dest_1_0_addr_81 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 81

]]></node>
<StgValue><ssdm name="dest_1_0_addr_81"/></StgValue>
</operation>

<operation id="219" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:166  store float 0.000000e+00, float* %dest_1_0_addr_81, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="220" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:167  %dest_1_0_addr_82 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 82

]]></node>
<StgValue><ssdm name="dest_1_0_addr_82"/></StgValue>
</operation>

<operation id="221" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:168  store float 0.000000e+00, float* %dest_1_0_addr_82, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:169  %dest_1_0_addr_83 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 83

]]></node>
<StgValue><ssdm name="dest_1_0_addr_83"/></StgValue>
</operation>

<operation id="223" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:170  store float 0.000000e+00, float* %dest_1_0_addr_83, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="224" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:171  %dest_1_0_addr_84 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 84

]]></node>
<StgValue><ssdm name="dest_1_0_addr_84"/></StgValue>
</operation>

<operation id="225" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:172  store float 0.000000e+00, float* %dest_1_0_addr_84, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:173  %dest_1_0_addr_85 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 85

]]></node>
<StgValue><ssdm name="dest_1_0_addr_85"/></StgValue>
</operation>

<operation id="227" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:174  store float 0.000000e+00, float* %dest_1_0_addr_85, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="228" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:175  %dest_1_0_addr_86 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 86

]]></node>
<StgValue><ssdm name="dest_1_0_addr_86"/></StgValue>
</operation>

<operation id="229" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:176  store float 0.000000e+00, float* %dest_1_0_addr_86, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:177  %dest_1_0_addr_87 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 87

]]></node>
<StgValue><ssdm name="dest_1_0_addr_87"/></StgValue>
</operation>

<operation id="231" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:178  store float 0.000000e+00, float* %dest_1_0_addr_87, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="232" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:179  %dest_1_0_addr_88 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 88

]]></node>
<StgValue><ssdm name="dest_1_0_addr_88"/></StgValue>
</operation>

<operation id="233" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:180  store float 0.000000e+00, float* %dest_1_0_addr_88, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:181  %dest_1_0_addr_89 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 89

]]></node>
<StgValue><ssdm name="dest_1_0_addr_89"/></StgValue>
</operation>

<operation id="235" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:182  store float 0.000000e+00, float* %dest_1_0_addr_89, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="236" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:183  %dest_1_0_addr_90 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 90

]]></node>
<StgValue><ssdm name="dest_1_0_addr_90"/></StgValue>
</operation>

<operation id="237" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:184  store float 0.000000e+00, float* %dest_1_0_addr_90, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:185  %dest_1_0_addr_91 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 91

]]></node>
<StgValue><ssdm name="dest_1_0_addr_91"/></StgValue>
</operation>

<operation id="239" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:186  store float 0.000000e+00, float* %dest_1_0_addr_91, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="240" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:187  %dest_1_0_addr_92 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 92

]]></node>
<StgValue><ssdm name="dest_1_0_addr_92"/></StgValue>
</operation>

<operation id="241" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:188  store float 0.000000e+00, float* %dest_1_0_addr_92, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:189  %dest_1_0_addr_93 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 93

]]></node>
<StgValue><ssdm name="dest_1_0_addr_93"/></StgValue>
</operation>

<operation id="243" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:190  store float 0.000000e+00, float* %dest_1_0_addr_93, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="244" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:191  %dest_1_0_addr_94 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 94

]]></node>
<StgValue><ssdm name="dest_1_0_addr_94"/></StgValue>
</operation>

<operation id="245" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:192  store float 0.000000e+00, float* %dest_1_0_addr_94, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:193  %dest_1_0_addr_95 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 95

]]></node>
<StgValue><ssdm name="dest_1_0_addr_95"/></StgValue>
</operation>

<operation id="247" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:194  store float 0.000000e+00, float* %dest_1_0_addr_95, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="248" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:195  %dest_1_0_addr_96 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 96

]]></node>
<StgValue><ssdm name="dest_1_0_addr_96"/></StgValue>
</operation>

<operation id="249" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:196  store float 0.000000e+00, float* %dest_1_0_addr_96, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:197  %dest_1_0_addr_97 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 97

]]></node>
<StgValue><ssdm name="dest_1_0_addr_97"/></StgValue>
</operation>

<operation id="251" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:198  store float 0.000000e+00, float* %dest_1_0_addr_97, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="252" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:199  %dest_1_0_addr_98 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 98

]]></node>
<StgValue><ssdm name="dest_1_0_addr_98"/></StgValue>
</operation>

<operation id="253" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:200  store float 0.000000e+00, float* %dest_1_0_addr_98, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:201  %dest_1_0_addr_99 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 99

]]></node>
<StgValue><ssdm name="dest_1_0_addr_99"/></StgValue>
</operation>

<operation id="255" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.critedge:202  store float 0.000000e+00, float* %dest_1_0_addr_99, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="256" st_id="51" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.critedge:203  call fastcc void @worker_COO_SpMV.0([100 x float]* %dest_1_0) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="257" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.critedge:0  call void (...)* @_ssdm_op_SpecBitsMap([100 x float]* %dest) nounwind, !map !26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.critedge:1  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @worker_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.critedge:203  call fastcc void @worker_COO_SpMV.0([100 x float]* %dest_1_0) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.critedge:204  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="261" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="0" op_0_bw="0">
<![CDATA[
.critedge:205  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="262" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %j2 = phi i7 [ 0, %.critedge ], [ %j, %branch0 ]

]]></node>
<StgValue><ssdm name="j2"/></StgValue>
</operation>

<operation id="263" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %exitcond = icmp eq i7 %j2, -28

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="264" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="265" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %j = add i7 %j2, 1

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="266" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %1, label %branch0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="64" op_0_bw="7">
<![CDATA[
branch0:0  %tmp_4 = zext i7 %j2 to i64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="268" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch0:1  %dest_1_0_addr_100 = getelementptr [100 x float]* %dest_1_0, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="dest_1_0_addr_100"/></StgValue>
</operation>

<operation id="269" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="7">
<![CDATA[
branch0:2  %dest_1_0_load = load float* %dest_1_0_addr_100, align 4

]]></node>
<StgValue><ssdm name="dest_1_0_load"/></StgValue>
</operation>

<operation id="270" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1) nounwind

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="271" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="0">
<![CDATA[
:1  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="272" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="7">
<![CDATA[
branch0:2  %dest_1_0_load = load float* %dest_1_0_addr_100, align 4

]]></node>
<StgValue><ssdm name="dest_1_0_load"/></StgValue>
</operation>

<operation id="273" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch0:3  %dest_addr = getelementptr [100 x float]* %dest, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="dest_addr"/></StgValue>
</operation>

<operation id="274" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch0:4  store float %dest_1_0_load, float* %dest_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="0" op_0_bw="0">
<![CDATA[
branch0:5  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
