# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../lzw.srcs/sources_1/ip/bram_2048_1/sim/bram_2048_1.v"
verilog xil_defaultlib  "../../../lzw.srcs/sources_1/ip/bram_2048_0/sim/bram_2048_0.v"
verilog xil_defaultlib  "../../../lzw.srcs/sources_1/ip/bram_1024_3/sim/bram_1024_3.v"
verilog xil_defaultlib  "../../../lzw.srcs/sources_1/ip/bram_1024_2/sim/bram_1024_2.v"
verilog xil_defaultlib  "../../../lzw.srcs/sources_1/ip/bram_1024_1/sim/bram_1024_1.v"
verilog xil_defaultlib  "../../../lzw.srcs/sources_1/ip/bram_1024_0/sim/bram_1024_0.v"
verilog xil_defaultlib  "../../../lzw.srcs/sources_1/ip/bram_4096/sim/bram_4096.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
