{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731018434451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731018434452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 19:27:14 2024 " "Processing started: Thu Nov 07 19:27:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731018434452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731018434452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ParteE -c ParteE " "Command: quartus_map --read_settings_files=on --write_settings_files=off ParteE -c ParteE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731018434452 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1731018434973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C-BEHAVIOR " "Found design unit 1: I2C-BEHAVIOR" {  } { { "I2C.vhd" "" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/I2C.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731018435447 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C " "Found entity 1: I2C" {  } { { "I2C.vhd" "" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/I2C.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731018435447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731018435447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_shift_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basic_shift_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic_shift_register-rtl " "Found design unit 1: basic_shift_register-rtl" {  } { { "basic_shift_register.vhd" "" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/basic_shift_register.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731018435450 ""} { "Info" "ISGN_ENTITY_NAME" "1 basic_shift_register " "Found entity 1: basic_shift_register" {  } { { "basic_shift_register.vhd" "" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/basic_shift_register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731018435450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731018435450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_counter-rtl " "Found design unit 1: binary_counter-rtl" {  } { { "binary_counter.vhd" "" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/binary_counter.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731018435453 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_counter " "Found entity 1: binary_counter" {  } { { "binary_counter.vhd" "" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/binary_counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731018435453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731018435453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuiteria1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuiteria1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuiteria1-behavioral " "Found design unit 1: circuiteria1-behavioral" {  } { { "circuiteria1.vhd" "" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/circuiteria1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731018435457 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuiteria1 " "Found entity 1: circuiteria1" {  } { { "circuiteria1.vhd" "" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/circuiteria1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731018435457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731018435457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_shift_register7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basic_shift_register7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic_shift_register7-rtl " "Found design unit 1: basic_shift_register7-rtl" {  } { { "basic_shift_register7.vhd" "" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/basic_shift_register7.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731018435460 ""} { "Info" "ISGN_ENTITY_NAME" "1 basic_shift_register7 " "Found entity 1: basic_shift_register7" {  } { { "basic_shift_register7.vhd" "" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/basic_shift_register7.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731018435460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731018435460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_counter7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_counter7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_counter7-rtl " "Found design unit 1: binary_counter7-rtl" {  } { { "binary_counter7.vhd" "" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/binary_counter7.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731018435463 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_counter7 " "Found entity 1: binary_counter7" {  } { { "binary_counter7.vhd" "" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/binary_counter7.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731018435463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731018435463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-Behavioral " "Found design unit 1: comparador-Behavioral" {  } { { "comparador.vhd" "" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/comparador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731018435467 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731018435467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731018435467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuiteria2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuiteria2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuiteria2-behavioral " "Found design unit 1: circuiteria2-behavioral" {  } { { "circuiteria2.vhd" "" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/circuiteria2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731018435470 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuiteria2 " "Found entity 1: circuiteria2" {  } { { "circuiteria2.vhd" "" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/circuiteria2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731018435470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731018435470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "esquematicoi2c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file esquematicoi2c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 esquematicoI2C " "Found entity 1: esquematicoI2C" {  } { { "esquematicoI2C.bdf" "" { Schematic "D:/Documents/facultad/LaboratorioIanLL/Parte E/esquematicoI2C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731018435473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731018435473 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "esquematicoI2C " "Elaborating entity \"esquematicoI2C\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731018435504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C I2C:inst " "Elaborating entity \"I2C\" for hierarchy \"I2C:inst\"" {  } { { "esquematicoI2C.bdf" "inst" { Schematic "D:/Documents/facultad/LaboratorioIanLL/Parte E/esquematicoI2C.bdf" { { 216 440 608 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731018435504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuiteria2 circuiteria2:inst3 " "Elaborating entity \"circuiteria2\" for hierarchy \"circuiteria2:inst3\"" {  } { { "esquematicoI2C.bdf" "inst3" { Schematic "D:/Documents/facultad/LaboratorioIanLL/Parte E/esquematicoI2C.bdf" { { 320 704 864 432 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731018435520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_counter7 circuiteria2:inst3\|binary_counter7:BC " "Elaborating entity \"binary_counter7\" for hierarchy \"circuiteria2:inst3\|binary_counter7:BC\"" {  } { { "circuiteria2.vhd" "BC" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/circuiteria2.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731018435534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_shift_register7 circuiteria2:inst3\|basic_shift_register7:R " "Elaborating entity \"basic_shift_register7\" for hierarchy \"circuiteria2:inst3\|basic_shift_register7:R\"" {  } { { "circuiteria2.vhd" "R" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/circuiteria2.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731018435542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador circuiteria2:inst3\|comparador:c " "Elaborating entity \"comparador\" for hierarchy \"circuiteria2:inst3\|comparador:c\"" {  } { { "circuiteria2.vhd" "c" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/circuiteria2.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731018435549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuiteria1 circuiteria1:inst2 " "Elaborating entity \"circuiteria1\" for hierarchy \"circuiteria1:inst2\"" {  } { { "esquematicoI2C.bdf" "inst2" { Schematic "D:/Documents/facultad/LaboratorioIanLL/Parte E/esquematicoI2C.bdf" { { 224 704 872 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731018435558 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sr_out circuiteria1.vhd(32) " "Verilog HDL or VHDL warning at circuiteria1.vhd(32): object \"sr_out\" assigned a value but never read" {  } { { "circuiteria1.vhd" "" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/circuiteria1.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1731018435558 "|esquematicoI2C|circuiteria1:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_counter circuiteria1:inst2\|binary_counter:BC " "Elaborating entity \"binary_counter\" for hierarchy \"circuiteria1:inst2\|binary_counter:BC\"" {  } { { "circuiteria1.vhd" "BC" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/circuiteria1.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731018435565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_shift_register circuiteria1:inst2\|basic_shift_register:R " "Elaborating entity \"basic_shift_register\" for hierarchy \"circuiteria1:inst2\|basic_shift_register:R\"" {  } { { "circuiteria1.vhd" "R" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/circuiteria1.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731018435573 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1731018435940 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731018436045 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731018436045 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDA " "No output dependent on input pin \"SDA\"" {  } { { "esquematicoI2C.bdf" "" { Schematic "D:/Documents/facultad/LaboratorioIanLL/Parte E/esquematicoI2C.bdf" { { 376 -16 152 392 "SDA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731018436072 "|esquematicoI2C|SDA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "esquematicoI2C.bdf" "" { Schematic "D:/Documents/facultad/LaboratorioIanLL/Parte E/esquematicoI2C.bdf" { { 456 128 296 472 "clock" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731018436072 "|esquematicoI2C|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1731018436072 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731018436072 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731018436072 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731018436072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731018436094 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 19:27:16 2024 " "Processing ended: Thu Nov 07 19:27:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731018436094 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731018436094 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731018436094 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731018436094 ""}
