// Seed: 1709302124
module module_0 (
    input  tri0 id_0,
    input  wand id_1,
    input  tri1 id_2,
    output wire id_3,
    output wand id_4,
    output wire id_5,
    output tri0 id_6
);
  wire id_8;
  wire id_9;
  wire id_10;
  assign id_9 = id_8;
endmodule
module module_1 (
    output tri1 id_0,
    output supply0 id_1,
    input tri1 id_2,
    output wor id_3,
    input supply0 id_4,
    input tri0 id_5,
    output supply0 id_6,
    output wor id_7,
    output tri1 id_8,
    output wor id_9,
    input supply1 id_10,
    input wor id_11,
    input wire id_12,
    input uwire id_13
);
  assign id_6 = id_2;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_12,
      id_9,
      id_9,
      id_9,
      id_6
  );
  assign modCall_1.type_12 = 0;
endmodule
