module mux_256_258_260(
    input s0,
    input s1,
    input a,
    input b,
    input c,
    input d,
    output reg out
    );
    always @(a or b or c or d or s0 or s1)
    begin
        if(s0==1'b0 && s1==1'b0)
            out=a;
        else if(s0==1'b0 && s1==1'b1)
            out=b;
        else if(s0==1'b1 && s1==1'b0)
            out=c;
        else
            out=d;
     end
endmodule