VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf
Revision: v8.0.0-rc2-2894-gdadca7ecf
Compiled: 2020-10-14T15:08:54
Compiler: GNU 7.3.0 on Linux-4.15.0-1028-gcp x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/srikala/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml assignment1.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /home/srikala/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /home/srikala/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /home/srikala/qorc-sdk/fpga-examples/assignment1/build/assignment1_dummy.sdc --fix_clusters assignment1_constraints.place --place

Using up to 1 parallel worker(s)

Architecture file: /home/srikala/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: assignment1

# Loading Architecture Description
# Loading Architecture Description took 0.31 seconds (max_rss 31.0 MiB, delta_rss +24.8 MiB)
# Building complex block graph
# Building complex block graph took 0.06 seconds (max_rss 39.8 MiB, delta_rss +8.8 MiB)
# Load circuit
# Load circuit took 0.00 seconds (max_rss 39.8 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 7 LUT buffers
Inferred    3 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    3 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1
Swept block(s)      : 1
Constant Pins Marked: 6
# Clean circuit took 0.00 seconds (max_rss 39.8 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 39.8 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 39.8 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 23
    .input    :       3
    .output   :       7
    BIDIR_CELL:      10
    GND       :       1
    T_FRAG    :       1
    VCC       :       1
  Nets  : 16
    Avg Fanout:     2.8
    Max Fanout:    13.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 60
  Timing Graph Edges: 71
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 39.8 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file '/home/srikala/qorc-sdk/fpga-examples/assignment1/build/assignment1_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 39.8 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: assignment1.net
Circuit placement file: assignment1.place
Circuit routing file: assignment1.route
Circuit SDC file: /home/srikala/qorc-sdk/fpga-examples/assignment1/build/assignment1_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'assignment1_constraints.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'assignment1.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.00709 seconds).
# Load Packing took 0.01 seconds (max_rss 40.3 MiB, delta_rss +0.5 MiB)
Warning 1: Netlist contains 0 global net to non-global architecture pin connections
Warning 2: Logic block #11 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 3: Logic block #12 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 6
Netlist num_blocks: 13
Netlist EMPTY blocks: 0.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-BIDIR blocks: 10.
Netlist PB-ASSP blocks: 0.
Netlist PB-LOGIC blocks: 1.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-CLOCK blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist inputs pins: 3
Netlist output pins: 27


Pb types usage...
  PB-SYN_GND        : 1
   GND              : 1
  PB-BIDIR          : 10
   BIDIR            : 10
    INPUT           : 3
     bidir          : 3
     inpad          : 3
    OUTPUT          : 7
     bidir          : 7
     outpad         : 7
  PB-LOGIC          : 1
   LOGIC            : 1
    FRAGS           : 1
     c_frag_modes   : 1
      SPLIT         : 1
       b_frag       : 1
  PB-SYN_VCC        : 1
   VCC              : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		10	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		0	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP
	Netlist
		1	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC

Device Utilization: 0.01 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.00 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.31 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 0.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.00 seconds (max_rss 40.6 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph


## Loading routing resource graph took 0.47 seconds (max_rss 349.7 MiB, delta_rss +309.1 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 0.95 seconds (max_rss 351.3 MiB, delta_rss +310.6 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 4: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 5: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 6: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 7: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 16.07 seconds (max_rss 351.3 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 351.3 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 16.07 seconds (max_rss 351.3 MiB, delta_rss +0.0 MiB)
# Placement
## Computing placement delta delay look-up
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
## Computing placement delta delay look-up took 0.50 seconds (max_rss 400.9 MiB, delta_rss +49.6 MiB)
Warning 8: CHANX place cost fac is 0 at 2 2
Warning 9: CHANX place cost fac is 0 at 34 34
Warning 10: CHANY place cost fac is 0 at 38 38
## Initial Placement
Reading assignment1_constraints.place.

Successfully read assignment1_constraints.place.

## Initial Placement took 0.00 seconds (max_rss 400.9 MiB, delta_rss +0.0 MiB)

There are 34 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 246

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 0.391825 td_cost: 6.80515e-08
Initial placement estimated Critical Path Delay (CPD): 40.2939 ns
Initial placement estimated setup Total Negative Slack (sTNS): -153.235 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -40.2939 ns

Initial placement estimated setup slack histogram:
[   -4e-08:   -4e-08) 1 ( 25.0%) |**************************************************
[   -4e-08:   -4e-08) 0 (  0.0%) |
[   -4e-08: -3.9e-08) 0 (  0.0%) |
[ -3.9e-08: -3.9e-08) 0 (  0.0%) |
[ -3.9e-08: -3.9e-08) 0 (  0.0%) |
[ -3.9e-08: -3.8e-08) 0 (  0.0%) |
[ -3.8e-08: -3.8e-08) 1 ( 25.0%) |**************************************************
[ -3.8e-08: -3.8e-08) 1 ( 25.0%) |**************************************************
[ -3.8e-08: -3.7e-08) 0 (  0.0%) |
[ -3.7e-08: -3.7e-08) 1 ( 25.0%) |**************************************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 30
Warning 11: Starting t: 2 of 13 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 5.0e+00   1.120       0.45 7.2387e-08  38.893       -151  -38.893   0.300  0.1721   38.0     1.00        30  0.200
   2    0.0 4.8e+00   1.084       0.46 7.9637e-08  38.225       -146  -38.225   0.500  0.2172   32.7     2.01        60  0.950
   3    0.0 4.5e+00   1.097       0.45 8.191e-08   39.075       -151  -39.075   0.167  0.2138   34.6     1.64        90  0.950
   4    0.0 4.3e+00   0.806       0.46 7.485e-08   47.040       -184  -47.040   0.300  0.1905   25.2     3.43       120  0.950
   5    0.0 4.1e+00   0.858       0.42 7.4878e-08  43.511       -172  -43.511   0.333  0.2034   21.6     4.09       150  0.950
   6    0.0 3.9e+00   1.162       0.43 7.2722e-08  38.099       -148  -38.099   0.400  0.1846   19.3     4.53       180  0.950
   7    0.0 3.7e+00   1.202       0.42 5.016e-08   34.335       -131  -34.335   0.167  0.1573   18.6     4.68       210  0.950
   8    0.0 3.5e+00   1.243       0.44 7.2178e-08  35.525       -137  -35.525   0.467  0.2502   13.5     5.64       240  0.950
   9    0.0 3.3e+00   1.368       0.42 6.9017e-08  33.176       -131  -33.176   0.333  0.1892   13.9     5.57       270  0.950
  10    0.0 3.2e+00   1.349       0.43 6.4094e-08  33.694       -128  -33.694   0.367  0.2202   12.4     5.85       300  0.950
  11    0.0 3.0e+00   0.863       0.40 5.6062e-08  40.165       -155  -40.165   0.200  0.1574   11.5     6.02       330  0.950
  12    0.0 2.9e+00   0.946       0.43 7.5747e-08  42.824       -167  -42.824   0.300  0.1471    8.7     6.54       360  0.950
  13    0.0 2.7e+00   1.159       0.47 7.9266e-08  41.685       -161  -41.685   0.433  0.1150    7.5     6.77       390  0.950
  14    0.0 2.6e+00   0.896       0.42 6.8686e-08  44.044       -169  -44.044   0.333  0.0871    7.4     6.78       420  0.950
  15    0.0 2.5e+00   0.967       0.42 7.0071e-08  42.417       -164  -42.417   0.333  0.1987    6.7     6.93       450  0.950
  16    0.0 2.3e+00   1.137       0.37 4.9734e-08  35.844       -136  -35.844   0.333  0.1475    5.9     7.07       480  0.950
  17    0.0 2.2e+00   0.927       0.36 5.1097e-08  37.560       -146  -37.560   0.500  0.0977    5.3     7.19       510  0.950
  18    0.0 2.1e+00   0.803       0.37 4.7485e-08  41.505       -160  -41.505   0.367  0.0795    5.6     7.12       540  0.950
  19    0.0 2.0e+00   1.037       0.38 5.8375e-08  36.509       -144  -36.509   0.267  0.0747    5.2     7.20       570  0.950
  20    0.0 1.9e+00   1.204       0.39 5.3545e-08  36.142       -136  -36.142   0.300  0.1051    4.3     7.37       600  0.950
  21    0.0 1.8e+00   1.054       0.41 6.7316e-08  39.901       -155  -39.901   0.300  0.0395    3.7     7.49       630  0.950
  22    0.0 1.7e+00   1.109       0.43 7.1583e-08  41.162       -158  -41.162   0.467  0.0659    3.2     7.59       660  0.950
  23    0.0 1.6e+00   1.073       0.50 8.7776e-08  45.356       -175  -45.356   0.333  0.0751    3.3     7.57       690  0.950
  24    0.0 1.5e+00   0.989       0.55 9.4584e-08  49.555       -192  -49.555   0.300  0.0288    2.9     7.64       720  0.950
  25    0.0 1.5e+00   0.969       0.54 9.5323e-08  48.744       -190  -48.744   0.333  0.0490    2.5     7.71       750  0.950
  26    0.0 1.4e+00   0.988       0.54 9.2167e-08  48.249       -189  -48.249   0.167  0.0332    2.2     7.76       780  0.950
  27    0.0 1.3e+00   0.995       0.52 9.3043e-08  48.229       -187  -48.229   0.100  0.0268    1.6     7.88       810  0.950
  28    0.0 1.3e+00   0.989       0.50 8.3599e-08  47.583       -184  -47.583   0.400  0.0318    1.1     7.99       840  0.950
  29    0.0 1.2e+00   1.017       0.51 8.5687e-08  47.418       -183  -47.418   0.500  0.0345    1.0     7.99       870  0.950
  30    0.0 1.1e+00   0.992       0.53 9.3664e-08  48.249       -189  -48.249   0.200  0.0355    1.1     7.98       900  0.950
  31    0.0 1.1e+00   1.016       0.51 8.2458e-08  47.420       -181  -47.420   0.333  0.0456    1.0     8.00       930  0.950
  32    0.0 1.0e+00   0.943       0.53 8.6479e-08  49.692       -192  -49.692   0.533  0.0242    1.0     8.00       960  0.950
  33    0.0 9.7e-01   0.970       0.49 7.8376e-08  46.814       -180  -46.814   0.300  0.0388    1.1     7.98       990  0.950
  34    0.0 9.3e-01   1.002       0.48 8.267e-08   45.586       -177  -45.586   0.200  0.0363    1.0     8.00      1020  0.950
  35    0.0 8.8e-01   1.001       0.49 8.692e-08   46.979       -182  -46.979   0.333  0.0252    1.0     8.00      1050  0.950
  36    0.0 8.4e-01   0.968       0.48 8.4576e-08  46.205       -179  -46.205   0.400  0.0475    1.0     8.00      1080  0.950
  37    0.0 7.9e-01   1.031       0.49 8.5857e-08  45.586       -177  -45.586   0.167  0.0127    1.0     8.00      1110  0.950
  38    0.0 7.5e-01   0.978       0.48 8.4165e-08  45.597       -178  -45.597   0.300  0.0302    1.0     8.00      1140  0.950
  39    0.0 7.2e-01   1.008       0.48 8.0917e-08  45.356       -175  -45.356   0.267  0.0493    1.0     8.00      1170  0.950
  40    0.0 6.8e-01   0.928       0.48 8.147e-08   47.280       -182  -47.280   0.300  0.0397    1.0     8.00      1200  0.950
  41    0.0 6.5e-01   0.916       0.44 7.0789e-08  45.736       -174  -45.736   0.467  0.0487    1.0     8.00      1230  0.950
  42    0.0 6.1e-01   0.922       0.39 6.0431e-08  43.223       -164  -43.223   0.267  0.0389    1.0     7.99      1260  0.950
  43    0.0 5.8e-01   1.027       0.40 6.5132e-08  40.511       -156  -40.511   0.333  0.0259    1.0     8.00      1290  0.950
  44    0.0 5.5e-01   1.036       0.41 6.9135e-08  41.685       -160  -41.685   0.267  0.0283    1.0     8.00      1320  0.950
  45    0.0 5.3e-01   1.011       0.41 6.6303e-08  41.685       -160  -41.685   0.367  0.0492    1.0     8.00      1350  0.950
  46    0.0 5.0e-01   1.004       0.43 7.212e-08   42.535       -164  -42.535   0.367  0.0262    1.0     8.00      1380  0.950
  47    0.0 4.8e-01   0.915       0.38 5.6301e-08  41.887       -159  -41.887   0.267  0.0423    1.0     8.00      1410  0.950
  48    0.0 4.5e-01   0.994       0.37 5.4424e-08  39.583       -151  -39.583   0.367  0.0220    1.0     8.00      1440  0.950
  49    0.0 4.3e-01   1.039       0.38 5.9417e-08  38.286       -148  -38.286   0.400  0.0579    1.0     8.00      1470  0.950
  50    0.0 4.1e-01   1.065       0.37 5.8501e-08  36.988       -143  -36.988   0.300  0.0337    1.0     8.00      1500  0.950
  51    0.0 3.9e-01   0.899       0.35 5.009e-08   39.690       -152  -39.690   0.200  0.0438    1.0     8.00      1530  0.950
  52    0.0 3.7e-01   1.298       0.38 6.4674e-08  35.150       -136  -35.150   0.267  0.0308    1.0     8.00      1560  0.950
  53    0.0 3.5e-01   1.079       0.42 6.7694e-08  40.214       -156  -40.214   0.333  0.0583    1.0     8.00      1590  0.950
  54    0.0 3.3e-01   0.996       0.43 7.3586e-08  42.072       -164  -42.072   0.300  0.0201    1.0     8.00      1620  0.950
  55    0.0 3.2e-01   0.992       0.43 7.1575e-08  42.787       -165  -42.787   0.333  0.0248    1.0     8.00      1650  0.950
  56    0.0 3.0e-01   0.963       0.42 7.0959e-08  43.635       -169  -43.635   0.300  0.0215    1.0     8.00      1680  0.950
  57    0.0 2.8e-01   1.122       0.47 7.2616e-08  43.106       -165  -43.106   0.333  0.0515    1.0     8.00      1710  0.950
  58    0.0 2.7e-01   0.961       0.48 7.7353e-08  47.420       -181  -47.420   0.467  0.0318    1.0     8.00      1740  0.950
  59    0.0 2.6e-01   0.951       0.47 7.8308e-08  47.336       -181  -47.336   0.200  0.0330    1.0     7.99      1770  0.950
  60    0.0 2.4e-01   1.074       0.48 8.4922e-08  42.845       -167  -42.845   0.167  0.0447    1.0     8.00      1800  0.950
  61    0.0 2.3e-01   1.005       0.50 8.897e-08   46.332       -179  -46.332   0.333  0.0237    1.0     8.00      1830  0.950
  62    0.0 2.2e-01   1.004       0.50 8.7546e-08  46.630       -180  -46.630   0.467  0.0415    1.0     8.00      1860  0.950
  63    0.0 2.1e-01   0.947       0.50 9.1283e-08  46.642       -184  -46.642   0.367  0.0202    1.0     7.99      1890  0.950
  64    0.0 2.0e-01   1.031       0.52 9.454e-08   45.736       -180  -45.736   0.233  0.0186    1.0     8.00      1920  0.950
  65    0.0 1.9e-01   1.038       0.53 9.9493e-08  45.532       -181  -45.532   0.400  0.0131    1.0     8.00      1950  0.950
  66    0.0 1.8e-01   0.906       0.49 8.9244e-08  47.276       -186  -47.276   0.367  0.0567    1.0     8.00      1980  0.950
  67    0.0 1.7e-01   0.970       0.44 7.2934e-08  43.636       -167  -43.636   0.167  0.0414    1.0     8.00      2010  0.950
  68    0.0 1.6e-01   1.008       0.43 7.2413e-08  42.793       -165  -42.793   0.333  0.0259    1.0     8.00      2040  0.950
  69    0.0 1.5e-01   0.939       0.41 6.5322e-08  40.660       -159  -40.660   0.233  0.0401    1.0     8.00      2070  0.950
  70    0.0 1.5e-01   0.880       0.38 5.6118e-08  39.962       -156  -39.962   0.367  0.0467    1.0     8.00      2100  0.950
  71    0.0 1.4e-01   1.018       0.38 5.5654e-08  37.788       -147  -37.788   0.300  0.0601    1.0     8.00      2130  0.950
  72    0.0 1.3e-01   0.987       0.40 5.9898e-08  38.669       -151  -38.669   0.200  0.0181    1.0     8.00      2160  0.950
  73    0.0 1.3e-01   1.100       0.42 6.7641e-08  37.737       -149  -37.737   0.233  0.0255    1.0     8.00      2190  0.950
  74    0.0 1.2e-01   1.004       0.43 6.5354e-08  40.525       -157  -40.525   0.233  0.0205    1.0     8.00      2220  0.950
  75    0.0 1.1e-01   1.059       0.44 7.5673e-08  40.567       -159  -40.567   0.267  0.0376    1.0     8.00      2250  0.950
  76    0.0 1.1e-01   1.011       0.45 7.5305e-08  43.247       -168  -43.247   0.400  0.0440    1.0     8.00      2280  0.950
  77    0.0 1.0e-01   1.017       0.47 7.837e-08   42.176       -165  -42.176   0.200  0.0242    1.0     8.00      2310  0.950
  78    0.0 9.7e-02   1.006       0.46 7.8652e-08  42.176       -165  -42.176   0.267  0.0399    1.0     8.00      2340  0.950
  79    0.0 9.2e-02   0.950       0.43 6.9321e-08  41.007       -160  -41.007   0.233  0.0437    1.0     8.00      2370  0.950
  80    0.0 8.7e-02   1.063       0.42 6.8333e-08  39.456       -153  -39.456   0.300  0.0662    1.0     8.00      2400  0.950
  81    0.0 8.3e-02   1.017       0.45 8.005e-08   41.119       -162  -41.119   0.167  0.0344    1.0     8.00      2430  0.950
  82    0.0 7.9e-02   1.013       0.44 7.4068e-08  40.360       -159  -40.360   0.300  0.0236    1.0     8.00      2460  0.950
  83    0.0 7.5e-02   0.948       0.42 7.2546e-08  41.425       -163  -41.425   0.233  0.0444    1.0     8.00      2490  0.950
  84    0.0 7.1e-02   0.959       0.41 6.7743e-08  40.869       -161  -40.869   0.400  0.0532    1.0     8.00      2520  0.950
  85    0.0 6.8e-02   1.007       0.39 6.0929e-08  38.278       -150  -38.278   0.267  0.0268    1.0     8.00      2550  0.950
  86    0.0 6.4e-02   0.875       0.35 4.7884e-08  38.938       -150  -38.938   0.233  0.0499    1.0     8.00      2580  0.950
  87    0.0 6.1e-02   1.018       0.35 3.9203e-08  34.460       -130  -34.460   0.267  0.0525    1.0     8.00      2610  0.950
  88    0.0 5.8e-02   1.004       0.35 4.5194e-08  35.495       -135  -35.495   0.200  0.0440    1.0     8.00      2640  0.950
  89    0.0 5.5e-02   1.003       0.35 4.426e-08   35.844       -136  -35.844   0.233  0.0367    1.0     8.00      2670  0.950
  90    0.0 5.2e-02   1.051       0.36 4.9373e-08  36.359       -137  -36.359   0.233  0.0174    1.0     8.00      2700  0.950
  91    0.0 5.0e-02   0.997       0.38 5.1774e-08  36.723       -143  -36.723   0.167  0.0228    1.0     8.00      2730  0.950
  92    0.0 4.7e-02   1.020       0.38 5.4456e-08  36.362       -141  -36.362   0.133  0.0141    1.0     8.00      2760  0.950
  93    0.0 3.8e-02   0.969       0.36 5.108e-08   36.362       -141  -36.362   0.133  0.0145    1.0     8.00      2790  0.800
  94    0.0 3.0e-02   0.989       0.37 4.9842e-08  36.359       -142  -36.359   0.100  0.0292    1.0     8.00      2820  0.800
  95    0.0 2.4e-02   1.040       0.37 5.5427e-08  35.100       -139  -35.100   0.033  0.0000    1.0     8.00      2850  0.800
  96    0.0 1.9e-02   0.946       0.36 4.8952e-08  36.723       -143  -36.723   0.233  0.0559    1.0     8.00      2880  0.800
  97    0.0 1.8e-02   0.990       0.35 3.8809e-08  34.191       -131  -34.191   0.133  0.0398    1.0     8.00      2910  0.950
  98    0.0 1.5e-02   1.000       0.35 3.6848e-08  33.053       -127  -33.053   0.000  0.0000    1.0     8.00      2940  0.800
  99    0.0 1.2e-02   1.000       0.35 3.6848e-08  33.053       -127  -33.053   0.000  0.0000    1.0     8.00      2970  0.800
 100    0.0 9.4e-03   1.000       0.35 3.6848e-08  33.053       -127  -33.053   0.000  0.0000    1.0     8.00      3000  0.800
 101    0.0 7.5e-03   1.000       0.35 3.6848e-08  33.053       -127  -33.053   0.000  0.0000    1.0     8.00      3030  0.800
 102    0.0 6.0e-03   1.000       0.35 3.6848e-08  33.053       -127  -33.053   0.000  0.0000    1.0     8.00      3060  0.800
 103    0.0 4.8e-03   1.000       0.35 3.6848e-08  33.053       -127  -33.053   0.000  0.0000    1.0     8.00      3090  0.800
 104    0.0 3.9e-03   1.000       0.35 3.6848e-08  33.053       -127  -33.053   0.000  0.0000    1.0     8.00      3120  0.800
 105    0.0 3.1e-03   1.000       0.35 3.6848e-08  33.053       -127  -33.053   0.000  0.0000    1.0     8.00      3150  0.800
 106    0.0 2.5e-03   1.000       0.35 3.6848e-08  33.053       -127  -33.053   0.000  0.0000    1.0     8.00      3180  0.800
 107    0.0 2.0e-03   1.000       0.35 3.6848e-08  33.053       -127  -33.053   0.000  0.0000    1.0     8.00      3210  0.800
 108    0.0 1.6e-03   1.000       0.35 3.6848e-08  33.053       -127  -33.053   0.000  0.0000    1.0     8.00      3240  0.800
 109    0.0 1.3e-03   1.000       0.35 3.6848e-08  33.053       -127  -33.053   0.000  0.0000    1.0     8.00      3270  0.800
 110    0.0 1.0e-03   1.000       0.35 3.6848e-08  33.053       -127  -33.053   0.000  0.0000    1.0     8.00      3300  0.800
 111    0.0 0.0e+00   1.000       0.35 3.6848e-08  33.053       -127  -33.053   0.000  0.0000    1.0     8.00      3330  0.800
## Placement Quench took 0.00 seconds (max_rss 400.9 MiB)

BB estimate of min-dist (placement) wire length: 173

Completed placement consistency check successfully.

Swaps called: 3343

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 33.0529 ns, Fmax: 30.2545 MHz
Placement estimated setup Worst Negative Slack (sWNS): -33.0529 ns
Placement estimated setup Total Negative Slack (sTNS): -127.288 ns

Placement estimated setup slack histogram:
[ -3.3e-08: -3.3e-08) 1 ( 25.0%) |**************************************************
[ -3.3e-08: -3.3e-08) 0 (  0.0%) |
[ -3.3e-08: -3.2e-08) 0 (  0.0%) |
[ -3.2e-08: -3.2e-08) 1 ( 25.0%) |**************************************************
[ -3.2e-08: -3.2e-08) 0 (  0.0%) |
[ -3.2e-08: -3.1e-08) 1 ( 25.0%) |**************************************************
[ -3.1e-08: -3.1e-08) 0 (  0.0%) |
[ -3.1e-08: -3.1e-08) 0 (  0.0%) |
[ -3.1e-08: -3.1e-08) 0 (  0.0%) |
[ -3.1e-08:   -3e-08) 1 ( 25.0%) |**************************************************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 1, bb_cost: 0.34538, td_cost: 3.68476e-08, 

Placement resource usage:
  PB-SYN_GND implemented as TL-SYN_GND: 1
  PB-BIDIR   implemented as TL-BIDIR  : 10
  PB-LOGIC   implemented as TL-LOGIC  : 1
  PB-SYN_VCC implemented as TL-SYN_VCC: 1

Placement number of temperatures: 111
Placement total # of swap attempts: 3343
	Swaps accepted:  860 (25.7 %)
	Swaps rejected:  236 ( 7.1 %)
	Swaps aborted : 2247 (67.2 %)
Placement Quench timing analysis took 2.1317e-05 seconds (1.5664e-05 STA, 5.653e-06 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.00268907 seconds (0.00188743 STA, 0.00080164 slack) (113 full updates: 113 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
Incr Slack updates 113 in 0.000318204 sec
Full Max Req/Worst Slack updates 55 in 2.8557e-05 sec
Incr Max Req/Worst Slack updates 58 in 2.4296e-05 sec
Incr Criticality updates 17 in 4.6476e-05 sec
Full Criticality updates 96 in 0.000315572 sec
# Placement took 0.50 seconds (max_rss 400.9 MiB, delta_rss +49.6 MiB)

Flow timing analysis took 0.00268907 seconds (0.00188743 STA, 0.00080164 slack) (113 full updates: 113 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 17.92 seconds (max_rss 400.9 MiB)
