{
  "module_name": "intel-m10-bmc-hwmon.c",
  "hash_id": "9d5e0a126c51d27c145513bd99a9a81ad8e073fca1188e71c1372f153966dcee",
  "original_prompt": "Ingested from linux-6.6.14/drivers/hwmon/intel-m10-bmc-hwmon.c",
  "human_readable_source": "\n \n#include <linux/device.h>\n#include <linux/hwmon.h>\n#include <linux/mfd/intel-m10-bmc.h>\n#include <linux/module.h>\n#include <linux/mod_devicetable.h>\n#include <linux/platform_device.h>\n\nstruct m10bmc_sdata {\n\tunsigned int reg_input;\n\tunsigned int reg_max;\n\tunsigned int reg_crit;\n\tunsigned int reg_hyst;\n\tunsigned int reg_min;\n\tunsigned int multiplier;\n\tconst char *label;\n};\n\nstruct m10bmc_hwmon_board_data {\n\tconst struct m10bmc_sdata *tables[hwmon_max];\n\tconst struct hwmon_channel_info * const *hinfo;\n};\n\nstruct m10bmc_hwmon {\n\tstruct device *dev;\n\tstruct hwmon_chip_info chip;\n\tchar *hw_name;\n\tstruct intel_m10bmc *m10bmc;\n\tconst struct m10bmc_hwmon_board_data *bdata;\n};\n\nstatic const struct m10bmc_sdata n3000bmc_temp_tbl[] = {\n\t{ 0x100, 0x104, 0x108, 0x10c, 0x0, 500, \"Board Temperature\" },\n\t{ 0x110, 0x114, 0x118, 0x0, 0x0, 500, \"FPGA Die Temperature\" },\n\t{ 0x11c, 0x124, 0x120, 0x0, 0x0, 500, \"QSFP0 Temperature\" },\n\t{ 0x12c, 0x134, 0x130, 0x0, 0x0, 500, \"QSFP1 Temperature\" },\n\t{ 0x168, 0x0, 0x0, 0x0, 0x0, 500, \"Retimer A Temperature\" },\n\t{ 0x16c, 0x0, 0x0, 0x0, 0x0, 500, \"Retimer A SerDes Temperature\" },\n\t{ 0x170, 0x0, 0x0, 0x0, 0x0, 500, \"Retimer B Temperature\" },\n\t{ 0x174, 0x0, 0x0, 0x0, 0x0, 500, \"Retimer B SerDes Temperature\" },\n};\n\nstatic const struct m10bmc_sdata n3000bmc_in_tbl[] = {\n\t{ 0x128, 0x0, 0x0, 0x0, 0x0, 1, \"QSFP0 Supply Voltage\" },\n\t{ 0x138, 0x0, 0x0, 0x0, 0x0, 1, \"QSFP1 Supply Voltage\" },\n\t{ 0x13c, 0x0, 0x0, 0x0, 0x0, 1, \"FPGA Core Voltage\" },\n\t{ 0x144, 0x0, 0x0, 0x0, 0x0, 1, \"12V Backplane Voltage\" },\n\t{ 0x14c, 0x0, 0x0, 0x0, 0x0, 1, \"1.2V Voltage\" },\n\t{ 0x150, 0x0, 0x0, 0x0, 0x0, 1, \"12V AUX Voltage\" },\n\t{ 0x158, 0x0, 0x0, 0x0, 0x0, 1, \"1.8V Voltage\" },\n\t{ 0x15c, 0x0, 0x0, 0x0, 0x0, 1, \"3.3V Voltage\" },\n};\n\nstatic const struct m10bmc_sdata n3000bmc_curr_tbl[] = {\n\t{ 0x140, 0x0, 0x0, 0x0, 0x0, 1, \"FPGA Core Current\" },\n\t{ 0x148, 0x0, 0x0, 0x0, 0x0, 1, \"12V Backplane Current\" },\n\t{ 0x154, 0x0, 0x0, 0x0, 0x0, 1, \"12V AUX Current\" },\n};\n\nstatic const struct m10bmc_sdata n3000bmc_power_tbl[] = {\n\t{ 0x160, 0x0, 0x0, 0x0, 0x0, 1000, \"Board Power\" },\n};\n\nstatic const struct hwmon_channel_info * const n3000bmc_hinfo[] = {\n\tHWMON_CHANNEL_INFO(temp,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_MAX_HYST |\n\t\t\t   HWMON_T_CRIT | HWMON_T_CRIT_HYST | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |\n\t\t\t   HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |\n\t\t\t   HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |\n\t\t\t   HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_LABEL),\n\tHWMON_CHANNEL_INFO(in,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL),\n\tHWMON_CHANNEL_INFO(curr,\n\t\t\t   HWMON_C_INPUT | HWMON_C_LABEL,\n\t\t\t   HWMON_C_INPUT | HWMON_C_LABEL,\n\t\t\t   HWMON_C_INPUT | HWMON_C_LABEL),\n\tHWMON_CHANNEL_INFO(power,\n\t\t\t   HWMON_P_INPUT | HWMON_P_LABEL),\n\tNULL\n};\n\nstatic const struct m10bmc_sdata d5005bmc_temp_tbl[] = {\n\t{ 0x100, 0x104, 0x108, 0x10c, 0x0, 500, \"Board Inlet Air Temperature\" },\n\t{ 0x110, 0x114, 0x118, 0x0, 0x0, 500, \"FPGA Core Temperature\" },\n\t{ 0x11c, 0x120, 0x124, 0x128, 0x0, 500, \"Board Exhaust Air Temperature\" },\n\t{ 0x12c, 0x130, 0x134, 0x0, 0x0, 500, \"FPGA Transceiver Temperature\" },\n\t{ 0x138, 0x13c, 0x140, 0x144, 0x0, 500, \"RDIMM0 Temperature\" },\n\t{ 0x148, 0x14c, 0x150, 0x154, 0x0, 500, \"RDIMM1 Temperature\" },\n\t{ 0x158, 0x15c, 0x160, 0x164, 0x0, 500, \"RDIMM2 Temperature\" },\n\t{ 0x168, 0x16c, 0x170, 0x174, 0x0, 500, \"RDIMM3 Temperature\" },\n\t{ 0x178, 0x17c, 0x180, 0x0, 0x0, 500, \"QSFP0 Temperature\" },\n\t{ 0x188, 0x18c, 0x190, 0x0, 0x0, 500, \"QSFP1 Temperature\" },\n\t{ 0x1a0, 0x1a4, 0x1a8, 0x0, 0x0, 500, \"3.3v Temperature\" },\n\t{ 0x1bc, 0x1c0, 0x1c4, 0x0, 0x0, 500, \"VCCERAM Temperature\" },\n\t{ 0x1d8, 0x1dc, 0x1e0, 0x0, 0x0, 500, \"VCCR Temperature\" },\n\t{ 0x1f4, 0x1f8, 0x1fc, 0x0, 0x0, 500, \"VCCT Temperature\" },\n\t{ 0x210, 0x214, 0x218, 0x0, 0x0, 500, \"1.8v Temperature\" },\n\t{ 0x22c, 0x230, 0x234, 0x0, 0x0, 500, \"12v Backplane Temperature\" },\n\t{ 0x248, 0x24c, 0x250, 0x0, 0x0, 500, \"12v AUX Temperature\" },\n};\n\nstatic const struct m10bmc_sdata d5005bmc_in_tbl[] = {\n\t{ 0x184, 0x0, 0x0, 0x0, 0x0, 1, \"QSFP0 Supply Voltage\" },\n\t{ 0x194, 0x0, 0x0, 0x0, 0x0, 1, \"QSFP1 Supply Voltage\" },\n\t{ 0x198, 0x0, 0x0, 0x0, 0x0, 1, \"FPGA Core Voltage\" },\n\t{ 0x1ac, 0x1b0, 0x1b4, 0x0, 0x0, 1, \"3.3v Voltage\" },\n\t{ 0x1c8, 0x1cc, 0x1d0, 0x0, 0x0, 1, \"VCCERAM Voltage\" },\n\t{ 0x1e4, 0x1e8, 0x1ec, 0x0, 0x0, 1, \"VCCR Voltage\" },\n\t{ 0x200, 0x204, 0x208, 0x0, 0x0, 1, \"VCCT Voltage\" },\n\t{ 0x21c, 0x220, 0x224, 0x0, 0x0, 1, \"1.8v Voltage\" },\n\t{ 0x238, 0x0, 0x0, 0x0, 0x23c, 1, \"12v Backplane Voltage\" },\n\t{ 0x254, 0x0, 0x0, 0x0, 0x258, 1, \"12v AUX Voltage\" },\n};\n\nstatic const struct m10bmc_sdata d5005bmc_curr_tbl[] = {\n\t{ 0x19c, 0x0, 0x0, 0x0, 0x0, 1, \"FPGA Core Current\" },\n\t{ 0x1b8, 0x0, 0x0, 0x0, 0x0, 1, \"3.3v Current\" },\n\t{ 0x1d4, 0x0, 0x0, 0x0, 0x0, 1, \"VCCERAM Current\" },\n\t{ 0x1f0, 0x0, 0x0, 0x0, 0x0, 1, \"VCCR Current\" },\n\t{ 0x20c, 0x0, 0x0, 0x0, 0x0, 1, \"VCCT Current\" },\n\t{ 0x228, 0x0, 0x0, 0x0, 0x0, 1, \"1.8v Current\" },\n\t{ 0x240, 0x244, 0x0, 0x0, 0x0, 1, \"12v Backplane Current\" },\n\t{ 0x25c, 0x260, 0x0, 0x0, 0x0, 1, \"12v AUX Current\" },\n};\n\nstatic const struct m10bmc_hwmon_board_data n3000bmc_hwmon_bdata = {\n\t.tables = {\n\t\t[hwmon_temp] = n3000bmc_temp_tbl,\n\t\t[hwmon_in] = n3000bmc_in_tbl,\n\t\t[hwmon_curr] = n3000bmc_curr_tbl,\n\t\t[hwmon_power] = n3000bmc_power_tbl,\n\t},\n\n\t.hinfo = n3000bmc_hinfo,\n};\n\nstatic const struct hwmon_channel_info * const d5005bmc_hinfo[] = {\n\tHWMON_CHANNEL_INFO(temp,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_MAX_HYST |\n\t\t\t   HWMON_T_CRIT | HWMON_T_CRIT_HYST | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |\n\t\t\t   HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_MAX_HYST |\n\t\t\t   HWMON_T_CRIT | HWMON_T_CRIT_HYST | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |\n\t\t\t   HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_MAX_HYST |\n\t\t\t   HWMON_T_CRIT | HWMON_T_CRIT_HYST | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_MAX_HYST |\n\t\t\t   HWMON_T_CRIT | HWMON_T_CRIT_HYST | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_MAX_HYST |\n\t\t\t   HWMON_T_CRIT | HWMON_T_CRIT_HYST | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_MAX_HYST |\n\t\t\t   HWMON_T_CRIT | HWMON_T_CRIT_HYST | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |\n\t\t\t   HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |\n\t\t\t   HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |\n\t\t\t   HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |\n\t\t\t   HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |\n\t\t\t   HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |\n\t\t\t   HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |\n\t\t\t   HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |\n\t\t\t   HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |\n\t\t\t   HWMON_T_LABEL),\n\tHWMON_CHANNEL_INFO(in,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_MAX | HWMON_I_CRIT |\n\t\t\t   HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_MAX | HWMON_I_CRIT |\n\t\t\t   HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_MAX | HWMON_I_CRIT |\n\t\t\t   HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_MAX | HWMON_I_CRIT |\n\t\t\t   HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_MAX | HWMON_I_CRIT |\n\t\t\t   HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_MIN | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_MIN | HWMON_I_LABEL),\n\tHWMON_CHANNEL_INFO(curr,\n\t\t\t   HWMON_C_INPUT | HWMON_C_LABEL,\n\t\t\t   HWMON_C_INPUT | HWMON_C_LABEL,\n\t\t\t   HWMON_C_INPUT | HWMON_C_LABEL,\n\t\t\t   HWMON_C_INPUT | HWMON_C_LABEL,\n\t\t\t   HWMON_C_INPUT | HWMON_C_LABEL,\n\t\t\t   HWMON_C_INPUT | HWMON_C_LABEL,\n\t\t\t   HWMON_C_INPUT | HWMON_C_MAX | HWMON_C_LABEL,\n\t\t\t   HWMON_C_INPUT | HWMON_C_MAX | HWMON_C_LABEL),\n\tNULL\n};\n\nstatic const struct m10bmc_hwmon_board_data d5005bmc_hwmon_bdata = {\n\t.tables = {\n\t\t[hwmon_temp] = d5005bmc_temp_tbl,\n\t\t[hwmon_in] = d5005bmc_in_tbl,\n\t\t[hwmon_curr] = d5005bmc_curr_tbl,\n\t},\n\n\t.hinfo = d5005bmc_hinfo,\n};\n\nstatic const struct m10bmc_sdata n5010bmc_temp_tbl[] = {\n\t{ 0x100, 0x0, 0x104, 0x0, 0x0, 1000, \"Board Local Temperature\" },\n\t{ 0x108, 0x0, 0x10c, 0x0, 0x0, 1000, \"FPGA 1 Temperature\" },\n\t{ 0x110, 0x0, 0x114, 0x0, 0x0, 1000, \"FPGA 2 Temperature\" },\n\t{ 0x118, 0x0, 0x0, 0x0, 0x0, 1000, \"Card Top Temperature\" },\n\t{ 0x11c, 0x0, 0x0, 0x0, 0x0, 1000, \"Card Bottom Temperature\" },\n\t{ 0x128, 0x0, 0x0, 0x0, 0x0, 1000, \"FPGA 1.2V Temperature\" },\n\t{ 0x134, 0x0, 0x0, 0x0, 0x0, 1000, \"FPGA 5V Temperature\" },\n\t{ 0x140, 0x0, 0x0, 0x0, 0x0, 1000, \"FPGA 0.9V Temperature\" },\n\t{ 0x14c, 0x0, 0x0, 0x0, 0x0, 1000, \"FPGA 0.85V Temperature\" },\n\t{ 0x158, 0x0, 0x0, 0x0, 0x0, 1000, \"AUX 12V Temperature\" },\n\t{ 0x164, 0x0, 0x0, 0x0, 0x0, 1000, \"Backplane 12V Temperature\" },\n\t{ 0x1a8, 0x0, 0x0, 0x0, 0x0, 1000, \"QSFP28-1 Temperature\" },\n\t{ 0x1ac, 0x0, 0x0, 0x0, 0x0, 1000, \"QSFP28-2 Temperature\" },\n\t{ 0x1b0, 0x0, 0x0, 0x0, 0x0, 1000, \"QSFP28-3 Temperature\" },\n\t{ 0x1b4, 0x0, 0x0, 0x0, 0x0, 1000, \"QSFP28-4 Temperature\" },\n\t{ 0x1b8, 0x0, 0x0, 0x0, 0x0, 1000, \"CVL1 Internal Temperature\" },\n\t{ 0x1bc, 0x0, 0x0, 0x0, 0x0, 1000, \"CVL2 Internal Temperature\" },\n};\n\nstatic const struct m10bmc_sdata n5010bmc_in_tbl[] = {\n\t{ 0x120, 0x0, 0x0, 0x0, 0x0, 1, \"FPGA 1.2V Voltage\" },\n\t{ 0x12c, 0x0, 0x0, 0x0, 0x0, 1, \"FPGA 5V Voltage\" },\n\t{ 0x138, 0x0, 0x0, 0x0, 0x0, 1, \"FPGA 0.9V Voltage\" },\n\t{ 0x144, 0x0, 0x0, 0x0, 0x0, 1, \"FPGA 0.85V Voltage\" },\n\t{ 0x150, 0x0, 0x0, 0x0, 0x0, 1, \"AUX 12V Voltage\" },\n\t{ 0x15c, 0x0, 0x0, 0x0, 0x0, 1, \"Backplane 12V Voltage\" },\n\t{ 0x16c, 0x0, 0x0, 0x0, 0x0, 1, \"DDR4 1.2V Voltage\" },\n\t{ 0x17c, 0x0, 0x0, 0x0, 0x0, 1, \"FPGA 1.8V Voltage\" },\n\t{ 0x184, 0x0, 0x0, 0x0, 0x0, 1, \"QDR 1.3V Voltage\" },\n\t{ 0x18c, 0x0, 0x0, 0x0, 0x0, 1, \"CVL1 0.8V Voltage\" },\n\t{ 0x194, 0x0, 0x0, 0x0, 0x0, 1, \"CVL1 1.05V Voltage\" },\n\t{ 0x19c, 0x0, 0x0, 0x0, 0x0, 1, \"CVL2 1.05V Voltage\" },\n\t{ 0x1a4, 0x0, 0x0, 0x0, 0x0, 1, \"CVL2 0.8V Voltage\" },\n};\n\nstatic const struct m10bmc_sdata n5010bmc_curr_tbl[] = {\n\t{ 0x124, 0x0, 0x0, 0x0, 0x0, 1, \"FPGA 1.2V Current\" },\n\t{ 0x130, 0x0, 0x0, 0x0, 0x0, 1, \"FPGA 5V Current\" },\n\t{ 0x13c, 0x0, 0x0, 0x0, 0x0, 1, \"FPGA 0.9V Current\" },\n\t{ 0x148, 0x0, 0x0, 0x0, 0x0, 1, \"FPGA 0.85V Current\" },\n\t{ 0x154, 0x0, 0x0, 0x0, 0x0, 1, \"AUX 12V Current\" },\n\t{ 0x160, 0x0, 0x0, 0x0, 0x0, 1, \"Backplane 12V Current\" },\n\t{ 0x168, 0x0, 0x0, 0x0, 0x0, 1, \"DDR4 1.2V Current\" },\n\t{ 0x178, 0x0, 0x0, 0x0, 0x0, 1, \"FPGA 1.8V Current\" },\n\t{ 0x180, 0x0, 0x0, 0x0, 0x0, 1, \"QDR 1.3V Current\" },\n\t{ 0x188, 0x0, 0x0, 0x0, 0x0, 1, \"CVL1 0.8V Current\" },\n\t{ 0x190, 0x0, 0x0, 0x0, 0x0, 1, \"CVL1 1.05V Current\" },\n\t{ 0x198, 0x0, 0x0, 0x0, 0x0, 1, \"CVL2 1.05V Current\" },\n\t{ 0x1a0, 0x0, 0x0, 0x0, 0x0, 1, \"CVL2 0.8V Current\" },\n};\n\nstatic const struct hwmon_channel_info * const n5010bmc_hinfo[] = {\n\tHWMON_CHANNEL_INFO(temp,\n\t\t\t   HWMON_T_INPUT | HWMON_T_CRIT | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_CRIT | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_CRIT | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_LABEL),\n\tHWMON_CHANNEL_INFO(in,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL),\n\tHWMON_CHANNEL_INFO(curr,\n\t\t\t   HWMON_C_INPUT | HWMON_C_LABEL,\n\t\t\t   HWMON_C_INPUT | HWMON_C_LABEL,\n\t\t\t   HWMON_C_INPUT | HWMON_C_LABEL,\n\t\t\t   HWMON_C_INPUT | HWMON_C_LABEL,\n\t\t\t   HWMON_C_INPUT | HWMON_C_LABEL,\n\t\t\t   HWMON_C_INPUT | HWMON_C_LABEL,\n\t\t\t   HWMON_C_INPUT | HWMON_C_LABEL,\n\t\t\t   HWMON_C_INPUT | HWMON_C_LABEL,\n\t\t\t   HWMON_C_INPUT | HWMON_C_LABEL,\n\t\t\t   HWMON_C_INPUT | HWMON_C_LABEL,\n\t\t\t   HWMON_C_INPUT | HWMON_C_LABEL,\n\t\t\t   HWMON_C_INPUT | HWMON_C_LABEL,\n\t\t\t   HWMON_C_INPUT | HWMON_C_LABEL),\n\tNULL\n};\n\nstatic const struct m10bmc_hwmon_board_data n5010bmc_hwmon_bdata = {\n\t.tables = {\n\t\t[hwmon_temp] = n5010bmc_temp_tbl,\n\t\t[hwmon_in] = n5010bmc_in_tbl,\n\t\t[hwmon_curr] = n5010bmc_curr_tbl,\n\t},\n\n\t.hinfo = n5010bmc_hinfo,\n};\n\nstatic const struct m10bmc_sdata n6000bmc_temp_tbl[] = {\n\t{ 0x444, 0x448, 0x44c, 0x0, 0x0, 500, \"FPGA E-TILE Temperature #1\" },\n\t{ 0x450, 0x454, 0x458, 0x0, 0x0, 500, \"FPGA E-TILE Temperature #2\" },\n\t{ 0x45c, 0x460, 0x464, 0x0, 0x0, 500, \"FPGA E-TILE Temperature #3\" },\n\t{ 0x468, 0x46c, 0x470, 0x0, 0x0, 500, \"FPGA E-TILE Temperature #4\" },\n\t{ 0x474, 0x478, 0x47c, 0x0, 0x0, 500, \"FPGA P-TILE Temperature\" },\n\t{ 0x484, 0x488, 0x48c, 0x0, 0x0, 500, \"FPGA FABRIC Digital Temperature #1\" },\n\t{ 0x490, 0x494, 0x498, 0x0, 0x0, 500, \"FPGA FABRIC Digital Temperature #2\" },\n\t{ 0x49c, 0x4a0, 0x4a4, 0x0, 0x0, 500, \"FPGA FABRIC Digital Temperature #3\" },\n\t{ 0x4a8, 0x4ac, 0x4b0, 0x0, 0x0, 500, \"FPGA FABRIC Digital Temperature #4\" },\n\t{ 0x4b4, 0x4b8, 0x4bc, 0x0, 0x0, 500, \"FPGA FABRIC Digital Temperature #5\" },\n\t{ 0x4c0, 0x4c4, 0x4c8, 0x0, 0x0, 500, \"FPGA FABRIC Remote Digital Temperature #1\" },\n\t{ 0x4cc, 0x4d0, 0x4d4, 0x0, 0x0, 500, \"FPGA FABRIC Remote Digital Temperature #2\" },\n\t{ 0x4d8, 0x4dc, 0x4e0, 0x0, 0x0, 500, \"FPGA FABRIC Remote Digital Temperature #3\" },\n\t{ 0x4e4, 0x4e8, 0x4ec, 0x0, 0x0, 500, \"FPGA FABRIC Remote Digital Temperature #4\" },\n\t{ 0x4f0, 0x4f4, 0x4f8, 0x52c, 0x0, 500, \"Board Top Near FPGA Temperature\" },\n\t{ 0x4fc, 0x500, 0x504, 0x52c, 0x0, 500, \"Board Bottom Near CVL Temperature\" },\n\t{ 0x508, 0x50c, 0x510, 0x52c, 0x0, 500, \"Board Top East Near VRs Temperature\" },\n\t{ 0x514, 0x518, 0x51c, 0x52c, 0x0, 500, \"Columbiaville Die Temperature\" },\n\t{ 0x520, 0x524, 0x528, 0x52c, 0x0, 500, \"Board Rear Side Temperature\" },\n\t{ 0x530, 0x534, 0x538, 0x52c, 0x0, 500, \"Board Front Side Temperature\" },\n\t{ 0x53c, 0x540, 0x544, 0x0, 0x0, 500, \"QSFP1 Case Temperature\" },\n\t{ 0x548, 0x54c, 0x550, 0x0, 0x0, 500, \"QSFP2 Case Temperature\" },\n\t{ 0x554, 0x0, 0x0, 0x0, 0x0, 500, \"FPGA Core Voltage Phase 0 VR Temperature\" },\n\t{ 0x560, 0x0, 0x0, 0x0, 0x0, 500, \"FPGA Core Voltage Phase 1 VR Temperature\" },\n\t{ 0x56c, 0x0, 0x0, 0x0, 0x0, 500, \"FPGA Core Voltage Phase 2 VR Temperature\" },\n\t{ 0x578, 0x0, 0x0, 0x0, 0x0, 500, \"FPGA Core Voltage VR Controller Temperature\" },\n\t{ 0x584, 0x0, 0x0, 0x0, 0x0, 500, \"FPGA VCCH VR Temperature\" },\n\t{ 0x590, 0x0, 0x0, 0x0, 0x0, 500, \"FPGA VCC_1V2 VR Temperature\" },\n\t{ 0x59c, 0x0, 0x0, 0x0, 0x0, 500, \"FPGA VCCH, VCC_1V2 VR Controller Temperature\" },\n\t{ 0x5a8, 0x0, 0x0, 0x0, 0x0, 500, \"3V3 VR Temperature\" },\n\t{ 0x5b4, 0x0, 0x0, 0x0, 0x0, 500, \"CVL Core Voltage VR Temperature\" },\n\t{ 0x5c4, 0x5c8, 0x5cc, 0x5c0, 0x0, 500, \"FPGA P-Tile Temperature [Remote]\" },\n\t{ 0x5d0, 0x5d4, 0x5d8, 0x5c0, 0x0, 500, \"FPGA E-Tile Temperature [Remote]\" },\n\t{ 0x5dc, 0x5e0, 0x5e4, 0x5c0, 0x0, 500, \"FPGA SDM Temperature [Remote]\" },\n\t{ 0x5e8, 0x5ec, 0x5f0, 0x5c0, 0x0, 500, \"FPGA Corner Temperature [Remote]\" },\n};\n\nstatic const struct m10bmc_sdata n6000bmc_in_tbl[] = {\n\t{ 0x5f4, 0x0, 0x0, 0x0, 0x0, 1, \"Inlet 12V PCIe Rail Voltage\" },\n\t{ 0x60c, 0x0, 0x0, 0x0, 0x0, 1, \"Inlet 12V Aux Rail Voltage\" },\n\t{ 0x624, 0x0, 0x0, 0x0, 0x0, 1, \"Inlet 3V3 PCIe Rail Voltage\" },\n\t{ 0x63c, 0x0, 0x0, 0x0, 0x0, 1, \"FPGA Core Voltage Rail Voltage\" },\n\t{ 0x644, 0x0, 0x0, 0x0, 0x0, 1, \"FPGA VCCH Rail Voltage\" },\n\t{ 0x64c, 0x0, 0x0, 0x0, 0x0, 1, \"FPGA VCC_1V2 Rail Voltage\" },\n\t{ 0x654, 0x0, 0x0, 0x0, 0x0, 1, \"FPGA VCCH_GXER_1V1, VCCA_1V8 Voltage\" },\n\t{ 0x664, 0x0, 0x0, 0x0, 0x0, 1, \"FPGA VCCIO_1V2 Voltage\" },\n\t{ 0x674, 0x0, 0x0, 0x0, 0x0, 1, \"CVL Non Core Rails Inlet Voltage\" },\n\t{ 0x684, 0x0, 0x0, 0x0, 0x0, 1, \"MAX10 & Board CLK PWR 3V3 Inlet Voltage\" },\n\t{ 0x694, 0x0, 0x0, 0x0, 0x0, 1, \"CVL Core Voltage Rail Voltage\" },\n\t{ 0x6ac, 0x0, 0x0, 0x0, 0x0, 1, \"Board 3V3 VR Voltage\" },\n\t{ 0x6b4, 0x0, 0x0, 0x0, 0x0, 1, \"QSFP 3V3 Rail Voltage\" },\n\t{ 0x6c4, 0x0, 0x0, 0x0, 0x0, 1, \"QSFP (Primary) Supply Rail Voltage\" },\n\t{ 0x6c8, 0x0, 0x0, 0x0, 0x0, 1, \"QSFP (Secondary) Supply Rail Voltage\" },\n\t{ 0x6cc, 0x0, 0x0, 0x0, 0x0, 1, \"VCCCLK_GXER_2V5 Voltage\" },\n\t{ 0x6d0, 0x0, 0x0, 0x0, 0x0, 1, \"AVDDH_1V1_CVL Voltage\" },\n\t{ 0x6d4, 0x0, 0x0, 0x0, 0x0, 1, \"VDDH_1V8_CVL Voltage\" },\n\t{ 0x6d8, 0x0, 0x0, 0x0, 0x0, 1, \"VCCA_PLL Voltage\" },\n\t{ 0x6e0, 0x0, 0x0, 0x0, 0x0, 1, \"VCCRT_GXER_0V9 Voltage\" },\n\t{ 0x6e8, 0x0, 0x0, 0x0, 0x0, 1, \"VCCRT_GXPL_0V9 Voltage\" },\n\t{ 0x6f0, 0x0, 0x0, 0x0, 0x0, 1, \"VCCH_GXPL_1V8 Voltage\" },\n\t{ 0x6f4, 0x0, 0x0, 0x0, 0x0, 1, \"VCCPT_1V8 Voltage\" },\n\t{ 0x6fc, 0x0, 0x0, 0x0, 0x0, 1, \"VCC_3V3_M10 Voltage\" },\n\t{ 0x700, 0x0, 0x0, 0x0, 0x0, 1, \"VCC_1V8_M10 Voltage\" },\n\t{ 0x704, 0x0, 0x0, 0x0, 0x0, 1, \"VCC_1V2_EMIF1_2_3 Voltage\" },\n\t{ 0x70c, 0x0, 0x0, 0x0, 0x0, 1, \"VCC_1V2_EMIF4_5 Voltage\" },\n\t{ 0x714, 0x0, 0x0, 0x0, 0x0, 1, \"VCCA_1V8 Voltage\" },\n\t{ 0x718, 0x0, 0x0, 0x0, 0x0, 1, \"VCCH_GXER_1V1 Voltage\" },\n\t{ 0x71c, 0x0, 0x0, 0x0, 0x0, 1, \"AVDD_ETH_0V9_CVL Voltage\" },\n\t{ 0x720, 0x0, 0x0, 0x0, 0x0, 1, \"AVDD_PCIE_0V9_CVL Voltage\" },\n};\n\nstatic const struct m10bmc_sdata n6000bmc_curr_tbl[] = {\n\t{ 0x600, 0x604, 0x608, 0x0, 0x0, 1, \"Inlet 12V PCIe Rail Current\" },\n\t{ 0x618, 0x61c, 0x620, 0x0, 0x0, 1, \"Inlet 12V Aux Rail Current\" },\n\t{ 0x630, 0x634, 0x638, 0x0, 0x0, 1, \"Inlet 3V3 PCIe Rail Current\" },\n\t{ 0x640, 0x0, 0x0, 0x0, 0x0, 1, \"FPGA Core Voltage Rail Current\" },\n\t{ 0x648, 0x0, 0x0, 0x0, 0x0, 1, \"FPGA VCCH Rail Current\" },\n\t{ 0x650, 0x0, 0x0, 0x0, 0x0, 1, \"FPGA VCC_1V2 Rail Current\" },\n\t{ 0x658, 0x65c, 0x660, 0x0, 0x0, 1, \"FPGA VCCH_GXER_1V1, VCCA_1V8 Current\" },\n\t{ 0x668, 0x66c, 0x670, 0x0, 0x0, 1, \"FPGA VCCIO_1V2 Current\" },\n\t{ 0x678, 0x67c, 0x680, 0x0, 0x0, 1, \"CVL Non Core Rails Inlet Current\" },\n\t{ 0x688, 0x68c, 0x690, 0x0, 0x0, 1, \"MAX10 & Board CLK PWR 3V3 Inlet Current\" },\n\t{ 0x698, 0x0, 0x0, 0x0, 0x0, 1, \"CVL Core Voltage Rail Current\" },\n\t{ 0x6b0, 0x0, 0x0, 0x0, 0x0, 1, \"Board 3V3 VR Current\" },\n\t{ 0x6b8, 0x6bc, 0x6c0, 0x0, 0x0, 1, \"QSFP 3V3 Rail Current\" },\n};\n\nstatic const struct m10bmc_sdata n6000bmc_power_tbl[] = {\n\t{ 0x724, 0x0, 0x0, 0x0, 0x0, 1, \"Board Power\" },\n};\n\nstatic const struct hwmon_channel_info * const n6000bmc_hinfo[] = {\n\tHWMON_CHANNEL_INFO(temp,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |\n\t\t\t   HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |\n\t\t\t   HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |\n\t\t\t   HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |\n\t\t\t   HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |\n\t\t\t   HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |\n\t\t\t   HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |\n\t\t\t   HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |\n\t\t\t   HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |\n\t\t\t   HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |\n\t\t\t   HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |\n\t\t\t   HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |\n\t\t\t   HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |\n\t\t\t   HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |\n\t\t\t   HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_MAX_HYST |\n\t\t\t   HWMON_T_CRIT | HWMON_T_CRIT_HYST | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_MAX_HYST |\n\t\t\t   HWMON_T_CRIT | HWMON_T_CRIT_HYST | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_MAX_HYST |\n\t\t\t   HWMON_T_CRIT | HWMON_T_CRIT_HYST | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_MAX_HYST |\n\t\t\t   HWMON_T_CRIT | HWMON_T_CRIT_HYST | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_MAX_HYST |\n\t\t\t   HWMON_T_CRIT | HWMON_T_CRIT_HYST | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_MAX_HYST |\n\t\t\t   HWMON_T_CRIT | HWMON_T_CRIT_HYST | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |\n\t\t\t   HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |\n\t\t\t   HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_MAX_HYST |\n\t\t\t   HWMON_T_CRIT | HWMON_T_CRIT_HYST | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_MAX_HYST |\n\t\t\t   HWMON_T_CRIT | HWMON_T_CRIT_HYST | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_MAX_HYST |\n\t\t\t   HWMON_T_CRIT | HWMON_T_CRIT_HYST | HWMON_T_LABEL,\n\t\t\t   HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_MAX_HYST |\n\t\t\t   HWMON_T_CRIT | HWMON_T_CRIT_HYST | HWMON_T_LABEL),\n\tHWMON_CHANNEL_INFO(in,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL,\n\t\t\t   HWMON_I_INPUT | HWMON_I_LABEL),\n\tHWMON_CHANNEL_INFO(curr,\n\t\t\t   HWMON_C_INPUT | HWMON_C_MAX | HWMON_C_CRIT |\n\t\t\t   HWMON_C_LABEL,\n\t\t\t   HWMON_C_INPUT | HWMON_C_MAX | HWMON_C_CRIT |\n\t\t\t   HWMON_C_LABEL,\n\t\t\t   HWMON_C_INPUT | HWMON_C_MAX | HWMON_C_CRIT |\n\t\t\t   HWMON_C_LABEL,\n\t\t\t   HWMON_C_INPUT | HWMON_C_LABEL,\n\t\t\t   HWMON_C_INPUT | HWMON_C_LABEL,\n\t\t\t   HWMON_C_INPUT | HWMON_C_LABEL,\n\t\t\t   HWMON_C_INPUT | HWMON_C_MAX | HWMON_C_CRIT |\n\t\t\t   HWMON_C_LABEL,\n\t\t\t   HWMON_C_INPUT | HWMON_C_MAX | HWMON_C_CRIT |\n\t\t\t   HWMON_C_LABEL,\n\t\t\t   HWMON_C_INPUT | HWMON_C_MAX | HWMON_C_CRIT |\n\t\t\t   HWMON_C_LABEL,\n\t\t\t   HWMON_C_INPUT | HWMON_C_MAX | HWMON_C_CRIT |\n\t\t\t   HWMON_C_LABEL,\n\t\t\t   HWMON_C_INPUT | HWMON_C_LABEL,\n\t\t\t   HWMON_C_INPUT | HWMON_C_LABEL,\n\t\t\t   HWMON_C_INPUT | HWMON_C_MAX | HWMON_C_CRIT |\n\t\t\t   HWMON_C_LABEL),\n\tHWMON_CHANNEL_INFO(power,\n\t\t\t   HWMON_P_INPUT | HWMON_P_LABEL),\n\tNULL\n};\n\nstatic const struct m10bmc_hwmon_board_data n6000bmc_hwmon_bdata = {\n\t.tables = {\n\t\t[hwmon_temp] = n6000bmc_temp_tbl,\n\t\t[hwmon_in] = n6000bmc_in_tbl,\n\t\t[hwmon_curr] = n6000bmc_curr_tbl,\n\t\t[hwmon_power] = n6000bmc_power_tbl,\n\t},\n\n\t.hinfo = n6000bmc_hinfo,\n};\n\nstatic umode_t\nm10bmc_hwmon_is_visible(const void *data, enum hwmon_sensor_types type,\n\t\t\tu32 attr, int channel)\n{\n\treturn 0444;\n}\n\nstatic const struct m10bmc_sdata *\nfind_sensor_data(struct m10bmc_hwmon *hw, enum hwmon_sensor_types type,\n\t\t int channel)\n{\n\tconst struct m10bmc_sdata *tbl;\n\n\ttbl = hw->bdata->tables[type];\n\tif (!tbl)\n\t\treturn ERR_PTR(-EOPNOTSUPP);\n\n\treturn &tbl[channel];\n}\n\nstatic int do_sensor_read(struct m10bmc_hwmon *hw,\n\t\t\t  const struct m10bmc_sdata *data,\n\t\t\t  unsigned int regoff, long *val)\n{\n\tunsigned int regval;\n\tint ret;\n\n\tret = m10bmc_sys_read(hw->m10bmc, regoff, &regval);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tif (regval == 0xdeadbeef)\n\t\treturn -ENODATA;\n\n\t*val = regval * data->multiplier;\n\n\treturn 0;\n}\n\nstatic int m10bmc_hwmon_read(struct device *dev, enum hwmon_sensor_types type,\n\t\t\t     u32 attr, int channel, long *val)\n{\n\tstruct m10bmc_hwmon *hw = dev_get_drvdata(dev);\n\tunsigned int reg = 0, reg_hyst = 0;\n\tconst struct m10bmc_sdata *data;\n\tlong hyst, value;\n\tint ret;\n\n\tdata = find_sensor_data(hw, type, channel);\n\tif (IS_ERR(data))\n\t\treturn PTR_ERR(data);\n\n\tswitch (type) {\n\tcase hwmon_temp:\n\t\tswitch (attr) {\n\t\tcase hwmon_temp_input:\n\t\t\treg = data->reg_input;\n\t\t\tbreak;\n\t\tcase hwmon_temp_max_hyst:\n\t\t\treg_hyst = data->reg_hyst;\n\t\t\tfallthrough;\n\t\tcase hwmon_temp_max:\n\t\t\treg = data->reg_max;\n\t\t\tbreak;\n\t\tcase hwmon_temp_crit_hyst:\n\t\t\treg_hyst = data->reg_hyst;\n\t\t\tfallthrough;\n\t\tcase hwmon_temp_crit:\n\t\t\treg = data->reg_crit;\n\t\t\tbreak;\n\t\tdefault:\n\t\t\treturn -EOPNOTSUPP;\n\t\t}\n\t\tbreak;\n\tcase hwmon_in:\n\t\tswitch (attr) {\n\t\tcase hwmon_in_input:\n\t\t\treg = data->reg_input;\n\t\t\tbreak;\n\t\tcase hwmon_in_max:\n\t\t\treg = data->reg_max;\n\t\t\tbreak;\n\t\tcase hwmon_in_crit:\n\t\t\treg = data->reg_crit;\n\t\t\tbreak;\n\t\tcase hwmon_in_min:\n\t\t\treg = data->reg_min;\n\t\t\tbreak;\n\t\tdefault:\n\t\t\treturn -EOPNOTSUPP;\n\t\t}\n\t\tbreak;\n\tcase hwmon_curr:\n\t\tswitch (attr) {\n\t\tcase hwmon_curr_input:\n\t\t\treg = data->reg_input;\n\t\t\tbreak;\n\t\tcase hwmon_curr_max:\n\t\t\treg = data->reg_max;\n\t\t\tbreak;\n\t\tcase hwmon_curr_crit:\n\t\t\treg = data->reg_crit;\n\t\t\tbreak;\n\t\tdefault:\n\t\t\treturn -EOPNOTSUPP;\n\t\t}\n\t\tbreak;\n\tcase hwmon_power:\n\t\tswitch (attr) {\n\t\tcase hwmon_power_input:\n\t\t\treg = data->reg_input;\n\t\t\tbreak;\n\t\tdefault:\n\t\t\treturn -EOPNOTSUPP;\n\t\t}\n\t\tbreak;\n\tdefault:\n\t\treturn -EOPNOTSUPP;\n\t}\n\n\tif (!reg)\n\t\treturn -EOPNOTSUPP;\n\n\tret = do_sensor_read(hw, data, reg, &value);\n\tif (ret)\n\t\treturn ret;\n\n\tif (reg_hyst) {\n\t\tret = do_sensor_read(hw, data, reg_hyst, &hyst);\n\t\tif (ret)\n\t\t\treturn ret;\n\n\t\tvalue -= hyst;\n\t}\n\n\t*val = value;\n\n\treturn 0;\n}\n\nstatic int m10bmc_hwmon_read_string(struct device *dev,\n\t\t\t\t    enum hwmon_sensor_types type,\n\t\t\t\t    u32 attr, int channel, const char **str)\n{\n\tstruct m10bmc_hwmon *hw = dev_get_drvdata(dev);\n\tconst struct m10bmc_sdata *data;\n\n\tdata = find_sensor_data(hw, type, channel);\n\tif (IS_ERR(data))\n\t\treturn PTR_ERR(data);\n\n\t*str = data->label;\n\n\treturn 0;\n}\n\nstatic const struct hwmon_ops m10bmc_hwmon_ops = {\n\t.is_visible = m10bmc_hwmon_is_visible,\n\t.read = m10bmc_hwmon_read,\n\t.read_string = m10bmc_hwmon_read_string,\n};\n\nstatic int m10bmc_hwmon_probe(struct platform_device *pdev)\n{\n\tconst struct platform_device_id *id = platform_get_device_id(pdev);\n\tstruct intel_m10bmc *m10bmc = dev_get_drvdata(pdev->dev.parent);\n\tstruct device *hwmon_dev, *dev = &pdev->dev;\n\tstruct m10bmc_hwmon *hw;\n\n\thw = devm_kzalloc(dev, sizeof(*hw), GFP_KERNEL);\n\tif (!hw)\n\t\treturn -ENOMEM;\n\n\thw->dev = dev;\n\thw->m10bmc = m10bmc;\n\thw->bdata = (const struct m10bmc_hwmon_board_data *)id->driver_data;\n\n\thw->chip.info = hw->bdata->hinfo;\n\thw->chip.ops = &m10bmc_hwmon_ops;\n\n\thw->hw_name = devm_hwmon_sanitize_name(dev, id->name);\n\tif (IS_ERR(hw->hw_name))\n\t\treturn PTR_ERR(hw->hw_name);\n\n\thwmon_dev = devm_hwmon_device_register_with_info(dev, hw->hw_name,\n\t\t\t\t\t\t\t hw, &hw->chip, NULL);\n\treturn PTR_ERR_OR_ZERO(hwmon_dev);\n}\n\nstatic const struct platform_device_id intel_m10bmc_hwmon_ids[] = {\n\t{\n\t\t.name = \"n3000bmc-hwmon\",\n\t\t.driver_data = (unsigned long)&n3000bmc_hwmon_bdata,\n\t},\n\t{\n\t\t.name = \"d5005bmc-hwmon\",\n\t\t.driver_data = (unsigned long)&d5005bmc_hwmon_bdata,\n\t},\n\t{\n\t\t.name = \"n5010bmc-hwmon\",\n\t\t.driver_data = (unsigned long)&n5010bmc_hwmon_bdata,\n\t},\n\t{\n\t\t.name = \"n6000bmc-hwmon\",\n\t\t.driver_data = (unsigned long)&n6000bmc_hwmon_bdata,\n\t},\n\t{ }\n};\n\nstatic struct platform_driver intel_m10bmc_hwmon_driver = {\n\t.probe = m10bmc_hwmon_probe,\n\t.driver = {\n\t\t.name = \"intel-m10-bmc-hwmon\",\n\t},\n\t.id_table = intel_m10bmc_hwmon_ids,\n};\nmodule_platform_driver(intel_m10bmc_hwmon_driver);\n\nMODULE_DEVICE_TABLE(platform, intel_m10bmc_hwmon_ids);\nMODULE_AUTHOR(\"Intel Corporation\");\nMODULE_DESCRIPTION(\"Intel MAX 10 BMC hardware monitor\");\nMODULE_LICENSE(\"GPL\");\nMODULE_IMPORT_NS(INTEL_M10_BMC_CORE);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}