Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.56 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.57 secs
 
--> Reading design: Lab4Final.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Lab4Final.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Lab4Final"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : Lab4Final
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Andres\Downloads\Lab4TX.v" into library work
Parsing module <Lab4TX>.
Analyzing Verilog file "C:\Users\Andres\Documents\CompE470L\Lab4Final\Lab4RX.v" into library work
Parsing module <Lab4RX>.
Analyzing Verilog file "C:\Users\Andres\Documents\CompE470L\Lab4Final\Lab4Final.v" into library work
Parsing module <Lab4Final>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Lab4Final>.

Elaborating module <Lab4TX>.
WARNING:HDLCompiler:413 - "C:\Users\Andres\Downloads\Lab4TX.v" Line 45: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Andres\Downloads\Lab4TX.v" Line 49: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Andres\Downloads\Lab4TX.v" Line 54: Result of 14-bit expression is truncated to fit in 13-bit target.

Elaborating module <Lab4RX>.
WARNING:HDLCompiler:413 - "C:\Users\Andres\Documents\CompE470L\Lab4Final\Lab4RX.v" Line 40: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Andres\Documents\CompE470L\Lab4Final\Lab4RX.v" Line 42: Result of 14-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Andres\Documents\CompE470L\Lab4Final\Lab4RX.v" Line 74: Result of 14-bit expression is truncated to fit in 13-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Lab4Final>.
    Related source file is "C:\Users\Andres\Documents\CompE470L\Lab4Final\Lab4Final.v".
    Summary:
	no macro.
Unit <Lab4Final> synthesized.

Synthesizing Unit <Lab4TX>.
    Related source file is "C:\Users\Andres\Downloads\Lab4TX.v".
    Found 8-bit register for signal <transmitByte>.
    Found 1-bit register for signal <IO_LED>.
    Found 4-bit register for signal <transmissionBitCounter>.
    Found 13-bit register for signal <counter>.
    Found 4-bit adder for signal <transmissionBitCounter[3]_GND_2_o_add_6_OUT> created at line 49.
    Found 13-bit adder for signal <counter[12]_GND_2_o_add_11_OUT> created at line 54.
    Found 13-bit comparator greater for signal <n0002> created at line 40
    Found 4-bit comparator lessequal for signal <transmissionBitCounter[3]_PWR_2_o_LessThan_6_o> created at line 46
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <Lab4TX> synthesized.

Synthesizing Unit <Lab4RX>.
    Related source file is "C:\Users\Andres\Documents\CompE470L\Lab4Final\Lab4RX.v".
    Found 13-bit register for signal <counter>.
    Found 3-bit register for signal <index>.
    Found 1-bit register for signal <receiving>.
    Found 1-bit register for signal <endReceive>.
    Found 1-bit register for signal <firstCheck>.
    Found 8-bit register for signal <IO_LED>.
    Found 3-bit adder for signal <index[2]_GND_3_o_add_4_OUT> created at line 40.
    Found 13-bit adder for signal <counter[12]_GND_3_o_add_17_OUT> created at line 74.
    Found 13-bit comparator greater for signal <n0000> created at line 32
    Found 3-bit comparator lessequal for signal <n0011> created at line 36
    Found 13-bit comparator greater for signal <n0022> created at line 44
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <Lab4RX> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 13-bit adder                                          : 2
 3-bit adder                                           : 1
 4-bit adder                                           : 1
# Registers                                            : 10
 1-bit register                                        : 4
 13-bit register                                       : 2
 3-bit register                                        : 1
 4-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 5
 13-bit comparator greater                             : 3
 3-bit comparator lessequal                            : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 10
 13-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Lab4RX>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
Unit <Lab4RX> synthesized (advanced).

Synthesizing (advanced) Unit <Lab4TX>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <transmissionBitCounter>: 1 register on signal <transmissionBitCounter>.
Unit <Lab4TX> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 13-bit adder                                          : 1
# Counters                                             : 3
 13-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
# Registers                                            : 33
 Flip-Flops                                            : 33
# Comparators                                          : 5
 13-bit comparator greater                             : 3
 3-bit comparator lessequal                            : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 13
 1-bit 2-to-1 multiplexer                              : 10
 13-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Lab4Final> ...

Optimizing unit <Lab4TX> ...

Optimizing unit <Lab4RX> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Lab4Final, actual ratio is 2.
FlipFlop rx00/receiving has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 54
 Flip-Flops                                            : 54

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Lab4Final.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 149
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 24
#      LUT2                        : 2
#      LUT3                        : 12
#      LUT4                        : 8
#      LUT5                        : 24
#      LUT6                        : 25
#      MUXCY                       : 24
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 54
#      FD                          : 13
#      FDE                         : 8
#      FDR                         : 13
#      FDRE                        : 20
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 35
#      IBUF                        : 13
#      OBUF                        : 22

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              54  out of  11440     0%  
 Number of Slice LUTs:                   97  out of   5720     1%  
    Number used as Logic:                97  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     97
   Number with an unused Flip Flop:      43  out of     97    44%  
   Number with an unused LUT:             0  out of     97     0%  
   Number of fully used LUT-FF pairs:    54  out of     97    55%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          36
 Number of bonded IOBs:                  36  out of    102    35%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
M_CLOCK                            | BUFGP                  | 54    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.791ns (Maximum Frequency: 208.716MHz)
   Minimum input arrival time before clock: 5.794ns
   Maximum output required time after clock: 3.668ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'M_CLOCK'
  Clock period: 4.791ns (frequency: 208.716MHz)
  Total number of paths / destination ports: 1514 / 107
-------------------------------------------------------------------------
Delay:               4.791ns (Levels of Logic = 3)
  Source:            rx00/counter_4 (FF)
  Destination:       rx00/counter_12 (FF)
  Source Clock:      M_CLOCK rising
  Destination Clock: M_CLOCK rising

  Data Path: rx00/counter_4 to rx00/counter_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   1.015  rx00/counter_4 (rx00/counter_4)
     LUT6:I0->O            4   0.203   0.684  rx00/n000011 (rx00/n00001)
     LUT5:I4->O            9   0.205   0.830  rx00/n000012 (rx00/n0000)
     LUT5:I4->O            7   0.205   0.773  rx00/Reset_OR_DriverANDClockEnable1 (rx00/Reset_OR_DriverANDClockEnable)
     FDRE:R                    0.430          rx00/counter_8
    ----------------------------------------
    Total                      4.791ns (1.490ns logic, 3.301ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'M_CLOCK'
  Total number of paths / destination ports: 156 / 65
-------------------------------------------------------------------------
Offset:              5.794ns (Levels of Logic = 4)
  Source:            IO_PB<3> (PAD)
  Destination:       tx00/transmissionBitCounter_3 (FF)
  Destination Clock: M_CLOCK rising

  Data Path: IO_PB<3> to tx00/transmissionBitCounter_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.864  IO_PB_3_IBUF (IO_PB_3_IBUF)
     LUT4:I0->O           14   0.203   1.302  tx00/_n0053<3>1 (tx00/state_inv)
     LUT5:I0->O            1   0.203   0.684  tx00/n000212_SW1 (N6)
     LUT6:I4->O            4   0.203   0.683  tx00/_n00591 (tx00/_n0059)
     FDRE:R                    0.430          tx00/transmissionBitCounter_1
    ----------------------------------------
    Total                      5.794ns (2.261ns logic, 3.533ns route)
                                       (39.0% logic, 61.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M_CLOCK'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            tx00/IO_LED (FF)
  Destination:       IO_OUT (PAD)
  Source Clock:      M_CLOCK rising

  Data Path: tx00/IO_LED to IO_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.650  tx00/IO_LED (tx00/IO_LED)
     OBUF:I->O                 2.571          IO_OUT_OBUF (IO_OUT)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock M_CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M_CLOCK        |    4.791|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 26.00 secs
 
--> 

Total memory usage is 220868 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    0 (   0 filtered)

