/*
 * Broadcom SiliconBackplane chipcommon serial flash interface
 *
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * $Id: sflash.c,v 1.4 Broadcom SDK $
 */

#include <typedefs.h>
#include <osl.h>
#include <bcmutils.h>
#include <siutils.h>
#include <hndsoc.h>
#include <sbchipc.h>
#include <bcmdevs.h>
#include <sflash.h>

/* 
  * This definition can't be set if (1).both flash_cs_0 and flash_cs_1 are enabled,
  * (2).and one is ST flash
  */
#define SFLASH_ST_PAGE_MODE_WRITE  0

#ifdef BCMDBG
#define	SFL_MSG(args)	printf args
#else
#define	SFL_MSG(args)
#endif	/* BCMDBG */
    
/* Private global state */
static struct sflash sflash;

/* Issue a serial flash command */
static INLINE void
sflash_cmd(osl_t *osh, chipcregs_t *cc, uint opcode)
{
    W_REG(osh, &cc->sflashcontrol, SFLASH_START | opcode);
    while (R_REG(osh, &cc->sflashcontrol) & SFLASH_BUSY);
}

/* Initialize serial flash access */
struct sflash *
sflash_init(si_t *sih, chipcregs_t *cc)
{
    uint32 id;
    osl_t *osh;
    uint32  mem_type, mem_cap;
    
    ASSERT(sih);
    
    osh = si_osh(sih);
    
    bzero(&sflash, sizeof(sflash));
    
    sflash.type = sih->cccaps & CC_CAP_FLASH_MASK;
    
    switch (sflash.type) {
    case SFLASH_ST:
          /* Probe for ST chips */
          sflash_cmd(osh, cc, (SFLASH_ST_RDID | SFLASH_ST_CSA));
          sflash_cmd(osh, cc, (SFLASH_ST_RDID_READ | SFLASH_ST_CSA));
          id = R_REG(osh, &cc->sflashdata);
          sflash_cmd(osh, cc, (SFLASH_ST_RDID_READ | SFLASH_ST_CSA));
          mem_type = R_REG(osh, &cc->sflashdata);
          sflash_cmd(osh, cc, (SFLASH_ST_RDID_READ | SFLASH_ST_CSA));
          mem_cap = R_REG(osh, &cc->sflashdata);
          switch (id) {
          case 0x20: /* Micron */
              switch(mem_type) {
              case 0x20: /* M25P series */
              case 0xba: /* N25Q series */
                switch (mem_cap) {
                case 0x12:
                    /* ST M25P20 2 Mbit Serial Flash */
                    sflash.blocksize = 64 * 1024;
                    sflash.numblocks = 4;
                    break;
                case 0x13:
                    /* ST M25P40 4 Mbit Serial Flash */
                    sflash.blocksize = 64 * 1024;
                    sflash.numblocks = 8;
                    break;
                case 0x14:
                    /* ST M25P80 8 Mbit Serial Flash */
                    sflash.blocksize = 64 * 1024;
                    sflash.numblocks = 16;
                    break;
                case 0x15:
                    /* ST M25P16 16 Mbit Serial Flash */
                    sflash.blocksize = 64 * 1024;
                    sflash.numblocks = 32;
                    break;
                case 0x16:
                    /* ST M25P32 32 Mbit Serial Flash */
                    sflash.blocksize = 64 * 1024;
                    sflash.numblocks = 64;
                    break;
                case 0x17:
                    /* ST M25P64 64 Mbit Serial Flash */
                    sflash.blocksize = 64 * 1024;
                    sflash.numblocks = 128;
                    break;
                case 0x18:
                    /* ST M25P 128 Mbit Serial Flash */
                    sflash.blocksize = 64 * 1024;
                    sflash.numblocks = 256;
                    break;
                }
                break;
              }
              break;
          case 0x01: /* Spansion */
              if ((mem_type == 0x20) && (mem_cap == 0x18)) {
                /* ST S25FL128P00M 128 Mbit */
                sflash.blocksize = 64 * 1024;
                sflash.numblocks = 256;
              } else if ((mem_type == 0x02) && (mem_cap == 0x15)) {
                /* ST S25FL032P */
                sflash.blocksize = 64 * 1024;
                sflash.numblocks = 64;
              }
              break;
          case 0xbf: /* SST */
              if ((mem_type == 0x25) && (mem_cap == 0x8e)) {
                /* SST 25VF80 */
                sflash.blocksize = 64 * 1024;
                sflash.numblocks = 8;
              }
              break;
          }
          /* All done, drop cs & read */
          W_REG(osh, &cc->sflashcontrol, 0);
          break;
    
    case SFLASH_AT:
          /* Probe for Atmel chips */
          sflash_cmd(osh, cc, SFLASH_AT_STATUS);
          id = R_REG(osh, &cc->sflashdata) & 0x3c;
          switch (id) {
          case 0xc:
              /* Atmel AT45DB011 1Mbit Serial Flash */
              sflash.blocksize = 256;
              sflash.numblocks = 512;
              break;
          case 0x14:
              /* Atmel AT45DB021 2Mbit Serial Flash */
              sflash.blocksize = 256;
              sflash.numblocks = 1024;
              break;
          case 0x1c:
              /* Atmel AT45DB041 4Mbit Serial Flash */
              sflash.blocksize = 256;
              sflash.numblocks = 2048;
              break;
          case 0x24:
              /* Atmel AT45DB081 8Mbit Serial Flash */
              sflash.blocksize = 256;
              sflash.numblocks = 4096;
              break;
          case 0x2c:
              /* Atmel AT45DB161 16Mbit Serial Flash */
              sflash.blocksize = 512;
              sflash.numblocks = 4096;
              break;
          case 0x34:
              /* Atmel AT45DB321 32Mbit Serial Flash */
              sflash.blocksize = 512;
              sflash.numblocks = 8192;
              break;
          case 0x3c:
              /* Atmel AT45DB642 64Mbit Serial Flash */
              sflash.blocksize = 1024;
              sflash.numblocks = 8192;
              break;
          }
          break;
    }
    
    sflash.size = sflash.blocksize * sflash.numblocks;
    return sflash.size ? &sflash : NULL;
}

/* Read len bytes starting at offset into buf. Returns number of bytes read. */
int
sflash_read(si_t *sih, chipcregs_t *cc, uint offset, uint len, uchar *buf)
{
    uint8 *from, *to;
    int cnt, i;
    osl_t *osh;
    
    ASSERT(sih);
    
    if (!len)
        return 0;
    
    if ((offset + len) > sflash.size)
        return -22;
    
    if ((len >= 4) && (offset & 3))
        cnt = 4 - (offset & 3);
    else if ((len >= 4) && ((uintptr)buf & 3))
        cnt = 4 - ((uintptr)buf & 3);
    else
        cnt = len;
    
    osh = si_osh(sih);
    
    from = (uint8 *)OSL_UNCACHED(SI_FLASH2 + offset);
    to = (uint8 *)buf;
    
    if (cnt < 4) {
        for (i = 0; i < cnt; i ++) {
            *to = R_REG(osh, from);
            from ++;
            to ++;
        }
        return cnt;
    }
    
    while (cnt >= 4) {
        *(uint32 *)to = R_REG(osh, (uint32 *)from);
        from += 4;
        to += 4;
        cnt -= 4;
    }
    
    return (len - cnt);
}

/* Poll for command completion. Returns zero when complete. */
int
sflash_poll(si_t *sih, chipcregs_t *cc, uint offset)
{
    osl_t *osh;
    
    ASSERT(sih);
    
    osh = si_osh(sih);
    
    if (offset >= sflash.size)
        return -22;
    
    switch (sflash.type) {
    case SFLASH_ST:
          /* Check for ST Write In Progress bit */
          sflash_cmd(osh, cc, SFLASH_ST_RDSR);
          return R_REG(osh, &cc->sflashdata) & SFLASH_ST_WIP;
    case SFLASH_AT:
          /* Check for Atmel Ready bit */
          sflash_cmd(osh, cc, SFLASH_AT_STATUS);
          return !(R_REG(osh, &cc->sflashdata) & SFLASH_AT_READY);
    }
    
    return 0;
}

/* Write len bytes starting at offset into buf. Returns number of bytes
 * written. Caller should poll for completion.
 */
#define	ST_RETRIES	3

int
sflash_write(si_t *sih, chipcregs_t *cc, uint offset, uint length, const uchar *buffer)
{
    struct sflash *sfl;
    uint off = offset, len = length;
#if SFLASH_ST_PAGE_MODE_WRITE
    int tryn = 0;
#else /* !SFLASH_ST_PAGE_MODE_WRITE */
    uint quot = 0, remain = 0, wlen = 0;
    uint32 reg_val = 0;
#endif /* SFLASH_ST_PAGE_MODE_WRITE */
    const uchar *buf = buffer;
    int ret = 0;
    uint32 page, byte, mask;
    osl_t *osh;
    
    ASSERT(sih);
    
    osh = si_osh(sih);
    
    if (!len)
        return 0;
    
    sfl = &sflash;
    if ((off + len) > sfl->size)
        return -22;
    
    switch (sfl->type) {
    case SFLASH_ST:
#if SFLASH_ST_PAGE_MODE_WRITE
          /* Enable writes */
retry:      sflash_cmd(osh, cc, SFLASH_ST_WREN);
          off = offset;
          len = length;
          buf = buffer;
          tryn++;
          if (sih->ccrev >= 20) {
              W_REG(osh, &cc->sflashaddress, off);
              W_REG(osh, &cc->sflashdata, *buf++);
              /* Issue a page program with CSA bit set */
              sflash_cmd(osh, cc, SFLASH_ST_CSA | SFLASH_ST_PP);
              ret = 1;
              off++;
              len--;
              while (len > 0) {
                  if ((off & 255) == 0) {
                      /* Page boundary, poll droping cs and return */
                      W_REG(osh, &cc->sflashcontrol, 0);
                      OSL_DELAY(1);
                      if (sflash_poll(sih, cc, offset) != 0) {
                          /* Flash rejected command */
                          SFL_MSG(("sflash: pp rejected, tryn: %d,"
                                   " off: %d/%d, len: %d/%d, ret:"
                                   "%d\n", tryn, off, offset, len,
                                   length, ret));
                          if (tryn <= ST_RETRIES)
                              goto retry;
                          else
                              return -11;
                      }
                      return ret;
                  } else {
                      /* Write single byte */
                      sflash_cmd(osh, cc, SFLASH_ST_CSA | *buf++);
                  }
                  ret++;
                  off++;
                  len--;
              }
              /* All done, drop cs & poll */
              W_REG(osh, &cc->sflashcontrol, 0);
              OSL_DELAY(1);
              if (sflash_poll(sih, cc, offset) != 0) {
                  /* Flash rejected command */
                  SFL_MSG(("sflash: pp rejected, tryn: %d, off: %d/%d,"
                           " len: %d/%d, ret: %d\n",
                           tryn, off, offset, len, length, ret));
                  if (tryn <= ST_RETRIES)
                      goto retry;
                  else
                      return -12;
              }
          } else {
              ret = 1;
              W_REG(osh, &cc->sflashaddress, off);
              W_REG(osh, &cc->sflashdata, *buf);
              /* Page program */
              sflash_cmd(osh, cc, SFLASH_ST_PP);
          }
#else /* !SFLASH_ST_PAGE_MODE_WRITE */
          off = offset;
          len = length;
          buf = buffer;
          if (sih->ccrev >= 20) {
              ret = 0;
              while (len > 0) {
                  /* Enable writes */
                  sflash_cmd(osh, cc, SFLASH_ST_WREN);
                  /* Drop cs before starting a page program */
                  W_REG(osh, &cc->sflashcontrol, 0);

                  W_REG(osh, &cc->sflashaddress, off);
                  quot = (len / 4);
                  remain = (len % 4);
                  if (quot != 0) { /* len >= 4 bytes */
                      wlen = 4;
                      reg_val = (*buf << 24);
                      buf++;
                      reg_val |= (*buf << 16);
                      buf++;
                      reg_val |= (*buf << 8);
                      buf++;
                      reg_val |= (*buf);
                      buf++;
                      W_REG(osh, &cc->sflashdata, reg_val);
                      /* Issue a page program with CSA bit set : opcode+3 addres & 4 data bytes */
                      sflash_cmd(osh, cc, (SFLASH_ST_CSA | SFLASH_ST_PP3A4D));
                  } else { /* len < 4 bytes */
                      wlen = 1;
                      W_REG(osh, &cc->sflashdata, *buf++);
                      /* Issue a page program with CSA bit set : opcode+3 addres & 1 data bytes */
                      sflash_cmd(osh, cc, (SFLASH_ST_CSA | SFLASH_ST_PP));
                  }
                  ret += wlen;
                  off += wlen;
                  len -= wlen;

                  /* A page program done(1 or 4 data bytes), drop cs & poll */
                  W_REG(osh, &cc->sflashcontrol, 0);
                  while (sflash_poll(sih, cc, offset) != 0) {
                      /* Poll until command completion */
                  }

                  /* Page boundary and return for 256 bytes write */
                  if ((off & 255) == 0) {
                      return ret;
                  }
              }
          } else {
              /* Enable writes */
              sflash_cmd(osh, cc, SFLASH_ST_WREN);
              ret = 1;
              W_REG(osh, &cc->sflashaddress, off);
              W_REG(osh, &cc->sflashdata, *buf);
              /* Page program */
              sflash_cmd(osh, cc, SFLASH_ST_PP);
          }
#endif  /* SFLASH_ST_PAGE_MODE_WRITE */
          break;
    case SFLASH_AT:
          mask = sfl->blocksize - 1;
          page = (off & ~mask) << 1;
          byte = off & mask;
          /* Read main memory page into buffer 1 */
          if (byte || (len < sfl->blocksize)) {
              W_REG(osh, &cc->sflashaddress, page);
              sflash_cmd(osh, cc, SFLASH_AT_BUF1_LOAD);
              /* 250 us for AT45DB321B */
              SPINWAIT(sflash_poll(sih, cc, offset), 1000);
              ASSERT(!sflash_poll(sih, cc, offset));
          }
          /* Write into buffer 1 */
          for (ret = 0; (ret < (int)len) && (byte < sfl->blocksize); ret++) {
              W_REG(osh, &cc->sflashaddress, byte++);
              W_REG(osh, &cc->sflashdata, *buf++);
              sflash_cmd(osh, cc, SFLASH_AT_BUF1_WRITE);
          }
          /* Write buffer 1 into main memory page */
          W_REG(osh, &cc->sflashaddress, page);
          sflash_cmd(osh, cc, SFLASH_AT_BUF1_PROGRAM);
          break;
    }
    
    return ret;
}

/* Erase a region. Returns number of bytes scheduled for erasure.
 * Caller should poll for completion.
 */
int
sflash_erase(si_t *sih, chipcregs_t *cc, uint offset)
{
    struct sflash *sfl;
    osl_t *osh;
    
    ASSERT(sih);
    
    osh = si_osh(sih);
    
    sfl = &sflash;
    if (offset >= sfl->size)
        return -22;
    
    switch (sfl->type) {
    case SFLASH_ST:
          sflash_cmd(osh, cc, SFLASH_ST_WREN);
          W_REG(osh, &cc->sflashaddress, offset);
          sflash_cmd(osh, cc, SFLASH_ST_SE);
          return sfl->blocksize;
    case SFLASH_AT:
          W_REG(osh, &cc->sflashaddress, offset << 1);
          sflash_cmd(osh, cc, SFLASH_AT_PAGE_ERASE);
          return sfl->blocksize;
    }
    
    return 0;
}

/*
 * writes the appropriate range of flash, a NULL buf simply erases
 * the region of flash
 */
int
sflash_commit(si_t *sih, chipcregs_t *cc, uint offset, uint len, const uchar *buf)
{
    struct sflash *sfl;
    uchar *block = NULL, *cur_ptr, *blk_ptr;
    uint blocksize = 0, mask, cur_offset, cur_length, cur_retlen, remainder;
    uint blk_offset, blk_len, copied;
    int bytes, ret = 0;
    osl_t *osh;
    
    ASSERT(sih);
    
    osh = si_osh(sih);
    
    /* Check address range */
    if (len <= 0)
        return 0;
    
    sfl = &sflash;
    if ((offset + len) > sfl->size)
        return -1;
    
    blocksize = sfl->blocksize;
    mask = blocksize - 1;
    
    /* Allocate a block of mem */
    if (!(block = MALLOC(osh, blocksize)))
        return -1;
    
    while (len) {
        /* Align offset */
        cur_offset = offset & ~mask;
        cur_length = blocksize;
        cur_ptr = block;
        
        remainder = blocksize - (offset & mask);
        if (len < remainder)
            cur_retlen = len;
        else
            cur_retlen = remainder;
        
        /* buf == NULL means erase only */
        if (buf) {
            /* Copy existing data into holding block if necessary */
            if ((offset & mask) || (len < blocksize)) {
                blk_offset = cur_offset;
                blk_len = cur_length;
                blk_ptr = cur_ptr;
                
                /* Copy entire block */
                while (blk_len) {
                    copied = sflash_read(sih, cc, blk_offset, blk_len, blk_ptr);
                    blk_offset += copied;
                    blk_len -= copied;
                    blk_ptr += copied;
                }
            }
            
            /* Copy input data into holding block */
            memcpy(cur_ptr + (offset & mask), buf, cur_retlen);
        }
        
        /* Erase block */
        if ((ret = sflash_erase(sih, cc, (uint) cur_offset)) < 0)
            goto done;
        while (sflash_poll(sih, cc, (uint) cur_offset));
        
        /* buf == NULL means erase only */
        if (!buf) {
            offset += cur_retlen;
            len -= cur_retlen;
            continue;
        }
        
        /* Write holding block */
        while (cur_length > 0) {
            if ((bytes = sflash_write(sih, cc,
                                      (uint) cur_offset,
                                      (uint) cur_length,
                                      (uchar *) cur_ptr)) < 0) {
                ret = bytes;
                goto done;
            }
            while (sflash_poll(sih, cc, (uint) cur_offset));
            cur_offset += bytes;
            cur_length -= bytes;
            cur_ptr += bytes;
        }
        
        offset += cur_retlen;
        len -= cur_retlen;
        buf += cur_retlen;
    }
    
    ret = len;
done:
    if (block)
        MFREE(osh, block, blocksize);
    return ret;
}
