0.7
2020.2
Oct 14 2022
05:20:55
D:/Third Year/COA Lab/VerilogPractice1/VerilogPractice1.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
D:/Third Year/COA Lab/VerilogPractice1/VerilogPractice1.srcs/sources_1/new/full_adder.v,1724585060,verilog,,D:/Third Year/COA Lab/VerilogPractice1/VerilogPractice1.srcs/sources_1/new/rca_16bit.v,,full_adder,,,,,,,,
D:/Third Year/COA Lab/VerilogPractice1/VerilogPractice1.srcs/sources_1/new/full_adder_behav.v,1724584809,verilog,,D:/Third Year/COA Lab/VerilogPractice1/VerilogPractice1.srcs/sources_1/new/full_adder_behav_tb.v,,full_adder_behav,,,,,,,,
D:/Third Year/COA Lab/VerilogPractice1/VerilogPractice1.srcs/sources_1/new/full_adder_behav_tb.v,1724590901,verilog,,,,full_adder_behav_tb,,,,,,,,
D:/Third Year/COA Lab/VerilogPractice1/VerilogPractice1.srcs/sources_1/new/full_adder_tb.v,1724590535,verilog,,,,full_adder_tb,,,,,,,,
D:/Third Year/COA Lab/VerilogPractice1/VerilogPractice1.srcs/sources_1/new/half_adder.v,1724584887,verilog,,D:/Third Year/COA Lab/VerilogPractice1/VerilogPractice1.srcs/sources_1/new/half_adder_tb.v,,half_adder,,,,,,,,
D:/Third Year/COA Lab/VerilogPractice1/VerilogPractice1.srcs/sources_1/new/half_adder_behav.v,1724584558,verilog,,D:/Third Year/COA Lab/VerilogPractice1/VerilogPractice1.srcs/sources_1/new/half_adder_behav_tb.v,,half_adder_behav,,,,,,,,
D:/Third Year/COA Lab/VerilogPractice1/VerilogPractice1.srcs/sources_1/new/half_adder_behav_tb.v,1724590361,verilog,,,,tb_half_adder_behav,,,,,,,,
D:/Third Year/COA Lab/VerilogPractice1/VerilogPractice1.srcs/sources_1/new/half_adder_tb.v,1724590421,verilog,,,,half_adder_tb,,,,,,,,
D:/Third Year/COA Lab/VerilogPractice1/VerilogPractice1.srcs/sources_1/new/rca_16bit.v,1724592032,verilog,,D:/Third Year/COA Lab/VerilogPractice1/VerilogPractice1.srcs/sources_1/new/rca_8bit.v,,rca_16bit,,,,,,,,
D:/Third Year/COA Lab/VerilogPractice1/VerilogPractice1.srcs/sources_1/new/rca_16bit_tb.v,1724591877,verilog,,,,rca_16bit_tb,,,,,,,,
D:/Third Year/COA Lab/VerilogPractice1/VerilogPractice1.srcs/sources_1/new/rca_8bit.v,1724591337,verilog,,D:/Third Year/COA Lab/VerilogPractice1/VerilogPractice1.srcs/sources_1/new/rca_16bit_tb.v,,rca_8bit,,,,,,,,
D:/Third Year/COA Lab/VerilogPractice1/VerilogPractice1.srcs/sources_1/new/rca_8bit_tb.v,1724591424,verilog,,,,rca_8bit_tb,,,,,,,,
