// Seed: 284668284
module module_0 (
    input uwire id_0,
    output tri0 id_1,
    output uwire id_2,
    output tri1 id_3,
    input wor id_4,
    output supply0 id_5,
    output uwire id_6,
    input wire id_7,
    input wor id_8,
    output uwire id_9,
    input wor id_10,
    input tri0 id_11,
    input tri1 id_12,
    input tri0 id_13,
    input uwire id_14,
    input wire id_15,
    output wand id_16,
    input tri0 id_17,
    input wor id_18,
    input tri0 id_19
);
  id_21(
      -1, 1
  ); id_22();
  string id_23, id_24, id_25;
  wire id_26;
  assign module_1.type_8 = 0;
  assign id_1 = id_4;
  wire id_27;
  always $display("", id_25);
  wire id_28;
  generate
    wire id_29, id_30, id_31;
  endgenerate
endmodule
module module_1 (
    output uwire id_0,
    output tri id_1,
    input uwire id_2,
    input logic id_3,
    input supply0 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input wor id_7,
    id_20,
    input supply1 id_8,
    input wire id_9,
    output logic id_10,
    input wire id_11,
    input supply1 id_12,
    input wor id_13,
    output tri id_14,
    input tri0 id_15,
    input tri1 id_16,
    input tri0 id_17,
    id_21,
    input tri0 id_18
);
  logic id_22;
  initial begin : LABEL_0
    if (-1)
      if (id_15 - id_7) id_10 <= -1'b0;
      else;
    id_10 <= id_3;
  end
  wire id_23;
  assign id_21 = id_22;
  assign id_0  = id_11 !== id_16;
  assign id_0  = id_11;
  assign id_20 = id_3;
  id_24(
      -1 - id_3, id_0
  );
  assign id_21 = -1;
  assign id_1  = id_5;
  module_0 modCall_1 (
      id_7,
      id_0,
      id_1,
      id_14,
      id_16,
      id_0,
      id_14,
      id_15,
      id_8,
      id_1,
      id_18,
      id_9,
      id_8,
      id_2,
      id_6,
      id_18,
      id_14,
      id_4,
      id_18,
      id_5
  );
  assign id_22 = 1;
  assign id_0  = -1;
  wire id_25;
endmodule
