// Seed: 3872470074
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    output logic id_4,
    output id_5
);
  assign id_4 = id_3;
  logic id_6;
  always #1 id_5 <= #id_3(1);
endmodule
module module_1 (
    id_1,
    id_2
);
  input id_2;
  output id_1;
  tri0 id_6;
  assign id_6[1] = id_2[1];
  assign id_1 = 1'b0;
endmodule
