;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT #0, 0
	ADD 0, 1
	SUB 0, 11
	JMN 3, #20
	JMN 3, #20
	SUB #0, 20
	DJN -1, @-24
	SPL <0, 90
	SUB @13, 0
	SPL @0
	SLT #0, 0
	SUB 3, @20
	SUB @121, 106
	SUB @121, 103
	SUB @127, 106
	SLT #0, 0
	DJN -1, @-20
	ADD <0, @2
	SUB 942, 202
	SUB @0, 90
	SUB 0, 11
	SUB 420, 20
	SPL <0, 90
	SUB @13, 0
	SUB @13, 0
	SUB @127, 106
	SUB #12, @200
	JMN <127, 106
	SLT 100, 9
	SUB @127, 106
	ADD #270, @802
	ADD #270, @802
	CMP -7, <-420
	CMP -7, <-420
	CMP @127, 100
	CMP @127, 100
	SLT #0, 0
	CMP @127, 100
	JMN 12, #10
	MOV -7, <-20
	JMN 12, #10
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	JMZ <0, 90
	CMP -7, <-420
