
sterownik_plyta_glowna.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006dc0  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  08006f84  08006f84  00007f84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006fec  08006fec  0000841c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006fec  08006fec  00007fec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006ff4  08006ff4  0000841c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006ff4  08006ff4  00007ff4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006ff8  08006ff8  00007ff8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000041c  20000000  08006ffc  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000594  2000041c  08007418  0000841c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200009b0  08007418  000089b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000841c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016018  00000000  00000000  0000844c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a9b  00000000  00000000  0001e464  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012f0  00000000  00000000  00021f00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e88  00000000  00000000  000231f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023808  00000000  00000000  00024078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001aad2  00000000  00000000  00047880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d1183  00000000  00000000  00062352  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001334d5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ccc  00000000  00000000  00133518  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  001381e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	2000041c 	.word	0x2000041c
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08006f6c 	.word	0x08006f6c

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000420 	.word	0x20000420
 8000200:	08006f6c 	.word	0x08006f6c

08000204 <strcmp>:
 8000204:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
 800020c:	2a01      	cmp	r2, #1
 800020e:	bf28      	it	cs
 8000210:	429a      	cmpcs	r2, r3
 8000212:	d0f7      	beq.n	8000204 <strcmp>
 8000214:	1ad0      	subs	r0, r2, r3
 8000216:	4770      	bx	lr

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_d2uiz>:
 8000590:	004a      	lsls	r2, r1, #1
 8000592:	d211      	bcs.n	80005b8 <__aeabi_d2uiz+0x28>
 8000594:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000598:	d211      	bcs.n	80005be <__aeabi_d2uiz+0x2e>
 800059a:	d50d      	bpl.n	80005b8 <__aeabi_d2uiz+0x28>
 800059c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80005a0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80005a4:	d40e      	bmi.n	80005c4 <__aeabi_d2uiz+0x34>
 80005a6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80005aa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80005ae:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80005b2:	fa23 f002 	lsr.w	r0, r3, r2
 80005b6:	4770      	bx	lr
 80005b8:	f04f 0000 	mov.w	r0, #0
 80005bc:	4770      	bx	lr
 80005be:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80005c2:	d102      	bne.n	80005ca <__aeabi_d2uiz+0x3a>
 80005c4:	f04f 30ff 	mov.w	r0, #4294967295
 80005c8:	4770      	bx	lr
 80005ca:	f04f 0000 	mov.w	r0, #0
 80005ce:	4770      	bx	lr

080005d0 <__aeabi_uldivmod>:
 80005d0:	b953      	cbnz	r3, 80005e8 <__aeabi_uldivmod+0x18>
 80005d2:	b94a      	cbnz	r2, 80005e8 <__aeabi_uldivmod+0x18>
 80005d4:	2900      	cmp	r1, #0
 80005d6:	bf08      	it	eq
 80005d8:	2800      	cmpeq	r0, #0
 80005da:	bf1c      	itt	ne
 80005dc:	f04f 31ff 	movne.w	r1, #4294967295
 80005e0:	f04f 30ff 	movne.w	r0, #4294967295
 80005e4:	f000 b988 	b.w	80008f8 <__aeabi_idiv0>
 80005e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80005ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80005f0:	f000 f806 	bl	8000600 <__udivmoddi4>
 80005f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80005f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80005fc:	b004      	add	sp, #16
 80005fe:	4770      	bx	lr

08000600 <__udivmoddi4>:
 8000600:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000604:	9d08      	ldr	r5, [sp, #32]
 8000606:	468e      	mov	lr, r1
 8000608:	4604      	mov	r4, r0
 800060a:	4688      	mov	r8, r1
 800060c:	2b00      	cmp	r3, #0
 800060e:	d14a      	bne.n	80006a6 <__udivmoddi4+0xa6>
 8000610:	428a      	cmp	r2, r1
 8000612:	4617      	mov	r7, r2
 8000614:	d962      	bls.n	80006dc <__udivmoddi4+0xdc>
 8000616:	fab2 f682 	clz	r6, r2
 800061a:	b14e      	cbz	r6, 8000630 <__udivmoddi4+0x30>
 800061c:	f1c6 0320 	rsb	r3, r6, #32
 8000620:	fa01 f806 	lsl.w	r8, r1, r6
 8000624:	fa20 f303 	lsr.w	r3, r0, r3
 8000628:	40b7      	lsls	r7, r6
 800062a:	ea43 0808 	orr.w	r8, r3, r8
 800062e:	40b4      	lsls	r4, r6
 8000630:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000634:	fa1f fc87 	uxth.w	ip, r7
 8000638:	fbb8 f1fe 	udiv	r1, r8, lr
 800063c:	0c23      	lsrs	r3, r4, #16
 800063e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000642:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000646:	fb01 f20c 	mul.w	r2, r1, ip
 800064a:	429a      	cmp	r2, r3
 800064c:	d909      	bls.n	8000662 <__udivmoddi4+0x62>
 800064e:	18fb      	adds	r3, r7, r3
 8000650:	f101 30ff 	add.w	r0, r1, #4294967295
 8000654:	f080 80ea 	bcs.w	800082c <__udivmoddi4+0x22c>
 8000658:	429a      	cmp	r2, r3
 800065a:	f240 80e7 	bls.w	800082c <__udivmoddi4+0x22c>
 800065e:	3902      	subs	r1, #2
 8000660:	443b      	add	r3, r7
 8000662:	1a9a      	subs	r2, r3, r2
 8000664:	b2a3      	uxth	r3, r4
 8000666:	fbb2 f0fe 	udiv	r0, r2, lr
 800066a:	fb0e 2210 	mls	r2, lr, r0, r2
 800066e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000672:	fb00 fc0c 	mul.w	ip, r0, ip
 8000676:	459c      	cmp	ip, r3
 8000678:	d909      	bls.n	800068e <__udivmoddi4+0x8e>
 800067a:	18fb      	adds	r3, r7, r3
 800067c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000680:	f080 80d6 	bcs.w	8000830 <__udivmoddi4+0x230>
 8000684:	459c      	cmp	ip, r3
 8000686:	f240 80d3 	bls.w	8000830 <__udivmoddi4+0x230>
 800068a:	443b      	add	r3, r7
 800068c:	3802      	subs	r0, #2
 800068e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000692:	eba3 030c 	sub.w	r3, r3, ip
 8000696:	2100      	movs	r1, #0
 8000698:	b11d      	cbz	r5, 80006a2 <__udivmoddi4+0xa2>
 800069a:	40f3      	lsrs	r3, r6
 800069c:	2200      	movs	r2, #0
 800069e:	e9c5 3200 	strd	r3, r2, [r5]
 80006a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006a6:	428b      	cmp	r3, r1
 80006a8:	d905      	bls.n	80006b6 <__udivmoddi4+0xb6>
 80006aa:	b10d      	cbz	r5, 80006b0 <__udivmoddi4+0xb0>
 80006ac:	e9c5 0100 	strd	r0, r1, [r5]
 80006b0:	2100      	movs	r1, #0
 80006b2:	4608      	mov	r0, r1
 80006b4:	e7f5      	b.n	80006a2 <__udivmoddi4+0xa2>
 80006b6:	fab3 f183 	clz	r1, r3
 80006ba:	2900      	cmp	r1, #0
 80006bc:	d146      	bne.n	800074c <__udivmoddi4+0x14c>
 80006be:	4573      	cmp	r3, lr
 80006c0:	d302      	bcc.n	80006c8 <__udivmoddi4+0xc8>
 80006c2:	4282      	cmp	r2, r0
 80006c4:	f200 8105 	bhi.w	80008d2 <__udivmoddi4+0x2d2>
 80006c8:	1a84      	subs	r4, r0, r2
 80006ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80006ce:	2001      	movs	r0, #1
 80006d0:	4690      	mov	r8, r2
 80006d2:	2d00      	cmp	r5, #0
 80006d4:	d0e5      	beq.n	80006a2 <__udivmoddi4+0xa2>
 80006d6:	e9c5 4800 	strd	r4, r8, [r5]
 80006da:	e7e2      	b.n	80006a2 <__udivmoddi4+0xa2>
 80006dc:	2a00      	cmp	r2, #0
 80006de:	f000 8090 	beq.w	8000802 <__udivmoddi4+0x202>
 80006e2:	fab2 f682 	clz	r6, r2
 80006e6:	2e00      	cmp	r6, #0
 80006e8:	f040 80a4 	bne.w	8000834 <__udivmoddi4+0x234>
 80006ec:	1a8a      	subs	r2, r1, r2
 80006ee:	0c03      	lsrs	r3, r0, #16
 80006f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80006f4:	b280      	uxth	r0, r0
 80006f6:	b2bc      	uxth	r4, r7
 80006f8:	2101      	movs	r1, #1
 80006fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80006fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000702:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000706:	fb04 f20c 	mul.w	r2, r4, ip
 800070a:	429a      	cmp	r2, r3
 800070c:	d907      	bls.n	800071e <__udivmoddi4+0x11e>
 800070e:	18fb      	adds	r3, r7, r3
 8000710:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000714:	d202      	bcs.n	800071c <__udivmoddi4+0x11c>
 8000716:	429a      	cmp	r2, r3
 8000718:	f200 80e0 	bhi.w	80008dc <__udivmoddi4+0x2dc>
 800071c:	46c4      	mov	ip, r8
 800071e:	1a9b      	subs	r3, r3, r2
 8000720:	fbb3 f2fe 	udiv	r2, r3, lr
 8000724:	fb0e 3312 	mls	r3, lr, r2, r3
 8000728:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800072c:	fb02 f404 	mul.w	r4, r2, r4
 8000730:	429c      	cmp	r4, r3
 8000732:	d907      	bls.n	8000744 <__udivmoddi4+0x144>
 8000734:	18fb      	adds	r3, r7, r3
 8000736:	f102 30ff 	add.w	r0, r2, #4294967295
 800073a:	d202      	bcs.n	8000742 <__udivmoddi4+0x142>
 800073c:	429c      	cmp	r4, r3
 800073e:	f200 80ca 	bhi.w	80008d6 <__udivmoddi4+0x2d6>
 8000742:	4602      	mov	r2, r0
 8000744:	1b1b      	subs	r3, r3, r4
 8000746:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800074a:	e7a5      	b.n	8000698 <__udivmoddi4+0x98>
 800074c:	f1c1 0620 	rsb	r6, r1, #32
 8000750:	408b      	lsls	r3, r1
 8000752:	fa22 f706 	lsr.w	r7, r2, r6
 8000756:	431f      	orrs	r7, r3
 8000758:	fa0e f401 	lsl.w	r4, lr, r1
 800075c:	fa20 f306 	lsr.w	r3, r0, r6
 8000760:	fa2e fe06 	lsr.w	lr, lr, r6
 8000764:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000768:	4323      	orrs	r3, r4
 800076a:	fa00 f801 	lsl.w	r8, r0, r1
 800076e:	fa1f fc87 	uxth.w	ip, r7
 8000772:	fbbe f0f9 	udiv	r0, lr, r9
 8000776:	0c1c      	lsrs	r4, r3, #16
 8000778:	fb09 ee10 	mls	lr, r9, r0, lr
 800077c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000780:	fb00 fe0c 	mul.w	lr, r0, ip
 8000784:	45a6      	cmp	lr, r4
 8000786:	fa02 f201 	lsl.w	r2, r2, r1
 800078a:	d909      	bls.n	80007a0 <__udivmoddi4+0x1a0>
 800078c:	193c      	adds	r4, r7, r4
 800078e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000792:	f080 809c 	bcs.w	80008ce <__udivmoddi4+0x2ce>
 8000796:	45a6      	cmp	lr, r4
 8000798:	f240 8099 	bls.w	80008ce <__udivmoddi4+0x2ce>
 800079c:	3802      	subs	r0, #2
 800079e:	443c      	add	r4, r7
 80007a0:	eba4 040e 	sub.w	r4, r4, lr
 80007a4:	fa1f fe83 	uxth.w	lr, r3
 80007a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80007ac:	fb09 4413 	mls	r4, r9, r3, r4
 80007b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80007b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80007b8:	45a4      	cmp	ip, r4
 80007ba:	d908      	bls.n	80007ce <__udivmoddi4+0x1ce>
 80007bc:	193c      	adds	r4, r7, r4
 80007be:	f103 3eff 	add.w	lr, r3, #4294967295
 80007c2:	f080 8082 	bcs.w	80008ca <__udivmoddi4+0x2ca>
 80007c6:	45a4      	cmp	ip, r4
 80007c8:	d97f      	bls.n	80008ca <__udivmoddi4+0x2ca>
 80007ca:	3b02      	subs	r3, #2
 80007cc:	443c      	add	r4, r7
 80007ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80007d2:	eba4 040c 	sub.w	r4, r4, ip
 80007d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80007da:	4564      	cmp	r4, ip
 80007dc:	4673      	mov	r3, lr
 80007de:	46e1      	mov	r9, ip
 80007e0:	d362      	bcc.n	80008a8 <__udivmoddi4+0x2a8>
 80007e2:	d05f      	beq.n	80008a4 <__udivmoddi4+0x2a4>
 80007e4:	b15d      	cbz	r5, 80007fe <__udivmoddi4+0x1fe>
 80007e6:	ebb8 0203 	subs.w	r2, r8, r3
 80007ea:	eb64 0409 	sbc.w	r4, r4, r9
 80007ee:	fa04 f606 	lsl.w	r6, r4, r6
 80007f2:	fa22 f301 	lsr.w	r3, r2, r1
 80007f6:	431e      	orrs	r6, r3
 80007f8:	40cc      	lsrs	r4, r1
 80007fa:	e9c5 6400 	strd	r6, r4, [r5]
 80007fe:	2100      	movs	r1, #0
 8000800:	e74f      	b.n	80006a2 <__udivmoddi4+0xa2>
 8000802:	fbb1 fcf2 	udiv	ip, r1, r2
 8000806:	0c01      	lsrs	r1, r0, #16
 8000808:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800080c:	b280      	uxth	r0, r0
 800080e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000812:	463b      	mov	r3, r7
 8000814:	4638      	mov	r0, r7
 8000816:	463c      	mov	r4, r7
 8000818:	46b8      	mov	r8, r7
 800081a:	46be      	mov	lr, r7
 800081c:	2620      	movs	r6, #32
 800081e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000822:	eba2 0208 	sub.w	r2, r2, r8
 8000826:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800082a:	e766      	b.n	80006fa <__udivmoddi4+0xfa>
 800082c:	4601      	mov	r1, r0
 800082e:	e718      	b.n	8000662 <__udivmoddi4+0x62>
 8000830:	4610      	mov	r0, r2
 8000832:	e72c      	b.n	800068e <__udivmoddi4+0x8e>
 8000834:	f1c6 0220 	rsb	r2, r6, #32
 8000838:	fa2e f302 	lsr.w	r3, lr, r2
 800083c:	40b7      	lsls	r7, r6
 800083e:	40b1      	lsls	r1, r6
 8000840:	fa20 f202 	lsr.w	r2, r0, r2
 8000844:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000848:	430a      	orrs	r2, r1
 800084a:	fbb3 f8fe 	udiv	r8, r3, lr
 800084e:	b2bc      	uxth	r4, r7
 8000850:	fb0e 3318 	mls	r3, lr, r8, r3
 8000854:	0c11      	lsrs	r1, r2, #16
 8000856:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800085a:	fb08 f904 	mul.w	r9, r8, r4
 800085e:	40b0      	lsls	r0, r6
 8000860:	4589      	cmp	r9, r1
 8000862:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000866:	b280      	uxth	r0, r0
 8000868:	d93e      	bls.n	80008e8 <__udivmoddi4+0x2e8>
 800086a:	1879      	adds	r1, r7, r1
 800086c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000870:	d201      	bcs.n	8000876 <__udivmoddi4+0x276>
 8000872:	4589      	cmp	r9, r1
 8000874:	d81f      	bhi.n	80008b6 <__udivmoddi4+0x2b6>
 8000876:	eba1 0109 	sub.w	r1, r1, r9
 800087a:	fbb1 f9fe 	udiv	r9, r1, lr
 800087e:	fb09 f804 	mul.w	r8, r9, r4
 8000882:	fb0e 1119 	mls	r1, lr, r9, r1
 8000886:	b292      	uxth	r2, r2
 8000888:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800088c:	4542      	cmp	r2, r8
 800088e:	d229      	bcs.n	80008e4 <__udivmoddi4+0x2e4>
 8000890:	18ba      	adds	r2, r7, r2
 8000892:	f109 31ff 	add.w	r1, r9, #4294967295
 8000896:	d2c4      	bcs.n	8000822 <__udivmoddi4+0x222>
 8000898:	4542      	cmp	r2, r8
 800089a:	d2c2      	bcs.n	8000822 <__udivmoddi4+0x222>
 800089c:	f1a9 0102 	sub.w	r1, r9, #2
 80008a0:	443a      	add	r2, r7
 80008a2:	e7be      	b.n	8000822 <__udivmoddi4+0x222>
 80008a4:	45f0      	cmp	r8, lr
 80008a6:	d29d      	bcs.n	80007e4 <__udivmoddi4+0x1e4>
 80008a8:	ebbe 0302 	subs.w	r3, lr, r2
 80008ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80008b0:	3801      	subs	r0, #1
 80008b2:	46e1      	mov	r9, ip
 80008b4:	e796      	b.n	80007e4 <__udivmoddi4+0x1e4>
 80008b6:	eba7 0909 	sub.w	r9, r7, r9
 80008ba:	4449      	add	r1, r9
 80008bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80008c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80008c4:	fb09 f804 	mul.w	r8, r9, r4
 80008c8:	e7db      	b.n	8000882 <__udivmoddi4+0x282>
 80008ca:	4673      	mov	r3, lr
 80008cc:	e77f      	b.n	80007ce <__udivmoddi4+0x1ce>
 80008ce:	4650      	mov	r0, sl
 80008d0:	e766      	b.n	80007a0 <__udivmoddi4+0x1a0>
 80008d2:	4608      	mov	r0, r1
 80008d4:	e6fd      	b.n	80006d2 <__udivmoddi4+0xd2>
 80008d6:	443b      	add	r3, r7
 80008d8:	3a02      	subs	r2, #2
 80008da:	e733      	b.n	8000744 <__udivmoddi4+0x144>
 80008dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80008e0:	443b      	add	r3, r7
 80008e2:	e71c      	b.n	800071e <__udivmoddi4+0x11e>
 80008e4:	4649      	mov	r1, r9
 80008e6:	e79c      	b.n	8000822 <__udivmoddi4+0x222>
 80008e8:	eba1 0109 	sub.w	r1, r1, r9
 80008ec:	46c4      	mov	ip, r8
 80008ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80008f2:	fb09 f804 	mul.w	r8, r9, r4
 80008f6:	e7c4      	b.n	8000882 <__udivmoddi4+0x282>

080008f8 <__aeabi_idiv0>:
 80008f8:	4770      	bx	lr
 80008fa:	bf00      	nop

080008fc <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b08a      	sub	sp, #40	@ 0x28
 8000900:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8000902:	f107 0310 	add.w	r3, r7, #16
 8000906:	2200      	movs	r2, #0
 8000908:	601a      	str	r2, [r3, #0]
 800090a:	605a      	str	r2, [r3, #4]
 800090c:	609a      	str	r2, [r3, #8]
 800090e:	60da      	str	r2, [r3, #12]
 8000910:	611a      	str	r2, [r3, #16]
 8000912:	615a      	str	r2, [r3, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000914:	463b      	mov	r3, r7
 8000916:	2200      	movs	r2, #0
 8000918:	601a      	str	r2, [r3, #0]
 800091a:	605a      	str	r2, [r3, #4]
 800091c:	609a      	str	r2, [r3, #8]
 800091e:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000920:	4b5e      	ldr	r3, [pc, #376]	@ (8000a9c <MX_ADC1_Init+0x1a0>)
 8000922:	4a5f      	ldr	r2, [pc, #380]	@ (8000aa0 <MX_ADC1_Init+0x1a4>)
 8000924:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8000926:	4b5d      	ldr	r3, [pc, #372]	@ (8000a9c <MX_ADC1_Init+0x1a0>)
 8000928:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800092c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800092e:	4b5b      	ldr	r3, [pc, #364]	@ (8000a9c <MX_ADC1_Init+0x1a0>)
 8000930:	2200      	movs	r2, #0
 8000932:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000934:	4b59      	ldr	r3, [pc, #356]	@ (8000a9c <MX_ADC1_Init+0x1a0>)
 8000936:	2201      	movs	r2, #1
 8000938:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800093a:	4b58      	ldr	r3, [pc, #352]	@ (8000a9c <MX_ADC1_Init+0x1a0>)
 800093c:	2201      	movs	r2, #1
 800093e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000940:	4b56      	ldr	r3, [pc, #344]	@ (8000a9c <MX_ADC1_Init+0x1a0>)
 8000942:	2200      	movs	r2, #0
 8000944:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000948:	4b54      	ldr	r3, [pc, #336]	@ (8000a9c <MX_ADC1_Init+0x1a0>)
 800094a:	2200      	movs	r2, #0
 800094c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800094e:	4b53      	ldr	r3, [pc, #332]	@ (8000a9c <MX_ADC1_Init+0x1a0>)
 8000950:	4a54      	ldr	r2, [pc, #336]	@ (8000aa4 <MX_ADC1_Init+0x1a8>)
 8000952:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000954:	4b51      	ldr	r3, [pc, #324]	@ (8000a9c <MX_ADC1_Init+0x1a0>)
 8000956:	2200      	movs	r2, #0
 8000958:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 8;
 800095a:	4b50      	ldr	r3, [pc, #320]	@ (8000a9c <MX_ADC1_Init+0x1a0>)
 800095c:	2208      	movs	r2, #8
 800095e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000960:	4b4e      	ldr	r3, [pc, #312]	@ (8000a9c <MX_ADC1_Init+0x1a0>)
 8000962:	2201      	movs	r2, #1
 8000964:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000968:	4b4c      	ldr	r3, [pc, #304]	@ (8000a9c <MX_ADC1_Init+0x1a0>)
 800096a:	2201      	movs	r2, #1
 800096c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800096e:	484b      	ldr	r0, [pc, #300]	@ (8000a9c <MX_ADC1_Init+0x1a0>)
 8000970:	f001 fda8 	bl	80024c4 <HAL_ADC_Init>
 8000974:	4603      	mov	r3, r0
 8000976:	2b00      	cmp	r3, #0
 8000978:	d001      	beq.n	800097e <MX_ADC1_Init+0x82>
  {
    Error_Handler();
 800097a:	f000 fdaf 	bl	80014dc <Error_Handler>
  }

  /** Configure the analog watchdog
  */
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 800097e:	4b4a      	ldr	r3, [pc, #296]	@ (8000aa8 <MX_ADC1_Init+0x1ac>)
 8000980:	613b      	str	r3, [r7, #16]
  AnalogWDGConfig.HighThreshold = 0;
 8000982:	2300      	movs	r3, #0
 8000984:	617b      	str	r3, [r7, #20]
  AnalogWDGConfig.LowThreshold = 0;
 8000986:	2300      	movs	r3, #0
 8000988:	61bb      	str	r3, [r7, #24]
  AnalogWDGConfig.Channel = ADC_CHANNEL_0;
 800098a:	2300      	movs	r3, #0
 800098c:	61fb      	str	r3, [r7, #28]
  AnalogWDGConfig.ITMode = DISABLE;
 800098e:	2300      	movs	r3, #0
 8000990:	f887 3020 	strb.w	r3, [r7, #32]
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8000994:	f107 0310 	add.w	r3, r7, #16
 8000998:	4619      	mov	r1, r3
 800099a:	4840      	ldr	r0, [pc, #256]	@ (8000a9c <MX_ADC1_Init+0x1a0>)
 800099c:	f002 f9d8 	bl	8002d50 <HAL_ADC_AnalogWDGConfig>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d001      	beq.n	80009aa <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 80009a6:	f000 fd99 	bl	80014dc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80009aa:	2300      	movs	r3, #0
 80009ac:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80009ae:	2301      	movs	r3, #1
 80009b0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 80009b2:	2302      	movs	r3, #2
 80009b4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009b6:	463b      	mov	r3, r7
 80009b8:	4619      	mov	r1, r3
 80009ba:	4838      	ldr	r0, [pc, #224]	@ (8000a9c <MX_ADC1_Init+0x1a0>)
 80009bc:	f002 f8a6 	bl	8002b0c <HAL_ADC_ConfigChannel>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d001      	beq.n	80009ca <MX_ADC1_Init+0xce>
  {
    Error_Handler();
 80009c6:	f000 fd89 	bl	80014dc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80009ca:	2302      	movs	r3, #2
 80009cc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80009ce:	2302      	movs	r3, #2
 80009d0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009d2:	463b      	mov	r3, r7
 80009d4:	4619      	mov	r1, r3
 80009d6:	4831      	ldr	r0, [pc, #196]	@ (8000a9c <MX_ADC1_Init+0x1a0>)
 80009d8:	f002 f898 	bl	8002b0c <HAL_ADC_ConfigChannel>
 80009dc:	4603      	mov	r3, r0
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d001      	beq.n	80009e6 <MX_ADC1_Init+0xea>
  {
    Error_Handler();
 80009e2:	f000 fd7b 	bl	80014dc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80009e6:	2301      	movs	r3, #1
 80009e8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80009ea:	2303      	movs	r3, #3
 80009ec:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 80009ee:	2304      	movs	r3, #4
 80009f0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009f2:	463b      	mov	r3, r7
 80009f4:	4619      	mov	r1, r3
 80009f6:	4829      	ldr	r0, [pc, #164]	@ (8000a9c <MX_ADC1_Init+0x1a0>)
 80009f8:	f002 f888 	bl	8002b0c <HAL_ADC_ConfigChannel>
 80009fc:	4603      	mov	r3, r0
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d001      	beq.n	8000a06 <MX_ADC1_Init+0x10a>
  {
    Error_Handler();
 8000a02:	f000 fd6b 	bl	80014dc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000a06:	2303      	movs	r3, #3
 8000a08:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000a0a:	2304      	movs	r3, #4
 8000a0c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a0e:	463b      	mov	r3, r7
 8000a10:	4619      	mov	r1, r3
 8000a12:	4822      	ldr	r0, [pc, #136]	@ (8000a9c <MX_ADC1_Init+0x1a0>)
 8000a14:	f002 f87a 	bl	8002b0c <HAL_ADC_ConfigChannel>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d001      	beq.n	8000a22 <MX_ADC1_Init+0x126>
  {
    Error_Handler();
 8000a1e:	f000 fd5d 	bl	80014dc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000a22:	2304      	movs	r3, #4
 8000a24:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8000a26:	2305      	movs	r3, #5
 8000a28:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a2a:	463b      	mov	r3, r7
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	481b      	ldr	r0, [pc, #108]	@ (8000a9c <MX_ADC1_Init+0x1a0>)
 8000a30:	f002 f86c 	bl	8002b0c <HAL_ADC_ConfigChannel>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d001      	beq.n	8000a3e <MX_ADC1_Init+0x142>
  {
    Error_Handler();
 8000a3a:	f000 fd4f 	bl	80014dc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000a3e:	2305      	movs	r3, #5
 8000a40:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8000a42:	2306      	movs	r3, #6
 8000a44:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a46:	463b      	mov	r3, r7
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4814      	ldr	r0, [pc, #80]	@ (8000a9c <MX_ADC1_Init+0x1a0>)
 8000a4c:	f002 f85e 	bl	8002b0c <HAL_ADC_ConfigChannel>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d001      	beq.n	8000a5a <MX_ADC1_Init+0x15e>
  {
    Error_Handler();
 8000a56:	f000 fd41 	bl	80014dc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000a5a:	2306      	movs	r3, #6
 8000a5c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8000a5e:	2307      	movs	r3, #7
 8000a60:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a62:	463b      	mov	r3, r7
 8000a64:	4619      	mov	r1, r3
 8000a66:	480d      	ldr	r0, [pc, #52]	@ (8000a9c <MX_ADC1_Init+0x1a0>)
 8000a68:	f002 f850 	bl	8002b0c <HAL_ADC_ConfigChannel>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d001      	beq.n	8000a76 <MX_ADC1_Init+0x17a>
  {
    Error_Handler();
 8000a72:	f000 fd33 	bl	80014dc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000a76:	2307      	movs	r3, #7
 8000a78:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8000a7a:	2308      	movs	r3, #8
 8000a7c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a7e:	463b      	mov	r3, r7
 8000a80:	4619      	mov	r1, r3
 8000a82:	4806      	ldr	r0, [pc, #24]	@ (8000a9c <MX_ADC1_Init+0x1a0>)
 8000a84:	f002 f842 	bl	8002b0c <HAL_ADC_ConfigChannel>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d001      	beq.n	8000a92 <MX_ADC1_Init+0x196>
  {
    Error_Handler();
 8000a8e:	f000 fd25 	bl	80014dc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a92:	bf00      	nop
 8000a94:	3728      	adds	r7, #40	@ 0x28
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	20000438 	.word	0x20000438
 8000aa0:	40012000 	.word	0x40012000
 8000aa4:	0f000001 	.word	0x0f000001
 8000aa8:	00800200 	.word	0x00800200

08000aac <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b08a      	sub	sp, #40	@ 0x28
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ab4:	f107 0314 	add.w	r3, r7, #20
 8000ab8:	2200      	movs	r2, #0
 8000aba:	601a      	str	r2, [r3, #0]
 8000abc:	605a      	str	r2, [r3, #4]
 8000abe:	609a      	str	r2, [r3, #8]
 8000ac0:	60da      	str	r2, [r3, #12]
 8000ac2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	4a33      	ldr	r2, [pc, #204]	@ (8000b98 <HAL_ADC_MspInit+0xec>)
 8000aca:	4293      	cmp	r3, r2
 8000acc:	d160      	bne.n	8000b90 <HAL_ADC_MspInit+0xe4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000ace:	2300      	movs	r3, #0
 8000ad0:	613b      	str	r3, [r7, #16]
 8000ad2:	4b32      	ldr	r3, [pc, #200]	@ (8000b9c <HAL_ADC_MspInit+0xf0>)
 8000ad4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ad6:	4a31      	ldr	r2, [pc, #196]	@ (8000b9c <HAL_ADC_MspInit+0xf0>)
 8000ad8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000adc:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ade:	4b2f      	ldr	r3, [pc, #188]	@ (8000b9c <HAL_ADC_MspInit+0xf0>)
 8000ae0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ae2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ae6:	613b      	str	r3, [r7, #16]
 8000ae8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aea:	2300      	movs	r3, #0
 8000aec:	60fb      	str	r3, [r7, #12]
 8000aee:	4b2b      	ldr	r3, [pc, #172]	@ (8000b9c <HAL_ADC_MspInit+0xf0>)
 8000af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af2:	4a2a      	ldr	r2, [pc, #168]	@ (8000b9c <HAL_ADC_MspInit+0xf0>)
 8000af4:	f043 0301 	orr.w	r3, r3, #1
 8000af8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000afa:	4b28      	ldr	r3, [pc, #160]	@ (8000b9c <HAL_ADC_MspInit+0xf0>)
 8000afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000afe:	f003 0301 	and.w	r3, r3, #1
 8000b02:	60fb      	str	r3, [r7, #12]
 8000b04:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000b06:	23ff      	movs	r3, #255	@ 0xff
 8000b08:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b0a:	2303      	movs	r3, #3
 8000b0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b12:	f107 0314 	add.w	r3, r7, #20
 8000b16:	4619      	mov	r1, r3
 8000b18:	4821      	ldr	r0, [pc, #132]	@ (8000ba0 <HAL_ADC_MspInit+0xf4>)
 8000b1a:	f003 f815 	bl	8003b48 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000b1e:	4b21      	ldr	r3, [pc, #132]	@ (8000ba4 <HAL_ADC_MspInit+0xf8>)
 8000b20:	4a21      	ldr	r2, [pc, #132]	@ (8000ba8 <HAL_ADC_MspInit+0xfc>)
 8000b22:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000b24:	4b1f      	ldr	r3, [pc, #124]	@ (8000ba4 <HAL_ADC_MspInit+0xf8>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b2a:	4b1e      	ldr	r3, [pc, #120]	@ (8000ba4 <HAL_ADC_MspInit+0xf8>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b30:	4b1c      	ldr	r3, [pc, #112]	@ (8000ba4 <HAL_ADC_MspInit+0xf8>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000b36:	4b1b      	ldr	r3, [pc, #108]	@ (8000ba4 <HAL_ADC_MspInit+0xf8>)
 8000b38:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b3c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000b3e:	4b19      	ldr	r3, [pc, #100]	@ (8000ba4 <HAL_ADC_MspInit+0xf8>)
 8000b40:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000b44:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000b46:	4b17      	ldr	r3, [pc, #92]	@ (8000ba4 <HAL_ADC_MspInit+0xf8>)
 8000b48:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000b4c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000b4e:	4b15      	ldr	r3, [pc, #84]	@ (8000ba4 <HAL_ADC_MspInit+0xf8>)
 8000b50:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b54:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000b56:	4b13      	ldr	r3, [pc, #76]	@ (8000ba4 <HAL_ADC_MspInit+0xf8>)
 8000b58:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000b5c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000b5e:	4b11      	ldr	r3, [pc, #68]	@ (8000ba4 <HAL_ADC_MspInit+0xf8>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000b64:	480f      	ldr	r0, [pc, #60]	@ (8000ba4 <HAL_ADC_MspInit+0xf8>)
 8000b66:	f002 fbed 	bl	8003344 <HAL_DMA_Init>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d001      	beq.n	8000b74 <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 8000b70:	f000 fcb4 	bl	80014dc <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	4a0b      	ldr	r2, [pc, #44]	@ (8000ba4 <HAL_ADC_MspInit+0xf8>)
 8000b78:	639a      	str	r2, [r3, #56]	@ 0x38
 8000b7a:	4a0a      	ldr	r2, [pc, #40]	@ (8000ba4 <HAL_ADC_MspInit+0xf8>)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8000b80:	2200      	movs	r2, #0
 8000b82:	2100      	movs	r1, #0
 8000b84:	2012      	movs	r0, #18
 8000b86:	f002 fba6 	bl	80032d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000b8a:	2012      	movs	r0, #18
 8000b8c:	f002 fbbf 	bl	800330e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000b90:	bf00      	nop
 8000b92:	3728      	adds	r7, #40	@ 0x28
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	40012000 	.word	0x40012000
 8000b9c:	40023800 	.word	0x40023800
 8000ba0:	40020000 	.word	0x40020000
 8000ba4:	20000480 	.word	0x20000480
 8000ba8:	40026410 	.word	0x40026410

08000bac <adc_filter>:
uint32_t adc[8];
int temperature[4];

// ---- Filtr średniej kroczącej ----
static uint16_t adc_filter(uint8_t ch, uint16_t new_sample)
{
 8000bac:	b490      	push	{r4, r7}
 8000bae:	b082      	sub	sp, #8
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	460a      	mov	r2, r1
 8000bb6:	71fb      	strb	r3, [r7, #7]
 8000bb8:	4613      	mov	r3, r2
 8000bba:	80bb      	strh	r3, [r7, #4]
    adc_sum[ch] -= adc_buffer[ch][adc_index[ch]];
 8000bbc:	79fb      	ldrb	r3, [r7, #7]
 8000bbe:	4a2b      	ldr	r2, [pc, #172]	@ (8000c6c <adc_filter+0xc0>)
 8000bc0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000bc4:	79fb      	ldrb	r3, [r7, #7]
 8000bc6:	79f9      	ldrb	r1, [r7, #7]
 8000bc8:	4829      	ldr	r0, [pc, #164]	@ (8000c70 <adc_filter+0xc4>)
 8000bca:	5c41      	ldrb	r1, [r0, r1]
 8000bcc:	460c      	mov	r4, r1
 8000bce:	4929      	ldr	r1, [pc, #164]	@ (8000c74 <adc_filter+0xc8>)
 8000bd0:	2032      	movs	r0, #50	@ 0x32
 8000bd2:	fb00 f303 	mul.w	r3, r0, r3
 8000bd6:	4423      	add	r3, r4
 8000bd8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000bdc:	4619      	mov	r1, r3
 8000bde:	79fb      	ldrb	r3, [r7, #7]
 8000be0:	1a52      	subs	r2, r2, r1
 8000be2:	4922      	ldr	r1, [pc, #136]	@ (8000c6c <adc_filter+0xc0>)
 8000be4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    adc_buffer[ch][adc_index[ch]] = new_sample;
 8000be8:	79fb      	ldrb	r3, [r7, #7]
 8000bea:	79fa      	ldrb	r2, [r7, #7]
 8000bec:	4920      	ldr	r1, [pc, #128]	@ (8000c70 <adc_filter+0xc4>)
 8000bee:	5c8a      	ldrb	r2, [r1, r2]
 8000bf0:	4610      	mov	r0, r2
 8000bf2:	4920      	ldr	r1, [pc, #128]	@ (8000c74 <adc_filter+0xc8>)
 8000bf4:	2232      	movs	r2, #50	@ 0x32
 8000bf6:	fb02 f303 	mul.w	r3, r2, r3
 8000bfa:	4403      	add	r3, r0
 8000bfc:	88ba      	ldrh	r2, [r7, #4]
 8000bfe:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    adc_sum[ch] += new_sample;
 8000c02:	79fb      	ldrb	r3, [r7, #7]
 8000c04:	4a19      	ldr	r2, [pc, #100]	@ (8000c6c <adc_filter+0xc0>)
 8000c06:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8000c0a:	88ba      	ldrh	r2, [r7, #4]
 8000c0c:	79fb      	ldrb	r3, [r7, #7]
 8000c0e:	440a      	add	r2, r1
 8000c10:	4916      	ldr	r1, [pc, #88]	@ (8000c6c <adc_filter+0xc0>)
 8000c12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    adc_index[ch]++;
 8000c16:	79fb      	ldrb	r3, [r7, #7]
 8000c18:	4a15      	ldr	r2, [pc, #84]	@ (8000c70 <adc_filter+0xc4>)
 8000c1a:	5cd2      	ldrb	r2, [r2, r3]
 8000c1c:	3201      	adds	r2, #1
 8000c1e:	b2d1      	uxtb	r1, r2
 8000c20:	4a13      	ldr	r2, [pc, #76]	@ (8000c70 <adc_filter+0xc4>)
 8000c22:	54d1      	strb	r1, [r2, r3]
    if (adc_index[ch] >= FILTER_SIZE)
 8000c24:	79fb      	ldrb	r3, [r7, #7]
 8000c26:	4a12      	ldr	r2, [pc, #72]	@ (8000c70 <adc_filter+0xc4>)
 8000c28:	5cd3      	ldrb	r3, [r2, r3]
 8000c2a:	2b31      	cmp	r3, #49	@ 0x31
 8000c2c:	d903      	bls.n	8000c36 <adc_filter+0x8a>
        adc_index[ch] = 0;
 8000c2e:	79fb      	ldrb	r3, [r7, #7]
 8000c30:	4a0f      	ldr	r2, [pc, #60]	@ (8000c70 <adc_filter+0xc4>)
 8000c32:	2100      	movs	r1, #0
 8000c34:	54d1      	strb	r1, [r2, r3]

    if (adc_filled[ch] < FILTER_SIZE)
 8000c36:	79fb      	ldrb	r3, [r7, #7]
 8000c38:	4a0f      	ldr	r2, [pc, #60]	@ (8000c78 <adc_filter+0xcc>)
 8000c3a:	5cd3      	ldrb	r3, [r2, r3]
 8000c3c:	2b31      	cmp	r3, #49	@ 0x31
 8000c3e:	d806      	bhi.n	8000c4e <adc_filter+0xa2>
        adc_filled[ch]++;
 8000c40:	79fb      	ldrb	r3, [r7, #7]
 8000c42:	4a0d      	ldr	r2, [pc, #52]	@ (8000c78 <adc_filter+0xcc>)
 8000c44:	5cd2      	ldrb	r2, [r2, r3]
 8000c46:	3201      	adds	r2, #1
 8000c48:	b2d1      	uxtb	r1, r2
 8000c4a:	4a0b      	ldr	r2, [pc, #44]	@ (8000c78 <adc_filter+0xcc>)
 8000c4c:	54d1      	strb	r1, [r2, r3]

    return adc_sum[ch] / adc_filled[ch];
 8000c4e:	79fb      	ldrb	r3, [r7, #7]
 8000c50:	4a06      	ldr	r2, [pc, #24]	@ (8000c6c <adc_filter+0xc0>)
 8000c52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c56:	79fa      	ldrb	r2, [r7, #7]
 8000c58:	4907      	ldr	r1, [pc, #28]	@ (8000c78 <adc_filter+0xcc>)
 8000c5a:	5c8a      	ldrb	r2, [r1, r2]
 8000c5c:	fbb3 f3f2 	udiv	r3, r3, r2
 8000c60:	b29b      	uxth	r3, r3
}
 8000c62:	4618      	mov	r0, r3
 8000c64:	3708      	adds	r7, #8
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bc90      	pop	{r4, r7}
 8000c6a:	4770      	bx	lr
 8000c6c:	20000680 	.word	0x20000680
 8000c70:	20000690 	.word	0x20000690
 8000c74:	200004f0 	.word	0x200004f0
 8000c78:	20000694 	.word	0x20000694

08000c7c <process_adc_temperatures>:

// ---- Przeliczanie temperatur ----
void process_adc_temperatures(void)
{
 8000c7c:	b590      	push	{r4, r7, lr}
 8000c7e:	b083      	sub	sp, #12
 8000c80:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < 4; i++)
 8000c82:	2300      	movs	r3, #0
 8000c84:	71fb      	strb	r3, [r7, #7]
 8000c86:	e017      	b.n	8000cb8 <process_adc_temperatures+0x3c>
    {
        uint16_t filtered = adc_filter(i, adc[i]);
 8000c88:	79fb      	ldrb	r3, [r7, #7]
 8000c8a:	4a0f      	ldr	r2, [pc, #60]	@ (8000cc8 <process_adc_temperatures+0x4c>)
 8000c8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c90:	b29a      	uxth	r2, r3
 8000c92:	79fb      	ldrb	r3, [r7, #7]
 8000c94:	4611      	mov	r1, r2
 8000c96:	4618      	mov	r0, r3
 8000c98:	f7ff ff88 	bl	8000bac <adc_filter>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	80bb      	strh	r3, [r7, #4]
        temperature[i] = NTC_ADC2Temperature(filtered);
 8000ca0:	88bb      	ldrh	r3, [r7, #4]
 8000ca2:	79fc      	ldrb	r4, [r7, #7]
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f001 f97d 	bl	8001fa4 <NTC_ADC2Temperature>
 8000caa:	4603      	mov	r3, r0
 8000cac:	4a07      	ldr	r2, [pc, #28]	@ (8000ccc <process_adc_temperatures+0x50>)
 8000cae:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
    for (uint8_t i = 0; i < 4; i++)
 8000cb2:	79fb      	ldrb	r3, [r7, #7]
 8000cb4:	3301      	adds	r3, #1
 8000cb6:	71fb      	strb	r3, [r7, #7]
 8000cb8:	79fb      	ldrb	r3, [r7, #7]
 8000cba:	2b03      	cmp	r3, #3
 8000cbc:	d9e4      	bls.n	8000c88 <process_adc_temperatures+0xc>
    }
}
 8000cbe:	bf00      	nop
 8000cc0:	bf00      	nop
 8000cc2:	370c      	adds	r7, #12
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd90      	pop	{r4, r7, pc}
 8000cc8:	20000698 	.word	0x20000698
 8000ccc:	200006b8 	.word	0x200006b8

08000cd0 <cwu_control>:

// -------------------------
//     STEROWANIE CWU
// -------------------------
void cwu_control(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b082      	sub	sp, #8
 8000cd4:	af00      	add	r7, sp, #0
    int16_t boiler = temperature[0]; // czujnik za kotłem
 8000cd6:	4b39      	ldr	r3, [pc, #228]	@ (8000dbc <cwu_control+0xec>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	80fb      	strh	r3, [r7, #6]
    int16_t cwu = temperature[1];    // czujnik bojlera
 8000cdc:	4b37      	ldr	r3, [pc, #220]	@ (8000dbc <cwu_control+0xec>)
 8000cde:	685b      	ldr	r3, [r3, #4]
 8000ce0:	80bb      	strh	r3, [r7, #4]

    // --- kontrola przegrzania kotła ---
    if (boiler > MAX_BOILER_TEMP)
 8000ce2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ce6:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 8000cea:	dd03      	ble.n	8000cf4 <cwu_control+0x24>
        boiler_cooldown = 1;      // wymuszone chłodzenie
 8000cec:	4b34      	ldr	r3, [pc, #208]	@ (8000dc0 <cwu_control+0xf0>)
 8000cee:	2201      	movs	r2, #1
 8000cf0:	701a      	strb	r2, [r3, #0]
 8000cf2:	e008      	b.n	8000d06 <cwu_control+0x36>
    else if (boiler < (MAX_BOILER_TEMP - MAX_BOILER_HYST))
 8000cf4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000cf8:	f240 2289 	movw	r2, #649	@ 0x289
 8000cfc:	4293      	cmp	r3, r2
 8000cfe:	dc02      	bgt.n	8000d06 <cwu_control+0x36>
        boiler_cooldown = 0;
 8000d00:	4b2f      	ldr	r3, [pc, #188]	@ (8000dc0 <cwu_control+0xf0>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	701a      	strb	r2, [r3, #0]


    // --- logika grzania CWU ---
    if (enable_cwu)
 8000d06:	4b2f      	ldr	r3, [pc, #188]	@ (8000dc4 <cwu_control+0xf4>)
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	b2db      	uxtb	r3, r3
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d025      	beq.n	8000d5c <cwu_control+0x8c>
    {
        // start CWU
        if (!heating_cwu && cwu <= (set_cwu - hyst_cwu))
 8000d10:	4b2d      	ldr	r3, [pc, #180]	@ (8000dc8 <cwu_control+0xf8>)
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d10e      	bne.n	8000d36 <cwu_control+0x66>
 8000d18:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000d1c:	4b2b      	ldr	r3, [pc, #172]	@ (8000dcc <cwu_control+0xfc>)
 8000d1e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d22:	4619      	mov	r1, r3
 8000d24:	4b2a      	ldr	r3, [pc, #168]	@ (8000dd0 <cwu_control+0x100>)
 8000d26:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d2a:	1acb      	subs	r3, r1, r3
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	dc02      	bgt.n	8000d36 <cwu_control+0x66>
            heating_cwu = 1;
 8000d30:	4b25      	ldr	r3, [pc, #148]	@ (8000dc8 <cwu_control+0xf8>)
 8000d32:	2201      	movs	r2, #1
 8000d34:	701a      	strb	r2, [r3, #0]

        // stop CWU – tylko jeśli NIE ma przegrzania kotła
        if (heating_cwu && !boiler_cooldown && cwu >= set_cwu)
 8000d36:	4b24      	ldr	r3, [pc, #144]	@ (8000dc8 <cwu_control+0xf8>)
 8000d38:	781b      	ldrb	r3, [r3, #0]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d011      	beq.n	8000d62 <cwu_control+0x92>
 8000d3e:	4b20      	ldr	r3, [pc, #128]	@ (8000dc0 <cwu_control+0xf0>)
 8000d40:	781b      	ldrb	r3, [r3, #0]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d10d      	bne.n	8000d62 <cwu_control+0x92>
 8000d46:	4b21      	ldr	r3, [pc, #132]	@ (8000dcc <cwu_control+0xfc>)
 8000d48:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d4c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000d50:	429a      	cmp	r2, r3
 8000d52:	db06      	blt.n	8000d62 <cwu_control+0x92>
            heating_cwu = 0;
 8000d54:	4b1c      	ldr	r3, [pc, #112]	@ (8000dc8 <cwu_control+0xf8>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	701a      	strb	r2, [r3, #0]
 8000d5a:	e002      	b.n	8000d62 <cwu_control+0x92>
    }
    else
    {
        heating_cwu = 0;
 8000d5c:	4b1a      	ldr	r3, [pc, #104]	@ (8000dc8 <cwu_control+0xf8>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	701a      	strb	r2, [r3, #0]
    }


    // --- pompa CWU (relay3) działa gdy CWU grzeje LUB chłodzimy kocioł ---
    if (heating_cwu || boiler_cooldown)
 8000d62:	4b19      	ldr	r3, [pc, #100]	@ (8000dc8 <cwu_control+0xf8>)
 8000d64:	781b      	ldrb	r3, [r3, #0]
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d103      	bne.n	8000d72 <cwu_control+0xa2>
 8000d6a:	4b15      	ldr	r3, [pc, #84]	@ (8000dc0 <cwu_control+0xf0>)
 8000d6c:	781b      	ldrb	r3, [r3, #0]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d003      	beq.n	8000d7a <cwu_control+0xaa>
        relay3(1);
 8000d72:	2001      	movs	r0, #1
 8000d74:	f000 ff94 	bl	8001ca0 <relay3>
 8000d78:	e002      	b.n	8000d80 <cwu_control+0xb0>
    else
        relay3(0);
 8000d7a:	2000      	movs	r0, #0
 8000d7c:	f000 ff90 	bl	8001ca0 <relay3>


    // --- sterowanie kotłem podczas CWU i chłodzenia ---
    if (heating_cwu)
 8000d80:	4b11      	ldr	r3, [pc, #68]	@ (8000dc8 <cwu_control+0xf8>)
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d00b      	beq.n	8000da0 <cwu_control+0xd0>
    {
        if (!boiler_cooldown)
 8000d88:	4b0d      	ldr	r3, [pc, #52]	@ (8000dc0 <cwu_control+0xf0>)
 8000d8a:	781b      	ldrb	r3, [r3, #0]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d103      	bne.n	8000d98 <cwu_control+0xc8>
            relay1(1);       // normalne grzanie CWU
 8000d90:	2001      	movs	r0, #1
 8000d92:	f000 ff4d 	bl	8001c30 <relay1>
    {
        // CWU dogrzane, ale temperatura kotła za wysoka
        relay1(0);
        relay3(1);           // pompa CWU chłodzi
    }
}
 8000d96:	e00d      	b.n	8000db4 <cwu_control+0xe4>
            relay1(0);       // przerwa kotła – ale pompa CWU nadal pracuje
 8000d98:	2000      	movs	r0, #0
 8000d9a:	f000 ff49 	bl	8001c30 <relay1>
}
 8000d9e:	e009      	b.n	8000db4 <cwu_control+0xe4>
    else if (boiler_cooldown)
 8000da0:	4b07      	ldr	r3, [pc, #28]	@ (8000dc0 <cwu_control+0xf0>)
 8000da2:	781b      	ldrb	r3, [r3, #0]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d005      	beq.n	8000db4 <cwu_control+0xe4>
        relay1(0);
 8000da8:	2000      	movs	r0, #0
 8000daa:	f000 ff41 	bl	8001c30 <relay1>
        relay3(1);           // pompa CWU chłodzi
 8000dae:	2001      	movs	r0, #1
 8000db0:	f000 ff76 	bl	8001ca0 <relay3>
}
 8000db4:	bf00      	nop
 8000db6:	3708      	adds	r7, #8
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	200006b8 	.word	0x200006b8
 8000dc0:	200006ce 	.word	0x200006ce
 8000dc4:	200006cc 	.word	0x200006cc
 8000dc8:	200006cd 	.word	0x200006cd
 8000dcc:	20000006 	.word	0x20000006
 8000dd0:	20000008 	.word	0x20000008

08000dd4 <zone1_control>:

// -------------------------
//        STEROWANIE CO
// -------------------------
void zone1_control(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
    int16_t temp = temperature[0];
 8000dda:	4b30      	ldr	r3, [pc, #192]	@ (8000e9c <zone1_control+0xc8>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	80fb      	strh	r3, [r7, #6]

    // CO wyłączone gdy CWU aktywne lub chłodzenie kotła
    if (heating_cwu || boiler_cooldown)
 8000de0:	4b2f      	ldr	r3, [pc, #188]	@ (8000ea0 <zone1_control+0xcc>)
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d103      	bne.n	8000df0 <zone1_control+0x1c>
 8000de8:	4b2e      	ldr	r3, [pc, #184]	@ (8000ea4 <zone1_control+0xd0>)
 8000dea:	781b      	ldrb	r3, [r3, #0]
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d006      	beq.n	8000dfe <zone1_control+0x2a>
    {
        relay2(0);     // pompa CO OFF
 8000df0:	2000      	movs	r0, #0
 8000df2:	f000 ff39 	bl	8001c68 <relay2>
        heating_on_1 = 0;
 8000df6:	4b2c      	ldr	r3, [pc, #176]	@ (8000ea8 <zone1_control+0xd4>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	701a      	strb	r2, [r3, #0]
        return;        // kocioł sterowany przez CWU
 8000dfc:	e04b      	b.n	8000e96 <zone1_control+0xc2>
    }

    // Normalna logika CO
    if (enable_zone1)
 8000dfe:	4b2b      	ldr	r3, [pc, #172]	@ (8000eac <zone1_control+0xd8>)
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d03d      	beq.n	8000e84 <zone1_control+0xb0>
    {
        if (!heating_on_1 && temp <= (set_temp1 - hyst1))
 8000e08:	4b27      	ldr	r3, [pc, #156]	@ (8000ea8 <zone1_control+0xd4>)
 8000e0a:	781b      	ldrb	r3, [r3, #0]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d10f      	bne.n	8000e30 <zone1_control+0x5c>
 8000e10:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000e14:	4b26      	ldr	r3, [pc, #152]	@ (8000eb0 <zone1_control+0xdc>)
 8000e16:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	4b25      	ldr	r3, [pc, #148]	@ (8000eb4 <zone1_control+0xe0>)
 8000e1e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e22:	1acb      	subs	r3, r1, r3
 8000e24:	429a      	cmp	r2, r3
 8000e26:	dc03      	bgt.n	8000e30 <zone1_control+0x5c>
            heating_on_1 = 1;
 8000e28:	4b1f      	ldr	r3, [pc, #124]	@ (8000ea8 <zone1_control+0xd4>)
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	701a      	strb	r2, [r3, #0]
 8000e2e:	e00d      	b.n	8000e4c <zone1_control+0x78>

        else if (heating_on_1 && temp >= set_temp1)
 8000e30:	4b1d      	ldr	r3, [pc, #116]	@ (8000ea8 <zone1_control+0xd4>)
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d009      	beq.n	8000e4c <zone1_control+0x78>
 8000e38:	4b1d      	ldr	r3, [pc, #116]	@ (8000eb0 <zone1_control+0xdc>)
 8000e3a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e3e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000e42:	429a      	cmp	r2, r3
 8000e44:	db02      	blt.n	8000e4c <zone1_control+0x78>
            heating_on_1 = 0;
 8000e46:	4b18      	ldr	r3, [pc, #96]	@ (8000ea8 <zone1_control+0xd4>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	701a      	strb	r2, [r3, #0]

        relay1(heating_on_1);
 8000e4c:	4b16      	ldr	r3, [pc, #88]	@ (8000ea8 <zone1_control+0xd4>)
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	4618      	mov	r0, r3
 8000e52:	f000 feed 	bl	8001c30 <relay1>

        if (heating_on_1)
 8000e56:	4b14      	ldr	r3, [pc, #80]	@ (8000ea8 <zone1_control+0xd4>)
 8000e58:	781b      	ldrb	r3, [r3, #0]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d003      	beq.n	8000e66 <zone1_control+0x92>
            relay2(1);
 8000e5e:	2001      	movs	r0, #1
 8000e60:	f000 ff02 	bl	8001c68 <relay2>
 8000e64:	e017      	b.n	8000e96 <zone1_control+0xc2>
        else
        {
            if (temp < pump_off_temp1)
 8000e66:	4b14      	ldr	r3, [pc, #80]	@ (8000eb8 <zone1_control+0xe4>)
 8000e68:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e6c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000e70:	429a      	cmp	r2, r3
 8000e72:	da03      	bge.n	8000e7c <zone1_control+0xa8>
                relay2(0);
 8000e74:	2000      	movs	r0, #0
 8000e76:	f000 fef7 	bl	8001c68 <relay2>
 8000e7a:	e00c      	b.n	8000e96 <zone1_control+0xc2>
            else
                relay2(1);
 8000e7c:	2001      	movs	r0, #1
 8000e7e:	f000 fef3 	bl	8001c68 <relay2>
 8000e82:	e008      	b.n	8000e96 <zone1_control+0xc2>
        }
    }
    else
    {
        relay1(0);
 8000e84:	2000      	movs	r0, #0
 8000e86:	f000 fed3 	bl	8001c30 <relay1>
        relay2(0);
 8000e8a:	2000      	movs	r0, #0
 8000e8c:	f000 feec 	bl	8001c68 <relay2>
        heating_on_1 = 0;
 8000e90:	4b05      	ldr	r3, [pc, #20]	@ (8000ea8 <zone1_control+0xd4>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	701a      	strb	r2, [r3, #0]
    }
}
 8000e96:	3708      	adds	r7, #8
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	200006b8 	.word	0x200006b8
 8000ea0:	200006cd 	.word	0x200006cd
 8000ea4:	200006ce 	.word	0x200006ce
 8000ea8:	200006cb 	.word	0x200006cb
 8000eac:	200006c8 	.word	0x200006c8
 8000eb0:	20000000 	.word	0x20000000
 8000eb4:	20000002 	.word	0x20000002
 8000eb8:	20000004 	.word	0x20000004

08000ebc <cycle>:

// -------------------------
//       CYKL GŁÓWNY
// -------------------------
void cycle(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	af00      	add	r7, sp, #0
    process_adc_temperatures();
 8000ec0:	f7ff fedc 	bl	8000c7c <process_adc_temperatures>
    cwu_control();
 8000ec4:	f7ff ff04 	bl	8000cd0 <cwu_control>
    zone1_control();
 8000ec8:	f7ff ff84 	bl	8000dd4 <zone1_control>


	if (rf_flag == 1)
 8000ecc:	4b39      	ldr	r3, [pc, #228]	@ (8000fb4 <cycle+0xf8>)
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	b2db      	uxtb	r3, r3
 8000ed2:	2b01      	cmp	r3, #1
 8000ed4:	d155      	bne.n	8000f82 <cycle+0xc6>
	{

		nrf24l01p_switch_rx_to_tx();
 8000ed6:	f000 fe83 	bl	8001be0 <nrf24l01p_switch_rx_to_tx>
		tx_data[0] = round(temperature[0] / 10); // temp co
 8000eda:	4b37      	ldr	r3, [pc, #220]	@ (8000fb8 <cycle+0xfc>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	4a37      	ldr	r2, [pc, #220]	@ (8000fbc <cycle+0x100>)
 8000ee0:	fb82 1203 	smull	r1, r2, r2, r3
 8000ee4:	1092      	asrs	r2, r2, #2
 8000ee6:	17db      	asrs	r3, r3, #31
 8000ee8:	1ad3      	subs	r3, r2, r3
 8000eea:	4618      	mov	r0, r3
 8000eec:	f7ff fae6 	bl	80004bc <__aeabi_i2d>
 8000ef0:	4602      	mov	r2, r0
 8000ef2:	460b      	mov	r3, r1
 8000ef4:	4610      	mov	r0, r2
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	f7ff fb4a 	bl	8000590 <__aeabi_d2uiz>
 8000efc:	4603      	mov	r3, r0
 8000efe:	b2da      	uxtb	r2, r3
 8000f00:	4b2f      	ldr	r3, [pc, #188]	@ (8000fc0 <cycle+0x104>)
 8000f02:	701a      	strb	r2, [r3, #0]
		tx_data[1] = round(temperature[1] / 10); // temp cwu
 8000f04:	4b2c      	ldr	r3, [pc, #176]	@ (8000fb8 <cycle+0xfc>)
 8000f06:	685b      	ldr	r3, [r3, #4]
 8000f08:	4a2c      	ldr	r2, [pc, #176]	@ (8000fbc <cycle+0x100>)
 8000f0a:	fb82 1203 	smull	r1, r2, r2, r3
 8000f0e:	1092      	asrs	r2, r2, #2
 8000f10:	17db      	asrs	r3, r3, #31
 8000f12:	1ad3      	subs	r3, r2, r3
 8000f14:	4618      	mov	r0, r3
 8000f16:	f7ff fad1 	bl	80004bc <__aeabi_i2d>
 8000f1a:	4602      	mov	r2, r0
 8000f1c:	460b      	mov	r3, r1
 8000f1e:	4610      	mov	r0, r2
 8000f20:	4619      	mov	r1, r3
 8000f22:	f7ff fb35 	bl	8000590 <__aeabi_d2uiz>
 8000f26:	4603      	mov	r3, r0
 8000f28:	b2da      	uxtb	r2, r3
 8000f2a:	4b25      	ldr	r3, [pc, #148]	@ (8000fc0 <cycle+0x104>)
 8000f2c:	705a      	strb	r2, [r3, #1]
		tx_data[2] = enable_cwu;
 8000f2e:	4b25      	ldr	r3, [pc, #148]	@ (8000fc4 <cycle+0x108>)
 8000f30:	781b      	ldrb	r3, [r3, #0]
 8000f32:	b2da      	uxtb	r2, r3
 8000f34:	4b22      	ldr	r3, [pc, #136]	@ (8000fc0 <cycle+0x104>)
 8000f36:	709a      	strb	r2, [r3, #2]
		tx_data[3] = enable_zone1;
 8000f38:	4b23      	ldr	r3, [pc, #140]	@ (8000fc8 <cycle+0x10c>)
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	b2da      	uxtb	r2, r3
 8000f3e:	4b20      	ldr	r3, [pc, #128]	@ (8000fc0 <cycle+0x104>)
 8000f40:	70da      	strb	r2, [r3, #3]
		tx_data[4] = enable_zone2;
 8000f42:	4b22      	ldr	r3, [pc, #136]	@ (8000fcc <cycle+0x110>)
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	b2da      	uxtb	r2, r3
 8000f48:	4b1d      	ldr	r3, [pc, #116]	@ (8000fc0 <cycle+0x104>)
 8000f4a:	711a      	strb	r2, [r3, #4]
		tx_data[5] = enable_zone3;
 8000f4c:	4b20      	ldr	r3, [pc, #128]	@ (8000fd0 <cycle+0x114>)
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	b2da      	uxtb	r2, r3
 8000f52:	4b1b      	ldr	r3, [pc, #108]	@ (8000fc0 <cycle+0x104>)
 8000f54:	715a      	strb	r2, [r3, #5]
		tx_data[6] = heating_on_1;
 8000f56:	4b1f      	ldr	r3, [pc, #124]	@ (8000fd4 <cycle+0x118>)
 8000f58:	781a      	ldrb	r2, [r3, #0]
 8000f5a:	4b19      	ldr	r3, [pc, #100]	@ (8000fc0 <cycle+0x104>)
 8000f5c:	719a      	strb	r2, [r3, #6]
		tx_data[7] = heating_cwu;
 8000f5e:	4b1e      	ldr	r3, [pc, #120]	@ (8000fd8 <cycle+0x11c>)
 8000f60:	781a      	ldrb	r2, [r3, #0]
 8000f62:	4b17      	ldr	r3, [pc, #92]	@ (8000fc0 <cycle+0x104>)
 8000f64:	71da      	strb	r2, [r3, #7]

		HAL_Delay(1);
 8000f66:	2001      	movs	r0, #1
 8000f68:	f001 fa88 	bl	800247c <HAL_Delay>
		nrf24l01p_tx_transmit(tx_data);
 8000f6c:	4814      	ldr	r0, [pc, #80]	@ (8000fc0 <cycle+0x104>)
 8000f6e:	f000 fde7 	bl	8001b40 <nrf24l01p_tx_transmit>
		HAL_Delay(50);
 8000f72:	2032      	movs	r0, #50	@ 0x32
 8000f74:	f001 fa82 	bl	800247c <HAL_Delay>
		nrf24l01p_switch_tx_to_rx();
 8000f78:	f000 fe45 	bl	8001c06 <nrf24l01p_switch_tx_to_rx>
		rf_flag = 0;
 8000f7c:	4b0d      	ldr	r3, [pc, #52]	@ (8000fb4 <cycle+0xf8>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	701a      	strb	r2, [r3, #0]
	}

	if(uart_tx_flag == 1)
 8000f82:	4b16      	ldr	r3, [pc, #88]	@ (8000fdc <cycle+0x120>)
 8000f84:	781b      	ldrb	r3, [r3, #0]
 8000f86:	2b01      	cmp	r3, #1
 8000f88:	d108      	bne.n	8000f9c <cycle+0xe0>
	{
		  SendTemperatureNextion();
 8000f8a:	f000 fbaf 	bl	80016ec <SendTemperatureNextion>
		  HAL_GPIO_TogglePin(MCU_LED_GPIO_Port, MCU_LED_Pin);
 8000f8e:	2101      	movs	r1, #1
 8000f90:	4813      	ldr	r0, [pc, #76]	@ (8000fe0 <cycle+0x124>)
 8000f92:	f002 ff6e 	bl	8003e72 <HAL_GPIO_TogglePin>
		  uart_tx_flag = 0;
 8000f96:	4b11      	ldr	r3, [pc, #68]	@ (8000fdc <cycle+0x120>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	701a      	strb	r2, [r3, #0]
	}

	if(nrf_rx_flag==1)
 8000f9c:	4b11      	ldr	r3, [pc, #68]	@ (8000fe4 <cycle+0x128>)
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	2b01      	cmp	r3, #1
 8000fa2:	d105      	bne.n	8000fb0 <cycle+0xf4>
	{
		nrf24l01p_rx_receive(rx_data);
 8000fa4:	4810      	ldr	r0, [pc, #64]	@ (8000fe8 <cycle+0x12c>)
 8000fa6:	f000 fdf7 	bl	8001b98 <nrf24l01p_rx_receive>
		nrf_rx_flag = 0;
 8000faa:	4b0e      	ldr	r3, [pc, #56]	@ (8000fe4 <cycle+0x128>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	701a      	strb	r2, [r3, #0]
	}


}
 8000fb0:	bf00      	nop
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	200006d6 	.word	0x200006d6
 8000fb8:	200006b8 	.word	0x200006b8
 8000fbc:	66666667 	.word	0x66666667
 8000fc0:	200004e0 	.word	0x200004e0
 8000fc4:	200006cc 	.word	0x200006cc
 8000fc8:	200006c8 	.word	0x200006c8
 8000fcc:	200006c9 	.word	0x200006c9
 8000fd0:	200006ca 	.word	0x200006ca
 8000fd4:	200006cb 	.word	0x200006cb
 8000fd8:	200006cd 	.word	0x200006cd
 8000fdc:	200006d4 	.word	0x200006d4
 8000fe0:	40020800 	.word	0x40020800
 8000fe4:	200006d5 	.word	0x200006d5
 8000fe8:	200004e8 	.word	0x200004e8

08000fec <delay_us_init>:
#include "delay_us.h"

static uint32_t cycles_per_us;

void delay_us_init(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
    /* Włącz dostęp do DWT */
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000ff0:	4b0d      	ldr	r3, [pc, #52]	@ (8001028 <delay_us_init+0x3c>)
 8000ff2:	68db      	ldr	r3, [r3, #12]
 8000ff4:	4a0c      	ldr	r2, [pc, #48]	@ (8001028 <delay_us_init+0x3c>)
 8000ff6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000ffa:	60d3      	str	r3, [r2, #12]

    /* Reset licznika cykli */
    DWT->CYCCNT = 0;
 8000ffc:	4b0b      	ldr	r3, [pc, #44]	@ (800102c <delay_us_init+0x40>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	605a      	str	r2, [r3, #4]

    /* Włącz licznik CYCCNT */
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8001002:	4b0a      	ldr	r3, [pc, #40]	@ (800102c <delay_us_init+0x40>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	4a09      	ldr	r2, [pc, #36]	@ (800102c <delay_us_init+0x40>)
 8001008:	f043 0301 	orr.w	r3, r3, #1
 800100c:	6013      	str	r3, [r2, #0]

    /* 100 MHz -> 100 cykli na 1 µs */
    cycles_per_us = SystemCoreClock / 1000000UL;
 800100e:	4b08      	ldr	r3, [pc, #32]	@ (8001030 <delay_us_init+0x44>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4a08      	ldr	r2, [pc, #32]	@ (8001034 <delay_us_init+0x48>)
 8001014:	fba2 2303 	umull	r2, r3, r2, r3
 8001018:	0c9b      	lsrs	r3, r3, #18
 800101a:	4a07      	ldr	r2, [pc, #28]	@ (8001038 <delay_us_init+0x4c>)
 800101c:	6013      	str	r3, [r2, #0]
}
 800101e:	bf00      	nop
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr
 8001028:	e000edf0 	.word	0xe000edf0
 800102c:	e0001000 	.word	0xe0001000
 8001030:	2000000c 	.word	0x2000000c
 8001034:	431bde83 	.word	0x431bde83
 8001038:	200006d0 	.word	0x200006d0

0800103c <delay_us>:

void delay_us(uint32_t us)
{
 800103c:	b480      	push	{r7}
 800103e:	b085      	sub	sp, #20
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
    uint32_t start = DWT->CYCCNT;
 8001044:	4b0c      	ldr	r3, [pc, #48]	@ (8001078 <delay_us+0x3c>)
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	60fb      	str	r3, [r7, #12]
    uint32_t ticks = us * cycles_per_us;
 800104a:	4b0c      	ldr	r3, [pc, #48]	@ (800107c <delay_us+0x40>)
 800104c:	681a      	ldr	r2, [r3, #0]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	fb02 f303 	mul.w	r3, r2, r3
 8001054:	60bb      	str	r3, [r7, #8]

    while ((DWT->CYCCNT - start) < ticks)
 8001056:	e000      	b.n	800105a <delay_us+0x1e>
    {
        __NOP();
 8001058:	bf00      	nop
    while ((DWT->CYCCNT - start) < ticks)
 800105a:	4b07      	ldr	r3, [pc, #28]	@ (8001078 <delay_us+0x3c>)
 800105c:	685a      	ldr	r2, [r3, #4]
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	1ad3      	subs	r3, r2, r3
 8001062:	68ba      	ldr	r2, [r7, #8]
 8001064:	429a      	cmp	r2, r3
 8001066:	d8f7      	bhi.n	8001058 <delay_us+0x1c>
    }
}
 8001068:	bf00      	nop
 800106a:	bf00      	nop
 800106c:	3714      	adds	r7, #20
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop
 8001078:	e0001000 	.word	0xe0001000
 800107c:	200006d0 	.word	0x200006d0

08001080 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001086:	2300      	movs	r3, #0
 8001088:	607b      	str	r3, [r7, #4]
 800108a:	4b14      	ldr	r3, [pc, #80]	@ (80010dc <MX_DMA_Init+0x5c>)
 800108c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108e:	4a13      	ldr	r2, [pc, #76]	@ (80010dc <MX_DMA_Init+0x5c>)
 8001090:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001094:	6313      	str	r3, [r2, #48]	@ 0x30
 8001096:	4b11      	ldr	r3, [pc, #68]	@ (80010dc <MX_DMA_Init+0x5c>)
 8001098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800109a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800109e:	607b      	str	r3, [r7, #4]
 80010a0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80010a2:	2200      	movs	r2, #0
 80010a4:	2100      	movs	r1, #0
 80010a6:	2038      	movs	r0, #56	@ 0x38
 80010a8:	f002 f915 	bl	80032d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80010ac:	2038      	movs	r0, #56	@ 0x38
 80010ae:	f002 f92e 	bl	800330e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80010b2:	2200      	movs	r2, #0
 80010b4:	2100      	movs	r1, #0
 80010b6:	203a      	movs	r0, #58	@ 0x3a
 80010b8:	f002 f90d 	bl	80032d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80010bc:	203a      	movs	r0, #58	@ 0x3a
 80010be:	f002 f926 	bl	800330e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 80010c2:	2200      	movs	r2, #0
 80010c4:	2100      	movs	r1, #0
 80010c6:	2046      	movs	r0, #70	@ 0x46
 80010c8:	f002 f905 	bl	80032d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80010cc:	2046      	movs	r0, #70	@ 0x46
 80010ce:	f002 f91e 	bl	800330e <HAL_NVIC_EnableIRQ>

}
 80010d2:	bf00      	nop
 80010d4:	3708      	adds	r7, #8
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	40023800 	.word	0x40023800

080010e0 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b088      	sub	sp, #32
 80010e4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e6:	f107 030c 	add.w	r3, r7, #12
 80010ea:	2200      	movs	r2, #0
 80010ec:	601a      	str	r2, [r3, #0]
 80010ee:	605a      	str	r2, [r3, #4]
 80010f0:	609a      	str	r2, [r3, #8]
 80010f2:	60da      	str	r2, [r3, #12]
 80010f4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010f6:	2300      	movs	r3, #0
 80010f8:	60bb      	str	r3, [r7, #8]
 80010fa:	4b49      	ldr	r3, [pc, #292]	@ (8001220 <MX_GPIO_Init+0x140>)
 80010fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010fe:	4a48      	ldr	r2, [pc, #288]	@ (8001220 <MX_GPIO_Init+0x140>)
 8001100:	f043 0304 	orr.w	r3, r3, #4
 8001104:	6313      	str	r3, [r2, #48]	@ 0x30
 8001106:	4b46      	ldr	r3, [pc, #280]	@ (8001220 <MX_GPIO_Init+0x140>)
 8001108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800110a:	f003 0304 	and.w	r3, r3, #4
 800110e:	60bb      	str	r3, [r7, #8]
 8001110:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001112:	2300      	movs	r3, #0
 8001114:	607b      	str	r3, [r7, #4]
 8001116:	4b42      	ldr	r3, [pc, #264]	@ (8001220 <MX_GPIO_Init+0x140>)
 8001118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800111a:	4a41      	ldr	r2, [pc, #260]	@ (8001220 <MX_GPIO_Init+0x140>)
 800111c:	f043 0301 	orr.w	r3, r3, #1
 8001120:	6313      	str	r3, [r2, #48]	@ 0x30
 8001122:	4b3f      	ldr	r3, [pc, #252]	@ (8001220 <MX_GPIO_Init+0x140>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001126:	f003 0301 	and.w	r3, r3, #1
 800112a:	607b      	str	r3, [r7, #4]
 800112c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800112e:	2300      	movs	r3, #0
 8001130:	603b      	str	r3, [r7, #0]
 8001132:	4b3b      	ldr	r3, [pc, #236]	@ (8001220 <MX_GPIO_Init+0x140>)
 8001134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001136:	4a3a      	ldr	r2, [pc, #232]	@ (8001220 <MX_GPIO_Init+0x140>)
 8001138:	f043 0302 	orr.w	r3, r3, #2
 800113c:	6313      	str	r3, [r2, #48]	@ 0x30
 800113e:	4b38      	ldr	r3, [pc, #224]	@ (8001220 <MX_GPIO_Init+0x140>)
 8001140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001142:	f003 0302 	and.w	r3, r3, #2
 8001146:	603b      	str	r3, [r7, #0]
 8001148:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MCU_LED_GPIO_Port, MCU_LED_Pin, GPIO_PIN_RESET);
 800114a:	2200      	movs	r2, #0
 800114c:	2101      	movs	r1, #1
 800114e:	4835      	ldr	r0, [pc, #212]	@ (8001224 <MX_GPIO_Init+0x144>)
 8001150:	f002 fe76 	bl	8003e40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, GPIO_PIN_SET);
 8001154:	2201      	movs	r2, #1
 8001156:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800115a:	4832      	ldr	r0, [pc, #200]	@ (8001224 <MX_GPIO_Init+0x144>)
 800115c:	f002 fe70 	bl	8003e40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CE_GPIO_Port, CE_Pin, GPIO_PIN_RESET);
 8001160:	2200      	movs	r2, #0
 8001162:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001166:	4830      	ldr	r0, [pc, #192]	@ (8001228 <MX_GPIO_Init+0x148>)
 8001168:	f002 fe6a 	bl	8003e40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OUT6_Pin|OUT5_Pin|OUT4_Pin|OUT3_Pin
 800116c:	2200      	movs	r2, #0
 800116e:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
 8001172:	482e      	ldr	r0, [pc, #184]	@ (800122c <MX_GPIO_Init+0x14c>)
 8001174:	f002 fe64 	bl	8003e40 <HAL_GPIO_WritePin>
                          |OUT1_Pin|OUT2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : MCU_LED_Pin */
  GPIO_InitStruct.Pin = MCU_LED_Pin;
 8001178:	2301      	movs	r3, #1
 800117a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800117c:	2301      	movs	r3, #1
 800117e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001180:	2300      	movs	r3, #0
 8001182:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001184:	2300      	movs	r3, #0
 8001186:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MCU_LED_GPIO_Port, &GPIO_InitStruct);
 8001188:	f107 030c 	add.w	r3, r7, #12
 800118c:	4619      	mov	r1, r3
 800118e:	4825      	ldr	r0, [pc, #148]	@ (8001224 <MX_GPIO_Init+0x144>)
 8001190:	f002 fcda 	bl	8003b48 <HAL_GPIO_Init>

  /*Configure GPIO pin : IRQ_Pin */
  GPIO_InitStruct.Pin = IRQ_Pin;
 8001194:	2380      	movs	r3, #128	@ 0x80
 8001196:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001198:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800119c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119e:	2300      	movs	r3, #0
 80011a0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(IRQ_GPIO_Port, &GPIO_InitStruct);
 80011a2:	f107 030c 	add.w	r3, r7, #12
 80011a6:	4619      	mov	r1, r3
 80011a8:	481e      	ldr	r0, [pc, #120]	@ (8001224 <MX_GPIO_Init+0x144>)
 80011aa:	f002 fccd 	bl	8003b48 <HAL_GPIO_Init>

  /*Configure GPIO pin : CSN_Pin */
  GPIO_InitStruct.Pin = CSN_Pin;
 80011ae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80011b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011b4:	2301      	movs	r3, #1
 80011b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b8:	2300      	movs	r3, #0
 80011ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011bc:	2303      	movs	r3, #3
 80011be:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(CSN_GPIO_Port, &GPIO_InitStruct);
 80011c0:	f107 030c 	add.w	r3, r7, #12
 80011c4:	4619      	mov	r1, r3
 80011c6:	4817      	ldr	r0, [pc, #92]	@ (8001224 <MX_GPIO_Init+0x144>)
 80011c8:	f002 fcbe 	bl	8003b48 <HAL_GPIO_Init>

  /*Configure GPIO pin : CE_Pin */
  GPIO_InitStruct.Pin = CE_Pin;
 80011cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80011d0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011d2:	2301      	movs	r3, #1
 80011d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d6:	2300      	movs	r3, #0
 80011d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011da:	2303      	movs	r3, #3
 80011dc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(CE_GPIO_Port, &GPIO_InitStruct);
 80011de:	f107 030c 	add.w	r3, r7, #12
 80011e2:	4619      	mov	r1, r3
 80011e4:	4810      	ldr	r0, [pc, #64]	@ (8001228 <MX_GPIO_Init+0x148>)
 80011e6:	f002 fcaf 	bl	8003b48 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT6_Pin OUT5_Pin OUT4_Pin OUT3_Pin
                           OUT1_Pin OUT2_Pin */
  GPIO_InitStruct.Pin = OUT6_Pin|OUT5_Pin|OUT4_Pin|OUT3_Pin
 80011ea:	f44f 737c 	mov.w	r3, #1008	@ 0x3f0
 80011ee:	60fb      	str	r3, [r7, #12]
                          |OUT1_Pin|OUT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011f0:	2301      	movs	r3, #1
 80011f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f4:	2300      	movs	r3, #0
 80011f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f8:	2300      	movs	r3, #0
 80011fa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011fc:	f107 030c 	add.w	r3, r7, #12
 8001200:	4619      	mov	r1, r3
 8001202:	480a      	ldr	r0, [pc, #40]	@ (800122c <MX_GPIO_Init+0x14c>)
 8001204:	f002 fca0 	bl	8003b48 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001208:	2200      	movs	r2, #0
 800120a:	2100      	movs	r1, #0
 800120c:	2017      	movs	r0, #23
 800120e:	f002 f862 	bl	80032d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001212:	2017      	movs	r0, #23
 8001214:	f002 f87b 	bl	800330e <HAL_NVIC_EnableIRQ>

}
 8001218:	bf00      	nop
 800121a:	3720      	adds	r7, #32
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	40023800 	.word	0x40023800
 8001224:	40020800 	.word	0x40020800
 8001228:	40020000 	.word	0x40020000
 800122c:	40020400 	.word	0x40020400

08001230 <init>:

extern uint8_t rx_buf[RX_BUF_SIZE];


void init(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0
	HAL_Delay(1000);
 8001234:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001238:	f001 f920 	bl	800247c <HAL_Delay>
	HAL_TIM_Base_Start_IT(&htim13);
 800123c:	480d      	ldr	r0, [pc, #52]	@ (8001274 <init+0x44>)
 800123e:	f004 f9ef 	bl	8005620 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim14);
 8001242:	480d      	ldr	r0, [pc, #52]	@ (8001278 <init+0x48>)
 8001244:	f004 f9ec 	bl	8005620 <HAL_TIM_Base_Start_IT>
    HAL_ADC_Start(&hadc1);
 8001248:	480c      	ldr	r0, [pc, #48]	@ (800127c <init+0x4c>)
 800124a:	f001 f97f 	bl	800254c <HAL_ADC_Start>
	HAL_ADC_Start_DMA(&hadc1, adc, 8);
 800124e:	2208      	movs	r2, #8
 8001250:	490b      	ldr	r1, [pc, #44]	@ (8001280 <init+0x50>)
 8001252:	480a      	ldr	r0, [pc, #40]	@ (800127c <init+0x4c>)
 8001254:	f001 fb3e 	bl	80028d4 <HAL_ADC_Start_DMA>
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buf, RX_BUF_SIZE);
 8001258:	2214      	movs	r2, #20
 800125a:	490a      	ldr	r1, [pc, #40]	@ (8001284 <init+0x54>)
 800125c:	480a      	ldr	r0, [pc, #40]	@ (8001288 <init+0x58>)
 800125e:	f004 fced 	bl	8005c3c <HAL_UARTEx_ReceiveToIdle_DMA>
    nrf24l01p_rx_init(2476, _250kbps);
 8001262:	2102      	movs	r1, #2
 8001264:	f640 10ac 	movw	r0, #2476	@ 0x9ac
 8001268:	f000 fc3c 	bl	8001ae4 <nrf24l01p_rx_init>
    delay_us_init();
 800126c:	f7ff febe 	bl	8000fec <delay_us_init>

}
 8001270:	bf00      	nop
 8001272:	bd80      	pop	{r7, pc}
 8001274:	20000814 	.word	0x20000814
 8001278:	2000085c 	.word	0x2000085c
 800127c:	20000438 	.word	0x20000438
 8001280:	20000698 	.word	0x20000698
 8001284:	200006d8 	.word	0x200006d8
 8001288:	200008a4 	.word	0x200008a4

0800128c <HAL_GPIO_EXTI_Callback>:
extern volatile  uint8_t enable_zone1;
extern volatile uint8_t enable_cwu;


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800128c:	b480      	push	{r7}
 800128e:	b083      	sub	sp, #12
 8001290:	af00      	add	r7, sp, #0
 8001292:	4603      	mov	r3, r0
 8001294:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == NRF24L01P_IRQ_PIN_NUMBER)
 8001296:	88fb      	ldrh	r3, [r7, #6]
 8001298:	2b80      	cmp	r3, #128	@ 0x80
 800129a:	d102      	bne.n	80012a2 <HAL_GPIO_EXTI_Callback+0x16>
	{
		nrf_rx_flag = 1;
 800129c:	4b04      	ldr	r3, [pc, #16]	@ (80012b0 <HAL_GPIO_EXTI_Callback+0x24>)
 800129e:	2201      	movs	r2, #1
 80012a0:	701a      	strb	r2, [r3, #0]
	}


}
 80012a2:	bf00      	nop
 80012a4:	370c      	adds	r7, #12
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop
 80012b0:	200006d5 	.word	0x200006d5

080012b4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b083      	sub	sp, #12
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]

	if (htim->Instance == TIM14)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4a09      	ldr	r2, [pc, #36]	@ (80012e8 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d102      	bne.n	80012cc <HAL_TIM_PeriodElapsedCallback+0x18>
		{

			uart_tx_flag = 1;
 80012c6:	4b09      	ldr	r3, [pc, #36]	@ (80012ec <HAL_TIM_PeriodElapsedCallback+0x38>)
 80012c8:	2201      	movs	r2, #1
 80012ca:	701a      	strb	r2, [r3, #0]

		}

	if (htim->Instance == TIM13)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4a07      	ldr	r2, [pc, #28]	@ (80012f0 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80012d2:	4293      	cmp	r3, r2
 80012d4:	d102      	bne.n	80012dc <HAL_TIM_PeriodElapsedCallback+0x28>
		{
		  rf_flag = 1;
 80012d6:	4b07      	ldr	r3, [pc, #28]	@ (80012f4 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80012d8:	2201      	movs	r2, #1
 80012da:	701a      	strb	r2, [r3, #0]

		}
}
 80012dc:	bf00      	nop
 80012de:	370c      	adds	r7, #12
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr
 80012e8:	40002000 	.word	0x40002000
 80012ec:	200006d4 	.word	0x200006d4
 80012f0:	40001c00 	.word	0x40001c00
 80012f4:	200006d6 	.word	0x200006d6

080012f8 <HAL_UARTEx_RxEventCallback>:



void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
 8001300:	460b      	mov	r3, r1
 8001302:	807b      	strh	r3, [r7, #2]
    if(huart->Instance == USART1)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4a29      	ldr	r2, [pc, #164]	@ (80013b0 <HAL_UARTEx_RxEventCallback+0xb8>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d14b      	bne.n	80013a6 <HAL_UARTEx_RxEventCallback+0xae>
    {
        rx_len = Size;  // liczba odebranych bajtów
 800130e:	4a29      	ldr	r2, [pc, #164]	@ (80013b4 <HAL_UARTEx_RxEventCallback+0xbc>)
 8001310:	887b      	ldrh	r3, [r7, #2]
 8001312:	8013      	strh	r3, [r2, #0]

        // Sprawdzenie, czy na końcu jest "cwp"
        if(rx_len >= 3 &&
 8001314:	4b27      	ldr	r3, [pc, #156]	@ (80013b4 <HAL_UARTEx_RxEventCallback+0xbc>)
 8001316:	881b      	ldrh	r3, [r3, #0]
 8001318:	b29b      	uxth	r3, r3
 800131a:	2b02      	cmp	r3, #2
 800131c:	d93e      	bls.n	800139c <HAL_UARTEx_RxEventCallback+0xa4>
           rx_buf[rx_len-3] == 'C' &&
 800131e:	4b25      	ldr	r3, [pc, #148]	@ (80013b4 <HAL_UARTEx_RxEventCallback+0xbc>)
 8001320:	881b      	ldrh	r3, [r3, #0]
 8001322:	b29b      	uxth	r3, r3
 8001324:	3b03      	subs	r3, #3
 8001326:	4a24      	ldr	r2, [pc, #144]	@ (80013b8 <HAL_UARTEx_RxEventCallback+0xc0>)
 8001328:	5cd3      	ldrb	r3, [r2, r3]
        if(rx_len >= 3 &&
 800132a:	2b43      	cmp	r3, #67	@ 0x43
 800132c:	d136      	bne.n	800139c <HAL_UARTEx_RxEventCallback+0xa4>
           rx_buf[rx_len-2] == 'W' &&
 800132e:	4b21      	ldr	r3, [pc, #132]	@ (80013b4 <HAL_UARTEx_RxEventCallback+0xbc>)
 8001330:	881b      	ldrh	r3, [r3, #0]
 8001332:	b29b      	uxth	r3, r3
 8001334:	3b02      	subs	r3, #2
 8001336:	4a20      	ldr	r2, [pc, #128]	@ (80013b8 <HAL_UARTEx_RxEventCallback+0xc0>)
 8001338:	5cd3      	ldrb	r3, [r2, r3]
           rx_buf[rx_len-3] == 'C' &&
 800133a:	2b57      	cmp	r3, #87	@ 0x57
 800133c:	d12e      	bne.n	800139c <HAL_UARTEx_RxEventCallback+0xa4>
           rx_buf[rx_len-1] == 'P')
 800133e:	4b1d      	ldr	r3, [pc, #116]	@ (80013b4 <HAL_UARTEx_RxEventCallback+0xbc>)
 8001340:	881b      	ldrh	r3, [r3, #0]
 8001342:	b29b      	uxth	r3, r3
 8001344:	3b01      	subs	r3, #1
 8001346:	4a1c      	ldr	r2, [pc, #112]	@ (80013b8 <HAL_UARTEx_RxEventCallback+0xc0>)
 8001348:	5cd3      	ldrb	r3, [r2, r3]
           rx_buf[rx_len-2] == 'W' &&
 800134a:	2b50      	cmp	r3, #80	@ 0x50
 800134c:	d126      	bne.n	800139c <HAL_UARTEx_RxEventCallback+0xa4>
        {
            // zakończ string przed "cwp"
            rx_buf[rx_len-3] = '\0';
 800134e:	4b19      	ldr	r3, [pc, #100]	@ (80013b4 <HAL_UARTEx_RxEventCallback+0xbc>)
 8001350:	881b      	ldrh	r3, [r3, #0]
 8001352:	b29b      	uxth	r3, r3
 8001354:	3b03      	subs	r3, #3
 8001356:	4a18      	ldr	r2, [pc, #96]	@ (80013b8 <HAL_UARTEx_RxEventCallback+0xc0>)
 8001358:	2100      	movs	r1, #0
 800135a:	54d1      	strb	r1, [r2, r3]

            // Obsługa komend
            if(strcmp((char*)rx_buf, "10") == 0)
 800135c:	4917      	ldr	r1, [pc, #92]	@ (80013bc <HAL_UARTEx_RxEventCallback+0xc4>)
 800135e:	4816      	ldr	r0, [pc, #88]	@ (80013b8 <HAL_UARTEx_RxEventCallback+0xc0>)
 8001360:	f7fe ff50 	bl	8000204 <strcmp>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d106      	bne.n	8001378 <HAL_UARTEx_RxEventCallback+0x80>
            {
                enable_zone1 = 0;
 800136a:	4b15      	ldr	r3, [pc, #84]	@ (80013c0 <HAL_UARTEx_RxEventCallback+0xc8>)
 800136c:	2200      	movs	r2, #0
 800136e:	701a      	strb	r2, [r3, #0]
                enable_cwu   = 0;
 8001370:	4b14      	ldr	r3, [pc, #80]	@ (80013c4 <HAL_UARTEx_RxEventCallback+0xcc>)
 8001372:	2200      	movs	r2, #0
 8001374:	701a      	strb	r2, [r3, #0]
 8001376:	e00c      	b.n	8001392 <HAL_UARTEx_RxEventCallback+0x9a>
            }
            else if(strcmp((char*)rx_buf, "11") == 0)
 8001378:	4913      	ldr	r1, [pc, #76]	@ (80013c8 <HAL_UARTEx_RxEventCallback+0xd0>)
 800137a:	480f      	ldr	r0, [pc, #60]	@ (80013b8 <HAL_UARTEx_RxEventCallback+0xc0>)
 800137c:	f7fe ff42 	bl	8000204 <strcmp>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d105      	bne.n	8001392 <HAL_UARTEx_RxEventCallback+0x9a>
            {
                enable_zone1 = 1;
 8001386:	4b0e      	ldr	r3, [pc, #56]	@ (80013c0 <HAL_UARTEx_RxEventCallback+0xc8>)
 8001388:	2201      	movs	r2, #1
 800138a:	701a      	strb	r2, [r3, #0]
                enable_cwu   = 1;
 800138c:	4b0d      	ldr	r3, [pc, #52]	@ (80013c4 <HAL_UARTEx_RxEventCallback+0xcc>)
 800138e:	2201      	movs	r2, #1
 8001390:	701a      	strb	r2, [r3, #0]
            {
                // obsługa innych komend
            }

            // Kasowanie bufora po obsłudze
            memset(rx_buf, 0, RX_BUF_SIZE);
 8001392:	2214      	movs	r2, #20
 8001394:	2100      	movs	r1, #0
 8001396:	4808      	ldr	r0, [pc, #32]	@ (80013b8 <HAL_UARTEx_RxEventCallback+0xc0>)
 8001398:	f005 fdbc 	bl	8006f14 <memset>
        }

        // Restart DMA do kolejnego odbioru
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buf, RX_BUF_SIZE);
 800139c:	2214      	movs	r2, #20
 800139e:	4906      	ldr	r1, [pc, #24]	@ (80013b8 <HAL_UARTEx_RxEventCallback+0xc0>)
 80013a0:	480a      	ldr	r0, [pc, #40]	@ (80013cc <HAL_UARTEx_RxEventCallback+0xd4>)
 80013a2:	f004 fc4b 	bl	8005c3c <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 80013a6:	bf00      	nop
 80013a8:	3708      	adds	r7, #8
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	40011000 	.word	0x40011000
 80013b4:	200006ec 	.word	0x200006ec
 80013b8:	200006d8 	.word	0x200006d8
 80013bc:	08006f84 	.word	0x08006f84
 80013c0:	200006c8 	.word	0x200006c8
 80013c4:	200006cc 	.word	0x200006cc
 80013c8:	08006f88 	.word	0x08006f88
 80013cc:	200008a4 	.word	0x200008a4

080013d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013d4:	f000 ffe0 	bl	8002398 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013d8:	f000 f816 	bl	8001408 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013dc:	f7ff fe80 	bl	80010e0 <MX_GPIO_Init>
  MX_DMA_Init();
 80013e0:	f7ff fe4e 	bl	8001080 <MX_DMA_Init>
  MX_ADC1_Init();
 80013e4:	f7ff fa8a 	bl	80008fc <MX_ADC1_Init>
  MX_TIM10_Init();
 80013e8:	f000 fe02 	bl	8001ff0 <MX_TIM10_Init>
  MX_TIM14_Init();
 80013ec:	f000 fe48 	bl	8002080 <MX_TIM14_Init>
  MX_USART1_UART_Init();
 80013f0:	f000 fec6 	bl	8002180 <MX_USART1_UART_Init>
  MX_SPI2_Init();
 80013f4:	f000 fc6e 	bl	8001cd4 <MX_SPI2_Init>
  MX_TIM13_Init();
 80013f8:	f000 fe1e 	bl	8002038 <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */

  init();
 80013fc:	f7ff ff18 	bl	8001230 <init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
cycle();
 8001400:	f7ff fd5c 	bl	8000ebc <cycle>
 8001404:	e7fc      	b.n	8001400 <main+0x30>
	...

08001408 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b094      	sub	sp, #80	@ 0x50
 800140c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800140e:	f107 031c 	add.w	r3, r7, #28
 8001412:	2234      	movs	r2, #52	@ 0x34
 8001414:	2100      	movs	r1, #0
 8001416:	4618      	mov	r0, r3
 8001418:	f005 fd7c 	bl	8006f14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800141c:	f107 0308 	add.w	r3, r7, #8
 8001420:	2200      	movs	r2, #0
 8001422:	601a      	str	r2, [r3, #0]
 8001424:	605a      	str	r2, [r3, #4]
 8001426:	609a      	str	r2, [r3, #8]
 8001428:	60da      	str	r2, [r3, #12]
 800142a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800142c:	2300      	movs	r3, #0
 800142e:	607b      	str	r3, [r7, #4]
 8001430:	4b28      	ldr	r3, [pc, #160]	@ (80014d4 <SystemClock_Config+0xcc>)
 8001432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001434:	4a27      	ldr	r2, [pc, #156]	@ (80014d4 <SystemClock_Config+0xcc>)
 8001436:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800143a:	6413      	str	r3, [r2, #64]	@ 0x40
 800143c:	4b25      	ldr	r3, [pc, #148]	@ (80014d4 <SystemClock_Config+0xcc>)
 800143e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001440:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001444:	607b      	str	r3, [r7, #4]
 8001446:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001448:	2300      	movs	r3, #0
 800144a:	603b      	str	r3, [r7, #0]
 800144c:	4b22      	ldr	r3, [pc, #136]	@ (80014d8 <SystemClock_Config+0xd0>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a21      	ldr	r2, [pc, #132]	@ (80014d8 <SystemClock_Config+0xd0>)
 8001452:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001456:	6013      	str	r3, [r2, #0]
 8001458:	4b1f      	ldr	r3, [pc, #124]	@ (80014d8 <SystemClock_Config+0xd0>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001460:	603b      	str	r3, [r7, #0]
 8001462:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001464:	2302      	movs	r3, #2
 8001466:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001468:	2301      	movs	r3, #1
 800146a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800146c:	2310      	movs	r3, #16
 800146e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001470:	2302      	movs	r3, #2
 8001472:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001474:	2300      	movs	r3, #0
 8001476:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001478:	2308      	movs	r3, #8
 800147a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 100;
 800147c:	2364      	movs	r3, #100	@ 0x64
 800147e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001480:	2302      	movs	r3, #2
 8001482:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001484:	2302      	movs	r3, #2
 8001486:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001488:	2302      	movs	r3, #2
 800148a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800148c:	f107 031c 	add.w	r3, r7, #28
 8001490:	4618      	mov	r0, r3
 8001492:	f002 ff01 	bl	8004298 <HAL_RCC_OscConfig>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800149c:	f000 f81e 	bl	80014dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014a0:	230f      	movs	r3, #15
 80014a2:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014a4:	2302      	movs	r3, #2
 80014a6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014a8:	2300      	movs	r3, #0
 80014aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014b0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014b2:	2300      	movs	r3, #0
 80014b4:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80014b6:	f107 0308 	add.w	r3, r7, #8
 80014ba:	2103      	movs	r1, #3
 80014bc:	4618      	mov	r0, r3
 80014be:	f002 fd0b 	bl	8003ed8 <HAL_RCC_ClockConfig>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80014c8:	f000 f808 	bl	80014dc <Error_Handler>
  }
}
 80014cc:	bf00      	nop
 80014ce:	3750      	adds	r7, #80	@ 0x50
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	40023800 	.word	0x40023800
 80014d8:	40007000 	.word	0x40007000

080014dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014e0:	b672      	cpsid	i
}
 80014e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014e4:	bf00      	nop
 80014e6:	e7fd      	b.n	80014e4 <Error_Handler+0x8>

080014e8 <build_nextion_msg>:
// statyczne bufory dla DMA — jeden na każdą wiadomość (bezpieczne dla DMA)
#define NEXTION_MSG_MAX 32
static uint8_t dma_buf[4][NEXTION_MSG_MAX];

static int build_nextion_msg(const char *comp, int temp, uint8_t *outbuf)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b091      	sub	sp, #68	@ 0x44
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	60f8      	str	r0, [r7, #12]
 80014f0:	60b9      	str	r1, [r7, #8]
 80014f2:	607a      	str	r2, [r7, #4]
    // ❌ nie wysyłamy ujemnych temperatur
    if (temp < 0) {
 80014f4:	68bb      	ldr	r3, [r7, #8]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	da02      	bge.n	8001500 <build_nextion_msg+0x18>
        return -1;
 80014fa:	f04f 33ff 	mov.w	r3, #4294967295
 80014fe:	e0ea      	b.n	80016d6 <build_nextion_msg+0x1ee>
    }

    // budujemy: comp.txt="xx.xC" + 0xFF 0xFF 0xFF
    int i = 0;
 8001500:	2300      	movs	r3, #0
 8001502:	63fb      	str	r3, [r7, #60]	@ 0x3c

    // component name i ".txt="
    const char *p = comp;
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	63bb      	str	r3, [r7, #56]	@ 0x38
    while (*p && i < NEXTION_MSG_MAX) outbuf[i++] = *p++;
 8001508:	e00a      	b.n	8001520 <build_nextion_msg+0x38>
 800150a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800150c:	1c5a      	adds	r2, r3, #1
 800150e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8001510:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001512:	1c51      	adds	r1, r2, #1
 8001514:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8001516:	4611      	mov	r1, r2
 8001518:	687a      	ldr	r2, [r7, #4]
 800151a:	440a      	add	r2, r1
 800151c:	781b      	ldrb	r3, [r3, #0]
 800151e:	7013      	strb	r3, [r2, #0]
 8001520:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001522:	781b      	ldrb	r3, [r3, #0]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d002      	beq.n	800152e <build_nextion_msg+0x46>
 8001528:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800152a:	2b1f      	cmp	r3, #31
 800152c:	dded      	ble.n	800150a <build_nextion_msg+0x22>
    const char suffix[] = ".txt=\"";
 800152e:	4a6d      	ldr	r2, [pc, #436]	@ (80016e4 <build_nextion_msg+0x1fc>)
 8001530:	f107 0318 	add.w	r3, r7, #24
 8001534:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001538:	6018      	str	r0, [r3, #0]
 800153a:	3304      	adds	r3, #4
 800153c:	8019      	strh	r1, [r3, #0]
 800153e:	3302      	adds	r3, #2
 8001540:	0c0a      	lsrs	r2, r1, #16
 8001542:	701a      	strb	r2, [r3, #0]
    for (int k = 0; k < (int)sizeof(suffix)-1 && i < NEXTION_MSG_MAX; k++)
 8001544:	2300      	movs	r3, #0
 8001546:	637b      	str	r3, [r7, #52]	@ 0x34
 8001548:	e00e      	b.n	8001568 <build_nextion_msg+0x80>
        outbuf[i++] = suffix[k];
 800154a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800154c:	1c5a      	adds	r2, r3, #1
 800154e:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001550:	461a      	mov	r2, r3
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	4413      	add	r3, r2
 8001556:	f107 0118 	add.w	r1, r7, #24
 800155a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800155c:	440a      	add	r2, r1
 800155e:	7812      	ldrb	r2, [r2, #0]
 8001560:	701a      	strb	r2, [r3, #0]
    for (int k = 0; k < (int)sizeof(suffix)-1 && i < NEXTION_MSG_MAX; k++)
 8001562:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001564:	3301      	adds	r3, #1
 8001566:	637b      	str	r3, [r7, #52]	@ 0x34
 8001568:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800156a:	2b05      	cmp	r3, #5
 800156c:	dc02      	bgt.n	8001574 <build_nextion_msg+0x8c>
 800156e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001570:	2b1f      	cmp	r3, #31
 8001572:	ddea      	ble.n	800154a <build_nextion_msg+0x62>

    // temp jest w dziesiątych (np. 245 -> 24.5)
    int integer = temp / 10;
 8001574:	68bb      	ldr	r3, [r7, #8]
 8001576:	4a5c      	ldr	r2, [pc, #368]	@ (80016e8 <build_nextion_msg+0x200>)
 8001578:	fb82 1203 	smull	r1, r2, r2, r3
 800157c:	1092      	asrs	r2, r2, #2
 800157e:	17db      	asrs	r3, r3, #31
 8001580:	1ad3      	subs	r3, r2, r3
 8001582:	627b      	str	r3, [r7, #36]	@ 0x24
    int frac = temp % 10;
 8001584:	68ba      	ldr	r2, [r7, #8]
 8001586:	4b58      	ldr	r3, [pc, #352]	@ (80016e8 <build_nextion_msg+0x200>)
 8001588:	fb83 1302 	smull	r1, r3, r3, r2
 800158c:	1099      	asrs	r1, r3, #2
 800158e:	17d3      	asrs	r3, r2, #31
 8001590:	1ac9      	subs	r1, r1, r3
 8001592:	460b      	mov	r3, r1
 8001594:	009b      	lsls	r3, r3, #2
 8001596:	440b      	add	r3, r1
 8001598:	005b      	lsls	r3, r3, #1
 800159a:	1ad3      	subs	r3, r2, r3
 800159c:	623b      	str	r3, [r7, #32]

    // część całkowita
    char numbuf[8];
    int idx = 0;
 800159e:	2300      	movs	r3, #0
 80015a0:	633b      	str	r3, [r7, #48]	@ 0x30
    if (integer == 0) numbuf[idx++] = '0';
 80015a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d108      	bne.n	80015ba <build_nextion_msg+0xd2>
 80015a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80015aa:	1c5a      	adds	r2, r3, #1
 80015ac:	633a      	str	r2, [r7, #48]	@ 0x30
 80015ae:	3340      	adds	r3, #64	@ 0x40
 80015b0:	443b      	add	r3, r7
 80015b2:	2230      	movs	r2, #48	@ 0x30
 80015b4:	f803 2c30 	strb.w	r2, [r3, #-48]
 80015b8:	e026      	b.n	8001608 <build_nextion_msg+0x120>
    else {
        int t = integer;
 80015ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        while (t > 0 && idx < (int)sizeof(numbuf)) {
 80015be:	e01d      	b.n	80015fc <build_nextion_msg+0x114>
            numbuf[idx++] = '0' + (t % 10);
 80015c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80015c2:	4b49      	ldr	r3, [pc, #292]	@ (80016e8 <build_nextion_msg+0x200>)
 80015c4:	fb83 1302 	smull	r1, r3, r3, r2
 80015c8:	1099      	asrs	r1, r3, #2
 80015ca:	17d3      	asrs	r3, r2, #31
 80015cc:	1ac9      	subs	r1, r1, r3
 80015ce:	460b      	mov	r3, r1
 80015d0:	009b      	lsls	r3, r3, #2
 80015d2:	440b      	add	r3, r1
 80015d4:	005b      	lsls	r3, r3, #1
 80015d6:	1ad1      	subs	r1, r2, r3
 80015d8:	b2ca      	uxtb	r2, r1
 80015da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80015dc:	1c59      	adds	r1, r3, #1
 80015de:	6339      	str	r1, [r7, #48]	@ 0x30
 80015e0:	3230      	adds	r2, #48	@ 0x30
 80015e2:	b2d2      	uxtb	r2, r2
 80015e4:	3340      	adds	r3, #64	@ 0x40
 80015e6:	443b      	add	r3, r7
 80015e8:	f803 2c30 	strb.w	r2, [r3, #-48]
            t /= 10;
 80015ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015ee:	4a3e      	ldr	r2, [pc, #248]	@ (80016e8 <build_nextion_msg+0x200>)
 80015f0:	fb82 1203 	smull	r1, r2, r2, r3
 80015f4:	1092      	asrs	r2, r2, #2
 80015f6:	17db      	asrs	r3, r3, #31
 80015f8:	1ad3      	subs	r3, r2, r3
 80015fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        while (t > 0 && idx < (int)sizeof(numbuf)) {
 80015fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015fe:	2b00      	cmp	r3, #0
 8001600:	dd02      	ble.n	8001608 <build_nextion_msg+0x120>
 8001602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001604:	2b07      	cmp	r3, #7
 8001606:	dddb      	ble.n	80015c0 <build_nextion_msg+0xd8>
        }
    }

    for (int j = idx-1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 8001608:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800160a:	3b01      	subs	r3, #1
 800160c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800160e:	e00e      	b.n	800162e <build_nextion_msg+0x146>
        outbuf[i++] = numbuf[j];
 8001610:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001612:	1c5a      	adds	r2, r3, #1
 8001614:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001616:	461a      	mov	r2, r3
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	4413      	add	r3, r2
 800161c:	f107 0110 	add.w	r1, r7, #16
 8001620:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001622:	440a      	add	r2, r1
 8001624:	7812      	ldrb	r2, [r2, #0]
 8001626:	701a      	strb	r2, [r3, #0]
    for (int j = idx-1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 8001628:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800162a:	3b01      	subs	r3, #1
 800162c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800162e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001630:	2b00      	cmp	r3, #0
 8001632:	db02      	blt.n	800163a <build_nextion_msg+0x152>
 8001634:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001636:	2b1f      	cmp	r3, #31
 8001638:	ddea      	ble.n	8001610 <build_nextion_msg+0x128>

    // część ułamkowa
    if (i < NEXTION_MSG_MAX) outbuf[i++] = '.';
 800163a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800163c:	2b1f      	cmp	r3, #31
 800163e:	dc07      	bgt.n	8001650 <build_nextion_msg+0x168>
 8001640:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001642:	1c5a      	adds	r2, r3, #1
 8001644:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001646:	461a      	mov	r2, r3
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	4413      	add	r3, r2
 800164c:	222e      	movs	r2, #46	@ 0x2e
 800164e:	701a      	strb	r2, [r3, #0]
    if (i < NEXTION_MSG_MAX) outbuf[i++] = '0' + frac;
 8001650:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001652:	2b1f      	cmp	r3, #31
 8001654:	dc0a      	bgt.n	800166c <build_nextion_msg+0x184>
 8001656:	6a3b      	ldr	r3, [r7, #32]
 8001658:	b2da      	uxtb	r2, r3
 800165a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800165c:	1c59      	adds	r1, r3, #1
 800165e:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8001660:	4619      	mov	r1, r3
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	440b      	add	r3, r1
 8001666:	3230      	adds	r2, #48	@ 0x30
 8001668:	b2d2      	uxtb	r2, r2
 800166a:	701a      	strb	r2, [r3, #0]

    // 'C' i zamknięcie
    if (i < NEXTION_MSG_MAX) outbuf[i++] = 'C';
 800166c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800166e:	2b1f      	cmp	r3, #31
 8001670:	dc07      	bgt.n	8001682 <build_nextion_msg+0x19a>
 8001672:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001674:	1c5a      	adds	r2, r3, #1
 8001676:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001678:	461a      	mov	r2, r3
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	4413      	add	r3, r2
 800167e:	2243      	movs	r2, #67	@ 0x43
 8001680:	701a      	strb	r2, [r3, #0]
    if (i < NEXTION_MSG_MAX) outbuf[i++] = '"';
 8001682:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001684:	2b1f      	cmp	r3, #31
 8001686:	dc07      	bgt.n	8001698 <build_nextion_msg+0x1b0>
 8001688:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800168a:	1c5a      	adds	r2, r3, #1
 800168c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800168e:	461a      	mov	r2, r3
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	4413      	add	r3, r2
 8001694:	2222      	movs	r2, #34	@ 0x22
 8001696:	701a      	strb	r2, [r3, #0]

    // terminator Nextion
    if (i + 3 <= NEXTION_MSG_MAX) {
 8001698:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800169a:	2b1d      	cmp	r3, #29
 800169c:	dc19      	bgt.n	80016d2 <build_nextion_msg+0x1ea>
        outbuf[i++] = 0xFF;
 800169e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80016a0:	1c5a      	adds	r2, r3, #1
 80016a2:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80016a4:	461a      	mov	r2, r3
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	4413      	add	r3, r2
 80016aa:	22ff      	movs	r2, #255	@ 0xff
 80016ac:	701a      	strb	r2, [r3, #0]
        outbuf[i++] = 0xFF;
 80016ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80016b0:	1c5a      	adds	r2, r3, #1
 80016b2:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80016b4:	461a      	mov	r2, r3
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	4413      	add	r3, r2
 80016ba:	22ff      	movs	r2, #255	@ 0xff
 80016bc:	701a      	strb	r2, [r3, #0]
        outbuf[i++] = 0xFF;
 80016be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80016c0:	1c5a      	adds	r2, r3, #1
 80016c2:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80016c4:	461a      	mov	r2, r3
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	4413      	add	r3, r2
 80016ca:	22ff      	movs	r2, #255	@ 0xff
 80016cc:	701a      	strb	r2, [r3, #0]
    } else {
        return -1;
    }

    return i;
 80016ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80016d0:	e001      	b.n	80016d6 <build_nextion_msg+0x1ee>
        return -1;
 80016d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	3744      	adds	r7, #68	@ 0x44
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr
 80016e2:	bf00      	nop
 80016e4:	08006f8c 	.word	0x08006f8c
 80016e8:	66666667 	.word	0x66666667

080016ec <SendTemperatureNextion>:


void SendTemperatureNextion(void)
{
 80016ec:	b590      	push	{r4, r7, lr}
 80016ee:	b087      	sub	sp, #28
 80016f0:	af00      	add	r7, sp, #0
	if (rx_data[0] == 7 && rx_data[1] == 7)
 80016f2:	4b2c      	ldr	r3, [pc, #176]	@ (80017a4 <SendTemperatureNextion+0xb8>)
 80016f4:	781b      	ldrb	r3, [r3, #0]
 80016f6:	2b07      	cmp	r3, #7
 80016f8:	d103      	bne.n	8001702 <SendTemperatureNextion+0x16>
 80016fa:	4b2a      	ldr	r3, [pc, #168]	@ (80017a4 <SendTemperatureNextion+0xb8>)
 80016fc:	785b      	ldrb	r3, [r3, #1]
 80016fe:	2b07      	cmp	r3, #7
 8001700:	d00c      	beq.n	800171c <SendTemperatureNextion+0x30>
	{
	    // wykryto pakiet 7,7
	}
	else
	{
		temperature[2] = (rx_data[0]*10 + rx_data[1]);
 8001702:	4b28      	ldr	r3, [pc, #160]	@ (80017a4 <SendTemperatureNextion+0xb8>)
 8001704:	781b      	ldrb	r3, [r3, #0]
 8001706:	461a      	mov	r2, r3
 8001708:	4613      	mov	r3, r2
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	4413      	add	r3, r2
 800170e:	005b      	lsls	r3, r3, #1
 8001710:	461a      	mov	r2, r3
 8001712:	4b24      	ldr	r3, [pc, #144]	@ (80017a4 <SendTemperatureNextion+0xb8>)
 8001714:	785b      	ldrb	r3, [r3, #1]
 8001716:	4413      	add	r3, r2
 8001718:	4a23      	ldr	r2, [pc, #140]	@ (80017a8 <SendTemperatureNextion+0xbc>)
 800171a:	6093      	str	r3, [r2, #8]
	}

				static uint8_t current_index = 0;

    // nazwy komponentów odpowiadające indexom
    const char *names[4] = { "tTemp2", "tTemp3", "t_room", "tTemp4" };
 800171c:	4b23      	ldr	r3, [pc, #140]	@ (80017ac <SendTemperatureNextion+0xc0>)
 800171e:	1d3c      	adds	r4, r7, #4
 8001720:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001722:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    // przygotuj wiadomość do statycznego bufora
    int len = build_nextion_msg(names[current_index], temperature[current_index], dma_buf[current_index]);
 8001726:	4b22      	ldr	r3, [pc, #136]	@ (80017b0 <SendTemperatureNextion+0xc4>)
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	009b      	lsls	r3, r3, #2
 800172c:	3318      	adds	r3, #24
 800172e:	443b      	add	r3, r7
 8001730:	f853 0c14 	ldr.w	r0, [r3, #-20]
 8001734:	4b1e      	ldr	r3, [pc, #120]	@ (80017b0 <SendTemperatureNextion+0xc4>)
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	461a      	mov	r2, r3
 800173a:	4b1b      	ldr	r3, [pc, #108]	@ (80017a8 <SendTemperatureNextion+0xbc>)
 800173c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001740:	4b1b      	ldr	r3, [pc, #108]	@ (80017b0 <SendTemperatureNextion+0xc4>)
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	015b      	lsls	r3, r3, #5
 8001746:	4a1b      	ldr	r2, [pc, #108]	@ (80017b4 <SendTemperatureNextion+0xc8>)
 8001748:	4413      	add	r3, r2
 800174a:	461a      	mov	r2, r3
 800174c:	f7ff fecc 	bl	80014e8 <build_nextion_msg>
 8001750:	6178      	str	r0, [r7, #20]
    if (len <= 0) {
 8001752:	697b      	ldr	r3, [r7, #20]
 8001754:	2b00      	cmp	r3, #0
 8001756:	dc09      	bgt.n	800176c <SendTemperatureNextion+0x80>
        // błąd budowania - pomiń i przejdź dalej
        current_index = (current_index + 1) & 3;
 8001758:	4b15      	ldr	r3, [pc, #84]	@ (80017b0 <SendTemperatureNextion+0xc4>)
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	3301      	adds	r3, #1
 800175e:	b2db      	uxtb	r3, r3
 8001760:	f003 0303 	and.w	r3, r3, #3
 8001764:	b2da      	uxtb	r2, r3
 8001766:	4b12      	ldr	r3, [pc, #72]	@ (80017b0 <SendTemperatureNextion+0xc4>)
 8001768:	701a      	strb	r2, [r3, #0]
 800176a:	e017      	b.n	800179c <SendTemperatureNextion+0xb0>
        return;
    }
        HAL_UART_Transmit_DMA(&huart1, dma_buf[current_index], len);
 800176c:	4b10      	ldr	r3, [pc, #64]	@ (80017b0 <SendTemperatureNextion+0xc4>)
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	015b      	lsls	r3, r3, #5
 8001772:	4a10      	ldr	r2, [pc, #64]	@ (80017b4 <SendTemperatureNextion+0xc8>)
 8001774:	4413      	add	r3, r2
 8001776:	697a      	ldr	r2, [r7, #20]
 8001778:	b292      	uxth	r2, r2
 800177a:	4619      	mov	r1, r3
 800177c:	480e      	ldr	r0, [pc, #56]	@ (80017b8 <SendTemperatureNextion+0xcc>)
 800177e:	f004 f9e1 	bl	8005b44 <HAL_UART_Transmit_DMA>
        current_index++;
 8001782:	4b0b      	ldr	r3, [pc, #44]	@ (80017b0 <SendTemperatureNextion+0xc4>)
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	3301      	adds	r3, #1
 8001788:	b2da      	uxtb	r2, r3
 800178a:	4b09      	ldr	r3, [pc, #36]	@ (80017b0 <SendTemperatureNextion+0xc4>)
 800178c:	701a      	strb	r2, [r3, #0]
        if (current_index >= 4) current_index = 0;
 800178e:	4b08      	ldr	r3, [pc, #32]	@ (80017b0 <SendTemperatureNextion+0xc4>)
 8001790:	781b      	ldrb	r3, [r3, #0]
 8001792:	2b03      	cmp	r3, #3
 8001794:	d902      	bls.n	800179c <SendTemperatureNextion+0xb0>
 8001796:	4b06      	ldr	r3, [pc, #24]	@ (80017b0 <SendTemperatureNextion+0xc4>)
 8001798:	2200      	movs	r2, #0
 800179a:	701a      	strb	r2, [r3, #0]


}
 800179c:	371c      	adds	r7, #28
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd90      	pop	{r4, r7, pc}
 80017a2:	bf00      	nop
 80017a4:	200004e8 	.word	0x200004e8
 80017a8:	200006b8 	.word	0x200006b8
 80017ac:	08006fb4 	.word	0x08006fb4
 80017b0:	20000770 	.word	0x20000770
 80017b4:	200006f0 	.word	0x200006f0
 80017b8:	200008a4 	.word	0x200008a4

080017bc <cs_high>:
/* ============================================================
 *  GPIO helpers
 * ============================================================ */

static inline void cs_high(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 80017c0:	2201      	movs	r2, #1
 80017c2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80017c6:	4802      	ldr	r0, [pc, #8]	@ (80017d0 <cs_high+0x14>)
 80017c8:	f002 fb3a 	bl	8003e40 <HAL_GPIO_WritePin>
                      NRF24L01P_SPI_CS_PIN_NUMBER,
                      GPIO_PIN_SET);
}
 80017cc:	bf00      	nop
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	40020800 	.word	0x40020800

080017d4 <cs_low>:

static inline void cs_low(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 80017d8:	2200      	movs	r2, #0
 80017da:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80017de:	4802      	ldr	r0, [pc, #8]	@ (80017e8 <cs_low+0x14>)
 80017e0:	f002 fb2e 	bl	8003e40 <HAL_GPIO_WritePin>
                      NRF24L01P_SPI_CS_PIN_NUMBER,
                      GPIO_PIN_RESET);
}
 80017e4:	bf00      	nop
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	40020800 	.word	0x40020800

080017ec <ce_high>:

static inline void ce_high(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT,
 80017f0:	2201      	movs	r2, #1
 80017f2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80017f6:	4802      	ldr	r0, [pc, #8]	@ (8001800 <ce_high+0x14>)
 80017f8:	f002 fb22 	bl	8003e40 <HAL_GPIO_WritePin>
                      NRF24L01P_CE_PIN_NUMBER,
                      GPIO_PIN_SET);
}
 80017fc:	bf00      	nop
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	40020000 	.word	0x40020000

08001804 <ce_low>:

static inline void ce_low(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT,
 8001808:	2200      	movs	r2, #0
 800180a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800180e:	4802      	ldr	r0, [pc, #8]	@ (8001818 <ce_low+0x14>)
 8001810:	f002 fb16 	bl	8003e40 <HAL_GPIO_WritePin>
                      NRF24L01P_CE_PIN_NUMBER,
                      GPIO_PIN_RESET);
}
 8001814:	bf00      	nop
 8001816:	bd80      	pop	{r7, pc}
 8001818:	40020000 	.word	0x40020000

0800181c <read_register>:
/* ============================================================
 *  SPI low level
 * ============================================================ */

static uint8_t read_register(uint8_t reg)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b086      	sub	sp, #24
 8001820:	af02      	add	r7, sp, #8
 8001822:	4603      	mov	r3, r0
 8001824:	71fb      	strb	r3, [r7, #7]
    uint8_t cmd = NRF24L01P_CMD_R_REGISTER | reg;
 8001826:	79fb      	ldrb	r3, [r7, #7]
 8001828:	73fb      	strb	r3, [r7, #15]
    uint8_t status, val;

    cs_low();
 800182a:	f7ff ffd3 	bl	80017d4 <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &cmd, &status, 1, HAL_MAX_DELAY);
 800182e:	f107 020e 	add.w	r2, r7, #14
 8001832:	f107 010f 	add.w	r1, r7, #15
 8001836:	f04f 33ff 	mov.w	r3, #4294967295
 800183a:	9300      	str	r3, [sp, #0]
 800183c:	2301      	movs	r3, #1
 800183e:	4809      	ldr	r0, [pc, #36]	@ (8001864 <read_register+0x48>)
 8001840:	f003 fa94 	bl	8004d6c <HAL_SPI_TransmitReceive>
    HAL_SPI_Receive(NRF24L01P_SPI, &val, 1, HAL_MAX_DELAY);
 8001844:	f107 010d 	add.w	r1, r7, #13
 8001848:	f04f 33ff 	mov.w	r3, #4294967295
 800184c:	2201      	movs	r2, #1
 800184e:	4805      	ldr	r0, [pc, #20]	@ (8001864 <read_register+0x48>)
 8001850:	f003 f973 	bl	8004b3a <HAL_SPI_Receive>
    cs_high();
 8001854:	f7ff ffb2 	bl	80017bc <cs_high>

    return val;
 8001858:	7b7b      	ldrb	r3, [r7, #13]
}
 800185a:	4618      	mov	r0, r3
 800185c:	3710      	adds	r7, #16
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	20000774 	.word	0x20000774

08001868 <write_register>:

static void write_register(uint8_t reg, uint8_t value)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b084      	sub	sp, #16
 800186c:	af00      	add	r7, sp, #0
 800186e:	4603      	mov	r3, r0
 8001870:	460a      	mov	r2, r1
 8001872:	71fb      	strb	r3, [r7, #7]
 8001874:	4613      	mov	r3, r2
 8001876:	71bb      	strb	r3, [r7, #6]
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001878:	79fb      	ldrb	r3, [r7, #7]
 800187a:	f043 0320 	orr.w	r3, r3, #32
 800187e:	b2db      	uxtb	r3, r3
 8001880:	73fb      	strb	r3, [r7, #15]

    cs_low();
 8001882:	f7ff ffa7 	bl	80017d4 <cs_low>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001886:	f107 010f 	add.w	r1, r7, #15
 800188a:	f04f 33ff 	mov.w	r3, #4294967295
 800188e:	2201      	movs	r2, #1
 8001890:	4807      	ldr	r0, [pc, #28]	@ (80018b0 <write_register+0x48>)
 8001892:	f003 f80e 	bl	80048b2 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, &value, 1, HAL_MAX_DELAY);
 8001896:	1db9      	adds	r1, r7, #6
 8001898:	f04f 33ff 	mov.w	r3, #4294967295
 800189c:	2201      	movs	r2, #1
 800189e:	4804      	ldr	r0, [pc, #16]	@ (80018b0 <write_register+0x48>)
 80018a0:	f003 f807 	bl	80048b2 <HAL_SPI_Transmit>
    cs_high();
 80018a4:	f7ff ff8a 	bl	80017bc <cs_high>
}
 80018a8:	bf00      	nop
 80018aa:	3710      	adds	r7, #16
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	20000774 	.word	0x20000774

080018b4 <write_address>:

static void write_address(uint8_t reg, const uint8_t *addr, uint8_t len)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b084      	sub	sp, #16
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	4603      	mov	r3, r0
 80018bc:	6039      	str	r1, [r7, #0]
 80018be:	71fb      	strb	r3, [r7, #7]
 80018c0:	4613      	mov	r3, r2
 80018c2:	71bb      	strb	r3, [r7, #6]
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 80018c4:	79fb      	ldrb	r3, [r7, #7]
 80018c6:	f043 0320 	orr.w	r3, r3, #32
 80018ca:	b2db      	uxtb	r3, r3
 80018cc:	73fb      	strb	r3, [r7, #15]

    cs_low();
 80018ce:	f7ff ff81 	bl	80017d4 <cs_low>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 80018d2:	f107 010f 	add.w	r1, r7, #15
 80018d6:	f04f 33ff 	mov.w	r3, #4294967295
 80018da:	2201      	movs	r2, #1
 80018dc:	4808      	ldr	r0, [pc, #32]	@ (8001900 <write_address+0x4c>)
 80018de:	f002 ffe8 	bl	80048b2 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, (uint8_t *)addr, len, HAL_MAX_DELAY);
 80018e2:	79bb      	ldrb	r3, [r7, #6]
 80018e4:	b29a      	uxth	r2, r3
 80018e6:	f04f 33ff 	mov.w	r3, #4294967295
 80018ea:	6839      	ldr	r1, [r7, #0]
 80018ec:	4804      	ldr	r0, [pc, #16]	@ (8001900 <write_address+0x4c>)
 80018ee:	f002 ffe0 	bl	80048b2 <HAL_SPI_Transmit>
    cs_high();
 80018f2:	f7ff ff63 	bl	80017bc <cs_high>
}
 80018f6:	bf00      	nop
 80018f8:	3710      	adds	r7, #16
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	20000774 	.word	0x20000774

08001904 <nrf24l01p_reset>:
/* ============================================================
 *  CORE
 * ============================================================ */

void nrf24l01p_reset(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0
    cs_high();
 8001908:	f7ff ff58 	bl	80017bc <cs_high>
    ce_low();
 800190c:	f7ff ff7a 	bl	8001804 <ce_low>

    write_register(NRF24L01P_REG_CONFIG,     0x08);
 8001910:	2108      	movs	r1, #8
 8001912:	2000      	movs	r0, #0
 8001914:	f7ff ffa8 	bl	8001868 <write_register>
    write_register(NRF24L01P_REG_EN_AA,      0x3F);   // ACK ON
 8001918:	213f      	movs	r1, #63	@ 0x3f
 800191a:	2001      	movs	r0, #1
 800191c:	f7ff ffa4 	bl	8001868 <write_register>
    write_register(NRF24L01P_REG_EN_RXADDR,  0x01);
 8001920:	2101      	movs	r1, #1
 8001922:	2002      	movs	r0, #2
 8001924:	f7ff ffa0 	bl	8001868 <write_register>
    write_register(NRF24L01P_REG_SETUP_AW,   0x03);
 8001928:	2103      	movs	r1, #3
 800192a:	2003      	movs	r0, #3
 800192c:	f7ff ff9c 	bl	8001868 <write_register>
    write_register(NRF24L01P_REG_SETUP_RETR, 0x13);   // 500us, 3 retry
 8001930:	2113      	movs	r1, #19
 8001932:	2004      	movs	r0, #4
 8001934:	f7ff ff98 	bl	8001868 <write_register>
    write_register(NRF24L01P_REG_RF_CH,      76);
 8001938:	214c      	movs	r1, #76	@ 0x4c
 800193a:	2005      	movs	r0, #5
 800193c:	f7ff ff94 	bl	8001868 <write_register>
    write_register(NRF24L01P_REG_RF_SETUP,   0x07);
 8001940:	2107      	movs	r1, #7
 8001942:	2006      	movs	r0, #6
 8001944:	f7ff ff90 	bl	8001868 <write_register>
    write_register(NRF24L01P_REG_STATUS,     0x70);
 8001948:	2170      	movs	r1, #112	@ 0x70
 800194a:	2007      	movs	r0, #7
 800194c:	f7ff ff8c 	bl	8001868 <write_register>
    write_register(NRF24L01P_REG_DYNPD,      0x00);
 8001950:	2100      	movs	r1, #0
 8001952:	201c      	movs	r0, #28
 8001954:	f7ff ff88 	bl	8001868 <write_register>
    write_register(NRF24L01P_REG_FEATURE,    0x00);
 8001958:	2100      	movs	r1, #0
 800195a:	201d      	movs	r0, #29
 800195c:	f7ff ff84 	bl	8001868 <write_register>

    nrf24l01p_flush_rx_fifo();
 8001960:	f000 f8aa 	bl	8001ab8 <nrf24l01p_flush_rx_fifo>
    nrf24l01p_flush_tx_fifo();
 8001964:	f000 f892 	bl	8001a8c <nrf24l01p_flush_tx_fifo>
}
 8001968:	bf00      	nop
 800196a:	bd80      	pop	{r7, pc}

0800196c <nrf24l01p_power_up>:

void nrf24l01p_power_up(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
    uint8_t cfg = read_register(NRF24L01P_REG_CONFIG);
 8001972:	2000      	movs	r0, #0
 8001974:	f7ff ff52 	bl	800181c <read_register>
 8001978:	4603      	mov	r3, r0
 800197a:	71fb      	strb	r3, [r7, #7]
    write_register(NRF24L01P_REG_CONFIG, cfg | (1 << 1));
 800197c:	79fb      	ldrb	r3, [r7, #7]
 800197e:	f043 0302 	orr.w	r3, r3, #2
 8001982:	b2db      	uxtb	r3, r3
 8001984:	4619      	mov	r1, r3
 8001986:	2000      	movs	r0, #0
 8001988:	f7ff ff6e 	bl	8001868 <write_register>
}
 800198c:	bf00      	nop
 800198e:	3708      	adds	r7, #8
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}

08001994 <nrf24l01p_prx_mode>:

void nrf24l01p_prx_mode(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0
    uint8_t cfg = read_register(NRF24L01P_REG_CONFIG);
 800199a:	2000      	movs	r0, #0
 800199c:	f7ff ff3e 	bl	800181c <read_register>
 80019a0:	4603      	mov	r3, r0
 80019a2:	71fb      	strb	r3, [r7, #7]
    write_register(NRF24L01P_REG_CONFIG, cfg | (1 << 0));
 80019a4:	79fb      	ldrb	r3, [r7, #7]
 80019a6:	f043 0301 	orr.w	r3, r3, #1
 80019aa:	b2db      	uxtb	r3, r3
 80019ac:	4619      	mov	r1, r3
 80019ae:	2000      	movs	r0, #0
 80019b0:	f7ff ff5a 	bl	8001868 <write_register>
}
 80019b4:	bf00      	nop
 80019b6:	3708      	adds	r7, #8
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}

080019bc <nrf24l01p_ptx_mode>:

void nrf24l01p_ptx_mode(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af00      	add	r7, sp, #0
    uint8_t cfg = read_register(NRF24L01P_REG_CONFIG);
 80019c2:	2000      	movs	r0, #0
 80019c4:	f7ff ff2a 	bl	800181c <read_register>
 80019c8:	4603      	mov	r3, r0
 80019ca:	71fb      	strb	r3, [r7, #7]
    write_register(NRF24L01P_REG_CONFIG, cfg & ~(1 << 0));
 80019cc:	79fb      	ldrb	r3, [r7, #7]
 80019ce:	f023 0301 	bic.w	r3, r3, #1
 80019d2:	b2db      	uxtb	r3, r3
 80019d4:	4619      	mov	r1, r3
 80019d6:	2000      	movs	r0, #0
 80019d8:	f7ff ff46 	bl	8001868 <write_register>
}
 80019dc:	bf00      	nop
 80019de:	3708      	adds	r7, #8
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}

080019e4 <nrf24l01p_set_rf_channel>:
/* ============================================================
 *  RF
 * ============================================================ */

void nrf24l01p_set_rf_channel(channel MHz)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	4603      	mov	r3, r0
 80019ec:	80fb      	strh	r3, [r7, #6]
    write_register(NRF24L01P_REG_RF_CH, MHz - 2400);
 80019ee:	88fb      	ldrh	r3, [r7, #6]
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	3b60      	subs	r3, #96	@ 0x60
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	4619      	mov	r1, r3
 80019f8:	2005      	movs	r0, #5
 80019fa:	f7ff ff35 	bl	8001868 <write_register>
}
 80019fe:	bf00      	nop
 8001a00:	3708      	adds	r7, #8
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}

08001a06 <nrf24l01p_set_rf_air_data_rate>:

void nrf24l01p_set_rf_air_data_rate(air_data_rate bps)
{
 8001a06:	b580      	push	{r7, lr}
 8001a08:	b084      	sub	sp, #16
 8001a0a:	af00      	add	r7, sp, #0
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	71fb      	strb	r3, [r7, #7]
    uint8_t rf = read_register(NRF24L01P_REG_RF_SETUP) & 0xD7;
 8001a10:	2006      	movs	r0, #6
 8001a12:	f7ff ff03 	bl	800181c <read_register>
 8001a16:	4603      	mov	r3, r0
 8001a18:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 8001a1c:	73fb      	strb	r3, [r7, #15]
    if (bps == _2Mbps)      rf |= (1 << 3);
 8001a1e:	79fb      	ldrb	r3, [r7, #7]
 8001a20:	2b01      	cmp	r3, #1
 8001a22:	d104      	bne.n	8001a2e <nrf24l01p_set_rf_air_data_rate+0x28>
 8001a24:	7bfb      	ldrb	r3, [r7, #15]
 8001a26:	f043 0308 	orr.w	r3, r3, #8
 8001a2a:	73fb      	strb	r3, [r7, #15]
 8001a2c:	e006      	b.n	8001a3c <nrf24l01p_set_rf_air_data_rate+0x36>
    else if (bps == _250kbps) rf |= (1 << 5);
 8001a2e:	79fb      	ldrb	r3, [r7, #7]
 8001a30:	2b02      	cmp	r3, #2
 8001a32:	d103      	bne.n	8001a3c <nrf24l01p_set_rf_air_data_rate+0x36>
 8001a34:	7bfb      	ldrb	r3, [r7, #15]
 8001a36:	f043 0320 	orr.w	r3, r3, #32
 8001a3a:	73fb      	strb	r3, [r7, #15]
    write_register(NRF24L01P_REG_RF_SETUP, rf);
 8001a3c:	7bfb      	ldrb	r3, [r7, #15]
 8001a3e:	4619      	mov	r1, r3
 8001a40:	2006      	movs	r0, #6
 8001a42:	f7ff ff11 	bl	8001868 <write_register>
}
 8001a46:	bf00      	nop
 8001a48:	3710      	adds	r7, #16
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}

08001a4e <nrf24l01p_set_rf_tx_output_power>:

void nrf24l01p_set_rf_tx_output_power(output_power dBm)
{
 8001a4e:	b580      	push	{r7, lr}
 8001a50:	b084      	sub	sp, #16
 8001a52:	af00      	add	r7, sp, #0
 8001a54:	4603      	mov	r3, r0
 8001a56:	71fb      	strb	r3, [r7, #7]
    uint8_t rf = read_register(NRF24L01P_REG_RF_SETUP) & 0xF9;
 8001a58:	2006      	movs	r0, #6
 8001a5a:	f7ff fedf 	bl	800181c <read_register>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	f023 0306 	bic.w	r3, r3, #6
 8001a64:	73fb      	strb	r3, [r7, #15]
    rf |= (dBm << 1);
 8001a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a6a:	005b      	lsls	r3, r3, #1
 8001a6c:	b25a      	sxtb	r2, r3
 8001a6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a72:	4313      	orrs	r3, r2
 8001a74:	b25b      	sxtb	r3, r3
 8001a76:	73fb      	strb	r3, [r7, #15]
    write_register(NRF24L01P_REG_RF_SETUP, rf);
 8001a78:	7bfb      	ldrb	r3, [r7, #15]
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	2006      	movs	r0, #6
 8001a7e:	f7ff fef3 	bl	8001868 <write_register>
}
 8001a82:	bf00      	nop
 8001a84:	3710      	adds	r7, #16
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
	...

08001a8c <nrf24l01p_flush_tx_fifo>:
/* ============================================================
 *  FIFO
 * ============================================================ */

void nrf24l01p_flush_tx_fifo(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
    uint8_t cmd = NRF24L01P_CMD_FLUSH_TX;
 8001a92:	23e1      	movs	r3, #225	@ 0xe1
 8001a94:	71fb      	strb	r3, [r7, #7]
    cs_low();
 8001a96:	f7ff fe9d 	bl	80017d4 <cs_low>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001a9a:	1df9      	adds	r1, r7, #7
 8001a9c:	f04f 33ff 	mov.w	r3, #4294967295
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	4804      	ldr	r0, [pc, #16]	@ (8001ab4 <nrf24l01p_flush_tx_fifo+0x28>)
 8001aa4:	f002 ff05 	bl	80048b2 <HAL_SPI_Transmit>
    cs_high();
 8001aa8:	f7ff fe88 	bl	80017bc <cs_high>
}
 8001aac:	bf00      	nop
 8001aae:	3708      	adds	r7, #8
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	20000774 	.word	0x20000774

08001ab8 <nrf24l01p_flush_rx_fifo>:

void nrf24l01p_flush_rx_fifo(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
    uint8_t cmd = NRF24L01P_CMD_FLUSH_RX;
 8001abe:	23e2      	movs	r3, #226	@ 0xe2
 8001ac0:	71fb      	strb	r3, [r7, #7]
    cs_low();
 8001ac2:	f7ff fe87 	bl	80017d4 <cs_low>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001ac6:	1df9      	adds	r1, r7, #7
 8001ac8:	f04f 33ff 	mov.w	r3, #4294967295
 8001acc:	2201      	movs	r2, #1
 8001ace:	4804      	ldr	r0, [pc, #16]	@ (8001ae0 <nrf24l01p_flush_rx_fifo+0x28>)
 8001ad0:	f002 feef 	bl	80048b2 <HAL_SPI_Transmit>
    cs_high();
 8001ad4:	f7ff fe72 	bl	80017bc <cs_high>
}
 8001ad8:	bf00      	nop
 8001ada:	3708      	adds	r7, #8
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	20000774 	.word	0x20000774

08001ae4 <nrf24l01p_rx_init>:
/* ============================================================
 *  INIT
 * ============================================================ */

void nrf24l01p_rx_init(channel MHz, air_data_rate bps)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	4603      	mov	r3, r0
 8001aec:	460a      	mov	r2, r1
 8001aee:	80fb      	strh	r3, [r7, #6]
 8001af0:	4613      	mov	r3, r2
 8001af2:	717b      	strb	r3, [r7, #5]
    nrf24l01p_reset();
 8001af4:	f7ff ff06 	bl	8001904 <nrf24l01p_reset>
    nrf24l01p_prx_mode();
 8001af8:	f7ff ff4c 	bl	8001994 <nrf24l01p_prx_mode>
    nrf24l01p_power_up();
 8001afc:	f7ff ff36 	bl	800196c <nrf24l01p_power_up>
    HAL_Delay(2);
 8001b00:	2002      	movs	r0, #2
 8001b02:	f000 fcbb 	bl	800247c <HAL_Delay>

    nrf24l01p_set_rf_channel(MHz);
 8001b06:	88fb      	ldrh	r3, [r7, #6]
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f7ff ff6b 	bl	80019e4 <nrf24l01p_set_rf_channel>
    nrf24l01p_set_rf_air_data_rate(bps);
 8001b0e:	797b      	ldrb	r3, [r7, #5]
 8001b10:	4618      	mov	r0, r3
 8001b12:	f7ff ff78 	bl	8001a06 <nrf24l01p_set_rf_air_data_rate>
    nrf24l01p_set_rf_tx_output_power(_0dBm);
 8001b16:	2003      	movs	r0, #3
 8001b18:	f7ff ff99 	bl	8001a4e <nrf24l01p_set_rf_tx_output_power>

    write_address(NRF24L01P_REG_RX_ADDR_P0, NRF_ADDR, 5);
 8001b1c:	2205      	movs	r2, #5
 8001b1e:	4907      	ldr	r1, [pc, #28]	@ (8001b3c <nrf24l01p_rx_init+0x58>)
 8001b20:	200a      	movs	r0, #10
 8001b22:	f7ff fec7 	bl	80018b4 <write_address>
    write_register(NRF24L01P_REG_RX_PW_P0, NRF24L01P_PAYLOAD_LENGTH);
 8001b26:	2108      	movs	r1, #8
 8001b28:	2011      	movs	r0, #17
 8001b2a:	f7ff fe9d 	bl	8001868 <write_register>

    ce_high();   // RX ciągle włączony
 8001b2e:	f7ff fe5d 	bl	80017ec <ce_high>
}
 8001b32:	bf00      	nop
 8001b34:	3708      	adds	r7, #8
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	08006fc4 	.word	0x08006fc4

08001b40 <nrf24l01p_tx_transmit>:
/* ============================================================
 *  TRANSMIT
 * ============================================================ */

void nrf24l01p_tx_transmit(uint8_t *payload)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
    // skasuj wszystkie flagi IRQ
    write_register(NRF24L01P_REG_STATUS, 0x70);
 8001b48:	2170      	movs	r1, #112	@ 0x70
 8001b4a:	2007      	movs	r0, #7
 8001b4c:	f7ff fe8c 	bl	8001868 <write_register>

    // FIFO musi być puste
    nrf24l01p_flush_tx_fifo();
 8001b50:	f7ff ff9c 	bl	8001a8c <nrf24l01p_flush_tx_fifo>

    // załaduj payload
    uint8_t cmd = NRF24L01P_CMD_W_TX_PAYLOAD;
 8001b54:	23a0      	movs	r3, #160	@ 0xa0
 8001b56:	73fb      	strb	r3, [r7, #15]
    cs_low();
 8001b58:	f7ff fe3c 	bl	80017d4 <cs_low>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001b5c:	f107 010f 	add.w	r1, r7, #15
 8001b60:	f04f 33ff 	mov.w	r3, #4294967295
 8001b64:	2201      	movs	r2, #1
 8001b66:	480b      	ldr	r0, [pc, #44]	@ (8001b94 <nrf24l01p_tx_transmit+0x54>)
 8001b68:	f002 fea3 	bl	80048b2 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, payload, NRF24L01P_PAYLOAD_LENGTH, HAL_MAX_DELAY);
 8001b6c:	f04f 33ff 	mov.w	r3, #4294967295
 8001b70:	2208      	movs	r2, #8
 8001b72:	6879      	ldr	r1, [r7, #4]
 8001b74:	4807      	ldr	r0, [pc, #28]	@ (8001b94 <nrf24l01p_tx_transmit+0x54>)
 8001b76:	f002 fe9c 	bl	80048b2 <HAL_SPI_Transmit>
    cs_high();
 8001b7a:	f7ff fe1f 	bl	80017bc <cs_high>

    // impuls CE (>=10 µs)
    ce_high();
 8001b7e:	f7ff fe35 	bl	80017ec <ce_high>
    delay_us(20);
 8001b82:	2014      	movs	r0, #20
 8001b84:	f7ff fa5a 	bl	800103c <delay_us>
    ce_low();
 8001b88:	f7ff fe3c 	bl	8001804 <ce_low>
}
 8001b8c:	bf00      	nop
 8001b8e:	3710      	adds	r7, #16
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	20000774 	.word	0x20000774

08001b98 <nrf24l01p_rx_receive>:
        write_register(NRF24L01P_REG_STATUS, (1 << 4));
    }
}

void nrf24l01p_rx_receive(uint8_t *rx_payload)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b084      	sub	sp, #16
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
    uint8_t cmd = NRF24L01P_CMD_R_RX_PAYLOAD;
 8001ba0:	2361      	movs	r3, #97	@ 0x61
 8001ba2:	73fb      	strb	r3, [r7, #15]
    cs_low();
 8001ba4:	f7ff fe16 	bl	80017d4 <cs_low>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001ba8:	f107 010f 	add.w	r1, r7, #15
 8001bac:	f04f 33ff 	mov.w	r3, #4294967295
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	480a      	ldr	r0, [pc, #40]	@ (8001bdc <nrf24l01p_rx_receive+0x44>)
 8001bb4:	f002 fe7d 	bl	80048b2 <HAL_SPI_Transmit>
    HAL_SPI_Receive(NRF24L01P_SPI, rx_payload, NRF24L01P_PAYLOAD_LENGTH, HAL_MAX_DELAY);
 8001bb8:	f04f 33ff 	mov.w	r3, #4294967295
 8001bbc:	2208      	movs	r2, #8
 8001bbe:	6879      	ldr	r1, [r7, #4]
 8001bc0:	4806      	ldr	r0, [pc, #24]	@ (8001bdc <nrf24l01p_rx_receive+0x44>)
 8001bc2:	f002 ffba 	bl	8004b3a <HAL_SPI_Receive>
    cs_high();
 8001bc6:	f7ff fdf9 	bl	80017bc <cs_high>

    write_register(NRF24L01P_REG_STATUS, (1 << 6)); // RX_DR
 8001bca:	2140      	movs	r1, #64	@ 0x40
 8001bcc:	2007      	movs	r0, #7
 8001bce:	f7ff fe4b 	bl	8001868 <write_register>
}
 8001bd2:	bf00      	nop
 8001bd4:	3710      	adds	r7, #16
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	20000774 	.word	0x20000774

08001be0 <nrf24l01p_switch_rx_to_tx>:
/**
 * @brief Przełączenie z RX do TX (bez wysyłania danych)
 *        Zawsze wołaj PRZED nrf24l01p_tx_transmit()
 */
void nrf24l01p_switch_rx_to_tx(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
    // 1️⃣ ZAWSZE CE LOW przed zmianą trybu
    ce_low();
 8001be4:	f7ff fe0e 	bl	8001804 <ce_low>

    // 2️⃣ Skasuj wszystkie flagi IRQ
    write_register(NRF24L01P_REG_STATUS, 0x70);
 8001be8:	2170      	movs	r1, #112	@ 0x70
 8001bea:	2007      	movs	r0, #7
 8001bec:	f7ff fe3c 	bl	8001868 <write_register>

    // 3️⃣ Wyczyść FIFO
    nrf24l01p_flush_rx_fifo();
 8001bf0:	f7ff ff62 	bl	8001ab8 <nrf24l01p_flush_rx_fifo>
    nrf24l01p_flush_tx_fifo();
 8001bf4:	f7ff ff4a 	bl	8001a8c <nrf24l01p_flush_tx_fifo>

    // 4️⃣ Tryb TX
    nrf24l01p_ptx_mode();
 8001bf8:	f7ff fee0 	bl	80019bc <nrf24l01p_ptx_mode>

    // 5️⃣ Czas przejścia STBY->TX (datasheet)
    delay_us(130);
 8001bfc:	2082      	movs	r0, #130	@ 0x82
 8001bfe:	f7ff fa1d 	bl	800103c <delay_us>
}
 8001c02:	bf00      	nop
 8001c04:	bd80      	pop	{r7, pc}

08001c06 <nrf24l01p_switch_tx_to_rx>:
/**
 * @brief Przełączenie z TX do RX (powrót do nasłuchu)
 *        Wołaj PO wysłaniu danych
 */
void nrf24l01p_switch_tx_to_rx(void)
{
 8001c06:	b580      	push	{r7, lr}
 8001c08:	af00      	add	r7, sp, #0
    // 1️⃣ CE LOW
    ce_low();
 8001c0a:	f7ff fdfb 	bl	8001804 <ce_low>

    // 2️⃣ Skasuj IRQ
    write_register(NRF24L01P_REG_STATUS, 0x70);
 8001c0e:	2170      	movs	r1, #112	@ 0x70
 8001c10:	2007      	movs	r0, #7
 8001c12:	f7ff fe29 	bl	8001868 <write_register>

    // 3️⃣ Wyczyść FIFO
    nrf24l01p_flush_tx_fifo();
 8001c16:	f7ff ff39 	bl	8001a8c <nrf24l01p_flush_tx_fifo>
    nrf24l01p_flush_rx_fifo();
 8001c1a:	f7ff ff4d 	bl	8001ab8 <nrf24l01p_flush_rx_fifo>

    // 4️⃣ Tryb RX
    nrf24l01p_prx_mode();
 8001c1e:	f7ff feb9 	bl	8001994 <nrf24l01p_prx_mode>

    // 5️⃣ Czas STBY->RX
    delay_us(130);
 8001c22:	2082      	movs	r0, #130	@ 0x82
 8001c24:	f7ff fa0a 	bl	800103c <delay_us>

    // 6️⃣ Start nasłuchu
    ce_high();
 8001c28:	f7ff fde0 	bl	80017ec <ce_high>
}
 8001c2c:	bf00      	nop
 8001c2e:	bd80      	pop	{r7, pc}

08001c30 <relay1>:




void relay1(uint8_t state)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	4603      	mov	r3, r0
 8001c38:	71fb      	strb	r3, [r7, #7]
	if(state == 0)
 8001c3a:	79fb      	ldrb	r3, [r7, #7]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d106      	bne.n	8001c4e <relay1+0x1e>
	{
		HAL_GPIO_WritePin(OUT1_GPIO_Port, OUT1_Pin, GPIO_PIN_RESET);
 8001c40:	2200      	movs	r2, #0
 8001c42:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c46:	4807      	ldr	r0, [pc, #28]	@ (8001c64 <relay1+0x34>)
 8001c48:	f002 f8fa 	bl	8003e40 <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(OUT1_GPIO_Port, OUT1_Pin, GPIO_PIN_SET);
	}
}
 8001c4c:	e005      	b.n	8001c5a <relay1+0x2a>
		HAL_GPIO_WritePin(OUT1_GPIO_Port, OUT1_Pin, GPIO_PIN_SET);
 8001c4e:	2201      	movs	r2, #1
 8001c50:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c54:	4803      	ldr	r0, [pc, #12]	@ (8001c64 <relay1+0x34>)
 8001c56:	f002 f8f3 	bl	8003e40 <HAL_GPIO_WritePin>
}
 8001c5a:	bf00      	nop
 8001c5c:	3708      	adds	r7, #8
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	40020400 	.word	0x40020400

08001c68 <relay2>:


void relay2(uint8_t state)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	4603      	mov	r3, r0
 8001c70:	71fb      	strb	r3, [r7, #7]
	if(state == 0)
 8001c72:	79fb      	ldrb	r3, [r7, #7]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d106      	bne.n	8001c86 <relay2+0x1e>
	{
		HAL_GPIO_WritePin(OUT2_GPIO_Port, OUT2_Pin, GPIO_PIN_RESET);
 8001c78:	2200      	movs	r2, #0
 8001c7a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001c7e:	4807      	ldr	r0, [pc, #28]	@ (8001c9c <relay2+0x34>)
 8001c80:	f002 f8de 	bl	8003e40 <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(OUT2_GPIO_Port, OUT2_Pin, GPIO_PIN_SET);
	}
}
 8001c84:	e005      	b.n	8001c92 <relay2+0x2a>
		HAL_GPIO_WritePin(OUT2_GPIO_Port, OUT2_Pin, GPIO_PIN_SET);
 8001c86:	2201      	movs	r2, #1
 8001c88:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001c8c:	4803      	ldr	r0, [pc, #12]	@ (8001c9c <relay2+0x34>)
 8001c8e:	f002 f8d7 	bl	8003e40 <HAL_GPIO_WritePin>
}
 8001c92:	bf00      	nop
 8001c94:	3708      	adds	r7, #8
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	40020400 	.word	0x40020400

08001ca0 <relay3>:


void relay3(uint8_t state)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	71fb      	strb	r3, [r7, #7]
	if(state == 0)
 8001caa:	79fb      	ldrb	r3, [r7, #7]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d105      	bne.n	8001cbc <relay3+0x1c>
	{
		HAL_GPIO_WritePin(OUT3_GPIO_Port, OUT3_Pin, GPIO_PIN_RESET);
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	2180      	movs	r1, #128	@ 0x80
 8001cb4:	4806      	ldr	r0, [pc, #24]	@ (8001cd0 <relay3+0x30>)
 8001cb6:	f002 f8c3 	bl	8003e40 <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(OUT3_GPIO_Port, OUT3_Pin, GPIO_PIN_SET);
	}
}
 8001cba:	e004      	b.n	8001cc6 <relay3+0x26>
		HAL_GPIO_WritePin(OUT3_GPIO_Port, OUT3_Pin, GPIO_PIN_SET);
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	2180      	movs	r1, #128	@ 0x80
 8001cc0:	4803      	ldr	r0, [pc, #12]	@ (8001cd0 <relay3+0x30>)
 8001cc2:	f002 f8bd 	bl	8003e40 <HAL_GPIO_WritePin>
}
 8001cc6:	bf00      	nop
 8001cc8:	3708      	adds	r7, #8
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	40020400 	.word	0x40020400

08001cd4 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001cd8:	4b17      	ldr	r3, [pc, #92]	@ (8001d38 <MX_SPI2_Init+0x64>)
 8001cda:	4a18      	ldr	r2, [pc, #96]	@ (8001d3c <MX_SPI2_Init+0x68>)
 8001cdc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001cde:	4b16      	ldr	r3, [pc, #88]	@ (8001d38 <MX_SPI2_Init+0x64>)
 8001ce0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001ce4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001ce6:	4b14      	ldr	r3, [pc, #80]	@ (8001d38 <MX_SPI2_Init+0x64>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001cec:	4b12      	ldr	r3, [pc, #72]	@ (8001d38 <MX_SPI2_Init+0x64>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001cf2:	4b11      	ldr	r3, [pc, #68]	@ (8001d38 <MX_SPI2_Init+0x64>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001cf8:	4b0f      	ldr	r3, [pc, #60]	@ (8001d38 <MX_SPI2_Init+0x64>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001cfe:	4b0e      	ldr	r3, [pc, #56]	@ (8001d38 <MX_SPI2_Init+0x64>)
 8001d00:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d04:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001d06:	4b0c      	ldr	r3, [pc, #48]	@ (8001d38 <MX_SPI2_Init+0x64>)
 8001d08:	2230      	movs	r2, #48	@ 0x30
 8001d0a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d0c:	4b0a      	ldr	r3, [pc, #40]	@ (8001d38 <MX_SPI2_Init+0x64>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d12:	4b09      	ldr	r3, [pc, #36]	@ (8001d38 <MX_SPI2_Init+0x64>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d18:	4b07      	ldr	r3, [pc, #28]	@ (8001d38 <MX_SPI2_Init+0x64>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001d1e:	4b06      	ldr	r3, [pc, #24]	@ (8001d38 <MX_SPI2_Init+0x64>)
 8001d20:	220a      	movs	r2, #10
 8001d22:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001d24:	4804      	ldr	r0, [pc, #16]	@ (8001d38 <MX_SPI2_Init+0x64>)
 8001d26:	f002 fd3b 	bl	80047a0 <HAL_SPI_Init>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d001      	beq.n	8001d34 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001d30:	f7ff fbd4 	bl	80014dc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001d34:	bf00      	nop
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	20000774 	.word	0x20000774
 8001d3c:	40003800 	.word	0x40003800

08001d40 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b08a      	sub	sp, #40	@ 0x28
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d48:	f107 0314 	add.w	r3, r7, #20
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	601a      	str	r2, [r3, #0]
 8001d50:	605a      	str	r2, [r3, #4]
 8001d52:	609a      	str	r2, [r3, #8]
 8001d54:	60da      	str	r2, [r3, #12]
 8001d56:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4a2c      	ldr	r2, [pc, #176]	@ (8001e10 <HAL_SPI_MspInit+0xd0>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d152      	bne.n	8001e08 <HAL_SPI_MspInit+0xc8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001d62:	2300      	movs	r3, #0
 8001d64:	613b      	str	r3, [r7, #16]
 8001d66:	4b2b      	ldr	r3, [pc, #172]	@ (8001e14 <HAL_SPI_MspInit+0xd4>)
 8001d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d6a:	4a2a      	ldr	r2, [pc, #168]	@ (8001e14 <HAL_SPI_MspInit+0xd4>)
 8001d6c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d70:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d72:	4b28      	ldr	r3, [pc, #160]	@ (8001e14 <HAL_SPI_MspInit+0xd4>)
 8001d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d7a:	613b      	str	r3, [r7, #16]
 8001d7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d7e:	2300      	movs	r3, #0
 8001d80:	60fb      	str	r3, [r7, #12]
 8001d82:	4b24      	ldr	r3, [pc, #144]	@ (8001e14 <HAL_SPI_MspInit+0xd4>)
 8001d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d86:	4a23      	ldr	r2, [pc, #140]	@ (8001e14 <HAL_SPI_MspInit+0xd4>)
 8001d88:	f043 0304 	orr.w	r3, r3, #4
 8001d8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d8e:	4b21      	ldr	r3, [pc, #132]	@ (8001e14 <HAL_SPI_MspInit+0xd4>)
 8001d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d92:	f003 0304 	and.w	r3, r3, #4
 8001d96:	60fb      	str	r3, [r7, #12]
 8001d98:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	60bb      	str	r3, [r7, #8]
 8001d9e:	4b1d      	ldr	r3, [pc, #116]	@ (8001e14 <HAL_SPI_MspInit+0xd4>)
 8001da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001da2:	4a1c      	ldr	r2, [pc, #112]	@ (8001e14 <HAL_SPI_MspInit+0xd4>)
 8001da4:	f043 0302 	orr.w	r3, r3, #2
 8001da8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001daa:	4b1a      	ldr	r3, [pc, #104]	@ (8001e14 <HAL_SPI_MspInit+0xd4>)
 8001dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dae:	f003 0302 	and.w	r3, r3, #2
 8001db2:	60bb      	str	r3, [r7, #8]
 8001db4:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB13     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001db6:	230c      	movs	r3, #12
 8001db8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dba:	2302      	movs	r3, #2
 8001dbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dc2:	2303      	movs	r3, #3
 8001dc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001dc6:	2305      	movs	r3, #5
 8001dc8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dca:	f107 0314 	add.w	r3, r7, #20
 8001dce:	4619      	mov	r1, r3
 8001dd0:	4811      	ldr	r0, [pc, #68]	@ (8001e18 <HAL_SPI_MspInit+0xd8>)
 8001dd2:	f001 feb9 	bl	8003b48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001dd6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001dda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ddc:	2302      	movs	r3, #2
 8001dde:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de0:	2300      	movs	r3, #0
 8001de2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001de4:	2303      	movs	r3, #3
 8001de6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001de8:	2305      	movs	r3, #5
 8001dea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dec:	f107 0314 	add.w	r3, r7, #20
 8001df0:	4619      	mov	r1, r3
 8001df2:	480a      	ldr	r0, [pc, #40]	@ (8001e1c <HAL_SPI_MspInit+0xdc>)
 8001df4:	f001 fea8 	bl	8003b48 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8001df8:	2200      	movs	r2, #0
 8001dfa:	2100      	movs	r1, #0
 8001dfc:	2024      	movs	r0, #36	@ 0x24
 8001dfe:	f001 fa6a 	bl	80032d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001e02:	2024      	movs	r0, #36	@ 0x24
 8001e04:	f001 fa83 	bl	800330e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001e08:	bf00      	nop
 8001e0a:	3728      	adds	r7, #40	@ 0x28
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	40003800 	.word	0x40003800
 8001e14:	40023800 	.word	0x40023800
 8001e18:	40020800 	.word	0x40020800
 8001e1c:	40020400 	.word	0x40020400

08001e20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b083      	sub	sp, #12
 8001e24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e26:	2300      	movs	r3, #0
 8001e28:	607b      	str	r3, [r7, #4]
 8001e2a:	4b10      	ldr	r3, [pc, #64]	@ (8001e6c <HAL_MspInit+0x4c>)
 8001e2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e2e:	4a0f      	ldr	r2, [pc, #60]	@ (8001e6c <HAL_MspInit+0x4c>)
 8001e30:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e34:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e36:	4b0d      	ldr	r3, [pc, #52]	@ (8001e6c <HAL_MspInit+0x4c>)
 8001e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e3e:	607b      	str	r3, [r7, #4]
 8001e40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e42:	2300      	movs	r3, #0
 8001e44:	603b      	str	r3, [r7, #0]
 8001e46:	4b09      	ldr	r3, [pc, #36]	@ (8001e6c <HAL_MspInit+0x4c>)
 8001e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e4a:	4a08      	ldr	r2, [pc, #32]	@ (8001e6c <HAL_MspInit+0x4c>)
 8001e4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e50:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e52:	4b06      	ldr	r3, [pc, #24]	@ (8001e6c <HAL_MspInit+0x4c>)
 8001e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e5a:	603b      	str	r3, [r7, #0]
 8001e5c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e5e:	bf00      	nop
 8001e60:	370c      	adds	r7, #12
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr
 8001e6a:	bf00      	nop
 8001e6c:	40023800 	.word	0x40023800

08001e70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e74:	bf00      	nop
 8001e76:	e7fd      	b.n	8001e74 <NMI_Handler+0x4>

08001e78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e7c:	bf00      	nop
 8001e7e:	e7fd      	b.n	8001e7c <HardFault_Handler+0x4>

08001e80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e80:	b480      	push	{r7}
 8001e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e84:	bf00      	nop
 8001e86:	e7fd      	b.n	8001e84 <MemManage_Handler+0x4>

08001e88 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e8c:	bf00      	nop
 8001e8e:	e7fd      	b.n	8001e8c <BusFault_Handler+0x4>

08001e90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e94:	bf00      	nop
 8001e96:	e7fd      	b.n	8001e94 <UsageFault_Handler+0x4>

08001e98 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e9c:	bf00      	nop
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr

08001ea6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ea6:	b480      	push	{r7}
 8001ea8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001eaa:	bf00      	nop
 8001eac:	46bd      	mov	sp, r7
 8001eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb2:	4770      	bx	lr

08001eb4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001eb8:	bf00      	nop
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr

08001ec2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ec2:	b580      	push	{r7, lr}
 8001ec4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ec6:	f000 fab9 	bl	800243c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001eca:	bf00      	nop
 8001ecc:	bd80      	pop	{r7, pc}
	...

08001ed0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001ed4:	4802      	ldr	r0, [pc, #8]	@ (8001ee0 <ADC_IRQHandler+0x10>)
 8001ed6:	f000 fbed 	bl	80026b4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001eda:	bf00      	nop
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	20000438 	.word	0x20000438

08001ee4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IRQ_Pin);
 8001ee8:	2080      	movs	r0, #128	@ 0x80
 8001eea:	f001 ffdd 	bl	8003ea8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001eee:	bf00      	nop
 8001ef0:	bd80      	pop	{r7, pc}
	...

08001ef4 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001ef8:	4802      	ldr	r0, [pc, #8]	@ (8001f04 <SPI2_IRQHandler+0x10>)
 8001efa:	f003 f8e1 	bl	80050c0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001efe:	bf00      	nop
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	bf00      	nop
 8001f04:	20000774 	.word	0x20000774

08001f08 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001f0c:	4802      	ldr	r0, [pc, #8]	@ (8001f18 <USART1_IRQHandler+0x10>)
 8001f0e:	f003 feef 	bl	8005cf0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001f12:	bf00      	nop
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	200008a4 	.word	0x200008a4

08001f1c <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 8001f20:	4802      	ldr	r0, [pc, #8]	@ (8001f2c <TIM8_UP_TIM13_IRQHandler+0x10>)
 8001f22:	f003 fbed 	bl	8005700 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8001f26:	bf00      	nop
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	20000814 	.word	0x20000814

08001f30 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8001f34:	4802      	ldr	r0, [pc, #8]	@ (8001f40 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8001f36:	f003 fbe3 	bl	8005700 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8001f3a:	bf00      	nop
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	2000085c 	.word	0x2000085c

08001f44 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001f48:	4802      	ldr	r0, [pc, #8]	@ (8001f54 <DMA2_Stream0_IRQHandler+0x10>)
 8001f4a:	f001 fb93 	bl	8003674 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001f4e:	bf00      	nop
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	20000480 	.word	0x20000480

08001f58 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001f5c:	4802      	ldr	r0, [pc, #8]	@ (8001f68 <DMA2_Stream2_IRQHandler+0x10>)
 8001f5e:	f001 fb89 	bl	8003674 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001f62:	bf00      	nop
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	200008ec 	.word	0x200008ec

08001f6c <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001f70:	4802      	ldr	r0, [pc, #8]	@ (8001f7c <DMA2_Stream7_IRQHandler+0x10>)
 8001f72:	f001 fb7f 	bl	8003674 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8001f76:	bf00      	nop
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	2000094c 	.word	0x2000094c

08001f80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f84:	4b06      	ldr	r3, [pc, #24]	@ (8001fa0 <SystemInit+0x20>)
 8001f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f8a:	4a05      	ldr	r2, [pc, #20]	@ (8001fa0 <SystemInit+0x20>)
 8001f8c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f90:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f94:	bf00      	nop
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr
 8001f9e:	bf00      	nop
 8001fa0:	e000ed00 	.word	0xe000ed00

08001fa4 <NTC_ADC2Temperature>:
  -442, -461, -482, -507, -534, -567, -608,
  -663, -751, -839
};


int NTC_ADC2Temperature(unsigned int adc_value){
 8001fa4:	b480      	push	{r7}
 8001fa6:	b085      	sub	sp, #20
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]

  int p1,p2;

  p1 = NTC_table[ (adc_value >> 4)  ];
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	091b      	lsrs	r3, r3, #4
 8001fb0:	4a0e      	ldr	r2, [pc, #56]	@ (8001fec <NTC_ADC2Temperature+0x48>)
 8001fb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fb6:	60fb      	str	r3, [r7, #12]
  p2 = NTC_table[ (adc_value >> 4)+1];
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	091b      	lsrs	r3, r3, #4
 8001fbc:	3301      	adds	r3, #1
 8001fbe:	4a0b      	ldr	r2, [pc, #44]	@ (8001fec <NTC_ADC2Temperature+0x48>)
 8001fc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fc4:	60bb      	str	r3, [r7, #8]

  /* Interpolate between both points. */
  return p1 - ( (p1-p2) * (adc_value & 0x000F) ) / 16;
 8001fc6:	68fa      	ldr	r2, [r7, #12]
 8001fc8:	68f9      	ldr	r1, [r7, #12]
 8001fca:	68bb      	ldr	r3, [r7, #8]
 8001fcc:	1acb      	subs	r3, r1, r3
 8001fce:	4619      	mov	r1, r3
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	f003 030f 	and.w	r3, r3, #15
 8001fd6:	fb01 f303 	mul.w	r3, r1, r3
 8001fda:	091b      	lsrs	r3, r3, #4
 8001fdc:	1ad3      	subs	r3, r2, r3
};
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3714      	adds	r7, #20
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr
 8001fea:	bf00      	nop
 8001fec:	20000010 	.word	0x20000010

08001ff0 <MX_TIM10_Init>:
TIM_HandleTypeDef htim13;
TIM_HandleTypeDef htim14;

/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001ff4:	4b0e      	ldr	r3, [pc, #56]	@ (8002030 <MX_TIM10_Init+0x40>)
 8001ff6:	4a0f      	ldr	r2, [pc, #60]	@ (8002034 <MX_TIM10_Init+0x44>)
 8001ff8:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 8001ffa:	4b0d      	ldr	r3, [pc, #52]	@ (8002030 <MX_TIM10_Init+0x40>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002000:	4b0b      	ldr	r3, [pc, #44]	@ (8002030 <MX_TIM10_Init+0x40>)
 8002002:	2200      	movs	r2, #0
 8002004:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8002006:	4b0a      	ldr	r3, [pc, #40]	@ (8002030 <MX_TIM10_Init+0x40>)
 8002008:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800200c:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800200e:	4b08      	ldr	r3, [pc, #32]	@ (8002030 <MX_TIM10_Init+0x40>)
 8002010:	2200      	movs	r2, #0
 8002012:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002014:	4b06      	ldr	r3, [pc, #24]	@ (8002030 <MX_TIM10_Init+0x40>)
 8002016:	2200      	movs	r2, #0
 8002018:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800201a:	4805      	ldr	r0, [pc, #20]	@ (8002030 <MX_TIM10_Init+0x40>)
 800201c:	f003 fab0 	bl	8005580 <HAL_TIM_Base_Init>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d001      	beq.n	800202a <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8002026:	f7ff fa59 	bl	80014dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 800202a:	bf00      	nop
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	200007cc 	.word	0x200007cc
 8002034:	40014400 	.word	0x40014400

08002038 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 800203c:	4b0e      	ldr	r3, [pc, #56]	@ (8002078 <MX_TIM13_Init+0x40>)
 800203e:	4a0f      	ldr	r2, [pc, #60]	@ (800207c <MX_TIM13_Init+0x44>)
 8002040:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 799;
 8002042:	4b0d      	ldr	r3, [pc, #52]	@ (8002078 <MX_TIM13_Init+0x40>)
 8002044:	f240 321f 	movw	r2, #799	@ 0x31f
 8002048:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 800204a:	4b0b      	ldr	r3, [pc, #44]	@ (8002078 <MX_TIM13_Init+0x40>)
 800204c:	2200      	movs	r2, #0
 800204e:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 62499;
 8002050:	4b09      	ldr	r3, [pc, #36]	@ (8002078 <MX_TIM13_Init+0x40>)
 8002052:	f24f 4223 	movw	r2, #62499	@ 0xf423
 8002056:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002058:	4b07      	ldr	r3, [pc, #28]	@ (8002078 <MX_TIM13_Init+0x40>)
 800205a:	2200      	movs	r2, #0
 800205c:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800205e:	4b06      	ldr	r3, [pc, #24]	@ (8002078 <MX_TIM13_Init+0x40>)
 8002060:	2200      	movs	r2, #0
 8002062:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8002064:	4804      	ldr	r0, [pc, #16]	@ (8002078 <MX_TIM13_Init+0x40>)
 8002066:	f003 fa8b 	bl	8005580 <HAL_TIM_Base_Init>
 800206a:	4603      	mov	r3, r0
 800206c:	2b00      	cmp	r3, #0
 800206e:	d001      	beq.n	8002074 <MX_TIM13_Init+0x3c>
  {
    Error_Handler();
 8002070:	f7ff fa34 	bl	80014dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8002074:	bf00      	nop
 8002076:	bd80      	pop	{r7, pc}
 8002078:	20000814 	.word	0x20000814
 800207c:	40001c00 	.word	0x40001c00

08002080 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8002084:	4b0e      	ldr	r3, [pc, #56]	@ (80020c0 <MX_TIM14_Init+0x40>)
 8002086:	4a0f      	ldr	r2, [pc, #60]	@ (80020c4 <MX_TIM14_Init+0x44>)
 8002088:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 400;
 800208a:	4b0d      	ldr	r3, [pc, #52]	@ (80020c0 <MX_TIM14_Init+0x40>)
 800208c:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8002090:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002092:	4b0b      	ldr	r3, [pc, #44]	@ (80020c0 <MX_TIM14_Init+0x40>)
 8002094:	2200      	movs	r2, #0
 8002096:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 49999;
 8002098:	4b09      	ldr	r3, [pc, #36]	@ (80020c0 <MX_TIM14_Init+0x40>)
 800209a:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 800209e:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020a0:	4b07      	ldr	r3, [pc, #28]	@ (80020c0 <MX_TIM14_Init+0x40>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020a6:	4b06      	ldr	r3, [pc, #24]	@ (80020c0 <MX_TIM14_Init+0x40>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80020ac:	4804      	ldr	r0, [pc, #16]	@ (80020c0 <MX_TIM14_Init+0x40>)
 80020ae:	f003 fa67 	bl	8005580 <HAL_TIM_Base_Init>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d001      	beq.n	80020bc <MX_TIM14_Init+0x3c>
  {
    Error_Handler();
 80020b8:	f7ff fa10 	bl	80014dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80020bc:	bf00      	nop
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	2000085c 	.word	0x2000085c
 80020c4:	40002000 	.word	0x40002000

080020c8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b086      	sub	sp, #24
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM10)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a26      	ldr	r2, [pc, #152]	@ (8002170 <HAL_TIM_Base_MspInit+0xa8>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d10e      	bne.n	80020f8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* TIM10 clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 80020da:	2300      	movs	r3, #0
 80020dc:	617b      	str	r3, [r7, #20]
 80020de:	4b25      	ldr	r3, [pc, #148]	@ (8002174 <HAL_TIM_Base_MspInit+0xac>)
 80020e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020e2:	4a24      	ldr	r2, [pc, #144]	@ (8002174 <HAL_TIM_Base_MspInit+0xac>)
 80020e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80020ea:	4b22      	ldr	r3, [pc, #136]	@ (8002174 <HAL_TIM_Base_MspInit+0xac>)
 80020ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020f2:	617b      	str	r3, [r7, #20]
 80020f4:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 80020f6:	e036      	b.n	8002166 <HAL_TIM_Base_MspInit+0x9e>
  else if(tim_baseHandle->Instance==TIM13)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a1e      	ldr	r2, [pc, #120]	@ (8002178 <HAL_TIM_Base_MspInit+0xb0>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d116      	bne.n	8002130 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8002102:	2300      	movs	r3, #0
 8002104:	613b      	str	r3, [r7, #16]
 8002106:	4b1b      	ldr	r3, [pc, #108]	@ (8002174 <HAL_TIM_Base_MspInit+0xac>)
 8002108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800210a:	4a1a      	ldr	r2, [pc, #104]	@ (8002174 <HAL_TIM_Base_MspInit+0xac>)
 800210c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002110:	6413      	str	r3, [r2, #64]	@ 0x40
 8002112:	4b18      	ldr	r3, [pc, #96]	@ (8002174 <HAL_TIM_Base_MspInit+0xac>)
 8002114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002116:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800211a:	613b      	str	r3, [r7, #16]
 800211c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 800211e:	2200      	movs	r2, #0
 8002120:	2100      	movs	r1, #0
 8002122:	202c      	movs	r0, #44	@ 0x2c
 8002124:	f001 f8d7 	bl	80032d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8002128:	202c      	movs	r0, #44	@ 0x2c
 800212a:	f001 f8f0 	bl	800330e <HAL_NVIC_EnableIRQ>
}
 800212e:	e01a      	b.n	8002166 <HAL_TIM_Base_MspInit+0x9e>
  else if(tim_baseHandle->Instance==TIM14)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a11      	ldr	r2, [pc, #68]	@ (800217c <HAL_TIM_Base_MspInit+0xb4>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d115      	bne.n	8002166 <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM14_CLK_ENABLE();
 800213a:	2300      	movs	r3, #0
 800213c:	60fb      	str	r3, [r7, #12]
 800213e:	4b0d      	ldr	r3, [pc, #52]	@ (8002174 <HAL_TIM_Base_MspInit+0xac>)
 8002140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002142:	4a0c      	ldr	r2, [pc, #48]	@ (8002174 <HAL_TIM_Base_MspInit+0xac>)
 8002144:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002148:	6413      	str	r3, [r2, #64]	@ 0x40
 800214a:	4b0a      	ldr	r3, [pc, #40]	@ (8002174 <HAL_TIM_Base_MspInit+0xac>)
 800214c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800214e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002152:	60fb      	str	r3, [r7, #12]
 8002154:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8002156:	2200      	movs	r2, #0
 8002158:	2100      	movs	r1, #0
 800215a:	202d      	movs	r0, #45	@ 0x2d
 800215c:	f001 f8bb 	bl	80032d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8002160:	202d      	movs	r0, #45	@ 0x2d
 8002162:	f001 f8d4 	bl	800330e <HAL_NVIC_EnableIRQ>
}
 8002166:	bf00      	nop
 8002168:	3718      	adds	r7, #24
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	40014400 	.word	0x40014400
 8002174:	40023800 	.word	0x40023800
 8002178:	40001c00 	.word	0x40001c00
 800217c:	40002000 	.word	0x40002000

08002180 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002184:	4b11      	ldr	r3, [pc, #68]	@ (80021cc <MX_USART1_UART_Init+0x4c>)
 8002186:	4a12      	ldr	r2, [pc, #72]	@ (80021d0 <MX_USART1_UART_Init+0x50>)
 8002188:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800218a:	4b10      	ldr	r3, [pc, #64]	@ (80021cc <MX_USART1_UART_Init+0x4c>)
 800218c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002190:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002192:	4b0e      	ldr	r3, [pc, #56]	@ (80021cc <MX_USART1_UART_Init+0x4c>)
 8002194:	2200      	movs	r2, #0
 8002196:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002198:	4b0c      	ldr	r3, [pc, #48]	@ (80021cc <MX_USART1_UART_Init+0x4c>)
 800219a:	2200      	movs	r2, #0
 800219c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800219e:	4b0b      	ldr	r3, [pc, #44]	@ (80021cc <MX_USART1_UART_Init+0x4c>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80021a4:	4b09      	ldr	r3, [pc, #36]	@ (80021cc <MX_USART1_UART_Init+0x4c>)
 80021a6:	220c      	movs	r2, #12
 80021a8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021aa:	4b08      	ldr	r3, [pc, #32]	@ (80021cc <MX_USART1_UART_Init+0x4c>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80021b0:	4b06      	ldr	r3, [pc, #24]	@ (80021cc <MX_USART1_UART_Init+0x4c>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80021b6:	4805      	ldr	r0, [pc, #20]	@ (80021cc <MX_USART1_UART_Init+0x4c>)
 80021b8:	f003 fc74 	bl	8005aa4 <HAL_UART_Init>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d001      	beq.n	80021c6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80021c2:	f7ff f98b 	bl	80014dc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80021c6:	bf00      	nop
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	200008a4 	.word	0x200008a4
 80021d0:	40011000 	.word	0x40011000

080021d4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b08a      	sub	sp, #40	@ 0x28
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021dc:	f107 0314 	add.w	r3, r7, #20
 80021e0:	2200      	movs	r2, #0
 80021e2:	601a      	str	r2, [r3, #0]
 80021e4:	605a      	str	r2, [r3, #4]
 80021e6:	609a      	str	r2, [r3, #8]
 80021e8:	60da      	str	r2, [r3, #12]
 80021ea:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a4d      	ldr	r2, [pc, #308]	@ (8002328 <HAL_UART_MspInit+0x154>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	f040 8093 	bne.w	800231e <HAL_UART_MspInit+0x14a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80021f8:	2300      	movs	r3, #0
 80021fa:	613b      	str	r3, [r7, #16]
 80021fc:	4b4b      	ldr	r3, [pc, #300]	@ (800232c <HAL_UART_MspInit+0x158>)
 80021fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002200:	4a4a      	ldr	r2, [pc, #296]	@ (800232c <HAL_UART_MspInit+0x158>)
 8002202:	f043 0310 	orr.w	r3, r3, #16
 8002206:	6453      	str	r3, [r2, #68]	@ 0x44
 8002208:	4b48      	ldr	r3, [pc, #288]	@ (800232c <HAL_UART_MspInit+0x158>)
 800220a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800220c:	f003 0310 	and.w	r3, r3, #16
 8002210:	613b      	str	r3, [r7, #16]
 8002212:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002214:	2300      	movs	r3, #0
 8002216:	60fb      	str	r3, [r7, #12]
 8002218:	4b44      	ldr	r3, [pc, #272]	@ (800232c <HAL_UART_MspInit+0x158>)
 800221a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800221c:	4a43      	ldr	r2, [pc, #268]	@ (800232c <HAL_UART_MspInit+0x158>)
 800221e:	f043 0301 	orr.w	r3, r3, #1
 8002222:	6313      	str	r3, [r2, #48]	@ 0x30
 8002224:	4b41      	ldr	r3, [pc, #260]	@ (800232c <HAL_UART_MspInit+0x158>)
 8002226:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002228:	f003 0301 	and.w	r3, r3, #1
 800222c:	60fb      	str	r3, [r7, #12]
 800222e:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002230:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002234:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002236:	2302      	movs	r3, #2
 8002238:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223a:	2300      	movs	r3, #0
 800223c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800223e:	2303      	movs	r3, #3
 8002240:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002242:	2307      	movs	r3, #7
 8002244:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002246:	f107 0314 	add.w	r3, r7, #20
 800224a:	4619      	mov	r1, r3
 800224c:	4838      	ldr	r0, [pc, #224]	@ (8002330 <HAL_UART_MspInit+0x15c>)
 800224e:	f001 fc7b 	bl	8003b48 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002252:	4b38      	ldr	r3, [pc, #224]	@ (8002334 <HAL_UART_MspInit+0x160>)
 8002254:	4a38      	ldr	r2, [pc, #224]	@ (8002338 <HAL_UART_MspInit+0x164>)
 8002256:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002258:	4b36      	ldr	r3, [pc, #216]	@ (8002334 <HAL_UART_MspInit+0x160>)
 800225a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800225e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002260:	4b34      	ldr	r3, [pc, #208]	@ (8002334 <HAL_UART_MspInit+0x160>)
 8002262:	2200      	movs	r2, #0
 8002264:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002266:	4b33      	ldr	r3, [pc, #204]	@ (8002334 <HAL_UART_MspInit+0x160>)
 8002268:	2200      	movs	r2, #0
 800226a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800226c:	4b31      	ldr	r3, [pc, #196]	@ (8002334 <HAL_UART_MspInit+0x160>)
 800226e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002272:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002274:	4b2f      	ldr	r3, [pc, #188]	@ (8002334 <HAL_UART_MspInit+0x160>)
 8002276:	2200      	movs	r2, #0
 8002278:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800227a:	4b2e      	ldr	r3, [pc, #184]	@ (8002334 <HAL_UART_MspInit+0x160>)
 800227c:	2200      	movs	r2, #0
 800227e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002280:	4b2c      	ldr	r3, [pc, #176]	@ (8002334 <HAL_UART_MspInit+0x160>)
 8002282:	2200      	movs	r2, #0
 8002284:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002286:	4b2b      	ldr	r3, [pc, #172]	@ (8002334 <HAL_UART_MspInit+0x160>)
 8002288:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800228c:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800228e:	4b29      	ldr	r3, [pc, #164]	@ (8002334 <HAL_UART_MspInit+0x160>)
 8002290:	2200      	movs	r2, #0
 8002292:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002294:	4827      	ldr	r0, [pc, #156]	@ (8002334 <HAL_UART_MspInit+0x160>)
 8002296:	f001 f855 	bl	8003344 <HAL_DMA_Init>
 800229a:	4603      	mov	r3, r0
 800229c:	2b00      	cmp	r3, #0
 800229e:	d001      	beq.n	80022a4 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 80022a0:	f7ff f91c 	bl	80014dc <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	4a23      	ldr	r2, [pc, #140]	@ (8002334 <HAL_UART_MspInit+0x160>)
 80022a8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80022aa:	4a22      	ldr	r2, [pc, #136]	@ (8002334 <HAL_UART_MspInit+0x160>)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 80022b0:	4b22      	ldr	r3, [pc, #136]	@ (800233c <HAL_UART_MspInit+0x168>)
 80022b2:	4a23      	ldr	r2, [pc, #140]	@ (8002340 <HAL_UART_MspInit+0x16c>)
 80022b4:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80022b6:	4b21      	ldr	r3, [pc, #132]	@ (800233c <HAL_UART_MspInit+0x168>)
 80022b8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80022bc:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80022be:	4b1f      	ldr	r3, [pc, #124]	@ (800233c <HAL_UART_MspInit+0x168>)
 80022c0:	2240      	movs	r2, #64	@ 0x40
 80022c2:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022c4:	4b1d      	ldr	r3, [pc, #116]	@ (800233c <HAL_UART_MspInit+0x168>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80022ca:	4b1c      	ldr	r3, [pc, #112]	@ (800233c <HAL_UART_MspInit+0x168>)
 80022cc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80022d0:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022d2:	4b1a      	ldr	r3, [pc, #104]	@ (800233c <HAL_UART_MspInit+0x168>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022d8:	4b18      	ldr	r3, [pc, #96]	@ (800233c <HAL_UART_MspInit+0x168>)
 80022da:	2200      	movs	r2, #0
 80022dc:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80022de:	4b17      	ldr	r3, [pc, #92]	@ (800233c <HAL_UART_MspInit+0x168>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80022e4:	4b15      	ldr	r3, [pc, #84]	@ (800233c <HAL_UART_MspInit+0x168>)
 80022e6:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80022ea:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80022ec:	4b13      	ldr	r3, [pc, #76]	@ (800233c <HAL_UART_MspInit+0x168>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80022f2:	4812      	ldr	r0, [pc, #72]	@ (800233c <HAL_UART_MspInit+0x168>)
 80022f4:	f001 f826 	bl	8003344 <HAL_DMA_Init>
 80022f8:	4603      	mov	r3, r0
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d001      	beq.n	8002302 <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 80022fe:	f7ff f8ed 	bl	80014dc <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	4a0d      	ldr	r2, [pc, #52]	@ (800233c <HAL_UART_MspInit+0x168>)
 8002306:	639a      	str	r2, [r3, #56]	@ 0x38
 8002308:	4a0c      	ldr	r2, [pc, #48]	@ (800233c <HAL_UART_MspInit+0x168>)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800230e:	2200      	movs	r2, #0
 8002310:	2100      	movs	r1, #0
 8002312:	2025      	movs	r0, #37	@ 0x25
 8002314:	f000 ffdf 	bl	80032d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002318:	2025      	movs	r0, #37	@ 0x25
 800231a:	f000 fff8 	bl	800330e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800231e:	bf00      	nop
 8002320:	3728      	adds	r7, #40	@ 0x28
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	40011000 	.word	0x40011000
 800232c:	40023800 	.word	0x40023800
 8002330:	40020000 	.word	0x40020000
 8002334:	200008ec 	.word	0x200008ec
 8002338:	40026440 	.word	0x40026440
 800233c:	2000094c 	.word	0x2000094c
 8002340:	400264b8 	.word	0x400264b8

08002344 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8002344:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800237c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002348:	f7ff fe1a 	bl	8001f80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800234c:	480c      	ldr	r0, [pc, #48]	@ (8002380 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800234e:	490d      	ldr	r1, [pc, #52]	@ (8002384 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002350:	4a0d      	ldr	r2, [pc, #52]	@ (8002388 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002352:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002354:	e002      	b.n	800235c <LoopCopyDataInit>

08002356 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002356:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002358:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800235a:	3304      	adds	r3, #4

0800235c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800235c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800235e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002360:	d3f9      	bcc.n	8002356 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002362:	4a0a      	ldr	r2, [pc, #40]	@ (800238c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002364:	4c0a      	ldr	r4, [pc, #40]	@ (8002390 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002366:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002368:	e001      	b.n	800236e <LoopFillZerobss>

0800236a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800236a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800236c:	3204      	adds	r2, #4

0800236e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800236e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002370:	d3fb      	bcc.n	800236a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002372:	f004 fdd7 	bl	8006f24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002376:	f7ff f82b 	bl	80013d0 <main>
  bx  lr    
 800237a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800237c:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8002380:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002384:	2000041c 	.word	0x2000041c
  ldr r2, =_sidata
 8002388:	08006ffc 	.word	0x08006ffc
  ldr r2, =_sbss
 800238c:	2000041c 	.word	0x2000041c
  ldr r4, =_ebss
 8002390:	200009b0 	.word	0x200009b0

08002394 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002394:	e7fe      	b.n	8002394 <CAN1_RX0_IRQHandler>
	...

08002398 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800239c:	4b0e      	ldr	r3, [pc, #56]	@ (80023d8 <HAL_Init+0x40>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a0d      	ldr	r2, [pc, #52]	@ (80023d8 <HAL_Init+0x40>)
 80023a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80023a6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80023a8:	4b0b      	ldr	r3, [pc, #44]	@ (80023d8 <HAL_Init+0x40>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a0a      	ldr	r2, [pc, #40]	@ (80023d8 <HAL_Init+0x40>)
 80023ae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80023b2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023b4:	4b08      	ldr	r3, [pc, #32]	@ (80023d8 <HAL_Init+0x40>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a07      	ldr	r2, [pc, #28]	@ (80023d8 <HAL_Init+0x40>)
 80023ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023c0:	2003      	movs	r0, #3
 80023c2:	f000 ff7d 	bl	80032c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023c6:	200f      	movs	r0, #15
 80023c8:	f000 f808 	bl	80023dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023cc:	f7ff fd28 	bl	8001e20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023d0:	2300      	movs	r3, #0
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	40023c00 	.word	0x40023c00

080023dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b082      	sub	sp, #8
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023e4:	4b12      	ldr	r3, [pc, #72]	@ (8002430 <HAL_InitTick+0x54>)
 80023e6:	681a      	ldr	r2, [r3, #0]
 80023e8:	4b12      	ldr	r3, [pc, #72]	@ (8002434 <HAL_InitTick+0x58>)
 80023ea:	781b      	ldrb	r3, [r3, #0]
 80023ec:	4619      	mov	r1, r3
 80023ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80023f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80023fa:	4618      	mov	r0, r3
 80023fc:	f000 ff95 	bl	800332a <HAL_SYSTICK_Config>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d001      	beq.n	800240a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	e00e      	b.n	8002428 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2b0f      	cmp	r3, #15
 800240e:	d80a      	bhi.n	8002426 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002410:	2200      	movs	r2, #0
 8002412:	6879      	ldr	r1, [r7, #4]
 8002414:	f04f 30ff 	mov.w	r0, #4294967295
 8002418:	f000 ff5d 	bl	80032d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800241c:	4a06      	ldr	r2, [pc, #24]	@ (8002438 <HAL_InitTick+0x5c>)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002422:	2300      	movs	r3, #0
 8002424:	e000      	b.n	8002428 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002426:	2301      	movs	r3, #1
}
 8002428:	4618      	mov	r0, r3
 800242a:	3708      	adds	r7, #8
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}
 8002430:	2000000c 	.word	0x2000000c
 8002434:	20000418 	.word	0x20000418
 8002438:	20000414 	.word	0x20000414

0800243c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800243c:	b480      	push	{r7}
 800243e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002440:	4b06      	ldr	r3, [pc, #24]	@ (800245c <HAL_IncTick+0x20>)
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	461a      	mov	r2, r3
 8002446:	4b06      	ldr	r3, [pc, #24]	@ (8002460 <HAL_IncTick+0x24>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4413      	add	r3, r2
 800244c:	4a04      	ldr	r2, [pc, #16]	@ (8002460 <HAL_IncTick+0x24>)
 800244e:	6013      	str	r3, [r2, #0]
}
 8002450:	bf00      	nop
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr
 800245a:	bf00      	nop
 800245c:	20000418 	.word	0x20000418
 8002460:	200009ac 	.word	0x200009ac

08002464 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0
  return uwTick;
 8002468:	4b03      	ldr	r3, [pc, #12]	@ (8002478 <HAL_GetTick+0x14>)
 800246a:	681b      	ldr	r3, [r3, #0]
}
 800246c:	4618      	mov	r0, r3
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr
 8002476:	bf00      	nop
 8002478:	200009ac 	.word	0x200009ac

0800247c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b084      	sub	sp, #16
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002484:	f7ff ffee 	bl	8002464 <HAL_GetTick>
 8002488:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002494:	d005      	beq.n	80024a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002496:	4b0a      	ldr	r3, [pc, #40]	@ (80024c0 <HAL_Delay+0x44>)
 8002498:	781b      	ldrb	r3, [r3, #0]
 800249a:	461a      	mov	r2, r3
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	4413      	add	r3, r2
 80024a0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80024a2:	bf00      	nop
 80024a4:	f7ff ffde 	bl	8002464 <HAL_GetTick>
 80024a8:	4602      	mov	r2, r0
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	1ad3      	subs	r3, r2, r3
 80024ae:	68fa      	ldr	r2, [r7, #12]
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d8f7      	bhi.n	80024a4 <HAL_Delay+0x28>
  {
  }
}
 80024b4:	bf00      	nop
 80024b6:	bf00      	nop
 80024b8:	3710      	adds	r7, #16
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	20000418 	.word	0x20000418

080024c4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b084      	sub	sp, #16
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024cc:	2300      	movs	r3, #0
 80024ce:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d101      	bne.n	80024da <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80024d6:	2301      	movs	r3, #1
 80024d8:	e033      	b.n	8002542 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d109      	bne.n	80024f6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80024e2:	6878      	ldr	r0, [r7, #4]
 80024e4:	f7fe fae2 	bl	8000aac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2200      	movs	r2, #0
 80024ec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2200      	movs	r2, #0
 80024f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024fa:	f003 0310 	and.w	r3, r3, #16
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d118      	bne.n	8002534 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002506:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800250a:	f023 0302 	bic.w	r3, r3, #2
 800250e:	f043 0202 	orr.w	r2, r3, #2
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	f000 fc7a 	bl	8002e10 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2200      	movs	r2, #0
 8002520:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002526:	f023 0303 	bic.w	r3, r3, #3
 800252a:	f043 0201 	orr.w	r2, r3, #1
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	641a      	str	r2, [r3, #64]	@ 0x40
 8002532:	e001      	b.n	8002538 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002534:	2301      	movs	r3, #1
 8002536:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2200      	movs	r2, #0
 800253c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002540:	7bfb      	ldrb	r3, [r7, #15]
}
 8002542:	4618      	mov	r0, r3
 8002544:	3710      	adds	r7, #16
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
	...

0800254c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800254c:	b480      	push	{r7}
 800254e:	b085      	sub	sp, #20
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002554:	2300      	movs	r3, #0
 8002556:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800255e:	2b01      	cmp	r3, #1
 8002560:	d101      	bne.n	8002566 <HAL_ADC_Start+0x1a>
 8002562:	2302      	movs	r3, #2
 8002564:	e097      	b.n	8002696 <HAL_ADC_Start+0x14a>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2201      	movs	r2, #1
 800256a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	f003 0301 	and.w	r3, r3, #1
 8002578:	2b01      	cmp	r3, #1
 800257a:	d018      	beq.n	80025ae <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	689a      	ldr	r2, [r3, #8]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f042 0201 	orr.w	r2, r2, #1
 800258a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800258c:	4b45      	ldr	r3, [pc, #276]	@ (80026a4 <HAL_ADC_Start+0x158>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a45      	ldr	r2, [pc, #276]	@ (80026a8 <HAL_ADC_Start+0x15c>)
 8002592:	fba2 2303 	umull	r2, r3, r2, r3
 8002596:	0c9a      	lsrs	r2, r3, #18
 8002598:	4613      	mov	r3, r2
 800259a:	005b      	lsls	r3, r3, #1
 800259c:	4413      	add	r3, r2
 800259e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80025a0:	e002      	b.n	80025a8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	3b01      	subs	r3, #1
 80025a6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d1f9      	bne.n	80025a2 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	f003 0301 	and.w	r3, r3, #1
 80025b8:	2b01      	cmp	r3, #1
 80025ba:	d15f      	bne.n	800267c <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025c0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80025c4:	f023 0301 	bic.w	r3, r3, #1
 80025c8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d007      	beq.n	80025ee <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80025e6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025f2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80025fa:	d106      	bne.n	800260a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002600:	f023 0206 	bic.w	r2, r3, #6
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	645a      	str	r2, [r3, #68]	@ 0x44
 8002608:	e002      	b.n	8002610 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2200      	movs	r2, #0
 800260e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2200      	movs	r2, #0
 8002614:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002618:	4b24      	ldr	r3, [pc, #144]	@ (80026ac <HAL_ADC_Start+0x160>)
 800261a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002624:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	f003 031f 	and.w	r3, r3, #31
 800262e:	2b00      	cmp	r3, #0
 8002630:	d10f      	bne.n	8002652 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	689b      	ldr	r3, [r3, #8]
 8002638:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800263c:	2b00      	cmp	r3, #0
 800263e:	d129      	bne.n	8002694 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	689a      	ldr	r2, [r3, #8]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800264e:	609a      	str	r2, [r3, #8]
 8002650:	e020      	b.n	8002694 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a16      	ldr	r2, [pc, #88]	@ (80026b0 <HAL_ADC_Start+0x164>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d11b      	bne.n	8002694 <HAL_ADC_Start+0x148>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002666:	2b00      	cmp	r3, #0
 8002668:	d114      	bne.n	8002694 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	689a      	ldr	r2, [r3, #8]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002678:	609a      	str	r2, [r3, #8]
 800267a:	e00b      	b.n	8002694 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002680:	f043 0210 	orr.w	r2, r3, #16
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800268c:	f043 0201 	orr.w	r2, r3, #1
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002694:	2300      	movs	r3, #0
}
 8002696:	4618      	mov	r0, r3
 8002698:	3714      	adds	r7, #20
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr
 80026a2:	bf00      	nop
 80026a4:	2000000c 	.word	0x2000000c
 80026a8:	431bde83 	.word	0x431bde83
 80026ac:	40012300 	.word	0x40012300
 80026b0:	40012000 	.word	0x40012000

080026b4 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b086      	sub	sp, #24
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80026bc:	2300      	movs	r3, #0
 80026be:	617b      	str	r3, [r7, #20]
 80026c0:	2300      	movs	r3, #0
 80026c2:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	f003 0302 	and.w	r3, r3, #2
 80026da:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	f003 0320 	and.w	r3, r3, #32
 80026e2:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d049      	beq.n	800277e <HAL_ADC_IRQHandler+0xca>
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d046      	beq.n	800277e <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026f4:	f003 0310 	and.w	r3, r3, #16
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d105      	bne.n	8002708 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002700:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	689b      	ldr	r3, [r3, #8]
 800270e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002712:	2b00      	cmp	r3, #0
 8002714:	d12b      	bne.n	800276e <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800271a:	2b00      	cmp	r3, #0
 800271c:	d127      	bne.n	800276e <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002724:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002728:	2b00      	cmp	r3, #0
 800272a:	d006      	beq.n	800273a <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	689b      	ldr	r3, [r3, #8]
 8002732:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002736:	2b00      	cmp	r3, #0
 8002738:	d119      	bne.n	800276e <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	685a      	ldr	r2, [r3, #4]
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f022 0220 	bic.w	r2, r2, #32
 8002748:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800274e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800275a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800275e:	2b00      	cmp	r3, #0
 8002760:	d105      	bne.n	800276e <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002766:	f043 0201 	orr.w	r2, r3, #1
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800276e:	6878      	ldr	r0, [r7, #4]
 8002770:	f000 f9a4 	bl	8002abc <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f06f 0212 	mvn.w	r2, #18
 800277c:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	f003 0304 	and.w	r3, r3, #4
 8002784:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002786:	68bb      	ldr	r3, [r7, #8]
 8002788:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800278c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 800278e:	697b      	ldr	r3, [r7, #20]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d057      	beq.n	8002844 <HAL_ADC_IRQHandler+0x190>
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d054      	beq.n	8002844 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800279e:	f003 0310 	and.w	r3, r3, #16
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d105      	bne.n	80027b2 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027aa:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d139      	bne.n	8002834 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027c6:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d006      	beq.n	80027dc <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d12b      	bne.n	8002834 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d124      	bne.n	8002834 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d11d      	bne.n	8002834 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d119      	bne.n	8002834 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	685a      	ldr	r2, [r3, #4]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800280e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002814:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002820:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002824:	2b00      	cmp	r3, #0
 8002826:	d105      	bne.n	8002834 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800282c:	f043 0201 	orr.w	r2, r3, #1
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002834:	6878      	ldr	r0, [r7, #4]
 8002836:	f000 fc69 	bl	800310c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f06f 020c 	mvn.w	r2, #12
 8002842:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	f003 0301 	and.w	r3, r3, #1
 800284a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002852:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d017      	beq.n	800288a <HAL_ADC_IRQHandler+0x1d6>
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d014      	beq.n	800288a <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f003 0301 	and.w	r3, r3, #1
 800286a:	2b01      	cmp	r3, #1
 800286c:	d10d      	bne.n	800288a <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002872:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800287a:	6878      	ldr	r0, [r7, #4]
 800287c:	f000 f932 	bl	8002ae4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f06f 0201 	mvn.w	r2, #1
 8002888:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	f003 0320 	and.w	r3, r3, #32
 8002890:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002898:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d015      	beq.n	80028cc <HAL_ADC_IRQHandler+0x218>
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d012      	beq.n	80028cc <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028aa:	f043 0202 	orr.w	r2, r3, #2
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f06f 0220 	mvn.w	r2, #32
 80028ba:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 80028bc:	6878      	ldr	r0, [r7, #4]
 80028be:	f000 f91b 	bl	8002af8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f06f 0220 	mvn.w	r2, #32
 80028ca:	601a      	str	r2, [r3, #0]
  }
}
 80028cc:	bf00      	nop
 80028ce:	3718      	adds	r7, #24
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}

080028d4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b088      	sub	sp, #32
 80028d8:	af00      	add	r7, sp, #0
 80028da:	60f8      	str	r0, [r7, #12]
 80028dc:	60b9      	str	r1, [r7, #8]
 80028de:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80028e0:	2300      	movs	r3, #0
 80028e2:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028e4:	2300      	movs	r3, #0
 80028e6:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80028ee:	2b01      	cmp	r3, #1
 80028f0:	d101      	bne.n	80028f6 <HAL_ADC_Start_DMA+0x22>
 80028f2:	2302      	movs	r3, #2
 80028f4:	e0d0      	b.n	8002a98 <HAL_ADC_Start_DMA+0x1c4>
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2201      	movs	r2, #1
 80028fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	f003 0301 	and.w	r3, r3, #1
 8002908:	2b01      	cmp	r3, #1
 800290a:	d018      	beq.n	800293e <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	689a      	ldr	r2, [r3, #8]
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f042 0201 	orr.w	r2, r2, #1
 800291a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800291c:	4b60      	ldr	r3, [pc, #384]	@ (8002aa0 <HAL_ADC_Start_DMA+0x1cc>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a60      	ldr	r2, [pc, #384]	@ (8002aa4 <HAL_ADC_Start_DMA+0x1d0>)
 8002922:	fba2 2303 	umull	r2, r3, r2, r3
 8002926:	0c9a      	lsrs	r2, r3, #18
 8002928:	4613      	mov	r3, r2
 800292a:	005b      	lsls	r3, r3, #1
 800292c:	4413      	add	r3, r2
 800292e:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002930:	e002      	b.n	8002938 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	3b01      	subs	r3, #1
 8002936:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	2b00      	cmp	r3, #0
 800293c:	d1f9      	bne.n	8002932 <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002948:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800294c:	d107      	bne.n	800295e <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	689a      	ldr	r2, [r3, #8]
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800295c:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	f003 0301 	and.w	r3, r3, #1
 8002968:	2b01      	cmp	r3, #1
 800296a:	f040 8088 	bne.w	8002a7e <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002972:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002976:	f023 0301 	bic.w	r3, r3, #1
 800297a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800298c:	2b00      	cmp	r3, #0
 800298e:	d007      	beq.n	80029a0 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002994:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002998:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80029ac:	d106      	bne.n	80029bc <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029b2:	f023 0206 	bic.w	r2, r3, #6
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	645a      	str	r2, [r3, #68]	@ 0x44
 80029ba:	e002      	b.n	80029c2 <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	2200      	movs	r2, #0
 80029c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	2200      	movs	r2, #0
 80029c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80029ca:	4b37      	ldr	r3, [pc, #220]	@ (8002aa8 <HAL_ADC_Start_DMA+0x1d4>)
 80029cc:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029d2:	4a36      	ldr	r2, [pc, #216]	@ (8002aac <HAL_ADC_Start_DMA+0x1d8>)
 80029d4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029da:	4a35      	ldr	r2, [pc, #212]	@ (8002ab0 <HAL_ADC_Start_DMA+0x1dc>)
 80029dc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029e2:	4a34      	ldr	r2, [pc, #208]	@ (8002ab4 <HAL_ADC_Start_DMA+0x1e0>)
 80029e4:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80029ee:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	685a      	ldr	r2, [r3, #4]
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80029fe:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	689a      	ldr	r2, [r3, #8]
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a0e:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	334c      	adds	r3, #76	@ 0x4c
 8002a1a:	4619      	mov	r1, r3
 8002a1c:	68ba      	ldr	r2, [r7, #8]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	f000 fd3e 	bl	80034a0 <HAL_DMA_Start_IT>
 8002a24:	4603      	mov	r3, r0
 8002a26:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002a28:	69bb      	ldr	r3, [r7, #24]
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	f003 031f 	and.w	r3, r3, #31
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d10f      	bne.n	8002a54 <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	689b      	ldr	r3, [r3, #8]
 8002a3a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d129      	bne.n	8002a96 <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	689a      	ldr	r2, [r3, #8]
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002a50:	609a      	str	r2, [r3, #8]
 8002a52:	e020      	b.n	8002a96 <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a17      	ldr	r2, [pc, #92]	@ (8002ab8 <HAL_ADC_Start_DMA+0x1e4>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d11b      	bne.n	8002a96 <HAL_ADC_Start_DMA+0x1c2>
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d114      	bne.n	8002a96 <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	689a      	ldr	r2, [r3, #8]
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002a7a:	609a      	str	r2, [r3, #8]
 8002a7c:	e00b      	b.n	8002a96 <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a82:	f043 0210 	orr.w	r2, r3, #16
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a8e:	f043 0201 	orr.w	r2, r3, #1
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8002a96:	7ffb      	ldrb	r3, [r7, #31]
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	3720      	adds	r7, #32
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	2000000c 	.word	0x2000000c
 8002aa4:	431bde83 	.word	0x431bde83
 8002aa8:	40012300 	.word	0x40012300
 8002aac:	08003009 	.word	0x08003009
 8002ab0:	080030c3 	.word	0x080030c3
 8002ab4:	080030df 	.word	0x080030df
 8002ab8:	40012000 	.word	0x40012000

08002abc <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b083      	sub	sp, #12
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002ac4:	bf00      	nop
 8002ac6:	370c      	adds	r7, #12
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ace:	4770      	bx	lr

08002ad0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b083      	sub	sp, #12
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002ad8:	bf00      	nop
 8002ada:	370c      	adds	r7, #12
 8002adc:	46bd      	mov	sp, r7
 8002ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae2:	4770      	bx	lr

08002ae4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002aec:	bf00      	nop
 8002aee:	370c      	adds	r7, #12
 8002af0:	46bd      	mov	sp, r7
 8002af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af6:	4770      	bx	lr

08002af8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b083      	sub	sp, #12
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002b00:	bf00      	nop
 8002b02:	370c      	adds	r7, #12
 8002b04:	46bd      	mov	sp, r7
 8002b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0a:	4770      	bx	lr

08002b0c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b085      	sub	sp, #20
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
 8002b14:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002b16:	2300      	movs	r3, #0
 8002b18:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d101      	bne.n	8002b28 <HAL_ADC_ConfigChannel+0x1c>
 8002b24:	2302      	movs	r3, #2
 8002b26:	e105      	b.n	8002d34 <HAL_ADC_ConfigChannel+0x228>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	2b09      	cmp	r3, #9
 8002b36:	d925      	bls.n	8002b84 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	68d9      	ldr	r1, [r3, #12]
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	b29b      	uxth	r3, r3
 8002b44:	461a      	mov	r2, r3
 8002b46:	4613      	mov	r3, r2
 8002b48:	005b      	lsls	r3, r3, #1
 8002b4a:	4413      	add	r3, r2
 8002b4c:	3b1e      	subs	r3, #30
 8002b4e:	2207      	movs	r2, #7
 8002b50:	fa02 f303 	lsl.w	r3, r2, r3
 8002b54:	43da      	mvns	r2, r3
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	400a      	ands	r2, r1
 8002b5c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	68d9      	ldr	r1, [r3, #12]
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	689a      	ldr	r2, [r3, #8]
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	b29b      	uxth	r3, r3
 8002b6e:	4618      	mov	r0, r3
 8002b70:	4603      	mov	r3, r0
 8002b72:	005b      	lsls	r3, r3, #1
 8002b74:	4403      	add	r3, r0
 8002b76:	3b1e      	subs	r3, #30
 8002b78:	409a      	lsls	r2, r3
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	430a      	orrs	r2, r1
 8002b80:	60da      	str	r2, [r3, #12]
 8002b82:	e022      	b.n	8002bca <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	6919      	ldr	r1, [r3, #16]
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	b29b      	uxth	r3, r3
 8002b90:	461a      	mov	r2, r3
 8002b92:	4613      	mov	r3, r2
 8002b94:	005b      	lsls	r3, r3, #1
 8002b96:	4413      	add	r3, r2
 8002b98:	2207      	movs	r2, #7
 8002b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9e:	43da      	mvns	r2, r3
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	400a      	ands	r2, r1
 8002ba6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	6919      	ldr	r1, [r3, #16]
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	689a      	ldr	r2, [r3, #8]
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	b29b      	uxth	r3, r3
 8002bb8:	4618      	mov	r0, r3
 8002bba:	4603      	mov	r3, r0
 8002bbc:	005b      	lsls	r3, r3, #1
 8002bbe:	4403      	add	r3, r0
 8002bc0:	409a      	lsls	r2, r3
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	430a      	orrs	r2, r1
 8002bc8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	2b06      	cmp	r3, #6
 8002bd0:	d824      	bhi.n	8002c1c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	685a      	ldr	r2, [r3, #4]
 8002bdc:	4613      	mov	r3, r2
 8002bde:	009b      	lsls	r3, r3, #2
 8002be0:	4413      	add	r3, r2
 8002be2:	3b05      	subs	r3, #5
 8002be4:	221f      	movs	r2, #31
 8002be6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bea:	43da      	mvns	r2, r3
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	400a      	ands	r2, r1
 8002bf2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	b29b      	uxth	r3, r3
 8002c00:	4618      	mov	r0, r3
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	685a      	ldr	r2, [r3, #4]
 8002c06:	4613      	mov	r3, r2
 8002c08:	009b      	lsls	r3, r3, #2
 8002c0a:	4413      	add	r3, r2
 8002c0c:	3b05      	subs	r3, #5
 8002c0e:	fa00 f203 	lsl.w	r2, r0, r3
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	430a      	orrs	r2, r1
 8002c18:	635a      	str	r2, [r3, #52]	@ 0x34
 8002c1a:	e04c      	b.n	8002cb6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	2b0c      	cmp	r3, #12
 8002c22:	d824      	bhi.n	8002c6e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	685a      	ldr	r2, [r3, #4]
 8002c2e:	4613      	mov	r3, r2
 8002c30:	009b      	lsls	r3, r3, #2
 8002c32:	4413      	add	r3, r2
 8002c34:	3b23      	subs	r3, #35	@ 0x23
 8002c36:	221f      	movs	r2, #31
 8002c38:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3c:	43da      	mvns	r2, r3
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	400a      	ands	r2, r1
 8002c44:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	b29b      	uxth	r3, r3
 8002c52:	4618      	mov	r0, r3
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	685a      	ldr	r2, [r3, #4]
 8002c58:	4613      	mov	r3, r2
 8002c5a:	009b      	lsls	r3, r3, #2
 8002c5c:	4413      	add	r3, r2
 8002c5e:	3b23      	subs	r3, #35	@ 0x23
 8002c60:	fa00 f203 	lsl.w	r2, r0, r3
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	430a      	orrs	r2, r1
 8002c6a:	631a      	str	r2, [r3, #48]	@ 0x30
 8002c6c:	e023      	b.n	8002cb6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	685a      	ldr	r2, [r3, #4]
 8002c78:	4613      	mov	r3, r2
 8002c7a:	009b      	lsls	r3, r3, #2
 8002c7c:	4413      	add	r3, r2
 8002c7e:	3b41      	subs	r3, #65	@ 0x41
 8002c80:	221f      	movs	r2, #31
 8002c82:	fa02 f303 	lsl.w	r3, r2, r3
 8002c86:	43da      	mvns	r2, r3
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	400a      	ands	r2, r1
 8002c8e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	b29b      	uxth	r3, r3
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	685a      	ldr	r2, [r3, #4]
 8002ca2:	4613      	mov	r3, r2
 8002ca4:	009b      	lsls	r3, r3, #2
 8002ca6:	4413      	add	r3, r2
 8002ca8:	3b41      	subs	r3, #65	@ 0x41
 8002caa:	fa00 f203 	lsl.w	r2, r0, r3
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	430a      	orrs	r2, r1
 8002cb4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002cb6:	4b22      	ldr	r3, [pc, #136]	@ (8002d40 <HAL_ADC_ConfigChannel+0x234>)
 8002cb8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a21      	ldr	r2, [pc, #132]	@ (8002d44 <HAL_ADC_ConfigChannel+0x238>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d109      	bne.n	8002cd8 <HAL_ADC_ConfigChannel+0x1cc>
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	2b12      	cmp	r3, #18
 8002cca:	d105      	bne.n	8002cd8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a19      	ldr	r2, [pc, #100]	@ (8002d44 <HAL_ADC_ConfigChannel+0x238>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d123      	bne.n	8002d2a <HAL_ADC_ConfigChannel+0x21e>
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	2b10      	cmp	r3, #16
 8002ce8:	d003      	beq.n	8002cf2 <HAL_ADC_ConfigChannel+0x1e6>
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	2b11      	cmp	r3, #17
 8002cf0:	d11b      	bne.n	8002d2a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	2b10      	cmp	r3, #16
 8002d04:	d111      	bne.n	8002d2a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002d06:	4b10      	ldr	r3, [pc, #64]	@ (8002d48 <HAL_ADC_ConfigChannel+0x23c>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a10      	ldr	r2, [pc, #64]	@ (8002d4c <HAL_ADC_ConfigChannel+0x240>)
 8002d0c:	fba2 2303 	umull	r2, r3, r2, r3
 8002d10:	0c9a      	lsrs	r2, r3, #18
 8002d12:	4613      	mov	r3, r2
 8002d14:	009b      	lsls	r3, r3, #2
 8002d16:	4413      	add	r3, r2
 8002d18:	005b      	lsls	r3, r3, #1
 8002d1a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002d1c:	e002      	b.n	8002d24 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	3b01      	subs	r3, #1
 8002d22:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d1f9      	bne.n	8002d1e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002d32:	2300      	movs	r3, #0
}
 8002d34:	4618      	mov	r0, r3
 8002d36:	3714      	adds	r7, #20
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3e:	4770      	bx	lr
 8002d40:	40012300 	.word	0x40012300
 8002d44:	40012000 	.word	0x40012000
 8002d48:	2000000c 	.word	0x2000000c
 8002d4c:	431bde83 	.word	0x431bde83

08002d50 <HAL_ADC_AnalogWDGConfig>:
  * @param  AnalogWDGConfig  pointer to an ADC_AnalogWDGConfTypeDef structure
  *         that contains the configuration information of ADC analog watchdog.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, ADC_AnalogWDGConfTypeDef *AnalogWDGConfig)
{
 8002d50:	b480      	push	{r7}
 8002d52:	b083      	sub	sp, #12
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
 8002d58:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_RANGE(tmp, AnalogWDGConfig->HighThreshold));
  assert_param(IS_ADC_RANGE(tmp, AnalogWDGConfig->LowThreshold));
#endif /* USE_FULL_ASSERT  */

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d60:	2b01      	cmp	r3, #1
 8002d62:	d101      	bne.n	8002d68 <HAL_ADC_AnalogWDGConfig+0x18>
 8002d64:	2302      	movs	r3, #2
 8002d66:	e04d      	b.n	8002e04 <HAL_ADC_AnalogWDGConfig+0xb4>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (AnalogWDGConfig->ITMode == ENABLE)
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	7c1b      	ldrb	r3, [r3, #16]
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	d108      	bne.n	8002d8a <HAL_ADC_AnalogWDGConfig+0x3a>
  {
    /* Enable the ADC Analog watchdog interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_AWD);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	685a      	ldr	r2, [r3, #4]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002d86:	605a      	str	r2, [r3, #4]
 8002d88:	e007      	b.n	8002d9a <HAL_ADC_AnalogWDGConfig+0x4a>
  }
  else
  {
    /* Disable the ADC Analog watchdog interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_AWD);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	685a      	ldr	r2, [r3, #4]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002d98:	605a      	str	r2, [r3, #4]
  }

  /* Clear AWDEN, JAWDEN and AWDSGL bits */
  hadc->Instance->CR1 &=  ~(ADC_CR1_AWDSGL | ADC_CR1_JAWDEN | ADC_CR1_AWDEN);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	687a      	ldr	r2, [r7, #4]
 8002da2:	6812      	ldr	r2, [r2, #0]
 8002da4:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002da8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002dac:	6053      	str	r3, [r2, #4]

  /* Set the analog watchdog enable mode */
  hadc->Instance->CR1 |= AnalogWDGConfig->WatchdogMode;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	6859      	ldr	r1, [r3, #4]
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	681a      	ldr	r2, [r3, #0]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	430a      	orrs	r2, r1
 8002dbe:	605a      	str	r2, [r3, #4]

  /* Set the high threshold */
  hadc->Instance->HTR = AnalogWDGConfig->HighThreshold;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	683a      	ldr	r2, [r7, #0]
 8002dc6:	6852      	ldr	r2, [r2, #4]
 8002dc8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the low threshold */
  hadc->Instance->LTR = AnalogWDGConfig->LowThreshold;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	683a      	ldr	r2, [r7, #0]
 8002dd0:	6892      	ldr	r2, [r2, #8]
 8002dd2:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Clear the Analog watchdog channel select bits */
  hadc->Instance->CR1 &= ~ADC_CR1_AWDCH;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	685a      	ldr	r2, [r3, #4]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f022 021f 	bic.w	r2, r2, #31
 8002de2:	605a      	str	r2, [r3, #4]

  /* Set the Analog watchdog channel */
  hadc->Instance->CR1 |= (uint32_t)((uint16_t)(AnalogWDGConfig->Channel));
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	685a      	ldr	r2, [r3, #4]
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	68db      	ldr	r3, [r3, #12]
 8002dee:	b29b      	uxth	r3, r3
 8002df0:	4619      	mov	r1, r3
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	430a      	orrs	r2, r1
 8002df8:	605a      	str	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002e02:	2300      	movs	r3, #0
}
 8002e04:	4618      	mov	r0, r3
 8002e06:	370c      	adds	r7, #12
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0e:	4770      	bx	lr

08002e10 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b085      	sub	sp, #20
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e18:	4b79      	ldr	r3, [pc, #484]	@ (8003000 <ADC_Init+0x1f0>)
 8002e1a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	685a      	ldr	r2, [r3, #4]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	431a      	orrs	r2, r3
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	685a      	ldr	r2, [r3, #4]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e44:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	6859      	ldr	r1, [r3, #4]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	691b      	ldr	r3, [r3, #16]
 8002e50:	021a      	lsls	r2, r3, #8
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	430a      	orrs	r2, r1
 8002e58:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	685a      	ldr	r2, [r3, #4]
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002e68:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	6859      	ldr	r1, [r3, #4]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	689a      	ldr	r2, [r3, #8]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	430a      	orrs	r2, r1
 8002e7a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	689a      	ldr	r2, [r3, #8]
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e8a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	6899      	ldr	r1, [r3, #8]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	68da      	ldr	r2, [r3, #12]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	430a      	orrs	r2, r1
 8002e9c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ea2:	4a58      	ldr	r2, [pc, #352]	@ (8003004 <ADC_Init+0x1f4>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d022      	beq.n	8002eee <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	689a      	ldr	r2, [r3, #8]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002eb6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	6899      	ldr	r1, [r3, #8]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	430a      	orrs	r2, r1
 8002ec8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	689a      	ldr	r2, [r3, #8]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002ed8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	6899      	ldr	r1, [r3, #8]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	430a      	orrs	r2, r1
 8002eea:	609a      	str	r2, [r3, #8]
 8002eec:	e00f      	b.n	8002f0e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	689a      	ldr	r2, [r3, #8]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002efc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	689a      	ldr	r2, [r3, #8]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002f0c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	689a      	ldr	r2, [r3, #8]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f022 0202 	bic.w	r2, r2, #2
 8002f1c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	6899      	ldr	r1, [r3, #8]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	7e1b      	ldrb	r3, [r3, #24]
 8002f28:	005a      	lsls	r2, r3, #1
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	430a      	orrs	r2, r1
 8002f30:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d01b      	beq.n	8002f74 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	685a      	ldr	r2, [r3, #4]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f4a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	685a      	ldr	r2, [r3, #4]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002f5a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	6859      	ldr	r1, [r3, #4]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f66:	3b01      	subs	r3, #1
 8002f68:	035a      	lsls	r2, r3, #13
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	430a      	orrs	r2, r1
 8002f70:	605a      	str	r2, [r3, #4]
 8002f72:	e007      	b.n	8002f84 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	685a      	ldr	r2, [r3, #4]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f82:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002f92:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	69db      	ldr	r3, [r3, #28]
 8002f9e:	3b01      	subs	r3, #1
 8002fa0:	051a      	lsls	r2, r3, #20
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	430a      	orrs	r2, r1
 8002fa8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	689a      	ldr	r2, [r3, #8]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002fb8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	6899      	ldr	r1, [r3, #8]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002fc6:	025a      	lsls	r2, r3, #9
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	430a      	orrs	r2, r1
 8002fce:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	689a      	ldr	r2, [r3, #8]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002fde:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	6899      	ldr	r1, [r3, #8]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	695b      	ldr	r3, [r3, #20]
 8002fea:	029a      	lsls	r2, r3, #10
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	430a      	orrs	r2, r1
 8002ff2:	609a      	str	r2, [r3, #8]
}
 8002ff4:	bf00      	nop
 8002ff6:	3714      	adds	r7, #20
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffe:	4770      	bx	lr
 8003000:	40012300 	.word	0x40012300
 8003004:	0f000001 	.word	0x0f000001

08003008 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b084      	sub	sp, #16
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003014:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800301a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800301e:	2b00      	cmp	r3, #0
 8003020:	d13c      	bne.n	800309c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003026:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	689b      	ldr	r3, [r3, #8]
 8003034:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003038:	2b00      	cmp	r3, #0
 800303a:	d12b      	bne.n	8003094 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003040:	2b00      	cmp	r3, #0
 8003042:	d127      	bne.n	8003094 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800304a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800304e:	2b00      	cmp	r3, #0
 8003050:	d006      	beq.n	8003060 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	689b      	ldr	r3, [r3, #8]
 8003058:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800305c:	2b00      	cmp	r3, #0
 800305e:	d119      	bne.n	8003094 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	685a      	ldr	r2, [r3, #4]
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f022 0220 	bic.w	r2, r2, #32
 800306e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003074:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003080:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003084:	2b00      	cmp	r3, #0
 8003086:	d105      	bne.n	8003094 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800308c:	f043 0201 	orr.w	r2, r3, #1
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003094:	68f8      	ldr	r0, [r7, #12]
 8003096:	f7ff fd11 	bl	8002abc <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800309a:	e00e      	b.n	80030ba <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a0:	f003 0310 	and.w	r3, r3, #16
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d003      	beq.n	80030b0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80030a8:	68f8      	ldr	r0, [r7, #12]
 80030aa:	f7ff fd25 	bl	8002af8 <HAL_ADC_ErrorCallback>
}
 80030ae:	e004      	b.n	80030ba <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030b6:	6878      	ldr	r0, [r7, #4]
 80030b8:	4798      	blx	r3
}
 80030ba:	bf00      	nop
 80030bc:	3710      	adds	r7, #16
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}

080030c2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80030c2:	b580      	push	{r7, lr}
 80030c4:	b084      	sub	sp, #16
 80030c6:	af00      	add	r7, sp, #0
 80030c8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030ce:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80030d0:	68f8      	ldr	r0, [r7, #12]
 80030d2:	f7ff fcfd 	bl	8002ad0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80030d6:	bf00      	nop
 80030d8:	3710      	adds	r7, #16
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}

080030de <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80030de:	b580      	push	{r7, lr}
 80030e0:	b084      	sub	sp, #16
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030ea:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2240      	movs	r2, #64	@ 0x40
 80030f0:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030f6:	f043 0204 	orr.w	r2, r3, #4
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80030fe:	68f8      	ldr	r0, [r7, #12]
 8003100:	f7ff fcfa 	bl	8002af8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003104:	bf00      	nop
 8003106:	3710      	adds	r7, #16
 8003108:	46bd      	mov	sp, r7
 800310a:	bd80      	pop	{r7, pc}

0800310c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800310c:	b480      	push	{r7}
 800310e:	b083      	sub	sp, #12
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003114:	bf00      	nop
 8003116:	370c      	adds	r7, #12
 8003118:	46bd      	mov	sp, r7
 800311a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311e:	4770      	bx	lr

08003120 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003120:	b480      	push	{r7}
 8003122:	b085      	sub	sp, #20
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	f003 0307 	and.w	r3, r3, #7
 800312e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003130:	4b0c      	ldr	r3, [pc, #48]	@ (8003164 <__NVIC_SetPriorityGrouping+0x44>)
 8003132:	68db      	ldr	r3, [r3, #12]
 8003134:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003136:	68ba      	ldr	r2, [r7, #8]
 8003138:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800313c:	4013      	ands	r3, r2
 800313e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003148:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800314c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003150:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003152:	4a04      	ldr	r2, [pc, #16]	@ (8003164 <__NVIC_SetPriorityGrouping+0x44>)
 8003154:	68bb      	ldr	r3, [r7, #8]
 8003156:	60d3      	str	r3, [r2, #12]
}
 8003158:	bf00      	nop
 800315a:	3714      	adds	r7, #20
 800315c:	46bd      	mov	sp, r7
 800315e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003162:	4770      	bx	lr
 8003164:	e000ed00 	.word	0xe000ed00

08003168 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003168:	b480      	push	{r7}
 800316a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800316c:	4b04      	ldr	r3, [pc, #16]	@ (8003180 <__NVIC_GetPriorityGrouping+0x18>)
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	0a1b      	lsrs	r3, r3, #8
 8003172:	f003 0307 	and.w	r3, r3, #7
}
 8003176:	4618      	mov	r0, r3
 8003178:	46bd      	mov	sp, r7
 800317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317e:	4770      	bx	lr
 8003180:	e000ed00 	.word	0xe000ed00

08003184 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003184:	b480      	push	{r7}
 8003186:	b083      	sub	sp, #12
 8003188:	af00      	add	r7, sp, #0
 800318a:	4603      	mov	r3, r0
 800318c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800318e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003192:	2b00      	cmp	r3, #0
 8003194:	db0b      	blt.n	80031ae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003196:	79fb      	ldrb	r3, [r7, #7]
 8003198:	f003 021f 	and.w	r2, r3, #31
 800319c:	4907      	ldr	r1, [pc, #28]	@ (80031bc <__NVIC_EnableIRQ+0x38>)
 800319e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031a2:	095b      	lsrs	r3, r3, #5
 80031a4:	2001      	movs	r0, #1
 80031a6:	fa00 f202 	lsl.w	r2, r0, r2
 80031aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80031ae:	bf00      	nop
 80031b0:	370c      	adds	r7, #12
 80031b2:	46bd      	mov	sp, r7
 80031b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b8:	4770      	bx	lr
 80031ba:	bf00      	nop
 80031bc:	e000e100 	.word	0xe000e100

080031c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80031c0:	b480      	push	{r7}
 80031c2:	b083      	sub	sp, #12
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	4603      	mov	r3, r0
 80031c8:	6039      	str	r1, [r7, #0]
 80031ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	db0a      	blt.n	80031ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	b2da      	uxtb	r2, r3
 80031d8:	490c      	ldr	r1, [pc, #48]	@ (800320c <__NVIC_SetPriority+0x4c>)
 80031da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031de:	0112      	lsls	r2, r2, #4
 80031e0:	b2d2      	uxtb	r2, r2
 80031e2:	440b      	add	r3, r1
 80031e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80031e8:	e00a      	b.n	8003200 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	b2da      	uxtb	r2, r3
 80031ee:	4908      	ldr	r1, [pc, #32]	@ (8003210 <__NVIC_SetPriority+0x50>)
 80031f0:	79fb      	ldrb	r3, [r7, #7]
 80031f2:	f003 030f 	and.w	r3, r3, #15
 80031f6:	3b04      	subs	r3, #4
 80031f8:	0112      	lsls	r2, r2, #4
 80031fa:	b2d2      	uxtb	r2, r2
 80031fc:	440b      	add	r3, r1
 80031fe:	761a      	strb	r2, [r3, #24]
}
 8003200:	bf00      	nop
 8003202:	370c      	adds	r7, #12
 8003204:	46bd      	mov	sp, r7
 8003206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320a:	4770      	bx	lr
 800320c:	e000e100 	.word	0xe000e100
 8003210:	e000ed00 	.word	0xe000ed00

08003214 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003214:	b480      	push	{r7}
 8003216:	b089      	sub	sp, #36	@ 0x24
 8003218:	af00      	add	r7, sp, #0
 800321a:	60f8      	str	r0, [r7, #12]
 800321c:	60b9      	str	r1, [r7, #8]
 800321e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	f003 0307 	and.w	r3, r3, #7
 8003226:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003228:	69fb      	ldr	r3, [r7, #28]
 800322a:	f1c3 0307 	rsb	r3, r3, #7
 800322e:	2b04      	cmp	r3, #4
 8003230:	bf28      	it	cs
 8003232:	2304      	movcs	r3, #4
 8003234:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003236:	69fb      	ldr	r3, [r7, #28]
 8003238:	3304      	adds	r3, #4
 800323a:	2b06      	cmp	r3, #6
 800323c:	d902      	bls.n	8003244 <NVIC_EncodePriority+0x30>
 800323e:	69fb      	ldr	r3, [r7, #28]
 8003240:	3b03      	subs	r3, #3
 8003242:	e000      	b.n	8003246 <NVIC_EncodePriority+0x32>
 8003244:	2300      	movs	r3, #0
 8003246:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003248:	f04f 32ff 	mov.w	r2, #4294967295
 800324c:	69bb      	ldr	r3, [r7, #24]
 800324e:	fa02 f303 	lsl.w	r3, r2, r3
 8003252:	43da      	mvns	r2, r3
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	401a      	ands	r2, r3
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800325c:	f04f 31ff 	mov.w	r1, #4294967295
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	fa01 f303 	lsl.w	r3, r1, r3
 8003266:	43d9      	mvns	r1, r3
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800326c:	4313      	orrs	r3, r2
         );
}
 800326e:	4618      	mov	r0, r3
 8003270:	3724      	adds	r7, #36	@ 0x24
 8003272:	46bd      	mov	sp, r7
 8003274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003278:	4770      	bx	lr
	...

0800327c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b082      	sub	sp, #8
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	3b01      	subs	r3, #1
 8003288:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800328c:	d301      	bcc.n	8003292 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800328e:	2301      	movs	r3, #1
 8003290:	e00f      	b.n	80032b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003292:	4a0a      	ldr	r2, [pc, #40]	@ (80032bc <SysTick_Config+0x40>)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	3b01      	subs	r3, #1
 8003298:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800329a:	210f      	movs	r1, #15
 800329c:	f04f 30ff 	mov.w	r0, #4294967295
 80032a0:	f7ff ff8e 	bl	80031c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032a4:	4b05      	ldr	r3, [pc, #20]	@ (80032bc <SysTick_Config+0x40>)
 80032a6:	2200      	movs	r2, #0
 80032a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032aa:	4b04      	ldr	r3, [pc, #16]	@ (80032bc <SysTick_Config+0x40>)
 80032ac:	2207      	movs	r2, #7
 80032ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80032b0:	2300      	movs	r3, #0
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	3708      	adds	r7, #8
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}
 80032ba:	bf00      	nop
 80032bc:	e000e010 	.word	0xe000e010

080032c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b082      	sub	sp, #8
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80032c8:	6878      	ldr	r0, [r7, #4]
 80032ca:	f7ff ff29 	bl	8003120 <__NVIC_SetPriorityGrouping>
}
 80032ce:	bf00      	nop
 80032d0:	3708      	adds	r7, #8
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}

080032d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80032d6:	b580      	push	{r7, lr}
 80032d8:	b086      	sub	sp, #24
 80032da:	af00      	add	r7, sp, #0
 80032dc:	4603      	mov	r3, r0
 80032de:	60b9      	str	r1, [r7, #8]
 80032e0:	607a      	str	r2, [r7, #4]
 80032e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80032e4:	2300      	movs	r3, #0
 80032e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80032e8:	f7ff ff3e 	bl	8003168 <__NVIC_GetPriorityGrouping>
 80032ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80032ee:	687a      	ldr	r2, [r7, #4]
 80032f0:	68b9      	ldr	r1, [r7, #8]
 80032f2:	6978      	ldr	r0, [r7, #20]
 80032f4:	f7ff ff8e 	bl	8003214 <NVIC_EncodePriority>
 80032f8:	4602      	mov	r2, r0
 80032fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032fe:	4611      	mov	r1, r2
 8003300:	4618      	mov	r0, r3
 8003302:	f7ff ff5d 	bl	80031c0 <__NVIC_SetPriority>
}
 8003306:	bf00      	nop
 8003308:	3718      	adds	r7, #24
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}

0800330e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800330e:	b580      	push	{r7, lr}
 8003310:	b082      	sub	sp, #8
 8003312:	af00      	add	r7, sp, #0
 8003314:	4603      	mov	r3, r0
 8003316:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003318:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800331c:	4618      	mov	r0, r3
 800331e:	f7ff ff31 	bl	8003184 <__NVIC_EnableIRQ>
}
 8003322:	bf00      	nop
 8003324:	3708      	adds	r7, #8
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}

0800332a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800332a:	b580      	push	{r7, lr}
 800332c:	b082      	sub	sp, #8
 800332e:	af00      	add	r7, sp, #0
 8003330:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f7ff ffa2 	bl	800327c <SysTick_Config>
 8003338:	4603      	mov	r3, r0
}
 800333a:	4618      	mov	r0, r3
 800333c:	3708      	adds	r7, #8
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}
	...

08003344 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b086      	sub	sp, #24
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800334c:	2300      	movs	r3, #0
 800334e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003350:	f7ff f888 	bl	8002464 <HAL_GetTick>
 8003354:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d101      	bne.n	8003360 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800335c:	2301      	movs	r3, #1
 800335e:	e099      	b.n	8003494 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2202      	movs	r2, #2
 8003364:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2200      	movs	r2, #0
 800336c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f022 0201 	bic.w	r2, r2, #1
 800337e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003380:	e00f      	b.n	80033a2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003382:	f7ff f86f 	bl	8002464 <HAL_GetTick>
 8003386:	4602      	mov	r2, r0
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	1ad3      	subs	r3, r2, r3
 800338c:	2b05      	cmp	r3, #5
 800338e:	d908      	bls.n	80033a2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2220      	movs	r2, #32
 8003394:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2203      	movs	r2, #3
 800339a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800339e:	2303      	movs	r3, #3
 80033a0:	e078      	b.n	8003494 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f003 0301 	and.w	r3, r3, #1
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d1e8      	bne.n	8003382 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80033b8:	697a      	ldr	r2, [r7, #20]
 80033ba:	4b38      	ldr	r3, [pc, #224]	@ (800349c <HAL_DMA_Init+0x158>)
 80033bc:	4013      	ands	r3, r2
 80033be:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	685a      	ldr	r2, [r3, #4]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80033ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	691b      	ldr	r3, [r3, #16]
 80033d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033da:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	699b      	ldr	r3, [r3, #24]
 80033e0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033e6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6a1b      	ldr	r3, [r3, #32]
 80033ec:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80033ee:	697a      	ldr	r2, [r7, #20]
 80033f0:	4313      	orrs	r3, r2
 80033f2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033f8:	2b04      	cmp	r3, #4
 80033fa:	d107      	bne.n	800340c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003404:	4313      	orrs	r3, r2
 8003406:	697a      	ldr	r2, [r7, #20]
 8003408:	4313      	orrs	r3, r2
 800340a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	697a      	ldr	r2, [r7, #20]
 8003412:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	695b      	ldr	r3, [r3, #20]
 800341a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	f023 0307 	bic.w	r3, r3, #7
 8003422:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003428:	697a      	ldr	r2, [r7, #20]
 800342a:	4313      	orrs	r3, r2
 800342c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003432:	2b04      	cmp	r3, #4
 8003434:	d117      	bne.n	8003466 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800343a:	697a      	ldr	r2, [r7, #20]
 800343c:	4313      	orrs	r3, r2
 800343e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003444:	2b00      	cmp	r3, #0
 8003446:	d00e      	beq.n	8003466 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	f000 fb01 	bl	8003a50 <DMA_CheckFifoParam>
 800344e:	4603      	mov	r3, r0
 8003450:	2b00      	cmp	r3, #0
 8003452:	d008      	beq.n	8003466 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2240      	movs	r2, #64	@ 0x40
 8003458:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2201      	movs	r2, #1
 800345e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003462:	2301      	movs	r3, #1
 8003464:	e016      	b.n	8003494 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	697a      	ldr	r2, [r7, #20]
 800346c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800346e:	6878      	ldr	r0, [r7, #4]
 8003470:	f000 fab8 	bl	80039e4 <DMA_CalcBaseAndBitshift>
 8003474:	4603      	mov	r3, r0
 8003476:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800347c:	223f      	movs	r2, #63	@ 0x3f
 800347e:	409a      	lsls	r2, r3
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2200      	movs	r2, #0
 8003488:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2201      	movs	r2, #1
 800348e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003492:	2300      	movs	r3, #0
}
 8003494:	4618      	mov	r0, r3
 8003496:	3718      	adds	r7, #24
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}
 800349c:	f010803f 	.word	0xf010803f

080034a0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b086      	sub	sp, #24
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	60f8      	str	r0, [r7, #12]
 80034a8:	60b9      	str	r1, [r7, #8]
 80034aa:	607a      	str	r2, [r7, #4]
 80034ac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80034ae:	2300      	movs	r3, #0
 80034b0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034b6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80034be:	2b01      	cmp	r3, #1
 80034c0:	d101      	bne.n	80034c6 <HAL_DMA_Start_IT+0x26>
 80034c2:	2302      	movs	r3, #2
 80034c4:	e040      	b.n	8003548 <HAL_DMA_Start_IT+0xa8>
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2201      	movs	r2, #1
 80034ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80034d4:	b2db      	uxtb	r3, r3
 80034d6:	2b01      	cmp	r3, #1
 80034d8:	d12f      	bne.n	800353a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	2202      	movs	r2, #2
 80034de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2200      	movs	r2, #0
 80034e6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	687a      	ldr	r2, [r7, #4]
 80034ec:	68b9      	ldr	r1, [r7, #8]
 80034ee:	68f8      	ldr	r0, [r7, #12]
 80034f0:	f000 fa4a 	bl	8003988 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034f8:	223f      	movs	r2, #63	@ 0x3f
 80034fa:	409a      	lsls	r2, r3
 80034fc:	693b      	ldr	r3, [r7, #16]
 80034fe:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f042 0216 	orr.w	r2, r2, #22
 800350e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003514:	2b00      	cmp	r3, #0
 8003516:	d007      	beq.n	8003528 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f042 0208 	orr.w	r2, r2, #8
 8003526:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f042 0201 	orr.w	r2, r2, #1
 8003536:	601a      	str	r2, [r3, #0]
 8003538:	e005      	b.n	8003546 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	2200      	movs	r2, #0
 800353e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003542:	2302      	movs	r3, #2
 8003544:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003546:	7dfb      	ldrb	r3, [r7, #23]
}
 8003548:	4618      	mov	r0, r3
 800354a:	3718      	adds	r7, #24
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}

08003550 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b084      	sub	sp, #16
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800355c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800355e:	f7fe ff81 	bl	8002464 <HAL_GetTick>
 8003562:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800356a:	b2db      	uxtb	r3, r3
 800356c:	2b02      	cmp	r3, #2
 800356e:	d008      	beq.n	8003582 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2280      	movs	r2, #128	@ 0x80
 8003574:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2200      	movs	r2, #0
 800357a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	e052      	b.n	8003628 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	681a      	ldr	r2, [r3, #0]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f022 0216 	bic.w	r2, r2, #22
 8003590:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	695a      	ldr	r2, [r3, #20]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80035a0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d103      	bne.n	80035b2 <HAL_DMA_Abort+0x62>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d007      	beq.n	80035c2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f022 0208 	bic.w	r2, r2, #8
 80035c0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	681a      	ldr	r2, [r3, #0]
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f022 0201 	bic.w	r2, r2, #1
 80035d0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035d2:	e013      	b.n	80035fc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80035d4:	f7fe ff46 	bl	8002464 <HAL_GetTick>
 80035d8:	4602      	mov	r2, r0
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	1ad3      	subs	r3, r2, r3
 80035de:	2b05      	cmp	r3, #5
 80035e0:	d90c      	bls.n	80035fc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2220      	movs	r2, #32
 80035e6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2203      	movs	r2, #3
 80035ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2200      	movs	r2, #0
 80035f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80035f8:	2303      	movs	r3, #3
 80035fa:	e015      	b.n	8003628 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f003 0301 	and.w	r3, r3, #1
 8003606:	2b00      	cmp	r3, #0
 8003608:	d1e4      	bne.n	80035d4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800360e:	223f      	movs	r2, #63	@ 0x3f
 8003610:	409a      	lsls	r2, r3
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2201      	movs	r2, #1
 800361a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2200      	movs	r2, #0
 8003622:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003626:	2300      	movs	r3, #0
}
 8003628:	4618      	mov	r0, r3
 800362a:	3710      	adds	r7, #16
 800362c:	46bd      	mov	sp, r7
 800362e:	bd80      	pop	{r7, pc}

08003630 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003630:	b480      	push	{r7}
 8003632:	b083      	sub	sp, #12
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800363e:	b2db      	uxtb	r3, r3
 8003640:	2b02      	cmp	r3, #2
 8003642:	d004      	beq.n	800364e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2280      	movs	r2, #128	@ 0x80
 8003648:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e00c      	b.n	8003668 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2205      	movs	r2, #5
 8003652:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f022 0201 	bic.w	r2, r2, #1
 8003664:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003666:	2300      	movs	r3, #0
}
 8003668:	4618      	mov	r0, r3
 800366a:	370c      	adds	r7, #12
 800366c:	46bd      	mov	sp, r7
 800366e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003672:	4770      	bx	lr

08003674 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b086      	sub	sp, #24
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800367c:	2300      	movs	r3, #0
 800367e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003680:	4b8e      	ldr	r3, [pc, #568]	@ (80038bc <HAL_DMA_IRQHandler+0x248>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4a8e      	ldr	r2, [pc, #568]	@ (80038c0 <HAL_DMA_IRQHandler+0x24c>)
 8003686:	fba2 2303 	umull	r2, r3, r2, r3
 800368a:	0a9b      	lsrs	r3, r3, #10
 800368c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003692:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800369e:	2208      	movs	r2, #8
 80036a0:	409a      	lsls	r2, r3
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	4013      	ands	r3, r2
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d01a      	beq.n	80036e0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f003 0304 	and.w	r3, r3, #4
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d013      	beq.n	80036e0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681a      	ldr	r2, [r3, #0]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f022 0204 	bic.w	r2, r2, #4
 80036c6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036cc:	2208      	movs	r2, #8
 80036ce:	409a      	lsls	r2, r3
 80036d0:	693b      	ldr	r3, [r7, #16]
 80036d2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036d8:	f043 0201 	orr.w	r2, r3, #1
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036e4:	2201      	movs	r2, #1
 80036e6:	409a      	lsls	r2, r3
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	4013      	ands	r3, r2
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d012      	beq.n	8003716 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	695b      	ldr	r3, [r3, #20]
 80036f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d00b      	beq.n	8003716 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003702:	2201      	movs	r2, #1
 8003704:	409a      	lsls	r2, r3
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800370e:	f043 0202 	orr.w	r2, r3, #2
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800371a:	2204      	movs	r2, #4
 800371c:	409a      	lsls	r2, r3
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	4013      	ands	r3, r2
 8003722:	2b00      	cmp	r3, #0
 8003724:	d012      	beq.n	800374c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f003 0302 	and.w	r3, r3, #2
 8003730:	2b00      	cmp	r3, #0
 8003732:	d00b      	beq.n	800374c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003738:	2204      	movs	r2, #4
 800373a:	409a      	lsls	r2, r3
 800373c:	693b      	ldr	r3, [r7, #16]
 800373e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003744:	f043 0204 	orr.w	r2, r3, #4
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003750:	2210      	movs	r2, #16
 8003752:	409a      	lsls	r2, r3
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	4013      	ands	r3, r2
 8003758:	2b00      	cmp	r3, #0
 800375a:	d043      	beq.n	80037e4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 0308 	and.w	r3, r3, #8
 8003766:	2b00      	cmp	r3, #0
 8003768:	d03c      	beq.n	80037e4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800376e:	2210      	movs	r2, #16
 8003770:	409a      	lsls	r2, r3
 8003772:	693b      	ldr	r3, [r7, #16]
 8003774:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003780:	2b00      	cmp	r3, #0
 8003782:	d018      	beq.n	80037b6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800378e:	2b00      	cmp	r3, #0
 8003790:	d108      	bne.n	80037a4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003796:	2b00      	cmp	r3, #0
 8003798:	d024      	beq.n	80037e4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800379e:	6878      	ldr	r0, [r7, #4]
 80037a0:	4798      	blx	r3
 80037a2:	e01f      	b.n	80037e4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d01b      	beq.n	80037e4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037b0:	6878      	ldr	r0, [r7, #4]
 80037b2:	4798      	blx	r3
 80037b4:	e016      	b.n	80037e4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d107      	bne.n	80037d4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	681a      	ldr	r2, [r3, #0]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f022 0208 	bic.w	r2, r2, #8
 80037d2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d003      	beq.n	80037e4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e0:	6878      	ldr	r0, [r7, #4]
 80037e2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037e8:	2220      	movs	r2, #32
 80037ea:	409a      	lsls	r2, r3
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	4013      	ands	r3, r2
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	f000 808f 	beq.w	8003914 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f003 0310 	and.w	r3, r3, #16
 8003800:	2b00      	cmp	r3, #0
 8003802:	f000 8087 	beq.w	8003914 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800380a:	2220      	movs	r2, #32
 800380c:	409a      	lsls	r2, r3
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003818:	b2db      	uxtb	r3, r3
 800381a:	2b05      	cmp	r3, #5
 800381c:	d136      	bne.n	800388c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	681a      	ldr	r2, [r3, #0]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f022 0216 	bic.w	r2, r2, #22
 800382c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	695a      	ldr	r2, [r3, #20]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800383c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003842:	2b00      	cmp	r3, #0
 8003844:	d103      	bne.n	800384e <HAL_DMA_IRQHandler+0x1da>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800384a:	2b00      	cmp	r3, #0
 800384c:	d007      	beq.n	800385e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	681a      	ldr	r2, [r3, #0]
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f022 0208 	bic.w	r2, r2, #8
 800385c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003862:	223f      	movs	r2, #63	@ 0x3f
 8003864:	409a      	lsls	r2, r3
 8003866:	693b      	ldr	r3, [r7, #16]
 8003868:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2201      	movs	r2, #1
 800386e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2200      	movs	r2, #0
 8003876:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800387e:	2b00      	cmp	r3, #0
 8003880:	d07e      	beq.n	8003980 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003886:	6878      	ldr	r0, [r7, #4]
 8003888:	4798      	blx	r3
        }
        return;
 800388a:	e079      	b.n	8003980 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003896:	2b00      	cmp	r3, #0
 8003898:	d01d      	beq.n	80038d6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d10d      	bne.n	80038c4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d031      	beq.n	8003914 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038b4:	6878      	ldr	r0, [r7, #4]
 80038b6:	4798      	blx	r3
 80038b8:	e02c      	b.n	8003914 <HAL_DMA_IRQHandler+0x2a0>
 80038ba:	bf00      	nop
 80038bc:	2000000c 	.word	0x2000000c
 80038c0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d023      	beq.n	8003914 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038d0:	6878      	ldr	r0, [r7, #4]
 80038d2:	4798      	blx	r3
 80038d4:	e01e      	b.n	8003914 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d10f      	bne.n	8003904 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f022 0210 	bic.w	r2, r2, #16
 80038f2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2201      	movs	r2, #1
 80038f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2200      	movs	r2, #0
 8003900:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003908:	2b00      	cmp	r3, #0
 800390a:	d003      	beq.n	8003914 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003910:	6878      	ldr	r0, [r7, #4]
 8003912:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003918:	2b00      	cmp	r3, #0
 800391a:	d032      	beq.n	8003982 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003920:	f003 0301 	and.w	r3, r3, #1
 8003924:	2b00      	cmp	r3, #0
 8003926:	d022      	beq.n	800396e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2205      	movs	r2, #5
 800392c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f022 0201 	bic.w	r2, r2, #1
 800393e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	3301      	adds	r3, #1
 8003944:	60bb      	str	r3, [r7, #8]
 8003946:	697a      	ldr	r2, [r7, #20]
 8003948:	429a      	cmp	r2, r3
 800394a:	d307      	bcc.n	800395c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f003 0301 	and.w	r3, r3, #1
 8003956:	2b00      	cmp	r3, #0
 8003958:	d1f2      	bne.n	8003940 <HAL_DMA_IRQHandler+0x2cc>
 800395a:	e000      	b.n	800395e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800395c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2201      	movs	r2, #1
 8003962:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003972:	2b00      	cmp	r3, #0
 8003974:	d005      	beq.n	8003982 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800397a:	6878      	ldr	r0, [r7, #4]
 800397c:	4798      	blx	r3
 800397e:	e000      	b.n	8003982 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003980:	bf00      	nop
    }
  }
}
 8003982:	3718      	adds	r7, #24
 8003984:	46bd      	mov	sp, r7
 8003986:	bd80      	pop	{r7, pc}

08003988 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003988:	b480      	push	{r7}
 800398a:	b085      	sub	sp, #20
 800398c:	af00      	add	r7, sp, #0
 800398e:	60f8      	str	r0, [r7, #12]
 8003990:	60b9      	str	r1, [r7, #8]
 8003992:	607a      	str	r2, [r7, #4]
 8003994:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	681a      	ldr	r2, [r3, #0]
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80039a4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	683a      	ldr	r2, [r7, #0]
 80039ac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	2b40      	cmp	r3, #64	@ 0x40
 80039b4:	d108      	bne.n	80039c8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	687a      	ldr	r2, [r7, #4]
 80039bc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	68ba      	ldr	r2, [r7, #8]
 80039c4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80039c6:	e007      	b.n	80039d8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	68ba      	ldr	r2, [r7, #8]
 80039ce:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	687a      	ldr	r2, [r7, #4]
 80039d6:	60da      	str	r2, [r3, #12]
}
 80039d8:	bf00      	nop
 80039da:	3714      	adds	r7, #20
 80039dc:	46bd      	mov	sp, r7
 80039de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e2:	4770      	bx	lr

080039e4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b085      	sub	sp, #20
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	b2db      	uxtb	r3, r3
 80039f2:	3b10      	subs	r3, #16
 80039f4:	4a14      	ldr	r2, [pc, #80]	@ (8003a48 <DMA_CalcBaseAndBitshift+0x64>)
 80039f6:	fba2 2303 	umull	r2, r3, r2, r3
 80039fa:	091b      	lsrs	r3, r3, #4
 80039fc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80039fe:	4a13      	ldr	r2, [pc, #76]	@ (8003a4c <DMA_CalcBaseAndBitshift+0x68>)
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	4413      	add	r3, r2
 8003a04:	781b      	ldrb	r3, [r3, #0]
 8003a06:	461a      	mov	r2, r3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	2b03      	cmp	r3, #3
 8003a10:	d909      	bls.n	8003a26 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003a1a:	f023 0303 	bic.w	r3, r3, #3
 8003a1e:	1d1a      	adds	r2, r3, #4
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	659a      	str	r2, [r3, #88]	@ 0x58
 8003a24:	e007      	b.n	8003a36 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003a2e:	f023 0303 	bic.w	r3, r3, #3
 8003a32:	687a      	ldr	r2, [r7, #4]
 8003a34:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	3714      	adds	r7, #20
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a44:	4770      	bx	lr
 8003a46:	bf00      	nop
 8003a48:	aaaaaaab 	.word	0xaaaaaaab
 8003a4c:	08006fe4 	.word	0x08006fe4

08003a50 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b085      	sub	sp, #20
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a60:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	699b      	ldr	r3, [r3, #24]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d11f      	bne.n	8003aaa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	2b03      	cmp	r3, #3
 8003a6e:	d856      	bhi.n	8003b1e <DMA_CheckFifoParam+0xce>
 8003a70:	a201      	add	r2, pc, #4	@ (adr r2, 8003a78 <DMA_CheckFifoParam+0x28>)
 8003a72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a76:	bf00      	nop
 8003a78:	08003a89 	.word	0x08003a89
 8003a7c:	08003a9b 	.word	0x08003a9b
 8003a80:	08003a89 	.word	0x08003a89
 8003a84:	08003b1f 	.word	0x08003b1f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a8c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d046      	beq.n	8003b22 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003a94:	2301      	movs	r3, #1
 8003a96:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a98:	e043      	b.n	8003b22 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a9e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003aa2:	d140      	bne.n	8003b26 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003aa8:	e03d      	b.n	8003b26 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	699b      	ldr	r3, [r3, #24]
 8003aae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ab2:	d121      	bne.n	8003af8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	2b03      	cmp	r3, #3
 8003ab8:	d837      	bhi.n	8003b2a <DMA_CheckFifoParam+0xda>
 8003aba:	a201      	add	r2, pc, #4	@ (adr r2, 8003ac0 <DMA_CheckFifoParam+0x70>)
 8003abc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ac0:	08003ad1 	.word	0x08003ad1
 8003ac4:	08003ad7 	.word	0x08003ad7
 8003ac8:	08003ad1 	.word	0x08003ad1
 8003acc:	08003ae9 	.word	0x08003ae9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	73fb      	strb	r3, [r7, #15]
      break;
 8003ad4:	e030      	b.n	8003b38 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ada:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d025      	beq.n	8003b2e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ae6:	e022      	b.n	8003b2e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aec:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003af0:	d11f      	bne.n	8003b32 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003af6:	e01c      	b.n	8003b32 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	2b02      	cmp	r3, #2
 8003afc:	d903      	bls.n	8003b06 <DMA_CheckFifoParam+0xb6>
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	2b03      	cmp	r3, #3
 8003b02:	d003      	beq.n	8003b0c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003b04:	e018      	b.n	8003b38 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003b06:	2301      	movs	r3, #1
 8003b08:	73fb      	strb	r3, [r7, #15]
      break;
 8003b0a:	e015      	b.n	8003b38 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b10:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d00e      	beq.n	8003b36 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	73fb      	strb	r3, [r7, #15]
      break;
 8003b1c:	e00b      	b.n	8003b36 <DMA_CheckFifoParam+0xe6>
      break;
 8003b1e:	bf00      	nop
 8003b20:	e00a      	b.n	8003b38 <DMA_CheckFifoParam+0xe8>
      break;
 8003b22:	bf00      	nop
 8003b24:	e008      	b.n	8003b38 <DMA_CheckFifoParam+0xe8>
      break;
 8003b26:	bf00      	nop
 8003b28:	e006      	b.n	8003b38 <DMA_CheckFifoParam+0xe8>
      break;
 8003b2a:	bf00      	nop
 8003b2c:	e004      	b.n	8003b38 <DMA_CheckFifoParam+0xe8>
      break;
 8003b2e:	bf00      	nop
 8003b30:	e002      	b.n	8003b38 <DMA_CheckFifoParam+0xe8>
      break;   
 8003b32:	bf00      	nop
 8003b34:	e000      	b.n	8003b38 <DMA_CheckFifoParam+0xe8>
      break;
 8003b36:	bf00      	nop
    }
  } 
  
  return status; 
 8003b38:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	3714      	adds	r7, #20
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b44:	4770      	bx	lr
 8003b46:	bf00      	nop

08003b48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b089      	sub	sp, #36	@ 0x24
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
 8003b50:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003b52:	2300      	movs	r3, #0
 8003b54:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003b56:	2300      	movs	r3, #0
 8003b58:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b5e:	2300      	movs	r3, #0
 8003b60:	61fb      	str	r3, [r7, #28]
 8003b62:	e153      	b.n	8003e0c <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003b64:	2201      	movs	r2, #1
 8003b66:	69fb      	ldr	r3, [r7, #28]
 8003b68:	fa02 f303 	lsl.w	r3, r2, r3
 8003b6c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	697a      	ldr	r2, [r7, #20]
 8003b74:	4013      	ands	r3, r2
 8003b76:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003b78:	693a      	ldr	r2, [r7, #16]
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	429a      	cmp	r2, r3
 8003b7e:	f040 8142 	bne.w	8003e06 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	f003 0303 	and.w	r3, r3, #3
 8003b8a:	2b01      	cmp	r3, #1
 8003b8c:	d005      	beq.n	8003b9a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b96:	2b02      	cmp	r3, #2
 8003b98:	d130      	bne.n	8003bfc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	689b      	ldr	r3, [r3, #8]
 8003b9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003ba0:	69fb      	ldr	r3, [r7, #28]
 8003ba2:	005b      	lsls	r3, r3, #1
 8003ba4:	2203      	movs	r2, #3
 8003ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8003baa:	43db      	mvns	r3, r3
 8003bac:	69ba      	ldr	r2, [r7, #24]
 8003bae:	4013      	ands	r3, r2
 8003bb0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	68da      	ldr	r2, [r3, #12]
 8003bb6:	69fb      	ldr	r3, [r7, #28]
 8003bb8:	005b      	lsls	r3, r3, #1
 8003bba:	fa02 f303 	lsl.w	r3, r2, r3
 8003bbe:	69ba      	ldr	r2, [r7, #24]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	69ba      	ldr	r2, [r7, #24]
 8003bc8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003bd0:	2201      	movs	r2, #1
 8003bd2:	69fb      	ldr	r3, [r7, #28]
 8003bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd8:	43db      	mvns	r3, r3
 8003bda:	69ba      	ldr	r2, [r7, #24]
 8003bdc:	4013      	ands	r3, r2
 8003bde:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	091b      	lsrs	r3, r3, #4
 8003be6:	f003 0201 	and.w	r2, r3, #1
 8003bea:	69fb      	ldr	r3, [r7, #28]
 8003bec:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf0:	69ba      	ldr	r2, [r7, #24]
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	69ba      	ldr	r2, [r7, #24]
 8003bfa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	f003 0303 	and.w	r3, r3, #3
 8003c04:	2b03      	cmp	r3, #3
 8003c06:	d017      	beq.n	8003c38 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	68db      	ldr	r3, [r3, #12]
 8003c0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003c0e:	69fb      	ldr	r3, [r7, #28]
 8003c10:	005b      	lsls	r3, r3, #1
 8003c12:	2203      	movs	r2, #3
 8003c14:	fa02 f303 	lsl.w	r3, r2, r3
 8003c18:	43db      	mvns	r3, r3
 8003c1a:	69ba      	ldr	r2, [r7, #24]
 8003c1c:	4013      	ands	r3, r2
 8003c1e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	689a      	ldr	r2, [r3, #8]
 8003c24:	69fb      	ldr	r3, [r7, #28]
 8003c26:	005b      	lsls	r3, r3, #1
 8003c28:	fa02 f303 	lsl.w	r3, r2, r3
 8003c2c:	69ba      	ldr	r2, [r7, #24]
 8003c2e:	4313      	orrs	r3, r2
 8003c30:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	69ba      	ldr	r2, [r7, #24]
 8003c36:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	f003 0303 	and.w	r3, r3, #3
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	d123      	bne.n	8003c8c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003c44:	69fb      	ldr	r3, [r7, #28]
 8003c46:	08da      	lsrs	r2, r3, #3
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	3208      	adds	r2, #8
 8003c4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c50:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003c52:	69fb      	ldr	r3, [r7, #28]
 8003c54:	f003 0307 	and.w	r3, r3, #7
 8003c58:	009b      	lsls	r3, r3, #2
 8003c5a:	220f      	movs	r2, #15
 8003c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c60:	43db      	mvns	r3, r3
 8003c62:	69ba      	ldr	r2, [r7, #24]
 8003c64:	4013      	ands	r3, r2
 8003c66:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	691a      	ldr	r2, [r3, #16]
 8003c6c:	69fb      	ldr	r3, [r7, #28]
 8003c6e:	f003 0307 	and.w	r3, r3, #7
 8003c72:	009b      	lsls	r3, r3, #2
 8003c74:	fa02 f303 	lsl.w	r3, r2, r3
 8003c78:	69ba      	ldr	r2, [r7, #24]
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003c7e:	69fb      	ldr	r3, [r7, #28]
 8003c80:	08da      	lsrs	r2, r3, #3
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	3208      	adds	r2, #8
 8003c86:	69b9      	ldr	r1, [r7, #24]
 8003c88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003c92:	69fb      	ldr	r3, [r7, #28]
 8003c94:	005b      	lsls	r3, r3, #1
 8003c96:	2203      	movs	r2, #3
 8003c98:	fa02 f303 	lsl.w	r3, r2, r3
 8003c9c:	43db      	mvns	r3, r3
 8003c9e:	69ba      	ldr	r2, [r7, #24]
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	f003 0203 	and.w	r2, r3, #3
 8003cac:	69fb      	ldr	r3, [r7, #28]
 8003cae:	005b      	lsls	r3, r3, #1
 8003cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb4:	69ba      	ldr	r2, [r7, #24]
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	69ba      	ldr	r2, [r7, #24]
 8003cbe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	f000 809c 	beq.w	8003e06 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003cce:	2300      	movs	r3, #0
 8003cd0:	60fb      	str	r3, [r7, #12]
 8003cd2:	4b54      	ldr	r3, [pc, #336]	@ (8003e24 <HAL_GPIO_Init+0x2dc>)
 8003cd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cd6:	4a53      	ldr	r2, [pc, #332]	@ (8003e24 <HAL_GPIO_Init+0x2dc>)
 8003cd8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003cdc:	6453      	str	r3, [r2, #68]	@ 0x44
 8003cde:	4b51      	ldr	r3, [pc, #324]	@ (8003e24 <HAL_GPIO_Init+0x2dc>)
 8003ce0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ce2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ce6:	60fb      	str	r3, [r7, #12]
 8003ce8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003cea:	4a4f      	ldr	r2, [pc, #316]	@ (8003e28 <HAL_GPIO_Init+0x2e0>)
 8003cec:	69fb      	ldr	r3, [r7, #28]
 8003cee:	089b      	lsrs	r3, r3, #2
 8003cf0:	3302      	adds	r3, #2
 8003cf2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cf6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003cf8:	69fb      	ldr	r3, [r7, #28]
 8003cfa:	f003 0303 	and.w	r3, r3, #3
 8003cfe:	009b      	lsls	r3, r3, #2
 8003d00:	220f      	movs	r2, #15
 8003d02:	fa02 f303 	lsl.w	r3, r2, r3
 8003d06:	43db      	mvns	r3, r3
 8003d08:	69ba      	ldr	r2, [r7, #24]
 8003d0a:	4013      	ands	r3, r2
 8003d0c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	4a46      	ldr	r2, [pc, #280]	@ (8003e2c <HAL_GPIO_Init+0x2e4>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d013      	beq.n	8003d3e <HAL_GPIO_Init+0x1f6>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	4a45      	ldr	r2, [pc, #276]	@ (8003e30 <HAL_GPIO_Init+0x2e8>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d00d      	beq.n	8003d3a <HAL_GPIO_Init+0x1f2>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	4a44      	ldr	r2, [pc, #272]	@ (8003e34 <HAL_GPIO_Init+0x2ec>)
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d007      	beq.n	8003d36 <HAL_GPIO_Init+0x1ee>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	4a43      	ldr	r2, [pc, #268]	@ (8003e38 <HAL_GPIO_Init+0x2f0>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d101      	bne.n	8003d32 <HAL_GPIO_Init+0x1ea>
 8003d2e:	2303      	movs	r3, #3
 8003d30:	e006      	b.n	8003d40 <HAL_GPIO_Init+0x1f8>
 8003d32:	2307      	movs	r3, #7
 8003d34:	e004      	b.n	8003d40 <HAL_GPIO_Init+0x1f8>
 8003d36:	2302      	movs	r3, #2
 8003d38:	e002      	b.n	8003d40 <HAL_GPIO_Init+0x1f8>
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	e000      	b.n	8003d40 <HAL_GPIO_Init+0x1f8>
 8003d3e:	2300      	movs	r3, #0
 8003d40:	69fa      	ldr	r2, [r7, #28]
 8003d42:	f002 0203 	and.w	r2, r2, #3
 8003d46:	0092      	lsls	r2, r2, #2
 8003d48:	4093      	lsls	r3, r2
 8003d4a:	69ba      	ldr	r2, [r7, #24]
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d50:	4935      	ldr	r1, [pc, #212]	@ (8003e28 <HAL_GPIO_Init+0x2e0>)
 8003d52:	69fb      	ldr	r3, [r7, #28]
 8003d54:	089b      	lsrs	r3, r3, #2
 8003d56:	3302      	adds	r3, #2
 8003d58:	69ba      	ldr	r2, [r7, #24]
 8003d5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d5e:	4b37      	ldr	r3, [pc, #220]	@ (8003e3c <HAL_GPIO_Init+0x2f4>)
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d64:	693b      	ldr	r3, [r7, #16]
 8003d66:	43db      	mvns	r3, r3
 8003d68:	69ba      	ldr	r2, [r7, #24]
 8003d6a:	4013      	ands	r3, r2
 8003d6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d003      	beq.n	8003d82 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8003d7a:	69ba      	ldr	r2, [r7, #24]
 8003d7c:	693b      	ldr	r3, [r7, #16]
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003d82:	4a2e      	ldr	r2, [pc, #184]	@ (8003e3c <HAL_GPIO_Init+0x2f4>)
 8003d84:	69bb      	ldr	r3, [r7, #24]
 8003d86:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003d88:	4b2c      	ldr	r3, [pc, #176]	@ (8003e3c <HAL_GPIO_Init+0x2f4>)
 8003d8a:	68db      	ldr	r3, [r3, #12]
 8003d8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d8e:	693b      	ldr	r3, [r7, #16]
 8003d90:	43db      	mvns	r3, r3
 8003d92:	69ba      	ldr	r2, [r7, #24]
 8003d94:	4013      	ands	r3, r2
 8003d96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d003      	beq.n	8003dac <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8003da4:	69ba      	ldr	r2, [r7, #24]
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	4313      	orrs	r3, r2
 8003daa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003dac:	4a23      	ldr	r2, [pc, #140]	@ (8003e3c <HAL_GPIO_Init+0x2f4>)
 8003dae:	69bb      	ldr	r3, [r7, #24]
 8003db0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003db2:	4b22      	ldr	r3, [pc, #136]	@ (8003e3c <HAL_GPIO_Init+0x2f4>)
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003db8:	693b      	ldr	r3, [r7, #16]
 8003dba:	43db      	mvns	r3, r3
 8003dbc:	69ba      	ldr	r2, [r7, #24]
 8003dbe:	4013      	ands	r3, r2
 8003dc0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d003      	beq.n	8003dd6 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8003dce:	69ba      	ldr	r2, [r7, #24]
 8003dd0:	693b      	ldr	r3, [r7, #16]
 8003dd2:	4313      	orrs	r3, r2
 8003dd4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003dd6:	4a19      	ldr	r2, [pc, #100]	@ (8003e3c <HAL_GPIO_Init+0x2f4>)
 8003dd8:	69bb      	ldr	r3, [r7, #24]
 8003dda:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003ddc:	4b17      	ldr	r3, [pc, #92]	@ (8003e3c <HAL_GPIO_Init+0x2f4>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003de2:	693b      	ldr	r3, [r7, #16]
 8003de4:	43db      	mvns	r3, r3
 8003de6:	69ba      	ldr	r2, [r7, #24]
 8003de8:	4013      	ands	r3, r2
 8003dea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d003      	beq.n	8003e00 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8003df8:	69ba      	ldr	r2, [r7, #24]
 8003dfa:	693b      	ldr	r3, [r7, #16]
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003e00:	4a0e      	ldr	r2, [pc, #56]	@ (8003e3c <HAL_GPIO_Init+0x2f4>)
 8003e02:	69bb      	ldr	r3, [r7, #24]
 8003e04:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e06:	69fb      	ldr	r3, [r7, #28]
 8003e08:	3301      	adds	r3, #1
 8003e0a:	61fb      	str	r3, [r7, #28]
 8003e0c:	69fb      	ldr	r3, [r7, #28]
 8003e0e:	2b0f      	cmp	r3, #15
 8003e10:	f67f aea8 	bls.w	8003b64 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003e14:	bf00      	nop
 8003e16:	bf00      	nop
 8003e18:	3724      	adds	r7, #36	@ 0x24
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e20:	4770      	bx	lr
 8003e22:	bf00      	nop
 8003e24:	40023800 	.word	0x40023800
 8003e28:	40013800 	.word	0x40013800
 8003e2c:	40020000 	.word	0x40020000
 8003e30:	40020400 	.word	0x40020400
 8003e34:	40020800 	.word	0x40020800
 8003e38:	40020c00 	.word	0x40020c00
 8003e3c:	40013c00 	.word	0x40013c00

08003e40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e40:	b480      	push	{r7}
 8003e42:	b083      	sub	sp, #12
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
 8003e48:	460b      	mov	r3, r1
 8003e4a:	807b      	strh	r3, [r7, #2]
 8003e4c:	4613      	mov	r3, r2
 8003e4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003e50:	787b      	ldrb	r3, [r7, #1]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d003      	beq.n	8003e5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e56:	887a      	ldrh	r2, [r7, #2]
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003e5c:	e003      	b.n	8003e66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003e5e:	887b      	ldrh	r3, [r7, #2]
 8003e60:	041a      	lsls	r2, r3, #16
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	619a      	str	r2, [r3, #24]
}
 8003e66:	bf00      	nop
 8003e68:	370c      	adds	r7, #12
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e70:	4770      	bx	lr

08003e72 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003e72:	b480      	push	{r7}
 8003e74:	b085      	sub	sp, #20
 8003e76:	af00      	add	r7, sp, #0
 8003e78:	6078      	str	r0, [r7, #4]
 8003e7a:	460b      	mov	r3, r1
 8003e7c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	695b      	ldr	r3, [r3, #20]
 8003e82:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003e84:	887a      	ldrh	r2, [r7, #2]
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	4013      	ands	r3, r2
 8003e8a:	041a      	lsls	r2, r3, #16
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	43d9      	mvns	r1, r3
 8003e90:	887b      	ldrh	r3, [r7, #2]
 8003e92:	400b      	ands	r3, r1
 8003e94:	431a      	orrs	r2, r3
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	619a      	str	r2, [r3, #24]
}
 8003e9a:	bf00      	nop
 8003e9c:	3714      	adds	r7, #20
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea4:	4770      	bx	lr
	...

08003ea8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b082      	sub	sp, #8
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	4603      	mov	r3, r0
 8003eb0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003eb2:	4b08      	ldr	r3, [pc, #32]	@ (8003ed4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003eb4:	695a      	ldr	r2, [r3, #20]
 8003eb6:	88fb      	ldrh	r3, [r7, #6]
 8003eb8:	4013      	ands	r3, r2
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d006      	beq.n	8003ecc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003ebe:	4a05      	ldr	r2, [pc, #20]	@ (8003ed4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ec0:	88fb      	ldrh	r3, [r7, #6]
 8003ec2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003ec4:	88fb      	ldrh	r3, [r7, #6]
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f7fd f9e0 	bl	800128c <HAL_GPIO_EXTI_Callback>
  }
}
 8003ecc:	bf00      	nop
 8003ece:	3708      	adds	r7, #8
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd80      	pop	{r7, pc}
 8003ed4:	40013c00 	.word	0x40013c00

08003ed8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b084      	sub	sp, #16
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d101      	bne.n	8003eec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	e0cc      	b.n	8004086 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003eec:	4b68      	ldr	r3, [pc, #416]	@ (8004090 <HAL_RCC_ClockConfig+0x1b8>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f003 0307 	and.w	r3, r3, #7
 8003ef4:	683a      	ldr	r2, [r7, #0]
 8003ef6:	429a      	cmp	r2, r3
 8003ef8:	d90c      	bls.n	8003f14 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003efa:	4b65      	ldr	r3, [pc, #404]	@ (8004090 <HAL_RCC_ClockConfig+0x1b8>)
 8003efc:	683a      	ldr	r2, [r7, #0]
 8003efe:	b2d2      	uxtb	r2, r2
 8003f00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f02:	4b63      	ldr	r3, [pc, #396]	@ (8004090 <HAL_RCC_ClockConfig+0x1b8>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f003 0307 	and.w	r3, r3, #7
 8003f0a:	683a      	ldr	r2, [r7, #0]
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d001      	beq.n	8003f14 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	e0b8      	b.n	8004086 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f003 0302 	and.w	r3, r3, #2
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d020      	beq.n	8003f62 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f003 0304 	and.w	r3, r3, #4
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d005      	beq.n	8003f38 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f2c:	4b59      	ldr	r3, [pc, #356]	@ (8004094 <HAL_RCC_ClockConfig+0x1bc>)
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	4a58      	ldr	r2, [pc, #352]	@ (8004094 <HAL_RCC_ClockConfig+0x1bc>)
 8003f32:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003f36:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f003 0308 	and.w	r3, r3, #8
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d005      	beq.n	8003f50 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f44:	4b53      	ldr	r3, [pc, #332]	@ (8004094 <HAL_RCC_ClockConfig+0x1bc>)
 8003f46:	689b      	ldr	r3, [r3, #8]
 8003f48:	4a52      	ldr	r2, [pc, #328]	@ (8004094 <HAL_RCC_ClockConfig+0x1bc>)
 8003f4a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003f4e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f50:	4b50      	ldr	r3, [pc, #320]	@ (8004094 <HAL_RCC_ClockConfig+0x1bc>)
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	494d      	ldr	r1, [pc, #308]	@ (8004094 <HAL_RCC_ClockConfig+0x1bc>)
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f003 0301 	and.w	r3, r3, #1
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d044      	beq.n	8003ff8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d107      	bne.n	8003f86 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f76:	4b47      	ldr	r3, [pc, #284]	@ (8004094 <HAL_RCC_ClockConfig+0x1bc>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d119      	bne.n	8003fb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f82:	2301      	movs	r3, #1
 8003f84:	e07f      	b.n	8004086 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	2b02      	cmp	r3, #2
 8003f8c:	d003      	beq.n	8003f96 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f92:	2b03      	cmp	r3, #3
 8003f94:	d107      	bne.n	8003fa6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f96:	4b3f      	ldr	r3, [pc, #252]	@ (8004094 <HAL_RCC_ClockConfig+0x1bc>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d109      	bne.n	8003fb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e06f      	b.n	8004086 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fa6:	4b3b      	ldr	r3, [pc, #236]	@ (8004094 <HAL_RCC_ClockConfig+0x1bc>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f003 0302 	and.w	r3, r3, #2
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d101      	bne.n	8003fb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e067      	b.n	8004086 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003fb6:	4b37      	ldr	r3, [pc, #220]	@ (8004094 <HAL_RCC_ClockConfig+0x1bc>)
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	f023 0203 	bic.w	r2, r3, #3
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	4934      	ldr	r1, [pc, #208]	@ (8004094 <HAL_RCC_ClockConfig+0x1bc>)
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003fc8:	f7fe fa4c 	bl	8002464 <HAL_GetTick>
 8003fcc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fce:	e00a      	b.n	8003fe6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fd0:	f7fe fa48 	bl	8002464 <HAL_GetTick>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	1ad3      	subs	r3, r2, r3
 8003fda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d901      	bls.n	8003fe6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003fe2:	2303      	movs	r3, #3
 8003fe4:	e04f      	b.n	8004086 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fe6:	4b2b      	ldr	r3, [pc, #172]	@ (8004094 <HAL_RCC_ClockConfig+0x1bc>)
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	f003 020c 	and.w	r2, r3, #12
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	009b      	lsls	r3, r3, #2
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	d1eb      	bne.n	8003fd0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ff8:	4b25      	ldr	r3, [pc, #148]	@ (8004090 <HAL_RCC_ClockConfig+0x1b8>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f003 0307 	and.w	r3, r3, #7
 8004000:	683a      	ldr	r2, [r7, #0]
 8004002:	429a      	cmp	r2, r3
 8004004:	d20c      	bcs.n	8004020 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004006:	4b22      	ldr	r3, [pc, #136]	@ (8004090 <HAL_RCC_ClockConfig+0x1b8>)
 8004008:	683a      	ldr	r2, [r7, #0]
 800400a:	b2d2      	uxtb	r2, r2
 800400c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800400e:	4b20      	ldr	r3, [pc, #128]	@ (8004090 <HAL_RCC_ClockConfig+0x1b8>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f003 0307 	and.w	r3, r3, #7
 8004016:	683a      	ldr	r2, [r7, #0]
 8004018:	429a      	cmp	r2, r3
 800401a:	d001      	beq.n	8004020 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800401c:	2301      	movs	r3, #1
 800401e:	e032      	b.n	8004086 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f003 0304 	and.w	r3, r3, #4
 8004028:	2b00      	cmp	r3, #0
 800402a:	d008      	beq.n	800403e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800402c:	4b19      	ldr	r3, [pc, #100]	@ (8004094 <HAL_RCC_ClockConfig+0x1bc>)
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	68db      	ldr	r3, [r3, #12]
 8004038:	4916      	ldr	r1, [pc, #88]	@ (8004094 <HAL_RCC_ClockConfig+0x1bc>)
 800403a:	4313      	orrs	r3, r2
 800403c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f003 0308 	and.w	r3, r3, #8
 8004046:	2b00      	cmp	r3, #0
 8004048:	d009      	beq.n	800405e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800404a:	4b12      	ldr	r3, [pc, #72]	@ (8004094 <HAL_RCC_ClockConfig+0x1bc>)
 800404c:	689b      	ldr	r3, [r3, #8]
 800404e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	691b      	ldr	r3, [r3, #16]
 8004056:	00db      	lsls	r3, r3, #3
 8004058:	490e      	ldr	r1, [pc, #56]	@ (8004094 <HAL_RCC_ClockConfig+0x1bc>)
 800405a:	4313      	orrs	r3, r2
 800405c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800405e:	f000 f821 	bl	80040a4 <HAL_RCC_GetSysClockFreq>
 8004062:	4602      	mov	r2, r0
 8004064:	4b0b      	ldr	r3, [pc, #44]	@ (8004094 <HAL_RCC_ClockConfig+0x1bc>)
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	091b      	lsrs	r3, r3, #4
 800406a:	f003 030f 	and.w	r3, r3, #15
 800406e:	490a      	ldr	r1, [pc, #40]	@ (8004098 <HAL_RCC_ClockConfig+0x1c0>)
 8004070:	5ccb      	ldrb	r3, [r1, r3]
 8004072:	fa22 f303 	lsr.w	r3, r2, r3
 8004076:	4a09      	ldr	r2, [pc, #36]	@ (800409c <HAL_RCC_ClockConfig+0x1c4>)
 8004078:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800407a:	4b09      	ldr	r3, [pc, #36]	@ (80040a0 <HAL_RCC_ClockConfig+0x1c8>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4618      	mov	r0, r3
 8004080:	f7fe f9ac 	bl	80023dc <HAL_InitTick>

  return HAL_OK;
 8004084:	2300      	movs	r3, #0
}
 8004086:	4618      	mov	r0, r3
 8004088:	3710      	adds	r7, #16
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}
 800408e:	bf00      	nop
 8004090:	40023c00 	.word	0x40023c00
 8004094:	40023800 	.word	0x40023800
 8004098:	08006fcc 	.word	0x08006fcc
 800409c:	2000000c 	.word	0x2000000c
 80040a0:	20000414 	.word	0x20000414

080040a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040a8:	b090      	sub	sp, #64	@ 0x40
 80040aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80040ac:	2300      	movs	r3, #0
 80040ae:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80040b0:	2300      	movs	r3, #0
 80040b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80040b4:	2300      	movs	r3, #0
 80040b6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80040b8:	2300      	movs	r3, #0
 80040ba:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80040bc:	4b59      	ldr	r3, [pc, #356]	@ (8004224 <HAL_RCC_GetSysClockFreq+0x180>)
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	f003 030c 	and.w	r3, r3, #12
 80040c4:	2b08      	cmp	r3, #8
 80040c6:	d00d      	beq.n	80040e4 <HAL_RCC_GetSysClockFreq+0x40>
 80040c8:	2b08      	cmp	r3, #8
 80040ca:	f200 80a1 	bhi.w	8004210 <HAL_RCC_GetSysClockFreq+0x16c>
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d002      	beq.n	80040d8 <HAL_RCC_GetSysClockFreq+0x34>
 80040d2:	2b04      	cmp	r3, #4
 80040d4:	d003      	beq.n	80040de <HAL_RCC_GetSysClockFreq+0x3a>
 80040d6:	e09b      	b.n	8004210 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80040d8:	4b53      	ldr	r3, [pc, #332]	@ (8004228 <HAL_RCC_GetSysClockFreq+0x184>)
 80040da:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80040dc:	e09b      	b.n	8004216 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80040de:	4b53      	ldr	r3, [pc, #332]	@ (800422c <HAL_RCC_GetSysClockFreq+0x188>)
 80040e0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80040e2:	e098      	b.n	8004216 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80040e4:	4b4f      	ldr	r3, [pc, #316]	@ (8004224 <HAL_RCC_GetSysClockFreq+0x180>)
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80040ec:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80040ee:	4b4d      	ldr	r3, [pc, #308]	@ (8004224 <HAL_RCC_GetSysClockFreq+0x180>)
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d028      	beq.n	800414c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040fa:	4b4a      	ldr	r3, [pc, #296]	@ (8004224 <HAL_RCC_GetSysClockFreq+0x180>)
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	099b      	lsrs	r3, r3, #6
 8004100:	2200      	movs	r2, #0
 8004102:	623b      	str	r3, [r7, #32]
 8004104:	627a      	str	r2, [r7, #36]	@ 0x24
 8004106:	6a3b      	ldr	r3, [r7, #32]
 8004108:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800410c:	2100      	movs	r1, #0
 800410e:	4b47      	ldr	r3, [pc, #284]	@ (800422c <HAL_RCC_GetSysClockFreq+0x188>)
 8004110:	fb03 f201 	mul.w	r2, r3, r1
 8004114:	2300      	movs	r3, #0
 8004116:	fb00 f303 	mul.w	r3, r0, r3
 800411a:	4413      	add	r3, r2
 800411c:	4a43      	ldr	r2, [pc, #268]	@ (800422c <HAL_RCC_GetSysClockFreq+0x188>)
 800411e:	fba0 1202 	umull	r1, r2, r0, r2
 8004122:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004124:	460a      	mov	r2, r1
 8004126:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004128:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800412a:	4413      	add	r3, r2
 800412c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800412e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004130:	2200      	movs	r2, #0
 8004132:	61bb      	str	r3, [r7, #24]
 8004134:	61fa      	str	r2, [r7, #28]
 8004136:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800413a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800413e:	f7fc fa47 	bl	80005d0 <__aeabi_uldivmod>
 8004142:	4602      	mov	r2, r0
 8004144:	460b      	mov	r3, r1
 8004146:	4613      	mov	r3, r2
 8004148:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800414a:	e053      	b.n	80041f4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800414c:	4b35      	ldr	r3, [pc, #212]	@ (8004224 <HAL_RCC_GetSysClockFreq+0x180>)
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	099b      	lsrs	r3, r3, #6
 8004152:	2200      	movs	r2, #0
 8004154:	613b      	str	r3, [r7, #16]
 8004156:	617a      	str	r2, [r7, #20]
 8004158:	693b      	ldr	r3, [r7, #16]
 800415a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800415e:	f04f 0b00 	mov.w	fp, #0
 8004162:	4652      	mov	r2, sl
 8004164:	465b      	mov	r3, fp
 8004166:	f04f 0000 	mov.w	r0, #0
 800416a:	f04f 0100 	mov.w	r1, #0
 800416e:	0159      	lsls	r1, r3, #5
 8004170:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004174:	0150      	lsls	r0, r2, #5
 8004176:	4602      	mov	r2, r0
 8004178:	460b      	mov	r3, r1
 800417a:	ebb2 080a 	subs.w	r8, r2, sl
 800417e:	eb63 090b 	sbc.w	r9, r3, fp
 8004182:	f04f 0200 	mov.w	r2, #0
 8004186:	f04f 0300 	mov.w	r3, #0
 800418a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800418e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004192:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004196:	ebb2 0408 	subs.w	r4, r2, r8
 800419a:	eb63 0509 	sbc.w	r5, r3, r9
 800419e:	f04f 0200 	mov.w	r2, #0
 80041a2:	f04f 0300 	mov.w	r3, #0
 80041a6:	00eb      	lsls	r3, r5, #3
 80041a8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80041ac:	00e2      	lsls	r2, r4, #3
 80041ae:	4614      	mov	r4, r2
 80041b0:	461d      	mov	r5, r3
 80041b2:	eb14 030a 	adds.w	r3, r4, sl
 80041b6:	603b      	str	r3, [r7, #0]
 80041b8:	eb45 030b 	adc.w	r3, r5, fp
 80041bc:	607b      	str	r3, [r7, #4]
 80041be:	f04f 0200 	mov.w	r2, #0
 80041c2:	f04f 0300 	mov.w	r3, #0
 80041c6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80041ca:	4629      	mov	r1, r5
 80041cc:	028b      	lsls	r3, r1, #10
 80041ce:	4621      	mov	r1, r4
 80041d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80041d4:	4621      	mov	r1, r4
 80041d6:	028a      	lsls	r2, r1, #10
 80041d8:	4610      	mov	r0, r2
 80041da:	4619      	mov	r1, r3
 80041dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041de:	2200      	movs	r2, #0
 80041e0:	60bb      	str	r3, [r7, #8]
 80041e2:	60fa      	str	r2, [r7, #12]
 80041e4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80041e8:	f7fc f9f2 	bl	80005d0 <__aeabi_uldivmod>
 80041ec:	4602      	mov	r2, r0
 80041ee:	460b      	mov	r3, r1
 80041f0:	4613      	mov	r3, r2
 80041f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80041f4:	4b0b      	ldr	r3, [pc, #44]	@ (8004224 <HAL_RCC_GetSysClockFreq+0x180>)
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	0c1b      	lsrs	r3, r3, #16
 80041fa:	f003 0303 	and.w	r3, r3, #3
 80041fe:	3301      	adds	r3, #1
 8004200:	005b      	lsls	r3, r3, #1
 8004202:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004204:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004208:	fbb2 f3f3 	udiv	r3, r2, r3
 800420c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800420e:	e002      	b.n	8004216 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004210:	4b05      	ldr	r3, [pc, #20]	@ (8004228 <HAL_RCC_GetSysClockFreq+0x184>)
 8004212:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004214:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004216:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004218:	4618      	mov	r0, r3
 800421a:	3740      	adds	r7, #64	@ 0x40
 800421c:	46bd      	mov	sp, r7
 800421e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004222:	bf00      	nop
 8004224:	40023800 	.word	0x40023800
 8004228:	00f42400 	.word	0x00f42400
 800422c:	017d7840 	.word	0x017d7840

08004230 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004230:	b480      	push	{r7}
 8004232:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004234:	4b03      	ldr	r3, [pc, #12]	@ (8004244 <HAL_RCC_GetHCLKFreq+0x14>)
 8004236:	681b      	ldr	r3, [r3, #0]
}
 8004238:	4618      	mov	r0, r3
 800423a:	46bd      	mov	sp, r7
 800423c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004240:	4770      	bx	lr
 8004242:	bf00      	nop
 8004244:	2000000c 	.word	0x2000000c

08004248 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800424c:	f7ff fff0 	bl	8004230 <HAL_RCC_GetHCLKFreq>
 8004250:	4602      	mov	r2, r0
 8004252:	4b05      	ldr	r3, [pc, #20]	@ (8004268 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004254:	689b      	ldr	r3, [r3, #8]
 8004256:	0a9b      	lsrs	r3, r3, #10
 8004258:	f003 0307 	and.w	r3, r3, #7
 800425c:	4903      	ldr	r1, [pc, #12]	@ (800426c <HAL_RCC_GetPCLK1Freq+0x24>)
 800425e:	5ccb      	ldrb	r3, [r1, r3]
 8004260:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004264:	4618      	mov	r0, r3
 8004266:	bd80      	pop	{r7, pc}
 8004268:	40023800 	.word	0x40023800
 800426c:	08006fdc 	.word	0x08006fdc

08004270 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004274:	f7ff ffdc 	bl	8004230 <HAL_RCC_GetHCLKFreq>
 8004278:	4602      	mov	r2, r0
 800427a:	4b05      	ldr	r3, [pc, #20]	@ (8004290 <HAL_RCC_GetPCLK2Freq+0x20>)
 800427c:	689b      	ldr	r3, [r3, #8]
 800427e:	0b5b      	lsrs	r3, r3, #13
 8004280:	f003 0307 	and.w	r3, r3, #7
 8004284:	4903      	ldr	r1, [pc, #12]	@ (8004294 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004286:	5ccb      	ldrb	r3, [r1, r3]
 8004288:	fa22 f303 	lsr.w	r3, r2, r3
}
 800428c:	4618      	mov	r0, r3
 800428e:	bd80      	pop	{r7, pc}
 8004290:	40023800 	.word	0x40023800
 8004294:	08006fdc 	.word	0x08006fdc

08004298 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b086      	sub	sp, #24
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d101      	bne.n	80042aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	e273      	b.n	8004792 <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f003 0301 	and.w	r3, r3, #1
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d075      	beq.n	80043a2 <HAL_RCC_OscConfig+0x10a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80042b6:	4b88      	ldr	r3, [pc, #544]	@ (80044d8 <HAL_RCC_OscConfig+0x240>)
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	f003 030c 	and.w	r3, r3, #12
 80042be:	2b04      	cmp	r3, #4
 80042c0:	d00c      	beq.n	80042dc <HAL_RCC_OscConfig+0x44>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042c2:	4b85      	ldr	r3, [pc, #532]	@ (80044d8 <HAL_RCC_OscConfig+0x240>)
 80042c4:	689b      	ldr	r3, [r3, #8]
 80042c6:	f003 030c 	and.w	r3, r3, #12
        || \
 80042ca:	2b08      	cmp	r3, #8
 80042cc:	d112      	bne.n	80042f4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042ce:	4b82      	ldr	r3, [pc, #520]	@ (80044d8 <HAL_RCC_OscConfig+0x240>)
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80042da:	d10b      	bne.n	80042f4 <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042dc:	4b7e      	ldr	r3, [pc, #504]	@ (80044d8 <HAL_RCC_OscConfig+0x240>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d05b      	beq.n	80043a0 <HAL_RCC_OscConfig+0x108>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d157      	bne.n	80043a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80042f0:	2301      	movs	r3, #1
 80042f2:	e24e      	b.n	8004792 <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042fc:	d106      	bne.n	800430c <HAL_RCC_OscConfig+0x74>
 80042fe:	4b76      	ldr	r3, [pc, #472]	@ (80044d8 <HAL_RCC_OscConfig+0x240>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a75      	ldr	r2, [pc, #468]	@ (80044d8 <HAL_RCC_OscConfig+0x240>)
 8004304:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004308:	6013      	str	r3, [r2, #0]
 800430a:	e01d      	b.n	8004348 <HAL_RCC_OscConfig+0xb0>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	685b      	ldr	r3, [r3, #4]
 8004310:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004314:	d10c      	bne.n	8004330 <HAL_RCC_OscConfig+0x98>
 8004316:	4b70      	ldr	r3, [pc, #448]	@ (80044d8 <HAL_RCC_OscConfig+0x240>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a6f      	ldr	r2, [pc, #444]	@ (80044d8 <HAL_RCC_OscConfig+0x240>)
 800431c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004320:	6013      	str	r3, [r2, #0]
 8004322:	4b6d      	ldr	r3, [pc, #436]	@ (80044d8 <HAL_RCC_OscConfig+0x240>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a6c      	ldr	r2, [pc, #432]	@ (80044d8 <HAL_RCC_OscConfig+0x240>)
 8004328:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800432c:	6013      	str	r3, [r2, #0]
 800432e:	e00b      	b.n	8004348 <HAL_RCC_OscConfig+0xb0>
 8004330:	4b69      	ldr	r3, [pc, #420]	@ (80044d8 <HAL_RCC_OscConfig+0x240>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4a68      	ldr	r2, [pc, #416]	@ (80044d8 <HAL_RCC_OscConfig+0x240>)
 8004336:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800433a:	6013      	str	r3, [r2, #0]
 800433c:	4b66      	ldr	r3, [pc, #408]	@ (80044d8 <HAL_RCC_OscConfig+0x240>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a65      	ldr	r2, [pc, #404]	@ (80044d8 <HAL_RCC_OscConfig+0x240>)
 8004342:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004346:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d013      	beq.n	8004378 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004350:	f7fe f888 	bl	8002464 <HAL_GetTick>
 8004354:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004356:	e008      	b.n	800436a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004358:	f7fe f884 	bl	8002464 <HAL_GetTick>
 800435c:	4602      	mov	r2, r0
 800435e:	693b      	ldr	r3, [r7, #16]
 8004360:	1ad3      	subs	r3, r2, r3
 8004362:	2b64      	cmp	r3, #100	@ 0x64
 8004364:	d901      	bls.n	800436a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004366:	2303      	movs	r3, #3
 8004368:	e213      	b.n	8004792 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800436a:	4b5b      	ldr	r3, [pc, #364]	@ (80044d8 <HAL_RCC_OscConfig+0x240>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004372:	2b00      	cmp	r3, #0
 8004374:	d0f0      	beq.n	8004358 <HAL_RCC_OscConfig+0xc0>
 8004376:	e014      	b.n	80043a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004378:	f7fe f874 	bl	8002464 <HAL_GetTick>
 800437c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800437e:	e008      	b.n	8004392 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004380:	f7fe f870 	bl	8002464 <HAL_GetTick>
 8004384:	4602      	mov	r2, r0
 8004386:	693b      	ldr	r3, [r7, #16]
 8004388:	1ad3      	subs	r3, r2, r3
 800438a:	2b64      	cmp	r3, #100	@ 0x64
 800438c:	d901      	bls.n	8004392 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800438e:	2303      	movs	r3, #3
 8004390:	e1ff      	b.n	8004792 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004392:	4b51      	ldr	r3, [pc, #324]	@ (80044d8 <HAL_RCC_OscConfig+0x240>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800439a:	2b00      	cmp	r3, #0
 800439c:	d1f0      	bne.n	8004380 <HAL_RCC_OscConfig+0xe8>
 800439e:	e000      	b.n	80043a2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f003 0302 	and.w	r3, r3, #2
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d063      	beq.n	8004476 <HAL_RCC_OscConfig+0x1de>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80043ae:	4b4a      	ldr	r3, [pc, #296]	@ (80044d8 <HAL_RCC_OscConfig+0x240>)
 80043b0:	689b      	ldr	r3, [r3, #8]
 80043b2:	f003 030c 	and.w	r3, r3, #12
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d00b      	beq.n	80043d2 <HAL_RCC_OscConfig+0x13a>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043ba:	4b47      	ldr	r3, [pc, #284]	@ (80044d8 <HAL_RCC_OscConfig+0x240>)
 80043bc:	689b      	ldr	r3, [r3, #8]
 80043be:	f003 030c 	and.w	r3, r3, #12
        || \
 80043c2:	2b08      	cmp	r3, #8
 80043c4:	d11c      	bne.n	8004400 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043c6:	4b44      	ldr	r3, [pc, #272]	@ (80044d8 <HAL_RCC_OscConfig+0x240>)
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d116      	bne.n	8004400 <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043d2:	4b41      	ldr	r3, [pc, #260]	@ (80044d8 <HAL_RCC_OscConfig+0x240>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f003 0302 	and.w	r3, r3, #2
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d005      	beq.n	80043ea <HAL_RCC_OscConfig+0x152>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	68db      	ldr	r3, [r3, #12]
 80043e2:	2b01      	cmp	r3, #1
 80043e4:	d001      	beq.n	80043ea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	e1d3      	b.n	8004792 <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043ea:	4b3b      	ldr	r3, [pc, #236]	@ (80044d8 <HAL_RCC_OscConfig+0x240>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	691b      	ldr	r3, [r3, #16]
 80043f6:	00db      	lsls	r3, r3, #3
 80043f8:	4937      	ldr	r1, [pc, #220]	@ (80044d8 <HAL_RCC_OscConfig+0x240>)
 80043fa:	4313      	orrs	r3, r2
 80043fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043fe:	e03a      	b.n	8004476 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	68db      	ldr	r3, [r3, #12]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d020      	beq.n	800444a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004408:	4b34      	ldr	r3, [pc, #208]	@ (80044dc <HAL_RCC_OscConfig+0x244>)
 800440a:	2201      	movs	r2, #1
 800440c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800440e:	f7fe f829 	bl	8002464 <HAL_GetTick>
 8004412:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004414:	e008      	b.n	8004428 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004416:	f7fe f825 	bl	8002464 <HAL_GetTick>
 800441a:	4602      	mov	r2, r0
 800441c:	693b      	ldr	r3, [r7, #16]
 800441e:	1ad3      	subs	r3, r2, r3
 8004420:	2b02      	cmp	r3, #2
 8004422:	d901      	bls.n	8004428 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004424:	2303      	movs	r3, #3
 8004426:	e1b4      	b.n	8004792 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004428:	4b2b      	ldr	r3, [pc, #172]	@ (80044d8 <HAL_RCC_OscConfig+0x240>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f003 0302 	and.w	r3, r3, #2
 8004430:	2b00      	cmp	r3, #0
 8004432:	d0f0      	beq.n	8004416 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004434:	4b28      	ldr	r3, [pc, #160]	@ (80044d8 <HAL_RCC_OscConfig+0x240>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	691b      	ldr	r3, [r3, #16]
 8004440:	00db      	lsls	r3, r3, #3
 8004442:	4925      	ldr	r1, [pc, #148]	@ (80044d8 <HAL_RCC_OscConfig+0x240>)
 8004444:	4313      	orrs	r3, r2
 8004446:	600b      	str	r3, [r1, #0]
 8004448:	e015      	b.n	8004476 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800444a:	4b24      	ldr	r3, [pc, #144]	@ (80044dc <HAL_RCC_OscConfig+0x244>)
 800444c:	2200      	movs	r2, #0
 800444e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004450:	f7fe f808 	bl	8002464 <HAL_GetTick>
 8004454:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004456:	e008      	b.n	800446a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004458:	f7fe f804 	bl	8002464 <HAL_GetTick>
 800445c:	4602      	mov	r2, r0
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	1ad3      	subs	r3, r2, r3
 8004462:	2b02      	cmp	r3, #2
 8004464:	d901      	bls.n	800446a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004466:	2303      	movs	r3, #3
 8004468:	e193      	b.n	8004792 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800446a:	4b1b      	ldr	r3, [pc, #108]	@ (80044d8 <HAL_RCC_OscConfig+0x240>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f003 0302 	and.w	r3, r3, #2
 8004472:	2b00      	cmp	r3, #0
 8004474:	d1f0      	bne.n	8004458 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f003 0308 	and.w	r3, r3, #8
 800447e:	2b00      	cmp	r3, #0
 8004480:	d036      	beq.n	80044f0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	695b      	ldr	r3, [r3, #20]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d016      	beq.n	80044b8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800448a:	4b15      	ldr	r3, [pc, #84]	@ (80044e0 <HAL_RCC_OscConfig+0x248>)
 800448c:	2201      	movs	r2, #1
 800448e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004490:	f7fd ffe8 	bl	8002464 <HAL_GetTick>
 8004494:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004496:	e008      	b.n	80044aa <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004498:	f7fd ffe4 	bl	8002464 <HAL_GetTick>
 800449c:	4602      	mov	r2, r0
 800449e:	693b      	ldr	r3, [r7, #16]
 80044a0:	1ad3      	subs	r3, r2, r3
 80044a2:	2b02      	cmp	r3, #2
 80044a4:	d901      	bls.n	80044aa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80044a6:	2303      	movs	r3, #3
 80044a8:	e173      	b.n	8004792 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044aa:	4b0b      	ldr	r3, [pc, #44]	@ (80044d8 <HAL_RCC_OscConfig+0x240>)
 80044ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044ae:	f003 0302 	and.w	r3, r3, #2
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d0f0      	beq.n	8004498 <HAL_RCC_OscConfig+0x200>
 80044b6:	e01b      	b.n	80044f0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044b8:	4b09      	ldr	r3, [pc, #36]	@ (80044e0 <HAL_RCC_OscConfig+0x248>)
 80044ba:	2200      	movs	r2, #0
 80044bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044be:	f7fd ffd1 	bl	8002464 <HAL_GetTick>
 80044c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044c4:	e00e      	b.n	80044e4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044c6:	f7fd ffcd 	bl	8002464 <HAL_GetTick>
 80044ca:	4602      	mov	r2, r0
 80044cc:	693b      	ldr	r3, [r7, #16]
 80044ce:	1ad3      	subs	r3, r2, r3
 80044d0:	2b02      	cmp	r3, #2
 80044d2:	d907      	bls.n	80044e4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80044d4:	2303      	movs	r3, #3
 80044d6:	e15c      	b.n	8004792 <HAL_RCC_OscConfig+0x4fa>
 80044d8:	40023800 	.word	0x40023800
 80044dc:	42470000 	.word	0x42470000
 80044e0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044e4:	4b8a      	ldr	r3, [pc, #552]	@ (8004710 <HAL_RCC_OscConfig+0x478>)
 80044e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044e8:	f003 0302 	and.w	r3, r3, #2
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d1ea      	bne.n	80044c6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f003 0304 	and.w	r3, r3, #4
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	f000 8097 	beq.w	800462c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044fe:	2300      	movs	r3, #0
 8004500:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004502:	4b83      	ldr	r3, [pc, #524]	@ (8004710 <HAL_RCC_OscConfig+0x478>)
 8004504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004506:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800450a:	2b00      	cmp	r3, #0
 800450c:	d10f      	bne.n	800452e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800450e:	2300      	movs	r3, #0
 8004510:	60bb      	str	r3, [r7, #8]
 8004512:	4b7f      	ldr	r3, [pc, #508]	@ (8004710 <HAL_RCC_OscConfig+0x478>)
 8004514:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004516:	4a7e      	ldr	r2, [pc, #504]	@ (8004710 <HAL_RCC_OscConfig+0x478>)
 8004518:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800451c:	6413      	str	r3, [r2, #64]	@ 0x40
 800451e:	4b7c      	ldr	r3, [pc, #496]	@ (8004710 <HAL_RCC_OscConfig+0x478>)
 8004520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004522:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004526:	60bb      	str	r3, [r7, #8]
 8004528:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800452a:	2301      	movs	r3, #1
 800452c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800452e:	4b79      	ldr	r3, [pc, #484]	@ (8004714 <HAL_RCC_OscConfig+0x47c>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004536:	2b00      	cmp	r3, #0
 8004538:	d118      	bne.n	800456c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800453a:	4b76      	ldr	r3, [pc, #472]	@ (8004714 <HAL_RCC_OscConfig+0x47c>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a75      	ldr	r2, [pc, #468]	@ (8004714 <HAL_RCC_OscConfig+0x47c>)
 8004540:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004544:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004546:	f7fd ff8d 	bl	8002464 <HAL_GetTick>
 800454a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800454c:	e008      	b.n	8004560 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800454e:	f7fd ff89 	bl	8002464 <HAL_GetTick>
 8004552:	4602      	mov	r2, r0
 8004554:	693b      	ldr	r3, [r7, #16]
 8004556:	1ad3      	subs	r3, r2, r3
 8004558:	2b02      	cmp	r3, #2
 800455a:	d901      	bls.n	8004560 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800455c:	2303      	movs	r3, #3
 800455e:	e118      	b.n	8004792 <HAL_RCC_OscConfig+0x4fa>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004560:	4b6c      	ldr	r3, [pc, #432]	@ (8004714 <HAL_RCC_OscConfig+0x47c>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004568:	2b00      	cmp	r3, #0
 800456a:	d0f0      	beq.n	800454e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	2b01      	cmp	r3, #1
 8004572:	d106      	bne.n	8004582 <HAL_RCC_OscConfig+0x2ea>
 8004574:	4b66      	ldr	r3, [pc, #408]	@ (8004710 <HAL_RCC_OscConfig+0x478>)
 8004576:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004578:	4a65      	ldr	r2, [pc, #404]	@ (8004710 <HAL_RCC_OscConfig+0x478>)
 800457a:	f043 0301 	orr.w	r3, r3, #1
 800457e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004580:	e01c      	b.n	80045bc <HAL_RCC_OscConfig+0x324>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	2b05      	cmp	r3, #5
 8004588:	d10c      	bne.n	80045a4 <HAL_RCC_OscConfig+0x30c>
 800458a:	4b61      	ldr	r3, [pc, #388]	@ (8004710 <HAL_RCC_OscConfig+0x478>)
 800458c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800458e:	4a60      	ldr	r2, [pc, #384]	@ (8004710 <HAL_RCC_OscConfig+0x478>)
 8004590:	f043 0304 	orr.w	r3, r3, #4
 8004594:	6713      	str	r3, [r2, #112]	@ 0x70
 8004596:	4b5e      	ldr	r3, [pc, #376]	@ (8004710 <HAL_RCC_OscConfig+0x478>)
 8004598:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800459a:	4a5d      	ldr	r2, [pc, #372]	@ (8004710 <HAL_RCC_OscConfig+0x478>)
 800459c:	f043 0301 	orr.w	r3, r3, #1
 80045a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80045a2:	e00b      	b.n	80045bc <HAL_RCC_OscConfig+0x324>
 80045a4:	4b5a      	ldr	r3, [pc, #360]	@ (8004710 <HAL_RCC_OscConfig+0x478>)
 80045a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045a8:	4a59      	ldr	r2, [pc, #356]	@ (8004710 <HAL_RCC_OscConfig+0x478>)
 80045aa:	f023 0301 	bic.w	r3, r3, #1
 80045ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80045b0:	4b57      	ldr	r3, [pc, #348]	@ (8004710 <HAL_RCC_OscConfig+0x478>)
 80045b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045b4:	4a56      	ldr	r2, [pc, #344]	@ (8004710 <HAL_RCC_OscConfig+0x478>)
 80045b6:	f023 0304 	bic.w	r3, r3, #4
 80045ba:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	689b      	ldr	r3, [r3, #8]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d015      	beq.n	80045f0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045c4:	f7fd ff4e 	bl	8002464 <HAL_GetTick>
 80045c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045ca:	e00a      	b.n	80045e2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045cc:	f7fd ff4a 	bl	8002464 <HAL_GetTick>
 80045d0:	4602      	mov	r2, r0
 80045d2:	693b      	ldr	r3, [r7, #16]
 80045d4:	1ad3      	subs	r3, r2, r3
 80045d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045da:	4293      	cmp	r3, r2
 80045dc:	d901      	bls.n	80045e2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80045de:	2303      	movs	r3, #3
 80045e0:	e0d7      	b.n	8004792 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045e2:	4b4b      	ldr	r3, [pc, #300]	@ (8004710 <HAL_RCC_OscConfig+0x478>)
 80045e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045e6:	f003 0302 	and.w	r3, r3, #2
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d0ee      	beq.n	80045cc <HAL_RCC_OscConfig+0x334>
 80045ee:	e014      	b.n	800461a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045f0:	f7fd ff38 	bl	8002464 <HAL_GetTick>
 80045f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045f6:	e00a      	b.n	800460e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045f8:	f7fd ff34 	bl	8002464 <HAL_GetTick>
 80045fc:	4602      	mov	r2, r0
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	1ad3      	subs	r3, r2, r3
 8004602:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004606:	4293      	cmp	r3, r2
 8004608:	d901      	bls.n	800460e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800460a:	2303      	movs	r3, #3
 800460c:	e0c1      	b.n	8004792 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800460e:	4b40      	ldr	r3, [pc, #256]	@ (8004710 <HAL_RCC_OscConfig+0x478>)
 8004610:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004612:	f003 0302 	and.w	r3, r3, #2
 8004616:	2b00      	cmp	r3, #0
 8004618:	d1ee      	bne.n	80045f8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800461a:	7dfb      	ldrb	r3, [r7, #23]
 800461c:	2b01      	cmp	r3, #1
 800461e:	d105      	bne.n	800462c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004620:	4b3b      	ldr	r3, [pc, #236]	@ (8004710 <HAL_RCC_OscConfig+0x478>)
 8004622:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004624:	4a3a      	ldr	r2, [pc, #232]	@ (8004710 <HAL_RCC_OscConfig+0x478>)
 8004626:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800462a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	699b      	ldr	r3, [r3, #24]
 8004630:	2b00      	cmp	r3, #0
 8004632:	f000 80ad 	beq.w	8004790 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004636:	4b36      	ldr	r3, [pc, #216]	@ (8004710 <HAL_RCC_OscConfig+0x478>)
 8004638:	689b      	ldr	r3, [r3, #8]
 800463a:	f003 030c 	and.w	r3, r3, #12
 800463e:	2b08      	cmp	r3, #8
 8004640:	d060      	beq.n	8004704 <HAL_RCC_OscConfig+0x46c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	699b      	ldr	r3, [r3, #24]
 8004646:	2b02      	cmp	r3, #2
 8004648:	d145      	bne.n	80046d6 <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800464a:	4b33      	ldr	r3, [pc, #204]	@ (8004718 <HAL_RCC_OscConfig+0x480>)
 800464c:	2200      	movs	r2, #0
 800464e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004650:	f7fd ff08 	bl	8002464 <HAL_GetTick>
 8004654:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004656:	e008      	b.n	800466a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004658:	f7fd ff04 	bl	8002464 <HAL_GetTick>
 800465c:	4602      	mov	r2, r0
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	1ad3      	subs	r3, r2, r3
 8004662:	2b02      	cmp	r3, #2
 8004664:	d901      	bls.n	800466a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004666:	2303      	movs	r3, #3
 8004668:	e093      	b.n	8004792 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800466a:	4b29      	ldr	r3, [pc, #164]	@ (8004710 <HAL_RCC_OscConfig+0x478>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004672:	2b00      	cmp	r3, #0
 8004674:	d1f0      	bne.n	8004658 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	69da      	ldr	r2, [r3, #28]
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6a1b      	ldr	r3, [r3, #32]
 800467e:	431a      	orrs	r2, r3
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004684:	019b      	lsls	r3, r3, #6
 8004686:	431a      	orrs	r2, r3
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800468c:	085b      	lsrs	r3, r3, #1
 800468e:	3b01      	subs	r3, #1
 8004690:	041b      	lsls	r3, r3, #16
 8004692:	431a      	orrs	r2, r3
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004698:	061b      	lsls	r3, r3, #24
 800469a:	431a      	orrs	r2, r3
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046a0:	071b      	lsls	r3, r3, #28
 80046a2:	491b      	ldr	r1, [pc, #108]	@ (8004710 <HAL_RCC_OscConfig+0x478>)
 80046a4:	4313      	orrs	r3, r2
 80046a6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80046a8:	4b1b      	ldr	r3, [pc, #108]	@ (8004718 <HAL_RCC_OscConfig+0x480>)
 80046aa:	2201      	movs	r2, #1
 80046ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046ae:	f7fd fed9 	bl	8002464 <HAL_GetTick>
 80046b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046b4:	e008      	b.n	80046c8 <HAL_RCC_OscConfig+0x430>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046b6:	f7fd fed5 	bl	8002464 <HAL_GetTick>
 80046ba:	4602      	mov	r2, r0
 80046bc:	693b      	ldr	r3, [r7, #16]
 80046be:	1ad3      	subs	r3, r2, r3
 80046c0:	2b02      	cmp	r3, #2
 80046c2:	d901      	bls.n	80046c8 <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 80046c4:	2303      	movs	r3, #3
 80046c6:	e064      	b.n	8004792 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046c8:	4b11      	ldr	r3, [pc, #68]	@ (8004710 <HAL_RCC_OscConfig+0x478>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d0f0      	beq.n	80046b6 <HAL_RCC_OscConfig+0x41e>
 80046d4:	e05c      	b.n	8004790 <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046d6:	4b10      	ldr	r3, [pc, #64]	@ (8004718 <HAL_RCC_OscConfig+0x480>)
 80046d8:	2200      	movs	r2, #0
 80046da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046dc:	f7fd fec2 	bl	8002464 <HAL_GetTick>
 80046e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046e2:	e008      	b.n	80046f6 <HAL_RCC_OscConfig+0x45e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046e4:	f7fd febe 	bl	8002464 <HAL_GetTick>
 80046e8:	4602      	mov	r2, r0
 80046ea:	693b      	ldr	r3, [r7, #16]
 80046ec:	1ad3      	subs	r3, r2, r3
 80046ee:	2b02      	cmp	r3, #2
 80046f0:	d901      	bls.n	80046f6 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 80046f2:	2303      	movs	r3, #3
 80046f4:	e04d      	b.n	8004792 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046f6:	4b06      	ldr	r3, [pc, #24]	@ (8004710 <HAL_RCC_OscConfig+0x478>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d1f0      	bne.n	80046e4 <HAL_RCC_OscConfig+0x44c>
 8004702:	e045      	b.n	8004790 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	699b      	ldr	r3, [r3, #24]
 8004708:	2b01      	cmp	r3, #1
 800470a:	d107      	bne.n	800471c <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 800470c:	2301      	movs	r3, #1
 800470e:	e040      	b.n	8004792 <HAL_RCC_OscConfig+0x4fa>
 8004710:	40023800 	.word	0x40023800
 8004714:	40007000 	.word	0x40007000
 8004718:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800471c:	4b1f      	ldr	r3, [pc, #124]	@ (800479c <HAL_RCC_OscConfig+0x504>)
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	699b      	ldr	r3, [r3, #24]
 8004726:	2b01      	cmp	r3, #1
 8004728:	d030      	beq.n	800478c <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004734:	429a      	cmp	r2, r3
 8004736:	d129      	bne.n	800478c <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004742:	429a      	cmp	r2, r3
 8004744:	d122      	bne.n	800478c <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004746:	68fa      	ldr	r2, [r7, #12]
 8004748:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800474c:	4013      	ands	r3, r2
 800474e:	687a      	ldr	r2, [r7, #4]
 8004750:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004752:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004754:	4293      	cmp	r3, r2
 8004756:	d119      	bne.n	800478c <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004762:	085b      	lsrs	r3, r3, #1
 8004764:	3b01      	subs	r3, #1
 8004766:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004768:	429a      	cmp	r2, r3
 800476a:	d10f      	bne.n	800478c <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004776:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004778:	429a      	cmp	r2, r3
 800477a:	d107      	bne.n	800478c <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004786:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004788:	429a      	cmp	r2, r3
 800478a:	d001      	beq.n	8004790 <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800478c:	2301      	movs	r3, #1
 800478e:	e000      	b.n	8004792 <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 8004790:	2300      	movs	r3, #0
}
 8004792:	4618      	mov	r0, r3
 8004794:	3718      	adds	r7, #24
 8004796:	46bd      	mov	sp, r7
 8004798:	bd80      	pop	{r7, pc}
 800479a:	bf00      	nop
 800479c:	40023800 	.word	0x40023800

080047a0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b082      	sub	sp, #8
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d101      	bne.n	80047b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80047ae:	2301      	movs	r3, #1
 80047b0:	e07b      	b.n	80048aa <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d108      	bne.n	80047cc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80047c2:	d009      	beq.n	80047d8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2200      	movs	r2, #0
 80047c8:	61da      	str	r2, [r3, #28]
 80047ca:	e005      	b.n	80047d8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2200      	movs	r2, #0
 80047d0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2200      	movs	r2, #0
 80047d6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2200      	movs	r2, #0
 80047dc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80047e4:	b2db      	uxtb	r3, r3
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d106      	bne.n	80047f8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2200      	movs	r2, #0
 80047ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80047f2:	6878      	ldr	r0, [r7, #4]
 80047f4:	f7fd faa4 	bl	8001d40 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2202      	movs	r2, #2
 80047fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800480e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004820:	431a      	orrs	r2, r3
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	68db      	ldr	r3, [r3, #12]
 8004826:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800482a:	431a      	orrs	r2, r3
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	691b      	ldr	r3, [r3, #16]
 8004830:	f003 0302 	and.w	r3, r3, #2
 8004834:	431a      	orrs	r2, r3
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	695b      	ldr	r3, [r3, #20]
 800483a:	f003 0301 	and.w	r3, r3, #1
 800483e:	431a      	orrs	r2, r3
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	699b      	ldr	r3, [r3, #24]
 8004844:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004848:	431a      	orrs	r2, r3
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	69db      	ldr	r3, [r3, #28]
 800484e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004852:	431a      	orrs	r2, r3
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6a1b      	ldr	r3, [r3, #32]
 8004858:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800485c:	ea42 0103 	orr.w	r1, r2, r3
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004864:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	430a      	orrs	r2, r1
 800486e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	699b      	ldr	r3, [r3, #24]
 8004874:	0c1b      	lsrs	r3, r3, #16
 8004876:	f003 0104 	and.w	r1, r3, #4
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800487e:	f003 0210 	and.w	r2, r3, #16
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	430a      	orrs	r2, r1
 8004888:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	69da      	ldr	r2, [r3, #28]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004898:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2200      	movs	r2, #0
 800489e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2201      	movs	r2, #1
 80048a4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80048a8:	2300      	movs	r3, #0
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3708      	adds	r7, #8
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bd80      	pop	{r7, pc}

080048b2 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048b2:	b580      	push	{r7, lr}
 80048b4:	b088      	sub	sp, #32
 80048b6:	af00      	add	r7, sp, #0
 80048b8:	60f8      	str	r0, [r7, #12]
 80048ba:	60b9      	str	r1, [r7, #8]
 80048bc:	603b      	str	r3, [r7, #0]
 80048be:	4613      	mov	r3, r2
 80048c0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80048c2:	f7fd fdcf 	bl	8002464 <HAL_GetTick>
 80048c6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80048c8:	88fb      	ldrh	r3, [r7, #6]
 80048ca:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80048d2:	b2db      	uxtb	r3, r3
 80048d4:	2b01      	cmp	r3, #1
 80048d6:	d001      	beq.n	80048dc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80048d8:	2302      	movs	r3, #2
 80048da:	e12a      	b.n	8004b32 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80048dc:	68bb      	ldr	r3, [r7, #8]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d002      	beq.n	80048e8 <HAL_SPI_Transmit+0x36>
 80048e2:	88fb      	ldrh	r3, [r7, #6]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d101      	bne.n	80048ec <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80048e8:	2301      	movs	r3, #1
 80048ea:	e122      	b.n	8004b32 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80048f2:	2b01      	cmp	r3, #1
 80048f4:	d101      	bne.n	80048fa <HAL_SPI_Transmit+0x48>
 80048f6:	2302      	movs	r3, #2
 80048f8:	e11b      	b.n	8004b32 <HAL_SPI_Transmit+0x280>
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	2201      	movs	r2, #1
 80048fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	2203      	movs	r2, #3
 8004906:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	2200      	movs	r2, #0
 800490e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	68ba      	ldr	r2, [r7, #8]
 8004914:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	88fa      	ldrh	r2, [r7, #6]
 800491a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	88fa      	ldrh	r2, [r7, #6]
 8004920:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2200      	movs	r2, #0
 8004926:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	2200      	movs	r2, #0
 800492c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2200      	movs	r2, #0
 8004932:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2200      	movs	r2, #0
 8004938:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	2200      	movs	r2, #0
 800493e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004948:	d10f      	bne.n	800496a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	681a      	ldr	r2, [r3, #0]
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004958:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004968:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004974:	2b40      	cmp	r3, #64	@ 0x40
 8004976:	d007      	beq.n	8004988 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	681a      	ldr	r2, [r3, #0]
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004986:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	68db      	ldr	r3, [r3, #12]
 800498c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004990:	d152      	bne.n	8004a38 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d002      	beq.n	80049a0 <HAL_SPI_Transmit+0xee>
 800499a:	8b7b      	ldrh	r3, [r7, #26]
 800499c:	2b01      	cmp	r3, #1
 800499e:	d145      	bne.n	8004a2c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049a4:	881a      	ldrh	r2, [r3, #0]
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049b0:	1c9a      	adds	r2, r3, #2
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049ba:	b29b      	uxth	r3, r3
 80049bc:	3b01      	subs	r3, #1
 80049be:	b29a      	uxth	r2, r3
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80049c4:	e032      	b.n	8004a2c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	689b      	ldr	r3, [r3, #8]
 80049cc:	f003 0302 	and.w	r3, r3, #2
 80049d0:	2b02      	cmp	r3, #2
 80049d2:	d112      	bne.n	80049fa <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049d8:	881a      	ldrh	r2, [r3, #0]
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049e4:	1c9a      	adds	r2, r3, #2
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049ee:	b29b      	uxth	r3, r3
 80049f0:	3b01      	subs	r3, #1
 80049f2:	b29a      	uxth	r2, r3
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80049f8:	e018      	b.n	8004a2c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80049fa:	f7fd fd33 	bl	8002464 <HAL_GetTick>
 80049fe:	4602      	mov	r2, r0
 8004a00:	69fb      	ldr	r3, [r7, #28]
 8004a02:	1ad3      	subs	r3, r2, r3
 8004a04:	683a      	ldr	r2, [r7, #0]
 8004a06:	429a      	cmp	r2, r3
 8004a08:	d803      	bhi.n	8004a12 <HAL_SPI_Transmit+0x160>
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a10:	d102      	bne.n	8004a18 <HAL_SPI_Transmit+0x166>
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d109      	bne.n	8004a2c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	2200      	movs	r2, #0
 8004a24:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004a28:	2303      	movs	r3, #3
 8004a2a:	e082      	b.n	8004b32 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a30:	b29b      	uxth	r3, r3
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d1c7      	bne.n	80049c6 <HAL_SPI_Transmit+0x114>
 8004a36:	e053      	b.n	8004ae0 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d002      	beq.n	8004a46 <HAL_SPI_Transmit+0x194>
 8004a40:	8b7b      	ldrh	r3, [r7, #26]
 8004a42:	2b01      	cmp	r3, #1
 8004a44:	d147      	bne.n	8004ad6 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	330c      	adds	r3, #12
 8004a50:	7812      	ldrb	r2, [r2, #0]
 8004a52:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a58:	1c5a      	adds	r2, r3, #1
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a62:	b29b      	uxth	r3, r3
 8004a64:	3b01      	subs	r3, #1
 8004a66:	b29a      	uxth	r2, r3
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004a6c:	e033      	b.n	8004ad6 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	f003 0302 	and.w	r3, r3, #2
 8004a78:	2b02      	cmp	r3, #2
 8004a7a:	d113      	bne.n	8004aa4 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	330c      	adds	r3, #12
 8004a86:	7812      	ldrb	r2, [r2, #0]
 8004a88:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a8e:	1c5a      	adds	r2, r3, #1
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a98:	b29b      	uxth	r3, r3
 8004a9a:	3b01      	subs	r3, #1
 8004a9c:	b29a      	uxth	r2, r3
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004aa2:	e018      	b.n	8004ad6 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004aa4:	f7fd fcde 	bl	8002464 <HAL_GetTick>
 8004aa8:	4602      	mov	r2, r0
 8004aaa:	69fb      	ldr	r3, [r7, #28]
 8004aac:	1ad3      	subs	r3, r2, r3
 8004aae:	683a      	ldr	r2, [r7, #0]
 8004ab0:	429a      	cmp	r2, r3
 8004ab2:	d803      	bhi.n	8004abc <HAL_SPI_Transmit+0x20a>
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aba:	d102      	bne.n	8004ac2 <HAL_SPI_Transmit+0x210>
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d109      	bne.n	8004ad6 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	2201      	movs	r2, #1
 8004ac6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	2200      	movs	r2, #0
 8004ace:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004ad2:	2303      	movs	r3, #3
 8004ad4:	e02d      	b.n	8004b32 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ada:	b29b      	uxth	r3, r3
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d1c6      	bne.n	8004a6e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ae0:	69fa      	ldr	r2, [r7, #28]
 8004ae2:	6839      	ldr	r1, [r7, #0]
 8004ae4:	68f8      	ldr	r0, [r7, #12]
 8004ae6:	f000 fcf7 	bl	80054d8 <SPI_EndRxTxTransaction>
 8004aea:	4603      	mov	r3, r0
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d002      	beq.n	8004af6 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2220      	movs	r2, #32
 8004af4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	689b      	ldr	r3, [r3, #8]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d10a      	bne.n	8004b14 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004afe:	2300      	movs	r3, #0
 8004b00:	617b      	str	r3, [r7, #20]
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	68db      	ldr	r3, [r3, #12]
 8004b08:	617b      	str	r3, [r7, #20]
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	689b      	ldr	r3, [r3, #8]
 8004b10:	617b      	str	r3, [r7, #20]
 8004b12:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	2201      	movs	r2, #1
 8004b18:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d001      	beq.n	8004b30 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	e000      	b.n	8004b32 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004b30:	2300      	movs	r3, #0
  }
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	3720      	adds	r7, #32
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bd80      	pop	{r7, pc}

08004b3a <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b3a:	b580      	push	{r7, lr}
 8004b3c:	b088      	sub	sp, #32
 8004b3e:	af02      	add	r7, sp, #8
 8004b40:	60f8      	str	r0, [r7, #12]
 8004b42:	60b9      	str	r1, [r7, #8]
 8004b44:	603b      	str	r3, [r7, #0]
 8004b46:	4613      	mov	r3, r2
 8004b48:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004b50:	b2db      	uxtb	r3, r3
 8004b52:	2b01      	cmp	r3, #1
 8004b54:	d001      	beq.n	8004b5a <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004b56:	2302      	movs	r3, #2
 8004b58:	e104      	b.n	8004d64 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8004b5a:	68bb      	ldr	r3, [r7, #8]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d002      	beq.n	8004b66 <HAL_SPI_Receive+0x2c>
 8004b60:	88fb      	ldrh	r3, [r7, #6]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d101      	bne.n	8004b6a <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8004b66:	2301      	movs	r3, #1
 8004b68:	e0fc      	b.n	8004d64 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b72:	d112      	bne.n	8004b9a <HAL_SPI_Receive+0x60>
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	689b      	ldr	r3, [r3, #8]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d10e      	bne.n	8004b9a <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	2204      	movs	r2, #4
 8004b80:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004b84:	88fa      	ldrh	r2, [r7, #6]
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	9300      	str	r3, [sp, #0]
 8004b8a:	4613      	mov	r3, r2
 8004b8c:	68ba      	ldr	r2, [r7, #8]
 8004b8e:	68b9      	ldr	r1, [r7, #8]
 8004b90:	68f8      	ldr	r0, [r7, #12]
 8004b92:	f000 f8eb 	bl	8004d6c <HAL_SPI_TransmitReceive>
 8004b96:	4603      	mov	r3, r0
 8004b98:	e0e4      	b.n	8004d64 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b9a:	f7fd fc63 	bl	8002464 <HAL_GetTick>
 8004b9e:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004ba6:	2b01      	cmp	r3, #1
 8004ba8:	d101      	bne.n	8004bae <HAL_SPI_Receive+0x74>
 8004baa:	2302      	movs	r3, #2
 8004bac:	e0da      	b.n	8004d64 <HAL_SPI_Receive+0x22a>
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	2201      	movs	r2, #1
 8004bb2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	2204      	movs	r2, #4
 8004bba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	68ba      	ldr	r2, [r7, #8]
 8004bc8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	88fa      	ldrh	r2, [r7, #6]
 8004bce:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	88fa      	ldrh	r2, [r7, #6]
 8004bd4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2200      	movs	r2, #0
 8004be0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	2200      	movs	r2, #0
 8004be6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	2200      	movs	r2, #0
 8004bec:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	689b      	ldr	r3, [r3, #8]
 8004bf8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bfc:	d10f      	bne.n	8004c1e <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	681a      	ldr	r2, [r3, #0]
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c0c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	681a      	ldr	r2, [r3, #0]
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004c1c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c28:	2b40      	cmp	r3, #64	@ 0x40
 8004c2a:	d007      	beq.n	8004c3c <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	681a      	ldr	r2, [r3, #0]
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004c3a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	68db      	ldr	r3, [r3, #12]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d170      	bne.n	8004d26 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004c44:	e035      	b.n	8004cb2 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	689b      	ldr	r3, [r3, #8]
 8004c4c:	f003 0301 	and.w	r3, r3, #1
 8004c50:	2b01      	cmp	r3, #1
 8004c52:	d115      	bne.n	8004c80 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f103 020c 	add.w	r2, r3, #12
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c60:	7812      	ldrb	r2, [r2, #0]
 8004c62:	b2d2      	uxtb	r2, r2
 8004c64:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c6a:	1c5a      	adds	r2, r3, #1
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c74:	b29b      	uxth	r3, r3
 8004c76:	3b01      	subs	r3, #1
 8004c78:	b29a      	uxth	r2, r3
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004c7e:	e018      	b.n	8004cb2 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c80:	f7fd fbf0 	bl	8002464 <HAL_GetTick>
 8004c84:	4602      	mov	r2, r0
 8004c86:	697b      	ldr	r3, [r7, #20]
 8004c88:	1ad3      	subs	r3, r2, r3
 8004c8a:	683a      	ldr	r2, [r7, #0]
 8004c8c:	429a      	cmp	r2, r3
 8004c8e:	d803      	bhi.n	8004c98 <HAL_SPI_Receive+0x15e>
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c96:	d102      	bne.n	8004c9e <HAL_SPI_Receive+0x164>
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d109      	bne.n	8004cb2 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	2201      	movs	r2, #1
 8004ca2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004cae:	2303      	movs	r3, #3
 8004cb0:	e058      	b.n	8004d64 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004cb6:	b29b      	uxth	r3, r3
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d1c4      	bne.n	8004c46 <HAL_SPI_Receive+0x10c>
 8004cbc:	e038      	b.n	8004d30 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	689b      	ldr	r3, [r3, #8]
 8004cc4:	f003 0301 	and.w	r3, r3, #1
 8004cc8:	2b01      	cmp	r3, #1
 8004cca:	d113      	bne.n	8004cf4 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	68da      	ldr	r2, [r3, #12]
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cd6:	b292      	uxth	r2, r2
 8004cd8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cde:	1c9a      	adds	r2, r3, #2
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ce8:	b29b      	uxth	r3, r3
 8004cea:	3b01      	subs	r3, #1
 8004cec:	b29a      	uxth	r2, r3
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004cf2:	e018      	b.n	8004d26 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004cf4:	f7fd fbb6 	bl	8002464 <HAL_GetTick>
 8004cf8:	4602      	mov	r2, r0
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	1ad3      	subs	r3, r2, r3
 8004cfe:	683a      	ldr	r2, [r7, #0]
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d803      	bhi.n	8004d0c <HAL_SPI_Receive+0x1d2>
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d0a:	d102      	bne.n	8004d12 <HAL_SPI_Receive+0x1d8>
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d109      	bne.n	8004d26 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	2201      	movs	r2, #1
 8004d16:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004d22:	2303      	movs	r3, #3
 8004d24:	e01e      	b.n	8004d64 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d2a:	b29b      	uxth	r3, r3
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d1c6      	bne.n	8004cbe <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004d30:	697a      	ldr	r2, [r7, #20]
 8004d32:	6839      	ldr	r1, [r7, #0]
 8004d34:	68f8      	ldr	r0, [r7, #12]
 8004d36:	f000 fb69 	bl	800540c <SPI_EndRxTransaction>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d002      	beq.n	8004d46 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	2220      	movs	r2, #32
 8004d44:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	2201      	movs	r2, #1
 8004d4a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	2200      	movs	r2, #0
 8004d52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d001      	beq.n	8004d62 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	e000      	b.n	8004d64 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004d62:	2300      	movs	r3, #0
  }
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	3718      	adds	r7, #24
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}

08004d6c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b08a      	sub	sp, #40	@ 0x28
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	60f8      	str	r0, [r7, #12]
 8004d74:	60b9      	str	r1, [r7, #8]
 8004d76:	607a      	str	r2, [r7, #4]
 8004d78:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d7e:	f7fd fb71 	bl	8002464 <HAL_GetTick>
 8004d82:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004d8a:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004d92:	887b      	ldrh	r3, [r7, #2]
 8004d94:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004d96:	7ffb      	ldrb	r3, [r7, #31]
 8004d98:	2b01      	cmp	r3, #1
 8004d9a:	d00c      	beq.n	8004db6 <HAL_SPI_TransmitReceive+0x4a>
 8004d9c:	69bb      	ldr	r3, [r7, #24]
 8004d9e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004da2:	d106      	bne.n	8004db2 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d102      	bne.n	8004db2 <HAL_SPI_TransmitReceive+0x46>
 8004dac:	7ffb      	ldrb	r3, [r7, #31]
 8004dae:	2b04      	cmp	r3, #4
 8004db0:	d001      	beq.n	8004db6 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004db2:	2302      	movs	r3, #2
 8004db4:	e17f      	b.n	80050b6 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004db6:	68bb      	ldr	r3, [r7, #8]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d005      	beq.n	8004dc8 <HAL_SPI_TransmitReceive+0x5c>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d002      	beq.n	8004dc8 <HAL_SPI_TransmitReceive+0x5c>
 8004dc2:	887b      	ldrh	r3, [r7, #2]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d101      	bne.n	8004dcc <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004dc8:	2301      	movs	r3, #1
 8004dca:	e174      	b.n	80050b6 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004dd2:	2b01      	cmp	r3, #1
 8004dd4:	d101      	bne.n	8004dda <HAL_SPI_TransmitReceive+0x6e>
 8004dd6:	2302      	movs	r3, #2
 8004dd8:	e16d      	b.n	80050b6 <HAL_SPI_TransmitReceive+0x34a>
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	2201      	movs	r2, #1
 8004dde:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004de8:	b2db      	uxtb	r3, r3
 8004dea:	2b04      	cmp	r3, #4
 8004dec:	d003      	beq.n	8004df6 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	2205      	movs	r2, #5
 8004df2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	687a      	ldr	r2, [r7, #4]
 8004e00:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	887a      	ldrh	r2, [r7, #2]
 8004e06:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	887a      	ldrh	r2, [r7, #2]
 8004e0c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	68ba      	ldr	r2, [r7, #8]
 8004e12:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	887a      	ldrh	r2, [r7, #2]
 8004e18:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	887a      	ldrh	r2, [r7, #2]
 8004e1e:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	2200      	movs	r2, #0
 8004e24:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e36:	2b40      	cmp	r3, #64	@ 0x40
 8004e38:	d007      	beq.n	8004e4a <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	681a      	ldr	r2, [r3, #0]
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e48:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	68db      	ldr	r3, [r3, #12]
 8004e4e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e52:	d17e      	bne.n	8004f52 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d002      	beq.n	8004e62 <HAL_SPI_TransmitReceive+0xf6>
 8004e5c:	8afb      	ldrh	r3, [r7, #22]
 8004e5e:	2b01      	cmp	r3, #1
 8004e60:	d16c      	bne.n	8004f3c <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e66:	881a      	ldrh	r2, [r3, #0]
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e72:	1c9a      	adds	r2, r3, #2
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e7c:	b29b      	uxth	r3, r3
 8004e7e:	3b01      	subs	r3, #1
 8004e80:	b29a      	uxth	r2, r3
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e86:	e059      	b.n	8004f3c <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	689b      	ldr	r3, [r3, #8]
 8004e8e:	f003 0302 	and.w	r3, r3, #2
 8004e92:	2b02      	cmp	r3, #2
 8004e94:	d11b      	bne.n	8004ece <HAL_SPI_TransmitReceive+0x162>
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e9a:	b29b      	uxth	r3, r3
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d016      	beq.n	8004ece <HAL_SPI_TransmitReceive+0x162>
 8004ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ea2:	2b01      	cmp	r3, #1
 8004ea4:	d113      	bne.n	8004ece <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eaa:	881a      	ldrh	r2, [r3, #0]
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eb6:	1c9a      	adds	r2, r3, #2
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ec0:	b29b      	uxth	r3, r3
 8004ec2:	3b01      	subs	r3, #1
 8004ec4:	b29a      	uxth	r2, r3
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004eca:	2300      	movs	r3, #0
 8004ecc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	689b      	ldr	r3, [r3, #8]
 8004ed4:	f003 0301 	and.w	r3, r3, #1
 8004ed8:	2b01      	cmp	r3, #1
 8004eda:	d119      	bne.n	8004f10 <HAL_SPI_TransmitReceive+0x1a4>
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ee0:	b29b      	uxth	r3, r3
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d014      	beq.n	8004f10 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	68da      	ldr	r2, [r3, #12]
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ef0:	b292      	uxth	r2, r2
 8004ef2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ef8:	1c9a      	adds	r2, r3, #2
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f02:	b29b      	uxth	r3, r3
 8004f04:	3b01      	subs	r3, #1
 8004f06:	b29a      	uxth	r2, r3
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004f10:	f7fd faa8 	bl	8002464 <HAL_GetTick>
 8004f14:	4602      	mov	r2, r0
 8004f16:	6a3b      	ldr	r3, [r7, #32]
 8004f18:	1ad3      	subs	r3, r2, r3
 8004f1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f1c:	429a      	cmp	r2, r3
 8004f1e:	d80d      	bhi.n	8004f3c <HAL_SPI_TransmitReceive+0x1d0>
 8004f20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f26:	d009      	beq.n	8004f3c <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	2201      	movs	r2, #1
 8004f2c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	2200      	movs	r2, #0
 8004f34:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004f38:	2303      	movs	r3, #3
 8004f3a:	e0bc      	b.n	80050b6 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f40:	b29b      	uxth	r3, r3
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d1a0      	bne.n	8004e88 <HAL_SPI_TransmitReceive+0x11c>
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f4a:	b29b      	uxth	r3, r3
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d19b      	bne.n	8004e88 <HAL_SPI_TransmitReceive+0x11c>
 8004f50:	e082      	b.n	8005058 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d002      	beq.n	8004f60 <HAL_SPI_TransmitReceive+0x1f4>
 8004f5a:	8afb      	ldrh	r3, [r7, #22]
 8004f5c:	2b01      	cmp	r3, #1
 8004f5e:	d171      	bne.n	8005044 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	330c      	adds	r3, #12
 8004f6a:	7812      	ldrb	r2, [r2, #0]
 8004f6c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f72:	1c5a      	adds	r2, r3, #1
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f7c:	b29b      	uxth	r3, r3
 8004f7e:	3b01      	subs	r3, #1
 8004f80:	b29a      	uxth	r2, r3
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f86:	e05d      	b.n	8005044 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	689b      	ldr	r3, [r3, #8]
 8004f8e:	f003 0302 	and.w	r3, r3, #2
 8004f92:	2b02      	cmp	r3, #2
 8004f94:	d11c      	bne.n	8004fd0 <HAL_SPI_TransmitReceive+0x264>
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f9a:	b29b      	uxth	r3, r3
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d017      	beq.n	8004fd0 <HAL_SPI_TransmitReceive+0x264>
 8004fa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fa2:	2b01      	cmp	r3, #1
 8004fa4:	d114      	bne.n	8004fd0 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	330c      	adds	r3, #12
 8004fb0:	7812      	ldrb	r2, [r2, #0]
 8004fb2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fb8:	1c5a      	adds	r2, r3, #1
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004fc2:	b29b      	uxth	r3, r3
 8004fc4:	3b01      	subs	r3, #1
 8004fc6:	b29a      	uxth	r2, r3
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004fcc:	2300      	movs	r3, #0
 8004fce:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	689b      	ldr	r3, [r3, #8]
 8004fd6:	f003 0301 	and.w	r3, r3, #1
 8004fda:	2b01      	cmp	r3, #1
 8004fdc:	d119      	bne.n	8005012 <HAL_SPI_TransmitReceive+0x2a6>
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fe2:	b29b      	uxth	r3, r3
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d014      	beq.n	8005012 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	68da      	ldr	r2, [r3, #12]
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ff2:	b2d2      	uxtb	r2, r2
 8004ff4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ffa:	1c5a      	adds	r2, r3, #1
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005004:	b29b      	uxth	r3, r3
 8005006:	3b01      	subs	r3, #1
 8005008:	b29a      	uxth	r2, r3
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800500e:	2301      	movs	r3, #1
 8005010:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005012:	f7fd fa27 	bl	8002464 <HAL_GetTick>
 8005016:	4602      	mov	r2, r0
 8005018:	6a3b      	ldr	r3, [r7, #32]
 800501a:	1ad3      	subs	r3, r2, r3
 800501c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800501e:	429a      	cmp	r2, r3
 8005020:	d803      	bhi.n	800502a <HAL_SPI_TransmitReceive+0x2be>
 8005022:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005024:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005028:	d102      	bne.n	8005030 <HAL_SPI_TransmitReceive+0x2c4>
 800502a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800502c:	2b00      	cmp	r3, #0
 800502e:	d109      	bne.n	8005044 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	2201      	movs	r2, #1
 8005034:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	2200      	movs	r2, #0
 800503c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005040:	2303      	movs	r3, #3
 8005042:	e038      	b.n	80050b6 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005048:	b29b      	uxth	r3, r3
 800504a:	2b00      	cmp	r3, #0
 800504c:	d19c      	bne.n	8004f88 <HAL_SPI_TransmitReceive+0x21c>
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005052:	b29b      	uxth	r3, r3
 8005054:	2b00      	cmp	r3, #0
 8005056:	d197      	bne.n	8004f88 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005058:	6a3a      	ldr	r2, [r7, #32]
 800505a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800505c:	68f8      	ldr	r0, [r7, #12]
 800505e:	f000 fa3b 	bl	80054d8 <SPI_EndRxTxTransaction>
 8005062:	4603      	mov	r3, r0
 8005064:	2b00      	cmp	r3, #0
 8005066:	d008      	beq.n	800507a <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2220      	movs	r2, #32
 800506c:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	2200      	movs	r2, #0
 8005072:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	e01d      	b.n	80050b6 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	689b      	ldr	r3, [r3, #8]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d10a      	bne.n	8005098 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005082:	2300      	movs	r3, #0
 8005084:	613b      	str	r3, [r7, #16]
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	68db      	ldr	r3, [r3, #12]
 800508c:	613b      	str	r3, [r7, #16]
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	689b      	ldr	r3, [r3, #8]
 8005094:	613b      	str	r3, [r7, #16]
 8005096:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	2201      	movs	r2, #1
 800509c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	2200      	movs	r2, #0
 80050a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d001      	beq.n	80050b4 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80050b0:	2301      	movs	r3, #1
 80050b2:	e000      	b.n	80050b6 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80050b4:	2300      	movs	r3, #0
  }
}
 80050b6:	4618      	mov	r0, r3
 80050b8:	3728      	adds	r7, #40	@ 0x28
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}
	...

080050c0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b088      	sub	sp, #32
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	689b      	ldr	r3, [r3, #8]
 80050d6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80050d8:	69bb      	ldr	r3, [r7, #24]
 80050da:	099b      	lsrs	r3, r3, #6
 80050dc:	f003 0301 	and.w	r3, r3, #1
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d10f      	bne.n	8005104 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80050e4:	69bb      	ldr	r3, [r7, #24]
 80050e6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d00a      	beq.n	8005104 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80050ee:	69fb      	ldr	r3, [r7, #28]
 80050f0:	099b      	lsrs	r3, r3, #6
 80050f2:	f003 0301 	and.w	r3, r3, #1
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d004      	beq.n	8005104 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050fe:	6878      	ldr	r0, [r7, #4]
 8005100:	4798      	blx	r3
    return;
 8005102:	e0d7      	b.n	80052b4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005104:	69bb      	ldr	r3, [r7, #24]
 8005106:	085b      	lsrs	r3, r3, #1
 8005108:	f003 0301 	and.w	r3, r3, #1
 800510c:	2b00      	cmp	r3, #0
 800510e:	d00a      	beq.n	8005126 <HAL_SPI_IRQHandler+0x66>
 8005110:	69fb      	ldr	r3, [r7, #28]
 8005112:	09db      	lsrs	r3, r3, #7
 8005114:	f003 0301 	and.w	r3, r3, #1
 8005118:	2b00      	cmp	r3, #0
 800511a:	d004      	beq.n	8005126 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005120:	6878      	ldr	r0, [r7, #4]
 8005122:	4798      	blx	r3
    return;
 8005124:	e0c6      	b.n	80052b4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005126:	69bb      	ldr	r3, [r7, #24]
 8005128:	095b      	lsrs	r3, r3, #5
 800512a:	f003 0301 	and.w	r3, r3, #1
 800512e:	2b00      	cmp	r3, #0
 8005130:	d10c      	bne.n	800514c <HAL_SPI_IRQHandler+0x8c>
 8005132:	69bb      	ldr	r3, [r7, #24]
 8005134:	099b      	lsrs	r3, r3, #6
 8005136:	f003 0301 	and.w	r3, r3, #1
 800513a:	2b00      	cmp	r3, #0
 800513c:	d106      	bne.n	800514c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800513e:	69bb      	ldr	r3, [r7, #24]
 8005140:	0a1b      	lsrs	r3, r3, #8
 8005142:	f003 0301 	and.w	r3, r3, #1
 8005146:	2b00      	cmp	r3, #0
 8005148:	f000 80b4 	beq.w	80052b4 <HAL_SPI_IRQHandler+0x1f4>
 800514c:	69fb      	ldr	r3, [r7, #28]
 800514e:	095b      	lsrs	r3, r3, #5
 8005150:	f003 0301 	and.w	r3, r3, #1
 8005154:	2b00      	cmp	r3, #0
 8005156:	f000 80ad 	beq.w	80052b4 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800515a:	69bb      	ldr	r3, [r7, #24]
 800515c:	099b      	lsrs	r3, r3, #6
 800515e:	f003 0301 	and.w	r3, r3, #1
 8005162:	2b00      	cmp	r3, #0
 8005164:	d023      	beq.n	80051ae <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800516c:	b2db      	uxtb	r3, r3
 800516e:	2b03      	cmp	r3, #3
 8005170:	d011      	beq.n	8005196 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005176:	f043 0204 	orr.w	r2, r3, #4
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800517e:	2300      	movs	r3, #0
 8005180:	617b      	str	r3, [r7, #20]
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	68db      	ldr	r3, [r3, #12]
 8005188:	617b      	str	r3, [r7, #20]
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	617b      	str	r3, [r7, #20]
 8005192:	697b      	ldr	r3, [r7, #20]
 8005194:	e00b      	b.n	80051ae <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005196:	2300      	movs	r3, #0
 8005198:	613b      	str	r3, [r7, #16]
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	68db      	ldr	r3, [r3, #12]
 80051a0:	613b      	str	r3, [r7, #16]
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	689b      	ldr	r3, [r3, #8]
 80051a8:	613b      	str	r3, [r7, #16]
 80051aa:	693b      	ldr	r3, [r7, #16]
        return;
 80051ac:	e082      	b.n	80052b4 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80051ae:	69bb      	ldr	r3, [r7, #24]
 80051b0:	095b      	lsrs	r3, r3, #5
 80051b2:	f003 0301 	and.w	r3, r3, #1
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d014      	beq.n	80051e4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051be:	f043 0201 	orr.w	r2, r3, #1
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80051c6:	2300      	movs	r3, #0
 80051c8:	60fb      	str	r3, [r7, #12]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	689b      	ldr	r3, [r3, #8]
 80051d0:	60fb      	str	r3, [r7, #12]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	681a      	ldr	r2, [r3, #0]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80051e0:	601a      	str	r2, [r3, #0]
 80051e2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80051e4:	69bb      	ldr	r3, [r7, #24]
 80051e6:	0a1b      	lsrs	r3, r3, #8
 80051e8:	f003 0301 	and.w	r3, r3, #1
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d00c      	beq.n	800520a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051f4:	f043 0208 	orr.w	r2, r3, #8
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80051fc:	2300      	movs	r3, #0
 80051fe:	60bb      	str	r3, [r7, #8]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	689b      	ldr	r3, [r3, #8]
 8005206:	60bb      	str	r3, [r7, #8]
 8005208:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800520e:	2b00      	cmp	r3, #0
 8005210:	d04f      	beq.n	80052b2 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	685a      	ldr	r2, [r3, #4]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005220:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2201      	movs	r2, #1
 8005226:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800522a:	69fb      	ldr	r3, [r7, #28]
 800522c:	f003 0302 	and.w	r3, r3, #2
 8005230:	2b00      	cmp	r3, #0
 8005232:	d104      	bne.n	800523e <HAL_SPI_IRQHandler+0x17e>
 8005234:	69fb      	ldr	r3, [r7, #28]
 8005236:	f003 0301 	and.w	r3, r3, #1
 800523a:	2b00      	cmp	r3, #0
 800523c:	d034      	beq.n	80052a8 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	685a      	ldr	r2, [r3, #4]
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f022 0203 	bic.w	r2, r2, #3
 800524c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005252:	2b00      	cmp	r3, #0
 8005254:	d011      	beq.n	800527a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800525a:	4a18      	ldr	r2, [pc, #96]	@ (80052bc <HAL_SPI_IRQHandler+0x1fc>)
 800525c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005262:	4618      	mov	r0, r3
 8005264:	f7fe f9e4 	bl	8003630 <HAL_DMA_Abort_IT>
 8005268:	4603      	mov	r3, r0
 800526a:	2b00      	cmp	r3, #0
 800526c:	d005      	beq.n	800527a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005272:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800527e:	2b00      	cmp	r3, #0
 8005280:	d016      	beq.n	80052b0 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005286:	4a0d      	ldr	r2, [pc, #52]	@ (80052bc <HAL_SPI_IRQHandler+0x1fc>)
 8005288:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800528e:	4618      	mov	r0, r3
 8005290:	f7fe f9ce 	bl	8003630 <HAL_DMA_Abort_IT>
 8005294:	4603      	mov	r3, r0
 8005296:	2b00      	cmp	r3, #0
 8005298:	d00a      	beq.n	80052b0 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800529e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 80052a6:	e003      	b.n	80052b0 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80052a8:	6878      	ldr	r0, [r7, #4]
 80052aa:	f000 f809 	bl	80052c0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80052ae:	e000      	b.n	80052b2 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80052b0:	bf00      	nop
    return;
 80052b2:	bf00      	nop
  }
}
 80052b4:	3720      	adds	r7, #32
 80052b6:	46bd      	mov	sp, r7
 80052b8:	bd80      	pop	{r7, pc}
 80052ba:	bf00      	nop
 80052bc:	080052d5 	.word	0x080052d5

080052c0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80052c0:	b480      	push	{r7}
 80052c2:	b083      	sub	sp, #12
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80052c8:	bf00      	nop
 80052ca:	370c      	adds	r7, #12
 80052cc:	46bd      	mov	sp, r7
 80052ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d2:	4770      	bx	lr

080052d4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b084      	sub	sp, #16
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052e0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	2200      	movs	r2, #0
 80052e6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	2200      	movs	r2, #0
 80052ec:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80052ee:	68f8      	ldr	r0, [r7, #12]
 80052f0:	f7ff ffe6 	bl	80052c0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80052f4:	bf00      	nop
 80052f6:	3710      	adds	r7, #16
 80052f8:	46bd      	mov	sp, r7
 80052fa:	bd80      	pop	{r7, pc}

080052fc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b088      	sub	sp, #32
 8005300:	af00      	add	r7, sp, #0
 8005302:	60f8      	str	r0, [r7, #12]
 8005304:	60b9      	str	r1, [r7, #8]
 8005306:	603b      	str	r3, [r7, #0]
 8005308:	4613      	mov	r3, r2
 800530a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800530c:	f7fd f8aa 	bl	8002464 <HAL_GetTick>
 8005310:	4602      	mov	r2, r0
 8005312:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005314:	1a9b      	subs	r3, r3, r2
 8005316:	683a      	ldr	r2, [r7, #0]
 8005318:	4413      	add	r3, r2
 800531a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800531c:	f7fd f8a2 	bl	8002464 <HAL_GetTick>
 8005320:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005322:	4b39      	ldr	r3, [pc, #228]	@ (8005408 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	015b      	lsls	r3, r3, #5
 8005328:	0d1b      	lsrs	r3, r3, #20
 800532a:	69fa      	ldr	r2, [r7, #28]
 800532c:	fb02 f303 	mul.w	r3, r2, r3
 8005330:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005332:	e055      	b.n	80053e0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	f1b3 3fff 	cmp.w	r3, #4294967295
 800533a:	d051      	beq.n	80053e0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800533c:	f7fd f892 	bl	8002464 <HAL_GetTick>
 8005340:	4602      	mov	r2, r0
 8005342:	69bb      	ldr	r3, [r7, #24]
 8005344:	1ad3      	subs	r3, r2, r3
 8005346:	69fa      	ldr	r2, [r7, #28]
 8005348:	429a      	cmp	r2, r3
 800534a:	d902      	bls.n	8005352 <SPI_WaitFlagStateUntilTimeout+0x56>
 800534c:	69fb      	ldr	r3, [r7, #28]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d13d      	bne.n	80053ce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	685a      	ldr	r2, [r3, #4]
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005360:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	685b      	ldr	r3, [r3, #4]
 8005366:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800536a:	d111      	bne.n	8005390 <SPI_WaitFlagStateUntilTimeout+0x94>
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	689b      	ldr	r3, [r3, #8]
 8005370:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005374:	d004      	beq.n	8005380 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	689b      	ldr	r3, [r3, #8]
 800537a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800537e:	d107      	bne.n	8005390 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800538e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005394:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005398:	d10f      	bne.n	80053ba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	681a      	ldr	r2, [r3, #0]
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80053a8:	601a      	str	r2, [r3, #0]
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	681a      	ldr	r2, [r3, #0]
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80053b8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	2201      	movs	r2, #1
 80053be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2200      	movs	r2, #0
 80053c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80053ca:	2303      	movs	r3, #3
 80053cc:	e018      	b.n	8005400 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d102      	bne.n	80053da <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80053d4:	2300      	movs	r3, #0
 80053d6:	61fb      	str	r3, [r7, #28]
 80053d8:	e002      	b.n	80053e0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80053da:	697b      	ldr	r3, [r7, #20]
 80053dc:	3b01      	subs	r3, #1
 80053de:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	689a      	ldr	r2, [r3, #8]
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	4013      	ands	r3, r2
 80053ea:	68ba      	ldr	r2, [r7, #8]
 80053ec:	429a      	cmp	r2, r3
 80053ee:	bf0c      	ite	eq
 80053f0:	2301      	moveq	r3, #1
 80053f2:	2300      	movne	r3, #0
 80053f4:	b2db      	uxtb	r3, r3
 80053f6:	461a      	mov	r2, r3
 80053f8:	79fb      	ldrb	r3, [r7, #7]
 80053fa:	429a      	cmp	r2, r3
 80053fc:	d19a      	bne.n	8005334 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80053fe:	2300      	movs	r3, #0
}
 8005400:	4618      	mov	r0, r3
 8005402:	3720      	adds	r7, #32
 8005404:	46bd      	mov	sp, r7
 8005406:	bd80      	pop	{r7, pc}
 8005408:	2000000c 	.word	0x2000000c

0800540c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b086      	sub	sp, #24
 8005410:	af02      	add	r7, sp, #8
 8005412:	60f8      	str	r0, [r7, #12]
 8005414:	60b9      	str	r1, [r7, #8]
 8005416:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	685b      	ldr	r3, [r3, #4]
 800541c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005420:	d111      	bne.n	8005446 <SPI_EndRxTransaction+0x3a>
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	689b      	ldr	r3, [r3, #8]
 8005426:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800542a:	d004      	beq.n	8005436 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	689b      	ldr	r3, [r3, #8]
 8005430:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005434:	d107      	bne.n	8005446 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	681a      	ldr	r2, [r3, #0]
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005444:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800544e:	d12a      	bne.n	80054a6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	689b      	ldr	r3, [r3, #8]
 8005454:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005458:	d012      	beq.n	8005480 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	9300      	str	r3, [sp, #0]
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	2200      	movs	r2, #0
 8005462:	2180      	movs	r1, #128	@ 0x80
 8005464:	68f8      	ldr	r0, [r7, #12]
 8005466:	f7ff ff49 	bl	80052fc <SPI_WaitFlagStateUntilTimeout>
 800546a:	4603      	mov	r3, r0
 800546c:	2b00      	cmp	r3, #0
 800546e:	d02d      	beq.n	80054cc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005474:	f043 0220 	orr.w	r2, r3, #32
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800547c:	2303      	movs	r3, #3
 800547e:	e026      	b.n	80054ce <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	9300      	str	r3, [sp, #0]
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	2200      	movs	r2, #0
 8005488:	2101      	movs	r1, #1
 800548a:	68f8      	ldr	r0, [r7, #12]
 800548c:	f7ff ff36 	bl	80052fc <SPI_WaitFlagStateUntilTimeout>
 8005490:	4603      	mov	r3, r0
 8005492:	2b00      	cmp	r3, #0
 8005494:	d01a      	beq.n	80054cc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800549a:	f043 0220 	orr.w	r2, r3, #32
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80054a2:	2303      	movs	r3, #3
 80054a4:	e013      	b.n	80054ce <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	9300      	str	r3, [sp, #0]
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	2200      	movs	r2, #0
 80054ae:	2101      	movs	r1, #1
 80054b0:	68f8      	ldr	r0, [r7, #12]
 80054b2:	f7ff ff23 	bl	80052fc <SPI_WaitFlagStateUntilTimeout>
 80054b6:	4603      	mov	r3, r0
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d007      	beq.n	80054cc <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054c0:	f043 0220 	orr.w	r2, r3, #32
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80054c8:	2303      	movs	r3, #3
 80054ca:	e000      	b.n	80054ce <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80054cc:	2300      	movs	r3, #0
}
 80054ce:	4618      	mov	r0, r3
 80054d0:	3710      	adds	r7, #16
 80054d2:	46bd      	mov	sp, r7
 80054d4:	bd80      	pop	{r7, pc}
	...

080054d8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b088      	sub	sp, #32
 80054dc:	af02      	add	r7, sp, #8
 80054de:	60f8      	str	r0, [r7, #12]
 80054e0:	60b9      	str	r1, [r7, #8]
 80054e2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	9300      	str	r3, [sp, #0]
 80054e8:	68bb      	ldr	r3, [r7, #8]
 80054ea:	2201      	movs	r2, #1
 80054ec:	2102      	movs	r1, #2
 80054ee:	68f8      	ldr	r0, [r7, #12]
 80054f0:	f7ff ff04 	bl	80052fc <SPI_WaitFlagStateUntilTimeout>
 80054f4:	4603      	mov	r3, r0
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d007      	beq.n	800550a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054fe:	f043 0220 	orr.w	r2, r3, #32
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005506:	2303      	movs	r3, #3
 8005508:	e032      	b.n	8005570 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800550a:	4b1b      	ldr	r3, [pc, #108]	@ (8005578 <SPI_EndRxTxTransaction+0xa0>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4a1b      	ldr	r2, [pc, #108]	@ (800557c <SPI_EndRxTxTransaction+0xa4>)
 8005510:	fba2 2303 	umull	r2, r3, r2, r3
 8005514:	0d5b      	lsrs	r3, r3, #21
 8005516:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800551a:	fb02 f303 	mul.w	r3, r2, r3
 800551e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	685b      	ldr	r3, [r3, #4]
 8005524:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005528:	d112      	bne.n	8005550 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	9300      	str	r3, [sp, #0]
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	2200      	movs	r2, #0
 8005532:	2180      	movs	r1, #128	@ 0x80
 8005534:	68f8      	ldr	r0, [r7, #12]
 8005536:	f7ff fee1 	bl	80052fc <SPI_WaitFlagStateUntilTimeout>
 800553a:	4603      	mov	r3, r0
 800553c:	2b00      	cmp	r3, #0
 800553e:	d016      	beq.n	800556e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005544:	f043 0220 	orr.w	r2, r3, #32
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800554c:	2303      	movs	r3, #3
 800554e:	e00f      	b.n	8005570 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d00a      	beq.n	800556c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005556:	697b      	ldr	r3, [r7, #20]
 8005558:	3b01      	subs	r3, #1
 800555a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	689b      	ldr	r3, [r3, #8]
 8005562:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005566:	2b80      	cmp	r3, #128	@ 0x80
 8005568:	d0f2      	beq.n	8005550 <SPI_EndRxTxTransaction+0x78>
 800556a:	e000      	b.n	800556e <SPI_EndRxTxTransaction+0x96>
        break;
 800556c:	bf00      	nop
  }

  return HAL_OK;
 800556e:	2300      	movs	r3, #0
}
 8005570:	4618      	mov	r0, r3
 8005572:	3718      	adds	r7, #24
 8005574:	46bd      	mov	sp, r7
 8005576:	bd80      	pop	{r7, pc}
 8005578:	2000000c 	.word	0x2000000c
 800557c:	165e9f81 	.word	0x165e9f81

08005580 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b082      	sub	sp, #8
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d101      	bne.n	8005592 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	e041      	b.n	8005616 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005598:	b2db      	uxtb	r3, r3
 800559a:	2b00      	cmp	r3, #0
 800559c:	d106      	bne.n	80055ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2200      	movs	r2, #0
 80055a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80055a6:	6878      	ldr	r0, [r7, #4]
 80055a8:	f7fc fd8e 	bl	80020c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2202      	movs	r2, #2
 80055b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681a      	ldr	r2, [r3, #0]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	3304      	adds	r3, #4
 80055bc:	4619      	mov	r1, r3
 80055be:	4610      	mov	r0, r2
 80055c0:	f000 f9b6 	bl	8005930 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2201      	movs	r2, #1
 80055c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2201      	movs	r2, #1
 80055d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2201      	movs	r2, #1
 80055d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2201      	movs	r2, #1
 80055e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2201      	movs	r2, #1
 80055e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2201      	movs	r2, #1
 80055f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2201      	movs	r2, #1
 80055f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2201      	movs	r2, #1
 8005600:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2201      	movs	r2, #1
 8005608:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2201      	movs	r2, #1
 8005610:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005614:	2300      	movs	r3, #0
}
 8005616:	4618      	mov	r0, r3
 8005618:	3708      	adds	r7, #8
 800561a:	46bd      	mov	sp, r7
 800561c:	bd80      	pop	{r7, pc}
	...

08005620 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005620:	b480      	push	{r7}
 8005622:	b085      	sub	sp, #20
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800562e:	b2db      	uxtb	r3, r3
 8005630:	2b01      	cmp	r3, #1
 8005632:	d001      	beq.n	8005638 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005634:	2301      	movs	r3, #1
 8005636:	e04e      	b.n	80056d6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2202      	movs	r2, #2
 800563c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	68da      	ldr	r2, [r3, #12]
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f042 0201 	orr.w	r2, r2, #1
 800564e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a23      	ldr	r2, [pc, #140]	@ (80056e4 <HAL_TIM_Base_Start_IT+0xc4>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d022      	beq.n	80056a0 <HAL_TIM_Base_Start_IT+0x80>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005662:	d01d      	beq.n	80056a0 <HAL_TIM_Base_Start_IT+0x80>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4a1f      	ldr	r2, [pc, #124]	@ (80056e8 <HAL_TIM_Base_Start_IT+0xc8>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d018      	beq.n	80056a0 <HAL_TIM_Base_Start_IT+0x80>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a1e      	ldr	r2, [pc, #120]	@ (80056ec <HAL_TIM_Base_Start_IT+0xcc>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d013      	beq.n	80056a0 <HAL_TIM_Base_Start_IT+0x80>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a1c      	ldr	r2, [pc, #112]	@ (80056f0 <HAL_TIM_Base_Start_IT+0xd0>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d00e      	beq.n	80056a0 <HAL_TIM_Base_Start_IT+0x80>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a1b      	ldr	r2, [pc, #108]	@ (80056f4 <HAL_TIM_Base_Start_IT+0xd4>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d009      	beq.n	80056a0 <HAL_TIM_Base_Start_IT+0x80>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a19      	ldr	r2, [pc, #100]	@ (80056f8 <HAL_TIM_Base_Start_IT+0xd8>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d004      	beq.n	80056a0 <HAL_TIM_Base_Start_IT+0x80>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a18      	ldr	r2, [pc, #96]	@ (80056fc <HAL_TIM_Base_Start_IT+0xdc>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d111      	bne.n	80056c4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	689b      	ldr	r3, [r3, #8]
 80056a6:	f003 0307 	and.w	r3, r3, #7
 80056aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	2b06      	cmp	r3, #6
 80056b0:	d010      	beq.n	80056d4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	681a      	ldr	r2, [r3, #0]
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f042 0201 	orr.w	r2, r2, #1
 80056c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056c2:	e007      	b.n	80056d4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	681a      	ldr	r2, [r3, #0]
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f042 0201 	orr.w	r2, r2, #1
 80056d2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80056d4:	2300      	movs	r3, #0
}
 80056d6:	4618      	mov	r0, r3
 80056d8:	3714      	adds	r7, #20
 80056da:	46bd      	mov	sp, r7
 80056dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e0:	4770      	bx	lr
 80056e2:	bf00      	nop
 80056e4:	40010000 	.word	0x40010000
 80056e8:	40000400 	.word	0x40000400
 80056ec:	40000800 	.word	0x40000800
 80056f0:	40000c00 	.word	0x40000c00
 80056f4:	40010400 	.word	0x40010400
 80056f8:	40014000 	.word	0x40014000
 80056fc:	40001800 	.word	0x40001800

08005700 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b084      	sub	sp, #16
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	68db      	ldr	r3, [r3, #12]
 800570e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	691b      	ldr	r3, [r3, #16]
 8005716:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	f003 0302 	and.w	r3, r3, #2
 800571e:	2b00      	cmp	r3, #0
 8005720:	d020      	beq.n	8005764 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	f003 0302 	and.w	r3, r3, #2
 8005728:	2b00      	cmp	r3, #0
 800572a:	d01b      	beq.n	8005764 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f06f 0202 	mvn.w	r2, #2
 8005734:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2201      	movs	r2, #1
 800573a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	699b      	ldr	r3, [r3, #24]
 8005742:	f003 0303 	and.w	r3, r3, #3
 8005746:	2b00      	cmp	r3, #0
 8005748:	d003      	beq.n	8005752 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800574a:	6878      	ldr	r0, [r7, #4]
 800574c:	f000 f8d2 	bl	80058f4 <HAL_TIM_IC_CaptureCallback>
 8005750:	e005      	b.n	800575e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005752:	6878      	ldr	r0, [r7, #4]
 8005754:	f000 f8c4 	bl	80058e0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005758:	6878      	ldr	r0, [r7, #4]
 800575a:	f000 f8d5 	bl	8005908 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2200      	movs	r2, #0
 8005762:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	f003 0304 	and.w	r3, r3, #4
 800576a:	2b00      	cmp	r3, #0
 800576c:	d020      	beq.n	80057b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	f003 0304 	and.w	r3, r3, #4
 8005774:	2b00      	cmp	r3, #0
 8005776:	d01b      	beq.n	80057b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f06f 0204 	mvn.w	r2, #4
 8005780:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2202      	movs	r2, #2
 8005786:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	699b      	ldr	r3, [r3, #24]
 800578e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005792:	2b00      	cmp	r3, #0
 8005794:	d003      	beq.n	800579e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005796:	6878      	ldr	r0, [r7, #4]
 8005798:	f000 f8ac 	bl	80058f4 <HAL_TIM_IC_CaptureCallback>
 800579c:	e005      	b.n	80057aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	f000 f89e 	bl	80058e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057a4:	6878      	ldr	r0, [r7, #4]
 80057a6:	f000 f8af 	bl	8005908 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2200      	movs	r2, #0
 80057ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	f003 0308 	and.w	r3, r3, #8
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d020      	beq.n	80057fc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	f003 0308 	and.w	r3, r3, #8
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d01b      	beq.n	80057fc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f06f 0208 	mvn.w	r2, #8
 80057cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2204      	movs	r2, #4
 80057d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	69db      	ldr	r3, [r3, #28]
 80057da:	f003 0303 	and.w	r3, r3, #3
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d003      	beq.n	80057ea <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057e2:	6878      	ldr	r0, [r7, #4]
 80057e4:	f000 f886 	bl	80058f4 <HAL_TIM_IC_CaptureCallback>
 80057e8:	e005      	b.n	80057f6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	f000 f878 	bl	80058e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	f000 f889 	bl	8005908 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2200      	movs	r2, #0
 80057fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	f003 0310 	and.w	r3, r3, #16
 8005802:	2b00      	cmp	r3, #0
 8005804:	d020      	beq.n	8005848 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	f003 0310 	and.w	r3, r3, #16
 800580c:	2b00      	cmp	r3, #0
 800580e:	d01b      	beq.n	8005848 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f06f 0210 	mvn.w	r2, #16
 8005818:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2208      	movs	r2, #8
 800581e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	69db      	ldr	r3, [r3, #28]
 8005826:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800582a:	2b00      	cmp	r3, #0
 800582c:	d003      	beq.n	8005836 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800582e:	6878      	ldr	r0, [r7, #4]
 8005830:	f000 f860 	bl	80058f4 <HAL_TIM_IC_CaptureCallback>
 8005834:	e005      	b.n	8005842 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f000 f852 	bl	80058e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800583c:	6878      	ldr	r0, [r7, #4]
 800583e:	f000 f863 	bl	8005908 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2200      	movs	r2, #0
 8005846:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	f003 0301 	and.w	r3, r3, #1
 800584e:	2b00      	cmp	r3, #0
 8005850:	d00c      	beq.n	800586c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	f003 0301 	and.w	r3, r3, #1
 8005858:	2b00      	cmp	r3, #0
 800585a:	d007      	beq.n	800586c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f06f 0201 	mvn.w	r2, #1
 8005864:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005866:	6878      	ldr	r0, [r7, #4]
 8005868:	f7fb fd24 	bl	80012b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005872:	2b00      	cmp	r3, #0
 8005874:	d00c      	beq.n	8005890 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800587c:	2b00      	cmp	r3, #0
 800587e:	d007      	beq.n	8005890 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005888:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800588a:	6878      	ldr	r0, [r7, #4]
 800588c:	f000 f900 	bl	8005a90 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005890:	68bb      	ldr	r3, [r7, #8]
 8005892:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005896:	2b00      	cmp	r3, #0
 8005898:	d00c      	beq.n	80058b4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d007      	beq.n	80058b4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80058ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	f000 f834 	bl	800591c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	f003 0320 	and.w	r3, r3, #32
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d00c      	beq.n	80058d8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	f003 0320 	and.w	r3, r3, #32
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d007      	beq.n	80058d8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f06f 0220 	mvn.w	r2, #32
 80058d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80058d2:	6878      	ldr	r0, [r7, #4]
 80058d4:	f000 f8d2 	bl	8005a7c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80058d8:	bf00      	nop
 80058da:	3710      	adds	r7, #16
 80058dc:	46bd      	mov	sp, r7
 80058de:	bd80      	pop	{r7, pc}

080058e0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80058e0:	b480      	push	{r7}
 80058e2:	b083      	sub	sp, #12
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80058e8:	bf00      	nop
 80058ea:	370c      	adds	r7, #12
 80058ec:	46bd      	mov	sp, r7
 80058ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f2:	4770      	bx	lr

080058f4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80058f4:	b480      	push	{r7}
 80058f6:	b083      	sub	sp, #12
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80058fc:	bf00      	nop
 80058fe:	370c      	adds	r7, #12
 8005900:	46bd      	mov	sp, r7
 8005902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005906:	4770      	bx	lr

08005908 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005908:	b480      	push	{r7}
 800590a:	b083      	sub	sp, #12
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005910:	bf00      	nop
 8005912:	370c      	adds	r7, #12
 8005914:	46bd      	mov	sp, r7
 8005916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591a:	4770      	bx	lr

0800591c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800591c:	b480      	push	{r7}
 800591e:	b083      	sub	sp, #12
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005924:	bf00      	nop
 8005926:	370c      	adds	r7, #12
 8005928:	46bd      	mov	sp, r7
 800592a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592e:	4770      	bx	lr

08005930 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005930:	b480      	push	{r7}
 8005932:	b085      	sub	sp, #20
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
 8005938:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	4a43      	ldr	r2, [pc, #268]	@ (8005a50 <TIM_Base_SetConfig+0x120>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d013      	beq.n	8005970 <TIM_Base_SetConfig+0x40>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800594e:	d00f      	beq.n	8005970 <TIM_Base_SetConfig+0x40>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	4a40      	ldr	r2, [pc, #256]	@ (8005a54 <TIM_Base_SetConfig+0x124>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d00b      	beq.n	8005970 <TIM_Base_SetConfig+0x40>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	4a3f      	ldr	r2, [pc, #252]	@ (8005a58 <TIM_Base_SetConfig+0x128>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d007      	beq.n	8005970 <TIM_Base_SetConfig+0x40>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	4a3e      	ldr	r2, [pc, #248]	@ (8005a5c <TIM_Base_SetConfig+0x12c>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d003      	beq.n	8005970 <TIM_Base_SetConfig+0x40>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	4a3d      	ldr	r2, [pc, #244]	@ (8005a60 <TIM_Base_SetConfig+0x130>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d108      	bne.n	8005982 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005976:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	685b      	ldr	r3, [r3, #4]
 800597c:	68fa      	ldr	r2, [r7, #12]
 800597e:	4313      	orrs	r3, r2
 8005980:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	4a32      	ldr	r2, [pc, #200]	@ (8005a50 <TIM_Base_SetConfig+0x120>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d02b      	beq.n	80059e2 <TIM_Base_SetConfig+0xb2>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005990:	d027      	beq.n	80059e2 <TIM_Base_SetConfig+0xb2>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	4a2f      	ldr	r2, [pc, #188]	@ (8005a54 <TIM_Base_SetConfig+0x124>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d023      	beq.n	80059e2 <TIM_Base_SetConfig+0xb2>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	4a2e      	ldr	r2, [pc, #184]	@ (8005a58 <TIM_Base_SetConfig+0x128>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d01f      	beq.n	80059e2 <TIM_Base_SetConfig+0xb2>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	4a2d      	ldr	r2, [pc, #180]	@ (8005a5c <TIM_Base_SetConfig+0x12c>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d01b      	beq.n	80059e2 <TIM_Base_SetConfig+0xb2>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	4a2c      	ldr	r2, [pc, #176]	@ (8005a60 <TIM_Base_SetConfig+0x130>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d017      	beq.n	80059e2 <TIM_Base_SetConfig+0xb2>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	4a2b      	ldr	r2, [pc, #172]	@ (8005a64 <TIM_Base_SetConfig+0x134>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d013      	beq.n	80059e2 <TIM_Base_SetConfig+0xb2>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	4a2a      	ldr	r2, [pc, #168]	@ (8005a68 <TIM_Base_SetConfig+0x138>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d00f      	beq.n	80059e2 <TIM_Base_SetConfig+0xb2>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	4a29      	ldr	r2, [pc, #164]	@ (8005a6c <TIM_Base_SetConfig+0x13c>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d00b      	beq.n	80059e2 <TIM_Base_SetConfig+0xb2>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	4a28      	ldr	r2, [pc, #160]	@ (8005a70 <TIM_Base_SetConfig+0x140>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d007      	beq.n	80059e2 <TIM_Base_SetConfig+0xb2>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	4a27      	ldr	r2, [pc, #156]	@ (8005a74 <TIM_Base_SetConfig+0x144>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d003      	beq.n	80059e2 <TIM_Base_SetConfig+0xb2>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	4a26      	ldr	r2, [pc, #152]	@ (8005a78 <TIM_Base_SetConfig+0x148>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d108      	bne.n	80059f4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	68db      	ldr	r3, [r3, #12]
 80059ee:	68fa      	ldr	r2, [r7, #12]
 80059f0:	4313      	orrs	r3, r2
 80059f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80059fa:	683b      	ldr	r3, [r7, #0]
 80059fc:	695b      	ldr	r3, [r3, #20]
 80059fe:	4313      	orrs	r3, r2
 8005a00:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	689a      	ldr	r2, [r3, #8]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	681a      	ldr	r2, [r3, #0]
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	4a0e      	ldr	r2, [pc, #56]	@ (8005a50 <TIM_Base_SetConfig+0x120>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d003      	beq.n	8005a22 <TIM_Base_SetConfig+0xf2>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	4a10      	ldr	r2, [pc, #64]	@ (8005a60 <TIM_Base_SetConfig+0x130>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d103      	bne.n	8005a2a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	691a      	ldr	r2, [r3, #16]
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f043 0204 	orr.w	r2, r3, #4
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2201      	movs	r2, #1
 8005a3a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	68fa      	ldr	r2, [r7, #12]
 8005a40:	601a      	str	r2, [r3, #0]
}
 8005a42:	bf00      	nop
 8005a44:	3714      	adds	r7, #20
 8005a46:	46bd      	mov	sp, r7
 8005a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4c:	4770      	bx	lr
 8005a4e:	bf00      	nop
 8005a50:	40010000 	.word	0x40010000
 8005a54:	40000400 	.word	0x40000400
 8005a58:	40000800 	.word	0x40000800
 8005a5c:	40000c00 	.word	0x40000c00
 8005a60:	40010400 	.word	0x40010400
 8005a64:	40014000 	.word	0x40014000
 8005a68:	40014400 	.word	0x40014400
 8005a6c:	40014800 	.word	0x40014800
 8005a70:	40001800 	.word	0x40001800
 8005a74:	40001c00 	.word	0x40001c00
 8005a78:	40002000 	.word	0x40002000

08005a7c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	b083      	sub	sp, #12
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005a84:	bf00      	nop
 8005a86:	370c      	adds	r7, #12
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8e:	4770      	bx	lr

08005a90 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005a90:	b480      	push	{r7}
 8005a92:	b083      	sub	sp, #12
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005a98:	bf00      	nop
 8005a9a:	370c      	adds	r7, #12
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa2:	4770      	bx	lr

08005aa4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b082      	sub	sp, #8
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d101      	bne.n	8005ab6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	e042      	b.n	8005b3c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005abc:	b2db      	uxtb	r3, r3
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d106      	bne.n	8005ad0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005aca:	6878      	ldr	r0, [r7, #4]
 8005acc:	f7fc fb82 	bl	80021d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2224      	movs	r2, #36	@ 0x24
 8005ad4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	68da      	ldr	r2, [r3, #12]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005ae6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005ae8:	6878      	ldr	r0, [r7, #4]
 8005aea:	f000 ff9f 	bl	8006a2c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	691a      	ldr	r2, [r3, #16]
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005afc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	695a      	ldr	r2, [r3, #20]
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005b0c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	68da      	ldr	r2, [r3, #12]
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005b1c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2200      	movs	r2, #0
 8005b22:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2220      	movs	r2, #32
 8005b28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2220      	movs	r2, #32
 8005b30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2200      	movs	r2, #0
 8005b38:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005b3a:	2300      	movs	r3, #0
}
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	3708      	adds	r7, #8
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bd80      	pop	{r7, pc}

08005b44 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b08c      	sub	sp, #48	@ 0x30
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	60f8      	str	r0, [r7, #12]
 8005b4c:	60b9      	str	r1, [r7, #8]
 8005b4e:	4613      	mov	r3, r2
 8005b50:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b58:	b2db      	uxtb	r3, r3
 8005b5a:	2b20      	cmp	r3, #32
 8005b5c:	d162      	bne.n	8005c24 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b5e:	68bb      	ldr	r3, [r7, #8]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d002      	beq.n	8005b6a <HAL_UART_Transmit_DMA+0x26>
 8005b64:	88fb      	ldrh	r3, [r7, #6]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d101      	bne.n	8005b6e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	e05b      	b.n	8005c26 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8005b6e:	68ba      	ldr	r2, [r7, #8]
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	88fa      	ldrh	r2, [r7, #6]
 8005b78:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	88fa      	ldrh	r2, [r7, #6]
 8005b7e:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	2200      	movs	r2, #0
 8005b84:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2221      	movs	r2, #33	@ 0x21
 8005b8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b92:	4a27      	ldr	r2, [pc, #156]	@ (8005c30 <HAL_UART_Transmit_DMA+0xec>)
 8005b94:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b9a:	4a26      	ldr	r2, [pc, #152]	@ (8005c34 <HAL_UART_Transmit_DMA+0xf0>)
 8005b9c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ba2:	4a25      	ldr	r2, [pc, #148]	@ (8005c38 <HAL_UART_Transmit_DMA+0xf4>)
 8005ba4:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005baa:	2200      	movs	r2, #0
 8005bac:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8005bae:	f107 0308 	add.w	r3, r7, #8
 8005bb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8005bb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bba:	6819      	ldr	r1, [r3, #0]
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	3304      	adds	r3, #4
 8005bc2:	461a      	mov	r2, r3
 8005bc4:	88fb      	ldrh	r3, [r7, #6]
 8005bc6:	f7fd fc6b 	bl	80034a0 <HAL_DMA_Start_IT>
 8005bca:	4603      	mov	r3, r0
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d008      	beq.n	8005be2 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	2210      	movs	r2, #16
 8005bd4:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	2220      	movs	r2, #32
 8005bda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8005bde:	2301      	movs	r3, #1
 8005be0:	e021      	b.n	8005c26 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005bea:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	3314      	adds	r3, #20
 8005bf2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bf4:	69bb      	ldr	r3, [r7, #24]
 8005bf6:	e853 3f00 	ldrex	r3, [r3]
 8005bfa:	617b      	str	r3, [r7, #20]
   return(result);
 8005bfc:	697b      	ldr	r3, [r7, #20]
 8005bfe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005c02:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	3314      	adds	r3, #20
 8005c0a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c0c:	627a      	str	r2, [r7, #36]	@ 0x24
 8005c0e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c10:	6a39      	ldr	r1, [r7, #32]
 8005c12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c14:	e841 2300 	strex	r3, r2, [r1]
 8005c18:	61fb      	str	r3, [r7, #28]
   return(result);
 8005c1a:	69fb      	ldr	r3, [r7, #28]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d1e5      	bne.n	8005bec <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8005c20:	2300      	movs	r3, #0
 8005c22:	e000      	b.n	8005c26 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8005c24:	2302      	movs	r3, #2
  }
}
 8005c26:	4618      	mov	r0, r3
 8005c28:	3730      	adds	r7, #48	@ 0x30
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bd80      	pop	{r7, pc}
 8005c2e:	bf00      	nop
 8005c30:	080062a9 	.word	0x080062a9
 8005c34:	08006343 	.word	0x08006343
 8005c38:	080064c7 	.word	0x080064c7

08005c3c <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b08c      	sub	sp, #48	@ 0x30
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	60f8      	str	r0, [r7, #12]
 8005c44:	60b9      	str	r1, [r7, #8]
 8005c46:	4613      	mov	r3, r2
 8005c48:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005c50:	b2db      	uxtb	r3, r3
 8005c52:	2b20      	cmp	r3, #32
 8005c54:	d146      	bne.n	8005ce4 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d002      	beq.n	8005c62 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8005c5c:	88fb      	ldrh	r3, [r7, #6]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d101      	bne.n	8005c66 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8005c62:	2301      	movs	r3, #1
 8005c64:	e03f      	b.n	8005ce6 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	2201      	movs	r2, #1
 8005c6a:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	2200      	movs	r2, #0
 8005c70:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8005c72:	88fb      	ldrh	r3, [r7, #6]
 8005c74:	461a      	mov	r2, r3
 8005c76:	68b9      	ldr	r1, [r7, #8]
 8005c78:	68f8      	ldr	r0, [r7, #12]
 8005c7a:	f000 fc6f 	bl	800655c <UART_Start_Receive_DMA>
 8005c7e:	4603      	mov	r3, r0
 8005c80:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c88:	2b01      	cmp	r3, #1
 8005c8a:	d125      	bne.n	8005cd8 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	613b      	str	r3, [r7, #16]
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	613b      	str	r3, [r7, #16]
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	685b      	ldr	r3, [r3, #4]
 8005c9e:	613b      	str	r3, [r7, #16]
 8005ca0:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	330c      	adds	r3, #12
 8005ca8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005caa:	69bb      	ldr	r3, [r7, #24]
 8005cac:	e853 3f00 	ldrex	r3, [r3]
 8005cb0:	617b      	str	r3, [r7, #20]
   return(result);
 8005cb2:	697b      	ldr	r3, [r7, #20]
 8005cb4:	f043 0310 	orr.w	r3, r3, #16
 8005cb8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	330c      	adds	r3, #12
 8005cc0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005cc2:	627a      	str	r2, [r7, #36]	@ 0x24
 8005cc4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cc6:	6a39      	ldr	r1, [r7, #32]
 8005cc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cca:	e841 2300 	strex	r3, r2, [r1]
 8005cce:	61fb      	str	r3, [r7, #28]
   return(result);
 8005cd0:	69fb      	ldr	r3, [r7, #28]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d1e5      	bne.n	8005ca2 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8005cd6:	e002      	b.n	8005cde <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8005cd8:	2301      	movs	r3, #1
 8005cda:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8005cde:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005ce2:	e000      	b.n	8005ce6 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8005ce4:	2302      	movs	r3, #2
  }
}
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	3730      	adds	r7, #48	@ 0x30
 8005cea:	46bd      	mov	sp, r7
 8005cec:	bd80      	pop	{r7, pc}
	...

08005cf0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b0ba      	sub	sp, #232	@ 0xe8
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	68db      	ldr	r3, [r3, #12]
 8005d08:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	695b      	ldr	r3, [r3, #20]
 8005d12:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005d16:	2300      	movs	r3, #0
 8005d18:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005d22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d26:	f003 030f 	and.w	r3, r3, #15
 8005d2a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005d2e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d10f      	bne.n	8005d56 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005d36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d3a:	f003 0320 	and.w	r3, r3, #32
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d009      	beq.n	8005d56 <HAL_UART_IRQHandler+0x66>
 8005d42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d46:	f003 0320 	and.w	r3, r3, #32
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d003      	beq.n	8005d56 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005d4e:	6878      	ldr	r0, [r7, #4]
 8005d50:	f000 fdae 	bl	80068b0 <UART_Receive_IT>
      return;
 8005d54:	e273      	b.n	800623e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005d56:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	f000 80de 	beq.w	8005f1c <HAL_UART_IRQHandler+0x22c>
 8005d60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005d64:	f003 0301 	and.w	r3, r3, #1
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d106      	bne.n	8005d7a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005d6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d70:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	f000 80d1 	beq.w	8005f1c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005d7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d7e:	f003 0301 	and.w	r3, r3, #1
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d00b      	beq.n	8005d9e <HAL_UART_IRQHandler+0xae>
 8005d86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d005      	beq.n	8005d9e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d96:	f043 0201 	orr.w	r2, r3, #1
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005d9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005da2:	f003 0304 	and.w	r3, r3, #4
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d00b      	beq.n	8005dc2 <HAL_UART_IRQHandler+0xd2>
 8005daa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005dae:	f003 0301 	and.w	r3, r3, #1
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d005      	beq.n	8005dc2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dba:	f043 0202 	orr.w	r2, r3, #2
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005dc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005dc6:	f003 0302 	and.w	r3, r3, #2
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d00b      	beq.n	8005de6 <HAL_UART_IRQHandler+0xf6>
 8005dce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005dd2:	f003 0301 	and.w	r3, r3, #1
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d005      	beq.n	8005de6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dde:	f043 0204 	orr.w	r2, r3, #4
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005de6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005dea:	f003 0308 	and.w	r3, r3, #8
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d011      	beq.n	8005e16 <HAL_UART_IRQHandler+0x126>
 8005df2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005df6:	f003 0320 	and.w	r3, r3, #32
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d105      	bne.n	8005e0a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005dfe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005e02:	f003 0301 	and.w	r3, r3, #1
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d005      	beq.n	8005e16 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e0e:	f043 0208 	orr.w	r2, r3, #8
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	f000 820a 	beq.w	8006234 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005e20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e24:	f003 0320 	and.w	r3, r3, #32
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d008      	beq.n	8005e3e <HAL_UART_IRQHandler+0x14e>
 8005e2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e30:	f003 0320 	and.w	r3, r3, #32
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d002      	beq.n	8005e3e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005e38:	6878      	ldr	r0, [r7, #4]
 8005e3a:	f000 fd39 	bl	80068b0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	695b      	ldr	r3, [r3, #20]
 8005e44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e48:	2b40      	cmp	r3, #64	@ 0x40
 8005e4a:	bf0c      	ite	eq
 8005e4c:	2301      	moveq	r3, #1
 8005e4e:	2300      	movne	r3, #0
 8005e50:	b2db      	uxtb	r3, r3
 8005e52:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e5a:	f003 0308 	and.w	r3, r3, #8
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d103      	bne.n	8005e6a <HAL_UART_IRQHandler+0x17a>
 8005e62:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d04f      	beq.n	8005f0a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005e6a:	6878      	ldr	r0, [r7, #4]
 8005e6c:	f000 fc44 	bl	80066f8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	695b      	ldr	r3, [r3, #20]
 8005e76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e7a:	2b40      	cmp	r3, #64	@ 0x40
 8005e7c:	d141      	bne.n	8005f02 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	3314      	adds	r3, #20
 8005e84:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e88:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005e8c:	e853 3f00 	ldrex	r3, [r3]
 8005e90:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005e94:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005e98:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005e9c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	3314      	adds	r3, #20
 8005ea6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005eaa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005eae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eb2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005eb6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005eba:	e841 2300 	strex	r3, r2, [r1]
 8005ebe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005ec2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d1d9      	bne.n	8005e7e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d013      	beq.n	8005efa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ed6:	4a8a      	ldr	r2, [pc, #552]	@ (8006100 <HAL_UART_IRQHandler+0x410>)
 8005ed8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ede:	4618      	mov	r0, r3
 8005ee0:	f7fd fba6 	bl	8003630 <HAL_DMA_Abort_IT>
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d016      	beq.n	8005f18 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005eee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ef0:	687a      	ldr	r2, [r7, #4]
 8005ef2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005ef4:	4610      	mov	r0, r2
 8005ef6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ef8:	e00e      	b.n	8005f18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f000 f9ca 	bl	8006294 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f00:	e00a      	b.n	8005f18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005f02:	6878      	ldr	r0, [r7, #4]
 8005f04:	f000 f9c6 	bl	8006294 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f08:	e006      	b.n	8005f18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005f0a:	6878      	ldr	r0, [r7, #4]
 8005f0c:	f000 f9c2 	bl	8006294 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2200      	movs	r2, #0
 8005f14:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005f16:	e18d      	b.n	8006234 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f18:	bf00      	nop
    return;
 8005f1a:	e18b      	b.n	8006234 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f20:	2b01      	cmp	r3, #1
 8005f22:	f040 8167 	bne.w	80061f4 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005f26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f2a:	f003 0310 	and.w	r3, r3, #16
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	f000 8160 	beq.w	80061f4 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005f34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f38:	f003 0310 	and.w	r3, r3, #16
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	f000 8159 	beq.w	80061f4 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005f42:	2300      	movs	r3, #0
 8005f44:	60bb      	str	r3, [r7, #8]
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	60bb      	str	r3, [r7, #8]
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	60bb      	str	r3, [r7, #8]
 8005f56:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	695b      	ldr	r3, [r3, #20]
 8005f5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f62:	2b40      	cmp	r3, #64	@ 0x40
 8005f64:	f040 80ce 	bne.w	8006104 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	685b      	ldr	r3, [r3, #4]
 8005f70:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005f74:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	f000 80a9 	beq.w	80060d0 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005f82:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005f86:	429a      	cmp	r2, r3
 8005f88:	f080 80a2 	bcs.w	80060d0 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005f92:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f98:	69db      	ldr	r3, [r3, #28]
 8005f9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f9e:	f000 8088 	beq.w	80060b2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	330c      	adds	r3, #12
 8005fa8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fac:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005fb0:	e853 3f00 	ldrex	r3, [r3]
 8005fb4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005fb8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005fbc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005fc0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	330c      	adds	r3, #12
 8005fca:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005fce:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005fd2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fd6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005fda:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005fde:	e841 2300 	strex	r3, r2, [r1]
 8005fe2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005fe6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d1d9      	bne.n	8005fa2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	3314      	adds	r3, #20
 8005ff4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ff6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005ff8:	e853 3f00 	ldrex	r3, [r3]
 8005ffc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005ffe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006000:	f023 0301 	bic.w	r3, r3, #1
 8006004:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	3314      	adds	r3, #20
 800600e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006012:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006016:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006018:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800601a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800601e:	e841 2300 	strex	r3, r2, [r1]
 8006022:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006024:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006026:	2b00      	cmp	r3, #0
 8006028:	d1e1      	bne.n	8005fee <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	3314      	adds	r3, #20
 8006030:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006032:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006034:	e853 3f00 	ldrex	r3, [r3]
 8006038:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800603a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800603c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006040:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	3314      	adds	r3, #20
 800604a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800604e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006050:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006052:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006054:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006056:	e841 2300 	strex	r3, r2, [r1]
 800605a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800605c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800605e:	2b00      	cmp	r3, #0
 8006060:	d1e3      	bne.n	800602a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2220      	movs	r2, #32
 8006066:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	2200      	movs	r2, #0
 800606e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	330c      	adds	r3, #12
 8006076:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006078:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800607a:	e853 3f00 	ldrex	r3, [r3]
 800607e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006080:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006082:	f023 0310 	bic.w	r3, r3, #16
 8006086:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	330c      	adds	r3, #12
 8006090:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006094:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006096:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006098:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800609a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800609c:	e841 2300 	strex	r3, r2, [r1]
 80060a0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80060a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d1e3      	bne.n	8006070 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060ac:	4618      	mov	r0, r3
 80060ae:	f7fd fa4f 	bl	8003550 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2202      	movs	r2, #2
 80060b6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80060c0:	b29b      	uxth	r3, r3
 80060c2:	1ad3      	subs	r3, r2, r3
 80060c4:	b29b      	uxth	r3, r3
 80060c6:	4619      	mov	r1, r3
 80060c8:	6878      	ldr	r0, [r7, #4]
 80060ca:	f7fb f915 	bl	80012f8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80060ce:	e0b3      	b.n	8006238 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80060d4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80060d8:	429a      	cmp	r2, r3
 80060da:	f040 80ad 	bne.w	8006238 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060e2:	69db      	ldr	r3, [r3, #28]
 80060e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80060e8:	f040 80a6 	bne.w	8006238 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2202      	movs	r2, #2
 80060f0:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80060f6:	4619      	mov	r1, r3
 80060f8:	6878      	ldr	r0, [r7, #4]
 80060fa:	f7fb f8fd 	bl	80012f8 <HAL_UARTEx_RxEventCallback>
      return;
 80060fe:	e09b      	b.n	8006238 <HAL_UART_IRQHandler+0x548>
 8006100:	080067bf 	.word	0x080067bf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800610c:	b29b      	uxth	r3, r3
 800610e:	1ad3      	subs	r3, r2, r3
 8006110:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006118:	b29b      	uxth	r3, r3
 800611a:	2b00      	cmp	r3, #0
 800611c:	f000 808e 	beq.w	800623c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8006120:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006124:	2b00      	cmp	r3, #0
 8006126:	f000 8089 	beq.w	800623c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	330c      	adds	r3, #12
 8006130:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006132:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006134:	e853 3f00 	ldrex	r3, [r3]
 8006138:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800613a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800613c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006140:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	330c      	adds	r3, #12
 800614a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800614e:	647a      	str	r2, [r7, #68]	@ 0x44
 8006150:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006152:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006154:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006156:	e841 2300 	strex	r3, r2, [r1]
 800615a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800615c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800615e:	2b00      	cmp	r3, #0
 8006160:	d1e3      	bne.n	800612a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	3314      	adds	r3, #20
 8006168:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800616a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800616c:	e853 3f00 	ldrex	r3, [r3]
 8006170:	623b      	str	r3, [r7, #32]
   return(result);
 8006172:	6a3b      	ldr	r3, [r7, #32]
 8006174:	f023 0301 	bic.w	r3, r3, #1
 8006178:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	3314      	adds	r3, #20
 8006182:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006186:	633a      	str	r2, [r7, #48]	@ 0x30
 8006188:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800618a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800618c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800618e:	e841 2300 	strex	r3, r2, [r1]
 8006192:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006194:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006196:	2b00      	cmp	r3, #0
 8006198:	d1e3      	bne.n	8006162 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2220      	movs	r2, #32
 800619e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2200      	movs	r2, #0
 80061a6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	330c      	adds	r3, #12
 80061ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061b0:	693b      	ldr	r3, [r7, #16]
 80061b2:	e853 3f00 	ldrex	r3, [r3]
 80061b6:	60fb      	str	r3, [r7, #12]
   return(result);
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	f023 0310 	bic.w	r3, r3, #16
 80061be:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	330c      	adds	r3, #12
 80061c8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80061cc:	61fa      	str	r2, [r7, #28]
 80061ce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061d0:	69b9      	ldr	r1, [r7, #24]
 80061d2:	69fa      	ldr	r2, [r7, #28]
 80061d4:	e841 2300 	strex	r3, r2, [r1]
 80061d8:	617b      	str	r3, [r7, #20]
   return(result);
 80061da:	697b      	ldr	r3, [r7, #20]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d1e3      	bne.n	80061a8 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2202      	movs	r2, #2
 80061e4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80061e6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80061ea:	4619      	mov	r1, r3
 80061ec:	6878      	ldr	r0, [r7, #4]
 80061ee:	f7fb f883 	bl	80012f8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80061f2:	e023      	b.n	800623c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80061f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d009      	beq.n	8006214 <HAL_UART_IRQHandler+0x524>
 8006200:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006204:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006208:	2b00      	cmp	r3, #0
 800620a:	d003      	beq.n	8006214 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800620c:	6878      	ldr	r0, [r7, #4]
 800620e:	f000 fae7 	bl	80067e0 <UART_Transmit_IT>
    return;
 8006212:	e014      	b.n	800623e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006214:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006218:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800621c:	2b00      	cmp	r3, #0
 800621e:	d00e      	beq.n	800623e <HAL_UART_IRQHandler+0x54e>
 8006220:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006224:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006228:	2b00      	cmp	r3, #0
 800622a:	d008      	beq.n	800623e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800622c:	6878      	ldr	r0, [r7, #4]
 800622e:	f000 fb27 	bl	8006880 <UART_EndTransmit_IT>
    return;
 8006232:	e004      	b.n	800623e <HAL_UART_IRQHandler+0x54e>
    return;
 8006234:	bf00      	nop
 8006236:	e002      	b.n	800623e <HAL_UART_IRQHandler+0x54e>
      return;
 8006238:	bf00      	nop
 800623a:	e000      	b.n	800623e <HAL_UART_IRQHandler+0x54e>
      return;
 800623c:	bf00      	nop
  }
}
 800623e:	37e8      	adds	r7, #232	@ 0xe8
 8006240:	46bd      	mov	sp, r7
 8006242:	bd80      	pop	{r7, pc}

08006244 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006244:	b480      	push	{r7}
 8006246:	b083      	sub	sp, #12
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800624c:	bf00      	nop
 800624e:	370c      	adds	r7, #12
 8006250:	46bd      	mov	sp, r7
 8006252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006256:	4770      	bx	lr

08006258 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006258:	b480      	push	{r7}
 800625a:	b083      	sub	sp, #12
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8006260:	bf00      	nop
 8006262:	370c      	adds	r7, #12
 8006264:	46bd      	mov	sp, r7
 8006266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626a:	4770      	bx	lr

0800626c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800626c:	b480      	push	{r7}
 800626e:	b083      	sub	sp, #12
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006274:	bf00      	nop
 8006276:	370c      	adds	r7, #12
 8006278:	46bd      	mov	sp, r7
 800627a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627e:	4770      	bx	lr

08006280 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006280:	b480      	push	{r7}
 8006282:	b083      	sub	sp, #12
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006288:	bf00      	nop
 800628a:	370c      	adds	r7, #12
 800628c:	46bd      	mov	sp, r7
 800628e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006292:	4770      	bx	lr

08006294 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006294:	b480      	push	{r7}
 8006296:	b083      	sub	sp, #12
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800629c:	bf00      	nop
 800629e:	370c      	adds	r7, #12
 80062a0:	46bd      	mov	sp, r7
 80062a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a6:	4770      	bx	lr

080062a8 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b090      	sub	sp, #64	@ 0x40
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d137      	bne.n	8006334 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80062c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062c6:	2200      	movs	r2, #0
 80062c8:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80062ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	3314      	adds	r3, #20
 80062d0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062d4:	e853 3f00 	ldrex	r3, [r3]
 80062d8:	623b      	str	r3, [r7, #32]
   return(result);
 80062da:	6a3b      	ldr	r3, [r7, #32]
 80062dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80062e0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80062e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	3314      	adds	r3, #20
 80062e8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80062ea:	633a      	str	r2, [r7, #48]	@ 0x30
 80062ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80062f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062f2:	e841 2300 	strex	r3, r2, [r1]
 80062f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80062f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d1e5      	bne.n	80062ca <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80062fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	330c      	adds	r3, #12
 8006304:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006306:	693b      	ldr	r3, [r7, #16]
 8006308:	e853 3f00 	ldrex	r3, [r3]
 800630c:	60fb      	str	r3, [r7, #12]
   return(result);
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006314:	637b      	str	r3, [r7, #52]	@ 0x34
 8006316:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	330c      	adds	r3, #12
 800631c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800631e:	61fa      	str	r2, [r7, #28]
 8006320:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006322:	69b9      	ldr	r1, [r7, #24]
 8006324:	69fa      	ldr	r2, [r7, #28]
 8006326:	e841 2300 	strex	r3, r2, [r1]
 800632a:	617b      	str	r3, [r7, #20]
   return(result);
 800632c:	697b      	ldr	r3, [r7, #20]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d1e5      	bne.n	80062fe <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006332:	e002      	b.n	800633a <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8006334:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8006336:	f7ff ff85 	bl	8006244 <HAL_UART_TxCpltCallback>
}
 800633a:	bf00      	nop
 800633c:	3740      	adds	r7, #64	@ 0x40
 800633e:	46bd      	mov	sp, r7
 8006340:	bd80      	pop	{r7, pc}

08006342 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006342:	b580      	push	{r7, lr}
 8006344:	b084      	sub	sp, #16
 8006346:	af00      	add	r7, sp, #0
 8006348:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800634e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006350:	68f8      	ldr	r0, [r7, #12]
 8006352:	f7ff ff81 	bl	8006258 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006356:	bf00      	nop
 8006358:	3710      	adds	r7, #16
 800635a:	46bd      	mov	sp, r7
 800635c:	bd80      	pop	{r7, pc}

0800635e <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800635e:	b580      	push	{r7, lr}
 8006360:	b09c      	sub	sp, #112	@ 0x70
 8006362:	af00      	add	r7, sp, #0
 8006364:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800636a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006376:	2b00      	cmp	r3, #0
 8006378:	d172      	bne.n	8006460 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800637a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800637c:	2200      	movs	r2, #0
 800637e:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006380:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	330c      	adds	r3, #12
 8006386:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006388:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800638a:	e853 3f00 	ldrex	r3, [r3]
 800638e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006390:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006392:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006396:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006398:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	330c      	adds	r3, #12
 800639e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80063a0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80063a2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063a4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80063a6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80063a8:	e841 2300 	strex	r3, r2, [r1]
 80063ac:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80063ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d1e5      	bne.n	8006380 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	3314      	adds	r3, #20
 80063ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063be:	e853 3f00 	ldrex	r3, [r3]
 80063c2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80063c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063c6:	f023 0301 	bic.w	r3, r3, #1
 80063ca:	667b      	str	r3, [r7, #100]	@ 0x64
 80063cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	3314      	adds	r3, #20
 80063d2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80063d4:	647a      	str	r2, [r7, #68]	@ 0x44
 80063d6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063d8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80063da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80063dc:	e841 2300 	strex	r3, r2, [r1]
 80063e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80063e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d1e5      	bne.n	80063b4 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80063e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	3314      	adds	r3, #20
 80063ee:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063f2:	e853 3f00 	ldrex	r3, [r3]
 80063f6:	623b      	str	r3, [r7, #32]
   return(result);
 80063f8:	6a3b      	ldr	r3, [r7, #32]
 80063fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80063fe:	663b      	str	r3, [r7, #96]	@ 0x60
 8006400:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	3314      	adds	r3, #20
 8006406:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006408:	633a      	str	r2, [r7, #48]	@ 0x30
 800640a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800640c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800640e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006410:	e841 2300 	strex	r3, r2, [r1]
 8006414:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006416:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006418:	2b00      	cmp	r3, #0
 800641a:	d1e5      	bne.n	80063e8 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800641c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800641e:	2220      	movs	r2, #32
 8006420:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006424:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006426:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006428:	2b01      	cmp	r3, #1
 800642a:	d119      	bne.n	8006460 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800642c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	330c      	adds	r3, #12
 8006432:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006434:	693b      	ldr	r3, [r7, #16]
 8006436:	e853 3f00 	ldrex	r3, [r3]
 800643a:	60fb      	str	r3, [r7, #12]
   return(result);
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	f023 0310 	bic.w	r3, r3, #16
 8006442:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006444:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	330c      	adds	r3, #12
 800644a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800644c:	61fa      	str	r2, [r7, #28]
 800644e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006450:	69b9      	ldr	r1, [r7, #24]
 8006452:	69fa      	ldr	r2, [r7, #28]
 8006454:	e841 2300 	strex	r3, r2, [r1]
 8006458:	617b      	str	r3, [r7, #20]
   return(result);
 800645a:	697b      	ldr	r3, [r7, #20]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d1e5      	bne.n	800642c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006460:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006462:	2200      	movs	r2, #0
 8006464:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006466:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800646a:	2b01      	cmp	r3, #1
 800646c:	d106      	bne.n	800647c <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800646e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006470:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006472:	4619      	mov	r1, r3
 8006474:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006476:	f7fa ff3f 	bl	80012f8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800647a:	e002      	b.n	8006482 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800647c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800647e:	f7ff fef5 	bl	800626c <HAL_UART_RxCpltCallback>
}
 8006482:	bf00      	nop
 8006484:	3770      	adds	r7, #112	@ 0x70
 8006486:	46bd      	mov	sp, r7
 8006488:	bd80      	pop	{r7, pc}

0800648a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800648a:	b580      	push	{r7, lr}
 800648c:	b084      	sub	sp, #16
 800648e:	af00      	add	r7, sp, #0
 8006490:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006496:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	2201      	movs	r2, #1
 800649c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064a2:	2b01      	cmp	r3, #1
 80064a4:	d108      	bne.n	80064b8 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80064aa:	085b      	lsrs	r3, r3, #1
 80064ac:	b29b      	uxth	r3, r3
 80064ae:	4619      	mov	r1, r3
 80064b0:	68f8      	ldr	r0, [r7, #12]
 80064b2:	f7fa ff21 	bl	80012f8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80064b6:	e002      	b.n	80064be <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80064b8:	68f8      	ldr	r0, [r7, #12]
 80064ba:	f7ff fee1 	bl	8006280 <HAL_UART_RxHalfCpltCallback>
}
 80064be:	bf00      	nop
 80064c0:	3710      	adds	r7, #16
 80064c2:	46bd      	mov	sp, r7
 80064c4:	bd80      	pop	{r7, pc}

080064c6 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80064c6:	b580      	push	{r7, lr}
 80064c8:	b084      	sub	sp, #16
 80064ca:	af00      	add	r7, sp, #0
 80064cc:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80064ce:	2300      	movs	r3, #0
 80064d0:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064d6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	695b      	ldr	r3, [r3, #20]
 80064de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064e2:	2b80      	cmp	r3, #128	@ 0x80
 80064e4:	bf0c      	ite	eq
 80064e6:	2301      	moveq	r3, #1
 80064e8:	2300      	movne	r3, #0
 80064ea:	b2db      	uxtb	r3, r3
 80064ec:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80064ee:	68bb      	ldr	r3, [r7, #8]
 80064f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80064f4:	b2db      	uxtb	r3, r3
 80064f6:	2b21      	cmp	r3, #33	@ 0x21
 80064f8:	d108      	bne.n	800650c <UART_DMAError+0x46>
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d005      	beq.n	800650c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006500:	68bb      	ldr	r3, [r7, #8]
 8006502:	2200      	movs	r2, #0
 8006504:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8006506:	68b8      	ldr	r0, [r7, #8]
 8006508:	f000 f8ce 	bl	80066a8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	695b      	ldr	r3, [r3, #20]
 8006512:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006516:	2b40      	cmp	r3, #64	@ 0x40
 8006518:	bf0c      	ite	eq
 800651a:	2301      	moveq	r3, #1
 800651c:	2300      	movne	r3, #0
 800651e:	b2db      	uxtb	r3, r3
 8006520:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006522:	68bb      	ldr	r3, [r7, #8]
 8006524:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006528:	b2db      	uxtb	r3, r3
 800652a:	2b22      	cmp	r3, #34	@ 0x22
 800652c:	d108      	bne.n	8006540 <UART_DMAError+0x7a>
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d005      	beq.n	8006540 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006534:	68bb      	ldr	r3, [r7, #8]
 8006536:	2200      	movs	r2, #0
 8006538:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800653a:	68b8      	ldr	r0, [r7, #8]
 800653c:	f000 f8dc 	bl	80066f8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006540:	68bb      	ldr	r3, [r7, #8]
 8006542:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006544:	f043 0210 	orr.w	r2, r3, #16
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800654c:	68b8      	ldr	r0, [r7, #8]
 800654e:	f7ff fea1 	bl	8006294 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006552:	bf00      	nop
 8006554:	3710      	adds	r7, #16
 8006556:	46bd      	mov	sp, r7
 8006558:	bd80      	pop	{r7, pc}
	...

0800655c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b098      	sub	sp, #96	@ 0x60
 8006560:	af00      	add	r7, sp, #0
 8006562:	60f8      	str	r0, [r7, #12]
 8006564:	60b9      	str	r1, [r7, #8]
 8006566:	4613      	mov	r3, r2
 8006568:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800656a:	68ba      	ldr	r2, [r7, #8]
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	88fa      	ldrh	r2, [r7, #6]
 8006574:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	2200      	movs	r2, #0
 800657a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	2222      	movs	r2, #34	@ 0x22
 8006580:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006588:	4a44      	ldr	r2, [pc, #272]	@ (800669c <UART_Start_Receive_DMA+0x140>)
 800658a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006590:	4a43      	ldr	r2, [pc, #268]	@ (80066a0 <UART_Start_Receive_DMA+0x144>)
 8006592:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006598:	4a42      	ldr	r2, [pc, #264]	@ (80066a4 <UART_Start_Receive_DMA+0x148>)
 800659a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065a0:	2200      	movs	r2, #0
 80065a2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80065a4:	f107 0308 	add.w	r3, r7, #8
 80065a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	3304      	adds	r3, #4
 80065b4:	4619      	mov	r1, r3
 80065b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80065b8:	681a      	ldr	r2, [r3, #0]
 80065ba:	88fb      	ldrh	r3, [r7, #6]
 80065bc:	f7fc ff70 	bl	80034a0 <HAL_DMA_Start_IT>
 80065c0:	4603      	mov	r3, r0
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d008      	beq.n	80065d8 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	2210      	movs	r2, #16
 80065ca:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2220      	movs	r2, #32
 80065d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 80065d4:	2301      	movs	r3, #1
 80065d6:	e05d      	b.n	8006694 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80065d8:	2300      	movs	r3, #0
 80065da:	613b      	str	r3, [r7, #16]
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	613b      	str	r3, [r7, #16]
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	685b      	ldr	r3, [r3, #4]
 80065ea:	613b      	str	r3, [r7, #16]
 80065ec:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	691b      	ldr	r3, [r3, #16]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d019      	beq.n	800662a <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	330c      	adds	r3, #12
 80065fc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006600:	e853 3f00 	ldrex	r3, [r3]
 8006604:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006606:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006608:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800660c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	330c      	adds	r3, #12
 8006614:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006616:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8006618:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800661a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800661c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800661e:	e841 2300 	strex	r3, r2, [r1]
 8006622:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006624:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006626:	2b00      	cmp	r3, #0
 8006628:	d1e5      	bne.n	80065f6 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	3314      	adds	r3, #20
 8006630:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006632:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006634:	e853 3f00 	ldrex	r3, [r3]
 8006638:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800663a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800663c:	f043 0301 	orr.w	r3, r3, #1
 8006640:	657b      	str	r3, [r7, #84]	@ 0x54
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	3314      	adds	r3, #20
 8006648:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800664a:	63ba      	str	r2, [r7, #56]	@ 0x38
 800664c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800664e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006650:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006652:	e841 2300 	strex	r3, r2, [r1]
 8006656:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006658:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800665a:	2b00      	cmp	r3, #0
 800665c:	d1e5      	bne.n	800662a <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	3314      	adds	r3, #20
 8006664:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006666:	69bb      	ldr	r3, [r7, #24]
 8006668:	e853 3f00 	ldrex	r3, [r3]
 800666c:	617b      	str	r3, [r7, #20]
   return(result);
 800666e:	697b      	ldr	r3, [r7, #20]
 8006670:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006674:	653b      	str	r3, [r7, #80]	@ 0x50
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	3314      	adds	r3, #20
 800667c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800667e:	627a      	str	r2, [r7, #36]	@ 0x24
 8006680:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006682:	6a39      	ldr	r1, [r7, #32]
 8006684:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006686:	e841 2300 	strex	r3, r2, [r1]
 800668a:	61fb      	str	r3, [r7, #28]
   return(result);
 800668c:	69fb      	ldr	r3, [r7, #28]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d1e5      	bne.n	800665e <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8006692:	2300      	movs	r3, #0
}
 8006694:	4618      	mov	r0, r3
 8006696:	3760      	adds	r7, #96	@ 0x60
 8006698:	46bd      	mov	sp, r7
 800669a:	bd80      	pop	{r7, pc}
 800669c:	0800635f 	.word	0x0800635f
 80066a0:	0800648b 	.word	0x0800648b
 80066a4:	080064c7 	.word	0x080064c7

080066a8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80066a8:	b480      	push	{r7}
 80066aa:	b089      	sub	sp, #36	@ 0x24
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	330c      	adds	r3, #12
 80066b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	e853 3f00 	ldrex	r3, [r3]
 80066be:	60bb      	str	r3, [r7, #8]
   return(result);
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80066c6:	61fb      	str	r3, [r7, #28]
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	330c      	adds	r3, #12
 80066ce:	69fa      	ldr	r2, [r7, #28]
 80066d0:	61ba      	str	r2, [r7, #24]
 80066d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066d4:	6979      	ldr	r1, [r7, #20]
 80066d6:	69ba      	ldr	r2, [r7, #24]
 80066d8:	e841 2300 	strex	r3, r2, [r1]
 80066dc:	613b      	str	r3, [r7, #16]
   return(result);
 80066de:	693b      	ldr	r3, [r7, #16]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d1e5      	bne.n	80066b0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2220      	movs	r2, #32
 80066e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80066ec:	bf00      	nop
 80066ee:	3724      	adds	r7, #36	@ 0x24
 80066f0:	46bd      	mov	sp, r7
 80066f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f6:	4770      	bx	lr

080066f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80066f8:	b480      	push	{r7}
 80066fa:	b095      	sub	sp, #84	@ 0x54
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	330c      	adds	r3, #12
 8006706:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006708:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800670a:	e853 3f00 	ldrex	r3, [r3]
 800670e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006712:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006716:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	330c      	adds	r3, #12
 800671e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006720:	643a      	str	r2, [r7, #64]	@ 0x40
 8006722:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006724:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006726:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006728:	e841 2300 	strex	r3, r2, [r1]
 800672c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800672e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006730:	2b00      	cmp	r3, #0
 8006732:	d1e5      	bne.n	8006700 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	3314      	adds	r3, #20
 800673a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800673c:	6a3b      	ldr	r3, [r7, #32]
 800673e:	e853 3f00 	ldrex	r3, [r3]
 8006742:	61fb      	str	r3, [r7, #28]
   return(result);
 8006744:	69fb      	ldr	r3, [r7, #28]
 8006746:	f023 0301 	bic.w	r3, r3, #1
 800674a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	3314      	adds	r3, #20
 8006752:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006754:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006756:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006758:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800675a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800675c:	e841 2300 	strex	r3, r2, [r1]
 8006760:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006764:	2b00      	cmp	r3, #0
 8006766:	d1e5      	bne.n	8006734 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800676c:	2b01      	cmp	r3, #1
 800676e:	d119      	bne.n	80067a4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	330c      	adds	r3, #12
 8006776:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	e853 3f00 	ldrex	r3, [r3]
 800677e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006780:	68bb      	ldr	r3, [r7, #8]
 8006782:	f023 0310 	bic.w	r3, r3, #16
 8006786:	647b      	str	r3, [r7, #68]	@ 0x44
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	330c      	adds	r3, #12
 800678e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006790:	61ba      	str	r2, [r7, #24]
 8006792:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006794:	6979      	ldr	r1, [r7, #20]
 8006796:	69ba      	ldr	r2, [r7, #24]
 8006798:	e841 2300 	strex	r3, r2, [r1]
 800679c:	613b      	str	r3, [r7, #16]
   return(result);
 800679e:	693b      	ldr	r3, [r7, #16]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d1e5      	bne.n	8006770 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2220      	movs	r2, #32
 80067a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2200      	movs	r2, #0
 80067b0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80067b2:	bf00      	nop
 80067b4:	3754      	adds	r7, #84	@ 0x54
 80067b6:	46bd      	mov	sp, r7
 80067b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067bc:	4770      	bx	lr

080067be <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80067be:	b580      	push	{r7, lr}
 80067c0:	b084      	sub	sp, #16
 80067c2:	af00      	add	r7, sp, #0
 80067c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067ca:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	2200      	movs	r2, #0
 80067d0:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80067d2:	68f8      	ldr	r0, [r7, #12]
 80067d4:	f7ff fd5e 	bl	8006294 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80067d8:	bf00      	nop
 80067da:	3710      	adds	r7, #16
 80067dc:	46bd      	mov	sp, r7
 80067de:	bd80      	pop	{r7, pc}

080067e0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80067e0:	b480      	push	{r7}
 80067e2:	b085      	sub	sp, #20
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80067ee:	b2db      	uxtb	r3, r3
 80067f0:	2b21      	cmp	r3, #33	@ 0x21
 80067f2:	d13e      	bne.n	8006872 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	689b      	ldr	r3, [r3, #8]
 80067f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067fc:	d114      	bne.n	8006828 <UART_Transmit_IT+0x48>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	691b      	ldr	r3, [r3, #16]
 8006802:	2b00      	cmp	r3, #0
 8006804:	d110      	bne.n	8006828 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6a1b      	ldr	r3, [r3, #32]
 800680a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	881b      	ldrh	r3, [r3, #0]
 8006810:	461a      	mov	r2, r3
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800681a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6a1b      	ldr	r3, [r3, #32]
 8006820:	1c9a      	adds	r2, r3, #2
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	621a      	str	r2, [r3, #32]
 8006826:	e008      	b.n	800683a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6a1b      	ldr	r3, [r3, #32]
 800682c:	1c59      	adds	r1, r3, #1
 800682e:	687a      	ldr	r2, [r7, #4]
 8006830:	6211      	str	r1, [r2, #32]
 8006832:	781a      	ldrb	r2, [r3, #0]
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800683e:	b29b      	uxth	r3, r3
 8006840:	3b01      	subs	r3, #1
 8006842:	b29b      	uxth	r3, r3
 8006844:	687a      	ldr	r2, [r7, #4]
 8006846:	4619      	mov	r1, r3
 8006848:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800684a:	2b00      	cmp	r3, #0
 800684c:	d10f      	bne.n	800686e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	68da      	ldr	r2, [r3, #12]
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800685c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	68da      	ldr	r2, [r3, #12]
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800686c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800686e:	2300      	movs	r3, #0
 8006870:	e000      	b.n	8006874 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006872:	2302      	movs	r3, #2
  }
}
 8006874:	4618      	mov	r0, r3
 8006876:	3714      	adds	r7, #20
 8006878:	46bd      	mov	sp, r7
 800687a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687e:	4770      	bx	lr

08006880 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b082      	sub	sp, #8
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	68da      	ldr	r2, [r3, #12]
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006896:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2220      	movs	r2, #32
 800689c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80068a0:	6878      	ldr	r0, [r7, #4]
 80068a2:	f7ff fccf 	bl	8006244 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80068a6:	2300      	movs	r3, #0
}
 80068a8:	4618      	mov	r0, r3
 80068aa:	3708      	adds	r7, #8
 80068ac:	46bd      	mov	sp, r7
 80068ae:	bd80      	pop	{r7, pc}

080068b0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b08c      	sub	sp, #48	@ 0x30
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80068b8:	2300      	movs	r3, #0
 80068ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80068bc:	2300      	movs	r3, #0
 80068be:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80068c6:	b2db      	uxtb	r3, r3
 80068c8:	2b22      	cmp	r3, #34	@ 0x22
 80068ca:	f040 80aa 	bne.w	8006a22 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	689b      	ldr	r3, [r3, #8]
 80068d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068d6:	d115      	bne.n	8006904 <UART_Receive_IT+0x54>
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	691b      	ldr	r3, [r3, #16]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d111      	bne.n	8006904 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068e4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	685b      	ldr	r3, [r3, #4]
 80068ec:	b29b      	uxth	r3, r3
 80068ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068f2:	b29a      	uxth	r2, r3
 80068f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068f6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068fc:	1c9a      	adds	r2, r3, #2
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	629a      	str	r2, [r3, #40]	@ 0x28
 8006902:	e024      	b.n	800694e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006908:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	689b      	ldr	r3, [r3, #8]
 800690e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006912:	d007      	beq.n	8006924 <UART_Receive_IT+0x74>
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	689b      	ldr	r3, [r3, #8]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d10a      	bne.n	8006932 <UART_Receive_IT+0x82>
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	691b      	ldr	r3, [r3, #16]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d106      	bne.n	8006932 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	685b      	ldr	r3, [r3, #4]
 800692a:	b2da      	uxtb	r2, r3
 800692c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800692e:	701a      	strb	r2, [r3, #0]
 8006930:	e008      	b.n	8006944 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	685b      	ldr	r3, [r3, #4]
 8006938:	b2db      	uxtb	r3, r3
 800693a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800693e:	b2da      	uxtb	r2, r3
 8006940:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006942:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006948:	1c5a      	adds	r2, r3, #1
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006952:	b29b      	uxth	r3, r3
 8006954:	3b01      	subs	r3, #1
 8006956:	b29b      	uxth	r3, r3
 8006958:	687a      	ldr	r2, [r7, #4]
 800695a:	4619      	mov	r1, r3
 800695c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800695e:	2b00      	cmp	r3, #0
 8006960:	d15d      	bne.n	8006a1e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	68da      	ldr	r2, [r3, #12]
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f022 0220 	bic.w	r2, r2, #32
 8006970:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	68da      	ldr	r2, [r3, #12]
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006980:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	695a      	ldr	r2, [r3, #20]
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f022 0201 	bic.w	r2, r2, #1
 8006990:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2220      	movs	r2, #32
 8006996:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2200      	movs	r2, #0
 800699e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069a4:	2b01      	cmp	r3, #1
 80069a6:	d135      	bne.n	8006a14 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2200      	movs	r2, #0
 80069ac:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	330c      	adds	r3, #12
 80069b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069b6:	697b      	ldr	r3, [r7, #20]
 80069b8:	e853 3f00 	ldrex	r3, [r3]
 80069bc:	613b      	str	r3, [r7, #16]
   return(result);
 80069be:	693b      	ldr	r3, [r7, #16]
 80069c0:	f023 0310 	bic.w	r3, r3, #16
 80069c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	330c      	adds	r3, #12
 80069cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069ce:	623a      	str	r2, [r7, #32]
 80069d0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069d2:	69f9      	ldr	r1, [r7, #28]
 80069d4:	6a3a      	ldr	r2, [r7, #32]
 80069d6:	e841 2300 	strex	r3, r2, [r1]
 80069da:	61bb      	str	r3, [r7, #24]
   return(result);
 80069dc:	69bb      	ldr	r3, [r7, #24]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d1e5      	bne.n	80069ae <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f003 0310 	and.w	r3, r3, #16
 80069ec:	2b10      	cmp	r3, #16
 80069ee:	d10a      	bne.n	8006a06 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80069f0:	2300      	movs	r3, #0
 80069f2:	60fb      	str	r3, [r7, #12]
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	60fb      	str	r3, [r7, #12]
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	685b      	ldr	r3, [r3, #4]
 8006a02:	60fb      	str	r3, [r7, #12]
 8006a04:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006a0a:	4619      	mov	r1, r3
 8006a0c:	6878      	ldr	r0, [r7, #4]
 8006a0e:	f7fa fc73 	bl	80012f8 <HAL_UARTEx_RxEventCallback>
 8006a12:	e002      	b.n	8006a1a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006a14:	6878      	ldr	r0, [r7, #4]
 8006a16:	f7ff fc29 	bl	800626c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	e002      	b.n	8006a24 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006a1e:	2300      	movs	r3, #0
 8006a20:	e000      	b.n	8006a24 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006a22:	2302      	movs	r3, #2
  }
}
 8006a24:	4618      	mov	r0, r3
 8006a26:	3730      	adds	r7, #48	@ 0x30
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	bd80      	pop	{r7, pc}

08006a2c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a30:	b0c0      	sub	sp, #256	@ 0x100
 8006a32:	af00      	add	r7, sp, #0
 8006a34:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	691b      	ldr	r3, [r3, #16]
 8006a40:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006a44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a48:	68d9      	ldr	r1, [r3, #12]
 8006a4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a4e:	681a      	ldr	r2, [r3, #0]
 8006a50:	ea40 0301 	orr.w	r3, r0, r1
 8006a54:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006a56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a5a:	689a      	ldr	r2, [r3, #8]
 8006a5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a60:	691b      	ldr	r3, [r3, #16]
 8006a62:	431a      	orrs	r2, r3
 8006a64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a68:	695b      	ldr	r3, [r3, #20]
 8006a6a:	431a      	orrs	r2, r3
 8006a6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a70:	69db      	ldr	r3, [r3, #28]
 8006a72:	4313      	orrs	r3, r2
 8006a74:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006a78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	68db      	ldr	r3, [r3, #12]
 8006a80:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006a84:	f021 010c 	bic.w	r1, r1, #12
 8006a88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a8c:	681a      	ldr	r2, [r3, #0]
 8006a8e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006a92:	430b      	orrs	r3, r1
 8006a94:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006a96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	695b      	ldr	r3, [r3, #20]
 8006a9e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006aa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006aa6:	6999      	ldr	r1, [r3, #24]
 8006aa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006aac:	681a      	ldr	r2, [r3, #0]
 8006aae:	ea40 0301 	orr.w	r3, r0, r1
 8006ab2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006ab4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ab8:	681a      	ldr	r2, [r3, #0]
 8006aba:	4b8f      	ldr	r3, [pc, #572]	@ (8006cf8 <UART_SetConfig+0x2cc>)
 8006abc:	429a      	cmp	r2, r3
 8006abe:	d005      	beq.n	8006acc <UART_SetConfig+0xa0>
 8006ac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ac4:	681a      	ldr	r2, [r3, #0]
 8006ac6:	4b8d      	ldr	r3, [pc, #564]	@ (8006cfc <UART_SetConfig+0x2d0>)
 8006ac8:	429a      	cmp	r2, r3
 8006aca:	d104      	bne.n	8006ad6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006acc:	f7fd fbd0 	bl	8004270 <HAL_RCC_GetPCLK2Freq>
 8006ad0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006ad4:	e003      	b.n	8006ade <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006ad6:	f7fd fbb7 	bl	8004248 <HAL_RCC_GetPCLK1Freq>
 8006ada:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ade:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ae2:	69db      	ldr	r3, [r3, #28]
 8006ae4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ae8:	f040 810c 	bne.w	8006d04 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006aec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006af0:	2200      	movs	r2, #0
 8006af2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006af6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006afa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006afe:	4622      	mov	r2, r4
 8006b00:	462b      	mov	r3, r5
 8006b02:	1891      	adds	r1, r2, r2
 8006b04:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006b06:	415b      	adcs	r3, r3
 8006b08:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006b0a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006b0e:	4621      	mov	r1, r4
 8006b10:	eb12 0801 	adds.w	r8, r2, r1
 8006b14:	4629      	mov	r1, r5
 8006b16:	eb43 0901 	adc.w	r9, r3, r1
 8006b1a:	f04f 0200 	mov.w	r2, #0
 8006b1e:	f04f 0300 	mov.w	r3, #0
 8006b22:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006b26:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006b2a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006b2e:	4690      	mov	r8, r2
 8006b30:	4699      	mov	r9, r3
 8006b32:	4623      	mov	r3, r4
 8006b34:	eb18 0303 	adds.w	r3, r8, r3
 8006b38:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006b3c:	462b      	mov	r3, r5
 8006b3e:	eb49 0303 	adc.w	r3, r9, r3
 8006b42:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006b46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b4a:	685b      	ldr	r3, [r3, #4]
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006b52:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006b56:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006b5a:	460b      	mov	r3, r1
 8006b5c:	18db      	adds	r3, r3, r3
 8006b5e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006b60:	4613      	mov	r3, r2
 8006b62:	eb42 0303 	adc.w	r3, r2, r3
 8006b66:	657b      	str	r3, [r7, #84]	@ 0x54
 8006b68:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006b6c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006b70:	f7f9 fd2e 	bl	80005d0 <__aeabi_uldivmod>
 8006b74:	4602      	mov	r2, r0
 8006b76:	460b      	mov	r3, r1
 8006b78:	4b61      	ldr	r3, [pc, #388]	@ (8006d00 <UART_SetConfig+0x2d4>)
 8006b7a:	fba3 2302 	umull	r2, r3, r3, r2
 8006b7e:	095b      	lsrs	r3, r3, #5
 8006b80:	011c      	lsls	r4, r3, #4
 8006b82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b86:	2200      	movs	r2, #0
 8006b88:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006b8c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006b90:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006b94:	4642      	mov	r2, r8
 8006b96:	464b      	mov	r3, r9
 8006b98:	1891      	adds	r1, r2, r2
 8006b9a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006b9c:	415b      	adcs	r3, r3
 8006b9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ba0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006ba4:	4641      	mov	r1, r8
 8006ba6:	eb12 0a01 	adds.w	sl, r2, r1
 8006baa:	4649      	mov	r1, r9
 8006bac:	eb43 0b01 	adc.w	fp, r3, r1
 8006bb0:	f04f 0200 	mov.w	r2, #0
 8006bb4:	f04f 0300 	mov.w	r3, #0
 8006bb8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006bbc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006bc0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006bc4:	4692      	mov	sl, r2
 8006bc6:	469b      	mov	fp, r3
 8006bc8:	4643      	mov	r3, r8
 8006bca:	eb1a 0303 	adds.w	r3, sl, r3
 8006bce:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006bd2:	464b      	mov	r3, r9
 8006bd4:	eb4b 0303 	adc.w	r3, fp, r3
 8006bd8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006bdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	2200      	movs	r2, #0
 8006be4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006be8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006bec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006bf0:	460b      	mov	r3, r1
 8006bf2:	18db      	adds	r3, r3, r3
 8006bf4:	643b      	str	r3, [r7, #64]	@ 0x40
 8006bf6:	4613      	mov	r3, r2
 8006bf8:	eb42 0303 	adc.w	r3, r2, r3
 8006bfc:	647b      	str	r3, [r7, #68]	@ 0x44
 8006bfe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006c02:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006c06:	f7f9 fce3 	bl	80005d0 <__aeabi_uldivmod>
 8006c0a:	4602      	mov	r2, r0
 8006c0c:	460b      	mov	r3, r1
 8006c0e:	4611      	mov	r1, r2
 8006c10:	4b3b      	ldr	r3, [pc, #236]	@ (8006d00 <UART_SetConfig+0x2d4>)
 8006c12:	fba3 2301 	umull	r2, r3, r3, r1
 8006c16:	095b      	lsrs	r3, r3, #5
 8006c18:	2264      	movs	r2, #100	@ 0x64
 8006c1a:	fb02 f303 	mul.w	r3, r2, r3
 8006c1e:	1acb      	subs	r3, r1, r3
 8006c20:	00db      	lsls	r3, r3, #3
 8006c22:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006c26:	4b36      	ldr	r3, [pc, #216]	@ (8006d00 <UART_SetConfig+0x2d4>)
 8006c28:	fba3 2302 	umull	r2, r3, r3, r2
 8006c2c:	095b      	lsrs	r3, r3, #5
 8006c2e:	005b      	lsls	r3, r3, #1
 8006c30:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006c34:	441c      	add	r4, r3
 8006c36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006c40:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006c44:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006c48:	4642      	mov	r2, r8
 8006c4a:	464b      	mov	r3, r9
 8006c4c:	1891      	adds	r1, r2, r2
 8006c4e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006c50:	415b      	adcs	r3, r3
 8006c52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006c54:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006c58:	4641      	mov	r1, r8
 8006c5a:	1851      	adds	r1, r2, r1
 8006c5c:	6339      	str	r1, [r7, #48]	@ 0x30
 8006c5e:	4649      	mov	r1, r9
 8006c60:	414b      	adcs	r3, r1
 8006c62:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c64:	f04f 0200 	mov.w	r2, #0
 8006c68:	f04f 0300 	mov.w	r3, #0
 8006c6c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006c70:	4659      	mov	r1, fp
 8006c72:	00cb      	lsls	r3, r1, #3
 8006c74:	4651      	mov	r1, sl
 8006c76:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006c7a:	4651      	mov	r1, sl
 8006c7c:	00ca      	lsls	r2, r1, #3
 8006c7e:	4610      	mov	r0, r2
 8006c80:	4619      	mov	r1, r3
 8006c82:	4603      	mov	r3, r0
 8006c84:	4642      	mov	r2, r8
 8006c86:	189b      	adds	r3, r3, r2
 8006c88:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006c8c:	464b      	mov	r3, r9
 8006c8e:	460a      	mov	r2, r1
 8006c90:	eb42 0303 	adc.w	r3, r2, r3
 8006c94:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006c98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c9c:	685b      	ldr	r3, [r3, #4]
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006ca4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006ca8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006cac:	460b      	mov	r3, r1
 8006cae:	18db      	adds	r3, r3, r3
 8006cb0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006cb2:	4613      	mov	r3, r2
 8006cb4:	eb42 0303 	adc.w	r3, r2, r3
 8006cb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006cba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006cbe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006cc2:	f7f9 fc85 	bl	80005d0 <__aeabi_uldivmod>
 8006cc6:	4602      	mov	r2, r0
 8006cc8:	460b      	mov	r3, r1
 8006cca:	4b0d      	ldr	r3, [pc, #52]	@ (8006d00 <UART_SetConfig+0x2d4>)
 8006ccc:	fba3 1302 	umull	r1, r3, r3, r2
 8006cd0:	095b      	lsrs	r3, r3, #5
 8006cd2:	2164      	movs	r1, #100	@ 0x64
 8006cd4:	fb01 f303 	mul.w	r3, r1, r3
 8006cd8:	1ad3      	subs	r3, r2, r3
 8006cda:	00db      	lsls	r3, r3, #3
 8006cdc:	3332      	adds	r3, #50	@ 0x32
 8006cde:	4a08      	ldr	r2, [pc, #32]	@ (8006d00 <UART_SetConfig+0x2d4>)
 8006ce0:	fba2 2303 	umull	r2, r3, r2, r3
 8006ce4:	095b      	lsrs	r3, r3, #5
 8006ce6:	f003 0207 	and.w	r2, r3, #7
 8006cea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4422      	add	r2, r4
 8006cf2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006cf4:	e106      	b.n	8006f04 <UART_SetConfig+0x4d8>
 8006cf6:	bf00      	nop
 8006cf8:	40011000 	.word	0x40011000
 8006cfc:	40011400 	.word	0x40011400
 8006d00:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006d04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d08:	2200      	movs	r2, #0
 8006d0a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006d0e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006d12:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006d16:	4642      	mov	r2, r8
 8006d18:	464b      	mov	r3, r9
 8006d1a:	1891      	adds	r1, r2, r2
 8006d1c:	6239      	str	r1, [r7, #32]
 8006d1e:	415b      	adcs	r3, r3
 8006d20:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d22:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006d26:	4641      	mov	r1, r8
 8006d28:	1854      	adds	r4, r2, r1
 8006d2a:	4649      	mov	r1, r9
 8006d2c:	eb43 0501 	adc.w	r5, r3, r1
 8006d30:	f04f 0200 	mov.w	r2, #0
 8006d34:	f04f 0300 	mov.w	r3, #0
 8006d38:	00eb      	lsls	r3, r5, #3
 8006d3a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006d3e:	00e2      	lsls	r2, r4, #3
 8006d40:	4614      	mov	r4, r2
 8006d42:	461d      	mov	r5, r3
 8006d44:	4643      	mov	r3, r8
 8006d46:	18e3      	adds	r3, r4, r3
 8006d48:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006d4c:	464b      	mov	r3, r9
 8006d4e:	eb45 0303 	adc.w	r3, r5, r3
 8006d52:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006d56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d5a:	685b      	ldr	r3, [r3, #4]
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006d62:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006d66:	f04f 0200 	mov.w	r2, #0
 8006d6a:	f04f 0300 	mov.w	r3, #0
 8006d6e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006d72:	4629      	mov	r1, r5
 8006d74:	008b      	lsls	r3, r1, #2
 8006d76:	4621      	mov	r1, r4
 8006d78:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006d7c:	4621      	mov	r1, r4
 8006d7e:	008a      	lsls	r2, r1, #2
 8006d80:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006d84:	f7f9 fc24 	bl	80005d0 <__aeabi_uldivmod>
 8006d88:	4602      	mov	r2, r0
 8006d8a:	460b      	mov	r3, r1
 8006d8c:	4b60      	ldr	r3, [pc, #384]	@ (8006f10 <UART_SetConfig+0x4e4>)
 8006d8e:	fba3 2302 	umull	r2, r3, r3, r2
 8006d92:	095b      	lsrs	r3, r3, #5
 8006d94:	011c      	lsls	r4, r3, #4
 8006d96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006da0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006da4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006da8:	4642      	mov	r2, r8
 8006daa:	464b      	mov	r3, r9
 8006dac:	1891      	adds	r1, r2, r2
 8006dae:	61b9      	str	r1, [r7, #24]
 8006db0:	415b      	adcs	r3, r3
 8006db2:	61fb      	str	r3, [r7, #28]
 8006db4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006db8:	4641      	mov	r1, r8
 8006dba:	1851      	adds	r1, r2, r1
 8006dbc:	6139      	str	r1, [r7, #16]
 8006dbe:	4649      	mov	r1, r9
 8006dc0:	414b      	adcs	r3, r1
 8006dc2:	617b      	str	r3, [r7, #20]
 8006dc4:	f04f 0200 	mov.w	r2, #0
 8006dc8:	f04f 0300 	mov.w	r3, #0
 8006dcc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006dd0:	4659      	mov	r1, fp
 8006dd2:	00cb      	lsls	r3, r1, #3
 8006dd4:	4651      	mov	r1, sl
 8006dd6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006dda:	4651      	mov	r1, sl
 8006ddc:	00ca      	lsls	r2, r1, #3
 8006dde:	4610      	mov	r0, r2
 8006de0:	4619      	mov	r1, r3
 8006de2:	4603      	mov	r3, r0
 8006de4:	4642      	mov	r2, r8
 8006de6:	189b      	adds	r3, r3, r2
 8006de8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006dec:	464b      	mov	r3, r9
 8006dee:	460a      	mov	r2, r1
 8006df0:	eb42 0303 	adc.w	r3, r2, r3
 8006df4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006df8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dfc:	685b      	ldr	r3, [r3, #4]
 8006dfe:	2200      	movs	r2, #0
 8006e00:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006e02:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006e04:	f04f 0200 	mov.w	r2, #0
 8006e08:	f04f 0300 	mov.w	r3, #0
 8006e0c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006e10:	4649      	mov	r1, r9
 8006e12:	008b      	lsls	r3, r1, #2
 8006e14:	4641      	mov	r1, r8
 8006e16:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006e1a:	4641      	mov	r1, r8
 8006e1c:	008a      	lsls	r2, r1, #2
 8006e1e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006e22:	f7f9 fbd5 	bl	80005d0 <__aeabi_uldivmod>
 8006e26:	4602      	mov	r2, r0
 8006e28:	460b      	mov	r3, r1
 8006e2a:	4611      	mov	r1, r2
 8006e2c:	4b38      	ldr	r3, [pc, #224]	@ (8006f10 <UART_SetConfig+0x4e4>)
 8006e2e:	fba3 2301 	umull	r2, r3, r3, r1
 8006e32:	095b      	lsrs	r3, r3, #5
 8006e34:	2264      	movs	r2, #100	@ 0x64
 8006e36:	fb02 f303 	mul.w	r3, r2, r3
 8006e3a:	1acb      	subs	r3, r1, r3
 8006e3c:	011b      	lsls	r3, r3, #4
 8006e3e:	3332      	adds	r3, #50	@ 0x32
 8006e40:	4a33      	ldr	r2, [pc, #204]	@ (8006f10 <UART_SetConfig+0x4e4>)
 8006e42:	fba2 2303 	umull	r2, r3, r2, r3
 8006e46:	095b      	lsrs	r3, r3, #5
 8006e48:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006e4c:	441c      	add	r4, r3
 8006e4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e52:	2200      	movs	r2, #0
 8006e54:	673b      	str	r3, [r7, #112]	@ 0x70
 8006e56:	677a      	str	r2, [r7, #116]	@ 0x74
 8006e58:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006e5c:	4642      	mov	r2, r8
 8006e5e:	464b      	mov	r3, r9
 8006e60:	1891      	adds	r1, r2, r2
 8006e62:	60b9      	str	r1, [r7, #8]
 8006e64:	415b      	adcs	r3, r3
 8006e66:	60fb      	str	r3, [r7, #12]
 8006e68:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006e6c:	4641      	mov	r1, r8
 8006e6e:	1851      	adds	r1, r2, r1
 8006e70:	6039      	str	r1, [r7, #0]
 8006e72:	4649      	mov	r1, r9
 8006e74:	414b      	adcs	r3, r1
 8006e76:	607b      	str	r3, [r7, #4]
 8006e78:	f04f 0200 	mov.w	r2, #0
 8006e7c:	f04f 0300 	mov.w	r3, #0
 8006e80:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006e84:	4659      	mov	r1, fp
 8006e86:	00cb      	lsls	r3, r1, #3
 8006e88:	4651      	mov	r1, sl
 8006e8a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e8e:	4651      	mov	r1, sl
 8006e90:	00ca      	lsls	r2, r1, #3
 8006e92:	4610      	mov	r0, r2
 8006e94:	4619      	mov	r1, r3
 8006e96:	4603      	mov	r3, r0
 8006e98:	4642      	mov	r2, r8
 8006e9a:	189b      	adds	r3, r3, r2
 8006e9c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006e9e:	464b      	mov	r3, r9
 8006ea0:	460a      	mov	r2, r1
 8006ea2:	eb42 0303 	adc.w	r3, r2, r3
 8006ea6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006ea8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006eac:	685b      	ldr	r3, [r3, #4]
 8006eae:	2200      	movs	r2, #0
 8006eb0:	663b      	str	r3, [r7, #96]	@ 0x60
 8006eb2:	667a      	str	r2, [r7, #100]	@ 0x64
 8006eb4:	f04f 0200 	mov.w	r2, #0
 8006eb8:	f04f 0300 	mov.w	r3, #0
 8006ebc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006ec0:	4649      	mov	r1, r9
 8006ec2:	008b      	lsls	r3, r1, #2
 8006ec4:	4641      	mov	r1, r8
 8006ec6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006eca:	4641      	mov	r1, r8
 8006ecc:	008a      	lsls	r2, r1, #2
 8006ece:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006ed2:	f7f9 fb7d 	bl	80005d0 <__aeabi_uldivmod>
 8006ed6:	4602      	mov	r2, r0
 8006ed8:	460b      	mov	r3, r1
 8006eda:	4b0d      	ldr	r3, [pc, #52]	@ (8006f10 <UART_SetConfig+0x4e4>)
 8006edc:	fba3 1302 	umull	r1, r3, r3, r2
 8006ee0:	095b      	lsrs	r3, r3, #5
 8006ee2:	2164      	movs	r1, #100	@ 0x64
 8006ee4:	fb01 f303 	mul.w	r3, r1, r3
 8006ee8:	1ad3      	subs	r3, r2, r3
 8006eea:	011b      	lsls	r3, r3, #4
 8006eec:	3332      	adds	r3, #50	@ 0x32
 8006eee:	4a08      	ldr	r2, [pc, #32]	@ (8006f10 <UART_SetConfig+0x4e4>)
 8006ef0:	fba2 2303 	umull	r2, r3, r2, r3
 8006ef4:	095b      	lsrs	r3, r3, #5
 8006ef6:	f003 020f 	and.w	r2, r3, #15
 8006efa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	4422      	add	r2, r4
 8006f02:	609a      	str	r2, [r3, #8]
}
 8006f04:	bf00      	nop
 8006f06:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006f10:	51eb851f 	.word	0x51eb851f

08006f14 <memset>:
 8006f14:	4402      	add	r2, r0
 8006f16:	4603      	mov	r3, r0
 8006f18:	4293      	cmp	r3, r2
 8006f1a:	d100      	bne.n	8006f1e <memset+0xa>
 8006f1c:	4770      	bx	lr
 8006f1e:	f803 1b01 	strb.w	r1, [r3], #1
 8006f22:	e7f9      	b.n	8006f18 <memset+0x4>

08006f24 <__libc_init_array>:
 8006f24:	b570      	push	{r4, r5, r6, lr}
 8006f26:	4d0d      	ldr	r5, [pc, #52]	@ (8006f5c <__libc_init_array+0x38>)
 8006f28:	4c0d      	ldr	r4, [pc, #52]	@ (8006f60 <__libc_init_array+0x3c>)
 8006f2a:	1b64      	subs	r4, r4, r5
 8006f2c:	10a4      	asrs	r4, r4, #2
 8006f2e:	2600      	movs	r6, #0
 8006f30:	42a6      	cmp	r6, r4
 8006f32:	d109      	bne.n	8006f48 <__libc_init_array+0x24>
 8006f34:	4d0b      	ldr	r5, [pc, #44]	@ (8006f64 <__libc_init_array+0x40>)
 8006f36:	4c0c      	ldr	r4, [pc, #48]	@ (8006f68 <__libc_init_array+0x44>)
 8006f38:	f000 f818 	bl	8006f6c <_init>
 8006f3c:	1b64      	subs	r4, r4, r5
 8006f3e:	10a4      	asrs	r4, r4, #2
 8006f40:	2600      	movs	r6, #0
 8006f42:	42a6      	cmp	r6, r4
 8006f44:	d105      	bne.n	8006f52 <__libc_init_array+0x2e>
 8006f46:	bd70      	pop	{r4, r5, r6, pc}
 8006f48:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f4c:	4798      	blx	r3
 8006f4e:	3601      	adds	r6, #1
 8006f50:	e7ee      	b.n	8006f30 <__libc_init_array+0xc>
 8006f52:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f56:	4798      	blx	r3
 8006f58:	3601      	adds	r6, #1
 8006f5a:	e7f2      	b.n	8006f42 <__libc_init_array+0x1e>
 8006f5c:	08006ff4 	.word	0x08006ff4
 8006f60:	08006ff4 	.word	0x08006ff4
 8006f64:	08006ff4 	.word	0x08006ff4
 8006f68:	08006ff8 	.word	0x08006ff8

08006f6c <_init>:
 8006f6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f6e:	bf00      	nop
 8006f70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f72:	bc08      	pop	{r3}
 8006f74:	469e      	mov	lr, r3
 8006f76:	4770      	bx	lr

08006f78 <_fini>:
 8006f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f7a:	bf00      	nop
 8006f7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f7e:	bc08      	pop	{r3}
 8006f80:	469e      	mov	lr, r3
 8006f82:	4770      	bx	lr
