module lfsr_10(clk, reset, out);
	input  logic clk, reset;
	output logic [9:0] out;
	
	logic [9:0] ps;
	
	always_ff @(posedge clk) begin
		if (reset)
			ps = 9'b0;
		else begin
			ps[0] <= ps[9];
			ps[1] <= ps[0];
			ps[2] <= ps[1];
			ps[3] <= ps[2];
			ps[4] <= ps[3];
			ps[5] <= ps[4];
			ps[6] <= ps[5];
			ps[7] <= ps[6];
			ps[8] <= ps[9];
		end
	end
	
endmodule
