\hypertarget{struct_u_s_b___o_t_g___host_channel_type_def}{}\section{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def Struct Reference}
\label{struct_u_s_b___o_t_g___host_channel_type_def}\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def}}


U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers.  




{\ttfamily \#include $<$stm32f446xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_a6f1e046a654010fb0da5eec942fb9a8d}{H\+C\+C\+H\+AR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_a23b3abb27cf5acff0edc709c90e2e5cb}{H\+C\+S\+P\+LT}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_a6735bbd8fbc28f897f1b44df95f52873}{H\+C\+I\+NT}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_a8edfae19390d323525449d2444e93984}{H\+C\+I\+N\+T\+M\+SK}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_a14cb8c8dbbafdef182c82c0493ca48ab}{H\+C\+T\+S\+IZ}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_a4204a2dcbc14fb11d371fc45b9f3170f}{H\+C\+D\+MA}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_aa85d014d19b79d61bed7fdf134ed1037}{Reserved} \mbox{[}2\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers. 

\subsection{Member Data Documentation}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def}!H\+C\+C\+H\+AR@{H\+C\+C\+H\+AR}}
\index{H\+C\+C\+H\+AR@{H\+C\+C\+H\+AR}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def}}
\subsubsection[{\texorpdfstring{H\+C\+C\+H\+AR}{HCCHAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def\+::\+H\+C\+C\+H\+AR}\hypertarget{struct_u_s_b___o_t_g___host_channel_type_def_a6f1e046a654010fb0da5eec942fb9a8d}{}\label{struct_u_s_b___o_t_g___host_channel_type_def_a6f1e046a654010fb0da5eec942fb9a8d}
Host Channel Characteristics Register 500h \index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def}!H\+C\+D\+MA@{H\+C\+D\+MA}}
\index{H\+C\+D\+MA@{H\+C\+D\+MA}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def}}
\subsubsection[{\texorpdfstring{H\+C\+D\+MA}{HCDMA}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def\+::\+H\+C\+D\+MA}\hypertarget{struct_u_s_b___o_t_g___host_channel_type_def_a4204a2dcbc14fb11d371fc45b9f3170f}{}\label{struct_u_s_b___o_t_g___host_channel_type_def_a4204a2dcbc14fb11d371fc45b9f3170f}
Host Channel D\+MA Address Register 514h \index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def}!H\+C\+I\+NT@{H\+C\+I\+NT}}
\index{H\+C\+I\+NT@{H\+C\+I\+NT}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def}}
\subsubsection[{\texorpdfstring{H\+C\+I\+NT}{HCINT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def\+::\+H\+C\+I\+NT}\hypertarget{struct_u_s_b___o_t_g___host_channel_type_def_a6735bbd8fbc28f897f1b44df95f52873}{}\label{struct_u_s_b___o_t_g___host_channel_type_def_a6735bbd8fbc28f897f1b44df95f52873}
Host Channel Interrupt Register 508h \index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def}!H\+C\+I\+N\+T\+M\+SK@{H\+C\+I\+N\+T\+M\+SK}}
\index{H\+C\+I\+N\+T\+M\+SK@{H\+C\+I\+N\+T\+M\+SK}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def}}
\subsubsection[{\texorpdfstring{H\+C\+I\+N\+T\+M\+SK}{HCINTMSK}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def\+::\+H\+C\+I\+N\+T\+M\+SK}\hypertarget{struct_u_s_b___o_t_g___host_channel_type_def_a8edfae19390d323525449d2444e93984}{}\label{struct_u_s_b___o_t_g___host_channel_type_def_a8edfae19390d323525449d2444e93984}
Host Channel Interrupt Mask Register 50\+Ch \index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def}!H\+C\+S\+P\+LT@{H\+C\+S\+P\+LT}}
\index{H\+C\+S\+P\+LT@{H\+C\+S\+P\+LT}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def}}
\subsubsection[{\texorpdfstring{H\+C\+S\+P\+LT}{HCSPLT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def\+::\+H\+C\+S\+P\+LT}\hypertarget{struct_u_s_b___o_t_g___host_channel_type_def_a23b3abb27cf5acff0edc709c90e2e5cb}{}\label{struct_u_s_b___o_t_g___host_channel_type_def_a23b3abb27cf5acff0edc709c90e2e5cb}
Host Channel Split Control Register 504h \index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def}!H\+C\+T\+S\+IZ@{H\+C\+T\+S\+IZ}}
\index{H\+C\+T\+S\+IZ@{H\+C\+T\+S\+IZ}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def}}
\subsubsection[{\texorpdfstring{H\+C\+T\+S\+IZ}{HCTSIZ}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def\+::\+H\+C\+T\+S\+IZ}\hypertarget{struct_u_s_b___o_t_g___host_channel_type_def_a14cb8c8dbbafdef182c82c0493ca48ab}{}\label{struct_u_s_b___o_t_g___host_channel_type_def_a14cb8c8dbbafdef182c82c0493ca48ab}
Host Channel Transfer Size Register 510h \index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def}!Reserved@{Reserved}}
\index{Reserved@{Reserved}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def}}
\subsubsection[{\texorpdfstring{Reserved}{Reserved}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def\+::\+Reserved\mbox{[}2\mbox{]}}\hypertarget{struct_u_s_b___o_t_g___host_channel_type_def_aa85d014d19b79d61bed7fdf134ed1037}{}\label{struct_u_s_b___o_t_g___host_channel_type_def_aa85d014d19b79d61bed7fdf134ed1037}
Reserved 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}\end{DoxyCompactItemize}
