m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Jonathan Waldrip/Desktop/ECE571_PDP8_Simulator/Veloce/hdl
vController
Z1 DXx6 sv_std 3 std 0 22 WmjPaeP=7F5?QFXzJ>D[Q2
Z2 DXx4 work 15 CPU_Definitions 0 22 eGkbK;R:LT04di`mlY[O[1
Z3 DXx4 work 12 memory_utils 0 22 FW5LM3YdF5ek5I732=lE82
<<<<<<< HEAD
Z4 DXx4 work 18 veloce_top_sv_unit 0 22 _8f^I[=YE1m5VX2`9Q]=S1
=======
Z4 DXx4 work 18 veloce_top_sv_unit 0 22 L@`GU77EB=PD7k;3VQ6oe3
>>>>>>> origin/master
Z5 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
31
!i10b 1
!s100 FT:lHgoZW`E[a`T7hU6CI0
Icf;a6gU@3VY4HcQaN8:>L3
Z6 !s105 veloce_top_sv_unit
S1
R0
w1448662174
Z7 8../../src/Controller.sv
Z8 F../../src/Controller.sv
L0 9
Z9 OP;L;10.4a;61
<<<<<<< HEAD
Z10 !s108 1448692955.000000
=======
Z10 !s108 1448687333.000000
>>>>>>> origin/master
Z11 !s107 ../../src//memory_utils.pkg|../../src//CPU_Definitions.pkg|../../src/micro_instruction_decoder.sv|../../src/memory_controller.sv|../../src/Front_Panel.sv|../../src/EAE.sv|../../src/Divide.sv|../../src/Multiply.sv|../../src/CPU.sv|../../src/Controller.sv|veloce_top.sv|
Z12 !s90 -reportprogress|300|-mfcu|-sv|-dpiheader|tbxbindings.h|veloce_top.sv|../../src/Controller.sv|../../src/CPU.sv|../../src/Multiply.sv|../../src/Divide.sv|../../src/EAE.sv|../../src/Front_Panel.sv|../../src/memory_controller.sv|../../src/micro_instruction_decoder.sv|+incdir+../../src/|
!s101 -O0
!i113 1
Z13 o-mfcu -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact -O0
Z14 !s92 -mfcu -sv +incdir+../../src/ -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact -O0
n@controller
vCPU
R1
R2
R3
R4
R5
r1
!s85 0
31
!i10b 1
!s100 8aV;cO@EfK2UKOg;Q;_6B0
INnb45egU@>9Mi2fdhX1QZ1
R6
S1
R0
w1448501526
Z15 8../../src/CPU.sv
Z16 F../../src/CPU.sv
Z17 L0 10
R9
R10
R11
R12
!s101 -O0
!i113 1
R13
R14
n@c@p@u
XCPU_Definitions
R1
<<<<<<< HEAD
!s110 1448692956
=======
!s110 1448687333
>>>>>>> origin/master
!i10b 1
!s100 `k@6F=>S@VnFeg7gZ=lb52
IeGkbK;R:LT04di`mlY[O[1
VeGkbK;R:LT04di`mlY[O[1
S1
R0
<<<<<<< HEAD
Z18 w1448692731
=======
Z18 w1448683008
>>>>>>> origin/master
8../../src//CPU_Definitions.pkg
Z19 F../../src//CPU_Definitions.pkg
L0 8
R9
r1
!s85 0
31
R10
R11
R12
!s101 -O0
!i113 1
R13
R14
n@c@p@u_@definitions
vDivide
R1
R2
R3
R4
R5
r1
!s85 0
31
!i10b 1
!s100 G=l;I>7CdV8I87oZOR[oB1
I_<d08b3DkWNh_I5^lC>TZ0
R6
S1
R0
w1448135909
Z20 8../../src/Divide.sv
Z21 F../../src/Divide.sv
L0 4
R9
R10
R11
R12
!s101 -O0
!i113 1
R13
R14
n@divide
vEAE
R1
R2
R3
R4
R5
r1
!s85 0
31
!i10b 1
!s100 R=R7ACA;cihD0SCZj2R@L3
IjT:NR6TAoU<gF@h?[j:EB3
R6
S1
R0
w1448136122
Z22 8../../src/EAE.sv
Z23 F../../src/EAE.sv
R17
R9
R10
R11
R12
!s101 -O0
!i113 1
R13
R14
n@e@a@e
vFront_Panel
R1
R2
R3
R4
R5
r1
!s85 0
31
!i10b 1
!s100 Fm9_GRkFF`h3aY@A^aK5G3
Ib8GXdc6XU>C5[Bf1Z_5Fm3
R6
S1
R0
w1448142038
Z24 8../../src/Front_Panel.sv
Z25 F../../src/Front_Panel.sv
R17
R9
R10
R11
R12
!s101 -O0
!i113 1
R13
R14
n@front_@panel
Ymain_bus
R1
R2
R3
R4
R5
r1
!s85 0
31
!i10b 1
!s100 m_a4k2H_494l3^bZ`K`^P3
I4jLf3D<K]?e63fM_ill>=2
R6
S1
R0
R18
R19
L0 195
R9
R10
R11
R12
!s101 -O0
!i113 1
R13
R14
vmemory_controller
R1
R2
R3
R4
R5
r1
!s85 0
31
!i10b 1
!s100 jgdMHZI2=^Qbl?mkXeaBB0
IB_fh_]T;990<An:2CARYK1
R6
S1
R0
w1448660907
Z26 8../../src/memory_controller.sv
Z27 F../../src/memory_controller.sv
L0 9
R9
R10
R11
R12
!s101 -O0
!i113 1
R13
R14
Xmemory_utils
R1
VFW5LM3YdF5ek5I732=lE82
r1
!s85 0
31
!i10b 1
!s100 BPUXmG2bW9RAQdLM0VTci0
IFW5LM3YdF5ek5I732=lE82
S1
R0
<<<<<<< HEAD
Z28 w1448692953
8../../src//memory_utils.pkg
Z29 F../../src//memory_utils.pkg
=======
w1448678776
8../../src//memory_utils.pkg
Z28 F../../src//memory_utils.pkg
>>>>>>> origin/master
L0 15
R9
R10
R11
R12
!s101 -O0
!i113 1
R13
R14
vmicro_instruction_decoder
R1
R2
R3
R4
R5
r1
!s85 0
31
!i10b 1
!s100 ]lCO>WAHVnSR=InTA@Tak0
I0O1VRD8VgJLFEz:4>56PY3
R6
S1
R0
w1448656938
<<<<<<< HEAD
Z30 8../../src/micro_instruction_decoder.sv
Z31 F../../src/micro_instruction_decoder.sv
=======
Z29 8../../src/micro_instruction_decoder.sv
Z30 F../../src/micro_instruction_decoder.sv
>>>>>>> origin/master
L0 50
R9
R10
R11
R12
!s101 -O0
!i113 1
R13
R14
vMultiply
R1
R2
R3
R4
R5
r1
!s85 0
31
!i10b 1
!s100 ELJ28oz8C^:eAQdXkU=jN2
I;^1Ybc7Xm>cTcmkg[m]P`1
R6
S1
R0
w1448662406
<<<<<<< HEAD
Z32 8../../src/Multiply.sv
Z33 F../../src/Multiply.sv
=======
Z31 8../../src/Multiply.sv
Z32 F../../src/Multiply.sv
>>>>>>> origin/master
L0 4
R9
R10
R11
R12
!s101 -O0
!i113 1
R13
R14
n@multiply
vveloce_top
R1
R2
R3
R4
R5
r1
!s85 0
31
!i10b 1
<<<<<<< HEAD
!s100 cGT<P;W3dMF[2]N_cmmec0
IFl;QXhnWU7jOLZ3PWeZk52
R6
S1
R0
w1448688685
Z34 8veloce_top.sv
Z35 Fveloce_top.sv
R17
=======
!s100 b1VL6eRg0QllSHmPgj]Rk1
I[[_^7i^Y;?kdS5P;VCF`C0
R6
S1
R0
Z33 w1448685915
Z34 8veloce_top.sv
Z35 Fveloce_top.sv
L0 9
>>>>>>> origin/master
R9
R10
R11
R12
!s101 -O0
!i113 1
R13
R14
Xveloce_top_sv_unit
R1
R2
R3
<<<<<<< HEAD
V_8f^I[=YE1m5VX2`9Q]=S1
=======
VL@`GU77EB=PD7k;3VQ6oe3
>>>>>>> origin/master
r1
!s85 0
31
!i10b 1
<<<<<<< HEAD
!s100 @Yh>82:`Rz[XJGCmC4zzk0
I_8f^I[=YE1m5VX2`9Q]=S1
!i103 1
S1
R0
R28
R34
R35
R19
R29
R29
=======
!s100 faFIbH7kkL@J^JGXNi33P2
IL@`GU77EB=PD7k;3VQ6oe3
!i103 1
S1
R0
R33
R34
R35
R19
R28
R28
>>>>>>> origin/master
R7
R8
R19
R15
R16
<<<<<<< HEAD
R32
R33
=======
R31
R32
>>>>>>> origin/master
R20
R21
R22
R23
R24
R25
R26
R27
<<<<<<< HEAD
R30
R31
=======
R29
R30
>>>>>>> origin/master
L0 191
R9
R10
R11
R12
!s101 -O0
!i113 1
R13
R14
