# Compile of polyVHDL.vhd failed with 3 errors.
# Compile of GlobalVars.vhd was successful.
# Compile of polyVHDL.vhd failed with 5 errors.
# 2 compiles, 1 failed with 5 errors.
# Compile of GlobalVars.vhd was successful.
# Compile of polyVHDL.vhd failed with 2 errors.
# 2 compiles, 1 failed with 2 errors.
# Compile of GlobalVars.vhd was successful.
# Compile of polyVHDL.vhd failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of GlobalVars.vhd was successful.
# Compile of polyVHDL.vhd failed with 2 errors.
# 2 compiles, 1 failed with 2 errors.
# Compile of GlobalVars.vhd was successful.
# Compile of polyVHDL.vhd failed with 2 errors.
# 2 compiles, 1 failed with 2 errors.
# Compile of GlobalVars.vhd was successful.
# Compile of polyVHDL.vhd failed with 4 errors.
# 2 compiles, 1 failed with 4 errors.
# Compile of GlobalVars.vhd was successful.
# Compile of polyVHDL.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.polyvhdl
# vsim -gui work.polyvhdl 
# Start time: 09:03:37 on Oct 23,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.globalvars
# Loading work.polyvhdl(behavioral)
do test.do
# Cannot open macro file: test.do
do ../test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/fishe/OneDrive/Documents/Villanova JR Year/Capstone/polyetauniformVHDL/DilithiumPQCCapstone/polyVHDL/polyrejModelSim/polyrejModelSim.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:04:43 on Oct 23,2025
# vcom -reportprogress 300 ./globalVars.vhd 
# ** Error: (vcom-7) Failed to open design unit file "./globalVars.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 09:04:43 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../test.do line 8
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom ./globalVars.vhd"
