/**
Copyright (c) 2026 Huawei Technologies Co., Ltd.
All rights reserved.

See LICENSE in the root of the software repository:
https://github.com/huawei-csl/pto-kernels/
for the full License text.
*/
#pragma once

#include <ATen/ATen.h>
#include <torch/library.h>

#include "utils.h"

extern "C" {

void pto_launch_tri_inv_rec_unroll_bf16(
    uint32_t blockDim, void* stream, void* tensor_out, void* tensor_in,
    void* minus_eye_in, uint32_t matrix_size, uint32_t num_matrices,
    uint32_t num_bsnd_heads, uint32_t is_lower, void* cu_seqlens);

void pto_launch_tri_inv_rec_unroll_fp16(
    uint32_t blockDim, void* stream, void* tensor_out, void* tensor_in,
    void* minus_eye_in, uint32_t matrix_size, uint32_t num_matrices,
    uint32_t num_bsnd_heads, uint32_t is_lower, void* cu_seqlens);

}  // extern "C"

namespace pto_isa_ops {

/**
 * @brief Triangular inverse using the "recursive unroll" method.
 *
 * Note: supports fp16 and bf16 input dtypes. Output is fp16 or fp32.
 *
 * Input range: the algorithm forms the powers A^(2^j) of each strictly
 * triangular input block and holds them in the input dtype, so the input has
 * to be scaled such that those powers stay representable. They grow fastest
 * for dense, same-sign matrices. At the default doubling block, entries of 1.0
 * -- the all-ones matrix the tests use -- peak at 3.4e3, 19x inside fp16,
 * while entries of 1.5 already overflow. A matrix whose entries decay away
 * from the diagonal, as a gated linear-attention chunk does, instead stays
 * near its own largest entry. Input outside the range comes back as NaN rather
 * than as a large error. See TRI_INV_DOUBLING_BLOCK in
 * kernel_tri_inv_rec_unroll.cpp, which trades this headroom for speed.
 *
 * @param M Input tensor containing square matrices on the last two dimensions.
 * @param cu_seqlens A 1-dimensional torch tensor that contains the lengths
 * of each input sequence (it is the cummulative sum of the lengths)
 * @param is_bsnd_format A boolean flag indicating if the matrix is in BSND
 * format. If false, then each matrix / tile is stored in consecutive positions
 * in memory, and thus we define num_bsnd_heads=0. If true, then the matrices
 * are stored in "strided mode". In this case we define:
 * num_bsnd_heads=M.size(-2), which is used to do strided load / store ops.
 * @param is_lower If input matrices are lower-triangular (is_lower == true) or
 * upper-triangular (is_lower == false). Default is upper triangular.
 * @return at::Tensor Tensor containing inverses of input matrices having same
 * dtype as input.
 */
at::Tensor run_tri_inv_rec_unroll(const at::Tensor& M,
                                  const at::Tensor& cu_seqlens = at::zeros({1}),
                                  const bool is_bsnd_format = false,
                                  const bool is_lower = false) {
  const at::Device device = M.options().device();
  const auto dtype = M.options().dtype();

  TORCH_CHECK(device.type() == DEVICE_TYPE,
              "tri_inv_ns: tensor must be on NPU, got ", device);
  TORCH_CHECK(dtype == at::kHalf || dtype == at::kBFloat16,
              "tri_inv_rec_unroll: input dtype must be fp16 or bfloat16, got ",
              dtype);

  if ((dtype != at::kHalf) and (dtype != at::kBFloat16)) {
    throw std::runtime_error(
        "Unsupported dtype for tri_inv_rec_unroll kernel. Supports only "
        "fp16 and bf16.");
  }

  const uint32_t matrix_size = static_cast<uint32_t>(M.size(-1));
  const uint32_t num_bsnd_heads =
      is_bsnd_format ? static_cast<uint32_t>(M.size(-2)) : 0;

  const uint32_t num_elems = static_cast<uint32_t>(M.numel());
  uint32_t total_tiles = 0;
  if (is_bsnd_format && (cu_seqlens.numel() > 1)) {
    for (int j = 1; j < cu_seqlens.size(0); ++j) {
      const uint32_t this_seq_len = static_cast<uint32_t>(
          cu_seqlens[j].item<int>() - cu_seqlens[j - 1].item<int>());
      total_tiles +=
          static_cast<uint32_t>((this_seq_len + matrix_size - 1) / matrix_size);
    }
    total_tiles = total_tiles * num_bsnd_heads;
  } else {
    total_tiles =
        static_cast<uint32_t>(num_elems / (matrix_size * matrix_size));
  }
  uint32_t block_dim = GetNumCubeCores();
  if (total_tiles < block_dim) {
    block_dim = total_tiles;
  }

  const at::Tensor M_inv = at::zeros_like(M);

  const at::Tensor I_neg =
      at::zeros({matrix_size, matrix_size},
                at::TensorOptions().dtype(dtype).device(device));
  I_neg.fill_diagonal_(-1);

  void* cu_seqlens_ptr = nullptr;
  if (cu_seqlens.numel() != 1) {
    cu_seqlens_ptr = ConvertType(cu_seqlens);
  }

  if (dtype == at::kBFloat16) {
    EXEC_KERNEL_CMD(tri_inv_rec_unroll_bf16, block_dim, M_inv, M, I_neg,
                    matrix_size, total_tiles, num_bsnd_heads, is_lower,
                    cu_seqlens_ptr);
  } else if (dtype == at::kHalf) {
    EXEC_KERNEL_CMD(tri_inv_rec_unroll_fp16, block_dim, M_inv, M, I_neg,
                    matrix_size, total_tiles, num_bsnd_heads, is_lower,
                    cu_seqlens_ptr);
  }

  return M_inv;
}
}  // namespace pto_isa_ops
