Analysis & Synthesis report for mM_toplevel
Wed Jun 22 18:02:44 2022
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |CPU|UC:UC|current_state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_lhp1:auto_generated
 15. Source assignments for memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_tva1:auto_generated
 16. Parameter Settings for User Entity Instance: reg:IR
 17. Parameter Settings for User Entity Instance: memory:I-Memory
 18. Parameter Settings for User Entity Instance: PC:inst13
 19. Parameter Settings for User Entity Instance: MUX:mux4to1
 20. Parameter Settings for User Entity Instance: reg:Status
 21. Parameter Settings for User Entity Instance: ALU:ALU
 22. Parameter Settings for User Entity Instance: bank:inst4
 23. Parameter Settings for User Entity Instance: bank:inst4|reg:\g:1:reg
 24. Parameter Settings for User Entity Instance: bank:inst4|reg:\g:2:reg
 25. Parameter Settings for User Entity Instance: bank:inst4|reg:\g:3:reg
 26. Parameter Settings for User Entity Instance: bank:inst4|reg:\g:4:reg
 27. Parameter Settings for User Entity Instance: bank:inst4|reg:\g:5:reg
 28. Parameter Settings for User Entity Instance: bank:inst4|reg:\g:6:reg
 29. Parameter Settings for User Entity Instance: bank:inst4|reg:\g:7:reg
 30. Parameter Settings for User Entity Instance: bank:inst4|reg:\g:8:reg
 31. Parameter Settings for User Entity Instance: bank:inst4|reg:\g:9:reg
 32. Parameter Settings for User Entity Instance: bank:inst4|reg:\g:10:reg
 33. Parameter Settings for User Entity Instance: bank:inst4|reg:\g:11:reg
 34. Parameter Settings for User Entity Instance: bank:inst4|reg:\g:12:reg
 35. Parameter Settings for User Entity Instance: bank:inst4|reg:\g:13:reg
 36. Parameter Settings for User Entity Instance: bank:inst4|reg:\g:14:reg
 37. Parameter Settings for User Entity Instance: bank:inst4|reg:\g:15:reg
 38. Parameter Settings for User Entity Instance: bank:inst4|reg:\g:16:reg
 39. Parameter Settings for User Entity Instance: bank:inst4|reg:\g:17:reg
 40. Parameter Settings for User Entity Instance: bank:inst4|reg:\g:18:reg
 41. Parameter Settings for User Entity Instance: bank:inst4|reg:\g:19:reg
 42. Parameter Settings for User Entity Instance: bank:inst4|reg:\g:20:reg
 43. Parameter Settings for User Entity Instance: bank:inst4|reg:\g:21:reg
 44. Parameter Settings for User Entity Instance: bank:inst4|reg:\g:22:reg
 45. Parameter Settings for User Entity Instance: bank:inst4|reg:\g:23:reg
 46. Parameter Settings for User Entity Instance: bank:inst4|reg:\g:24:reg
 47. Parameter Settings for User Entity Instance: bank:inst4|reg:\g:25:reg
 48. Parameter Settings for User Entity Instance: bank:inst4|reg:\g:26:reg
 49. Parameter Settings for User Entity Instance: bank:inst4|reg:\g:27:reg
 50. Parameter Settings for User Entity Instance: bank:inst4|reg:\g:28:reg
 51. Parameter Settings for User Entity Instance: bank:inst4|reg:\g:29:reg
 52. Parameter Settings for User Entity Instance: bank:inst4|reg:\g:30:reg
 53. Parameter Settings for User Entity Instance: bank:inst4|reg:\g:31:reg
 54. Parameter Settings for User Entity Instance: memory:D-Memory
 55. Parameter Settings for Inferred Entity Instance: memory:D-Memory|altsyncram:ram_rtl_0
 56. Parameter Settings for Inferred Entity Instance: memory:I-Memory|altsyncram:ram_rtl_0
 57. altsyncram Parameter Settings by Entity Instance
 58. Port Connectivity Checks: "bank:inst4|zbuffer:zbuffer_r0_2"
 59. Port Connectivity Checks: "bank:inst4|zbuffer:zbuffer_r0_1"
 60. Port Connectivity Checks: "bank:inst4|dec5_to_32:dec5x32_read2"
 61. Port Connectivity Checks: "bank:inst4|dec5_to_32:dec5x32_read1"
 62. Port Connectivity Checks: "bank:inst4|dec5_to_32:dec5x32_write"
 63. Post-Synthesis Netlist Statistics for Top Partition
 64. Elapsed Time Per Partition
 65. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jun 22 18:02:44 2022       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; mM_toplevel                                 ;
; Top-level Entity Name           ; CPU                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1070                                        ;
; Total pins                      ; 274                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 65,536                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; CPU                ; mM_toplevel        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                               ; Library   ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+-----------+
; Processor/UC.vhd                 ; yes             ; User VHDL File                         ; /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/UC.vhd         ; Processor ;
; Processor/reg.vhd                ; yes             ; User VHDL File                         ; /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/reg.vhd        ; Processor ;
; Processor/PC.vhd                 ; yes             ; User VHDL File                         ; /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/PC.vhd         ; Processor ;
; Processor/pack.vhd               ; yes             ; User VHDL File                         ; /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/pack.vhd       ; Processor ;
; Processor/bank.vhd               ; yes             ; User VHDL File                         ; /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/bank.vhd       ; Processor ;
; Processor/memory.vhd             ; yes             ; User VHDL File                         ; /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/memory.vhd     ; Processor ;
; Processor/CPU.bdf                ; yes             ; User Block Diagram/Schematic File      ; /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/CPU.bdf        ; Processor ;
; Processor/ALU.vhd                ; yes             ; User VHDL File                         ; /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/ALU.vhd        ; Processor ;
; Processor/dec5_to_32.vhd         ; yes             ; User VHDL File                         ; /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/dec5_to_32.vhd ;           ;
; Processor/zbuffer.vhd            ; yes             ; User VHDL File                         ; /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd    ;           ;
; mux.tdf                          ; yes             ; Megafunction                           ; /opt/altera/17.1/quartus/libraries/megafunctions/mux.tdf                                   ;           ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; /opt/altera/17.1/quartus/libraries/megafunctions/lpm_mux.inc                               ;           ;
; lpm_mux.tdf                      ; yes             ; Megafunction                           ; /opt/altera/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                               ;           ;
; aglobal171.inc                   ; yes             ; Megafunction                           ; /opt/altera/17.1/quartus/libraries/megafunctions/aglobal171.inc                            ;           ;
; muxlut.inc                       ; yes             ; Megafunction                           ; /opt/altera/17.1/quartus/libraries/megafunctions/muxlut.inc                                ;           ;
; bypassff.inc                     ; yes             ; Megafunction                           ; /opt/altera/17.1/quartus/libraries/megafunctions/bypassff.inc                              ;           ;
; altshift.inc                     ; yes             ; Megafunction                           ; /opt/altera/17.1/quartus/libraries/megafunctions/altshift.inc                              ;           ;
; db/mux_sjc.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/db/mux_sjc.tdf           ;           ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; /opt/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf                            ;           ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; /opt/altera/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                     ;           ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; /opt/altera/17.1/quartus/libraries/megafunctions/lpm_decode.inc                            ;           ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; /opt/altera/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                             ;           ;
; altrom.inc                       ; yes             ; Megafunction                           ; /opt/altera/17.1/quartus/libraries/megafunctions/altrom.inc                                ;           ;
; altram.inc                       ; yes             ; Megafunction                           ; /opt/altera/17.1/quartus/libraries/megafunctions/altram.inc                                ;           ;
; altdpram.inc                     ; yes             ; Megafunction                           ; /opt/altera/17.1/quartus/libraries/megafunctions/altdpram.inc                              ;           ;
; db/altsyncram_lhp1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/db/altsyncram_lhp1.tdf   ;           ;
; dmemory.mif                      ; yes             ; Auto-Found Memory Initialization File  ; /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/dmemory.mif    ;           ;
; db/altsyncram_tva1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/db/altsyncram_tva1.tdf   ;           ;
; fibonacci.mif                    ; yes             ; Auto-Found Memory Initialization File  ; /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/fibonacci.mif  ;           ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+-----------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 1078        ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 1461        ;
;     -- 7 input functions                    ; 0           ;
;     -- 6 input functions                    ; 453         ;
;     -- 5 input functions                    ; 516         ;
;     -- 4 input functions                    ; 213         ;
;     -- <=3 input functions                  ; 279         ;
;                                             ;             ;
; Dedicated logic registers                   ; 1070        ;
;                                             ;             ;
; I/O pins                                    ; 274         ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 65536       ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 1134        ;
; Total fan-out                               ; 12456       ;
; Average fan-out                             ; 3.96        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                            ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                      ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------+-----------------+--------------+
; |CPU                                      ; 1461 (34)           ; 1070 (0)                  ; 65536             ; 0          ; 274  ; 0            ; |CPU                                                                     ; CPU             ; Processor    ;
;    |ALU:ALU|                              ; 111 (111)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ALU:ALU                                                             ; ALU             ; processor    ;
;    |PC:inst13|                            ; 38 (38)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|PC:inst13                                                           ; PC              ; processor    ;
;    |UC:UC|                                ; 9 (9)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|UC:UC                                                               ; UC              ; processor    ;
;    |bank:inst4|                           ; 1268 (0)            ; 992 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4                                                          ; bank            ; processor    ;
;       |dec5_to_32:dec5x32_read1|          ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|dec5_to_32:dec5x32_read1                                 ; dec5_to_32      ; work         ;
;       |dec5_to_32:dec5x32_read2|          ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|dec5_to_32:dec5x32_read2                                 ; dec5_to_32      ; work         ;
;       |dec5_to_32:dec5x32_write|          ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|dec5_to_32:dec5x32_write                                 ; dec5_to_32      ; work         ;
;       |reg:\g:10:reg|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|reg:\g:10:reg                                            ; reg             ; processor    ;
;       |reg:\g:11:reg|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|reg:\g:11:reg                                            ; reg             ; processor    ;
;       |reg:\g:12:reg|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|reg:\g:12:reg                                            ; reg             ; processor    ;
;       |reg:\g:13:reg|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|reg:\g:13:reg                                            ; reg             ; processor    ;
;       |reg:\g:14:reg|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|reg:\g:14:reg                                            ; reg             ; processor    ;
;       |reg:\g:15:reg|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|reg:\g:15:reg                                            ; reg             ; processor    ;
;       |reg:\g:16:reg|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|reg:\g:16:reg                                            ; reg             ; processor    ;
;       |reg:\g:17:reg|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|reg:\g:17:reg                                            ; reg             ; processor    ;
;       |reg:\g:18:reg|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|reg:\g:18:reg                                            ; reg             ; processor    ;
;       |reg:\g:19:reg|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|reg:\g:19:reg                                            ; reg             ; processor    ;
;       |reg:\g:1:reg|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|reg:\g:1:reg                                             ; reg             ; processor    ;
;       |reg:\g:20:reg|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|reg:\g:20:reg                                            ; reg             ; processor    ;
;       |reg:\g:21:reg|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|reg:\g:21:reg                                            ; reg             ; processor    ;
;       |reg:\g:22:reg|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|reg:\g:22:reg                                            ; reg             ; processor    ;
;       |reg:\g:23:reg|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|reg:\g:23:reg                                            ; reg             ; processor    ;
;       |reg:\g:24:reg|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|reg:\g:24:reg                                            ; reg             ; processor    ;
;       |reg:\g:25:reg|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|reg:\g:25:reg                                            ; reg             ; processor    ;
;       |reg:\g:26:reg|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|reg:\g:26:reg                                            ; reg             ; processor    ;
;       |reg:\g:27:reg|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|reg:\g:27:reg                                            ; reg             ; processor    ;
;       |reg:\g:28:reg|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|reg:\g:28:reg                                            ; reg             ; processor    ;
;       |reg:\g:29:reg|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|reg:\g:29:reg                                            ; reg             ; processor    ;
;       |reg:\g:2:reg|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|reg:\g:2:reg                                             ; reg             ; processor    ;
;       |reg:\g:30:reg|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|reg:\g:30:reg                                            ; reg             ; processor    ;
;       |reg:\g:31:reg|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|reg:\g:31:reg                                            ; reg             ; processor    ;
;       |reg:\g:3:reg|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|reg:\g:3:reg                                             ; reg             ; processor    ;
;       |reg:\g:4:reg|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|reg:\g:4:reg                                             ; reg             ; processor    ;
;       |reg:\g:5:reg|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|reg:\g:5:reg                                             ; reg             ; processor    ;
;       |reg:\g:6:reg|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|reg:\g:6:reg                                             ; reg             ; processor    ;
;       |reg:\g:7:reg|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|reg:\g:7:reg                                             ; reg             ; processor    ;
;       |reg:\g:8:reg|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|reg:\g:8:reg                                             ; reg             ; processor    ;
;       |reg:\g:9:reg|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|reg:\g:9:reg                                             ; reg             ; processor    ;
;       |zbuffer:\g:10:zbuffer2|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:10:zbuffer2                                   ; zbuffer         ; work         ;
;       |zbuffer:\g:11:zbuffer2|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:11:zbuffer2                                   ; zbuffer         ; work         ;
;       |zbuffer:\g:12:zbuffer2|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:12:zbuffer2                                   ; zbuffer         ; work         ;
;       |zbuffer:\g:13:zbuffer1|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:13:zbuffer1                                   ; zbuffer         ; work         ;
;       |zbuffer:\g:13:zbuffer2|            ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:13:zbuffer2                                   ; zbuffer         ; work         ;
;       |zbuffer:\g:14:zbuffer2|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:14:zbuffer2                                   ; zbuffer         ; work         ;
;       |zbuffer:\g:15:zbuffer2|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:15:zbuffer2                                   ; zbuffer         ; work         ;
;       |zbuffer:\g:17:zbuffer2|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:17:zbuffer2                                   ; zbuffer         ; work         ;
;       |zbuffer:\g:18:zbuffer1|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:18:zbuffer1                                   ; zbuffer         ; work         ;
;       |zbuffer:\g:18:zbuffer2|            ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:18:zbuffer2                                   ; zbuffer         ; work         ;
;       |zbuffer:\g:19:zbuffer2|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:19:zbuffer2                                   ; zbuffer         ; work         ;
;       |zbuffer:\g:1:zbuffer2|             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:1:zbuffer2                                    ; zbuffer         ; work         ;
;       |zbuffer:\g:20:zbuffer2|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:20:zbuffer2                                   ; zbuffer         ; work         ;
;       |zbuffer:\g:21:zbuffer2|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:21:zbuffer2                                   ; zbuffer         ; work         ;
;       |zbuffer:\g:22:zbuffer2|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:22:zbuffer2                                   ; zbuffer         ; work         ;
;       |zbuffer:\g:23:zbuffer2|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:23:zbuffer2                                   ; zbuffer         ; work         ;
;       |zbuffer:\g:24:zbuffer1|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:24:zbuffer1                                   ; zbuffer         ; work         ;
;       |zbuffer:\g:24:zbuffer2|            ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:24:zbuffer2                                   ; zbuffer         ; work         ;
;       |zbuffer:\g:25:zbuffer2|            ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:25:zbuffer2                                   ; zbuffer         ; work         ;
;       |zbuffer:\g:26:zbuffer2|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:26:zbuffer2                                   ; zbuffer         ; work         ;
;       |zbuffer:\g:27:zbuffer2|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:27:zbuffer2                                   ; zbuffer         ; work         ;
;       |zbuffer:\g:28:zbuffer2|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:28:zbuffer2                                   ; zbuffer         ; work         ;
;       |zbuffer:\g:29:zbuffer2|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:29:zbuffer2                                   ; zbuffer         ; work         ;
;       |zbuffer:\g:2:zbuffer1|             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:2:zbuffer1                                    ; zbuffer         ; work         ;
;       |zbuffer:\g:2:zbuffer2|             ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:2:zbuffer2                                    ; zbuffer         ; work         ;
;       |zbuffer:\g:30:zbuffer1|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:30:zbuffer1                                   ; zbuffer         ; work         ;
;       |zbuffer:\g:30:zbuffer2|            ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:30:zbuffer2                                   ; zbuffer         ; work         ;
;       |zbuffer:\g:31:zbuffer1|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:31:zbuffer1                                   ; zbuffer         ; work         ;
;       |zbuffer:\g:31:zbuffer2|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:31:zbuffer2                                   ; zbuffer         ; work         ;
;       |zbuffer:\g:3:zbuffer1|             ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:3:zbuffer1                                    ; zbuffer         ; work         ;
;       |zbuffer:\g:3:zbuffer2|             ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:3:zbuffer2                                    ; zbuffer         ; work         ;
;       |zbuffer:\g:4:zbuffer2|             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:4:zbuffer2                                    ; zbuffer         ; work         ;
;       |zbuffer:\g:5:zbuffer1|             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:5:zbuffer1                                    ; zbuffer         ; work         ;
;       |zbuffer:\g:5:zbuffer2|             ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:5:zbuffer2                                    ; zbuffer         ; work         ;
;       |zbuffer:\g:6:zbuffer2|             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:6:zbuffer2                                    ; zbuffer         ; work         ;
;       |zbuffer:\g:7:zbuffer2|             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:7:zbuffer2                                    ; zbuffer         ; work         ;
;       |zbuffer:\g:8:zbuffer2|             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:8:zbuffer2                                    ; zbuffer         ; work         ;
;       |zbuffer:\g:9:zbuffer2|             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:\g:9:zbuffer2                                    ; zbuffer         ; work         ;
;       |zbuffer:zbuffer_r0_1|              ; 516 (516)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:zbuffer_r0_1                                     ; zbuffer         ; work         ;
;       |zbuffer:zbuffer_r0_2|              ; 446 (446)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|bank:inst4|zbuffer:zbuffer_r0_2                                     ; zbuffer         ; work         ;
;    |memory:D-Memory|                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |CPU|memory:D-Memory                                                     ; memory          ; processor    ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |CPU|memory:D-Memory|altsyncram:ram_rtl_0                                ; altsyncram      ; work         ;
;          |altsyncram_lhp1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |CPU|memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_lhp1:auto_generated ; altsyncram_lhp1 ; work         ;
;    |memory:I-Memory|                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |CPU|memory:I-Memory                                                     ; memory          ; processor    ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |CPU|memory:I-Memory|altsyncram:ram_rtl_0                                ; altsyncram      ; work         ;
;          |altsyncram_tva1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |CPU|memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_tva1:auto_generated ; altsyncram_tva1 ; work         ;
;    |mux:mux4to1|                          ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|mux:mux4to1                                                         ; mux             ; work         ;
;       |lpm_mux:$00001|                    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|mux:mux4to1|lpm_mux:$00001                                          ; lpm_mux         ; work         ;
;          |mux_sjc:auto_generated|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|mux:mux4to1|lpm_mux:$00001|mux_sjc:auto_generated                   ; mux_sjc         ; work         ;
;    |reg:IR|                               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|reg:IR                                                              ; reg             ; processor    ;
;    |reg:Status|                           ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|reg:Status                                                          ; reg             ; processor    ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                             ;
+--------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------+
; Name                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF           ;
+--------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------+
; memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_lhp1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; dmemory.mif   ;
; memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_tva1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 1024         ; 32           ; --           ; --           ; 32768 ; fibonacci.mif ;
+--------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |CPU|UC:UC|current_state                                             ;
+----------------------+------------------+----------------------+---------------------+
; Name                 ; current_state.EX ; current_state.DECODE ; current_state.FETCH ;
+----------------------+------------------+----------------------+---------------------+
; current_state.FETCH  ; 0                ; 0                    ; 0                   ;
; current_state.DECODE ; 0                ; 1                    ; 1                   ;
; current_state.EX     ; 1                ; 0                    ; 1                   ;
+----------------------+------------------+----------------------+---------------------+


+----------------------------------------------------------------------+
; Registers Removed During Synthesis                                   ;
+---------------------------------------+------------------------------+
; Register name                         ; Reason for Removal           ;
+---------------------------------------+------------------------------+
; UC:UC|PC_Inc                          ; Merged with UC:UC|IR_Ld      ;
; UC:UC|Stat_Wr                         ; Merged with UC:UC|ALU_2_DBus ;
; UC:UC|DM_2_DBus                       ; Merged with UC:UC|DM_Rd      ;
; UC:UC|current_state.DECODE            ; Merged with UC:UC|IR_Ld      ;
; Total Number of Removed Registers = 4 ;                              ;
+---------------------------------------+------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1070  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 26    ;
; Number of registers using Asynchronous Clear ; 1070  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1028  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                      ;
+--------------------------------+---------------------------+------+
; Register Name                  ; Megafunction              ; Type ;
+--------------------------------+---------------------------+------+
; memory:D-Memory|dataout[0..31] ; memory:D-Memory|ram_rtl_0 ; RAM  ;
; memory:I-Memory|dataout[0..31] ; memory:I-Memory|ram_rtl_0 ; RAM  ;
+--------------------------------+---------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |CPU|ALU:ALU|Mux10         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_lhp1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_tva1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+-----------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:IR ;
+----------------+-------+----------------------------+
; Parameter Name ; Value ; Type                       ;
+----------------+-------+----------------------------+
; wordsize       ; 32    ; Signed Integer             ;
+----------------+-------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:I-Memory ;
+----------------+---------------+-----------------------------+
; Parameter Name ; Value         ; Type                        ;
+----------------+---------------+-----------------------------+
; wordsize       ; 32            ; Signed Integer              ;
; bits_of_addr   ; 10            ; Signed Integer              ;
; mif_file       ; fibonacci.mif ; String                      ;
+----------------+---------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC:inst13 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; increment      ; 1     ; Signed Integer                ;
; wordsize       ; 32    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX:mux4to1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; WIDTH          ; 4     ; Untyped                         ;
; WIDTHS         ; 2     ; Untyped                         ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:Status ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; wordsize       ; 32    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; wordsize       ; 32    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst4 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; wordsize       ; 32    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst4|reg:\g:1:reg ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; wordsize       ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst4|reg:\g:2:reg ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; wordsize       ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst4|reg:\g:3:reg ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; wordsize       ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst4|reg:\g:4:reg ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; wordsize       ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst4|reg:\g:5:reg ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; wordsize       ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst4|reg:\g:6:reg ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; wordsize       ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst4|reg:\g:7:reg ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; wordsize       ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst4|reg:\g:8:reg ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; wordsize       ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst4|reg:\g:9:reg ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; wordsize       ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst4|reg:\g:10:reg ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; wordsize       ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst4|reg:\g:11:reg ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; wordsize       ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst4|reg:\g:12:reg ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; wordsize       ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst4|reg:\g:13:reg ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; wordsize       ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst4|reg:\g:14:reg ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; wordsize       ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst4|reg:\g:15:reg ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; wordsize       ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst4|reg:\g:16:reg ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; wordsize       ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst4|reg:\g:17:reg ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; wordsize       ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst4|reg:\g:18:reg ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; wordsize       ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst4|reg:\g:19:reg ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; wordsize       ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst4|reg:\g:20:reg ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; wordsize       ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst4|reg:\g:21:reg ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; wordsize       ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst4|reg:\g:22:reg ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; wordsize       ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst4|reg:\g:23:reg ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; wordsize       ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst4|reg:\g:24:reg ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; wordsize       ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst4|reg:\g:25:reg ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; wordsize       ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst4|reg:\g:26:reg ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; wordsize       ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst4|reg:\g:27:reg ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; wordsize       ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst4|reg:\g:28:reg ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; wordsize       ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst4|reg:\g:29:reg ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; wordsize       ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst4|reg:\g:30:reg ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; wordsize       ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst4|reg:\g:31:reg ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; wordsize       ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:D-Memory ;
+----------------+-------------+-------------------------------+
; Parameter Name ; Value       ; Type                          ;
+----------------+-------------+-------------------------------+
; wordsize       ; 32          ; Signed Integer                ;
; bits_of_addr   ; 10          ; Signed Integer                ;
; mif_file       ; dmemory.mif ; String                        ;
+----------------+-------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:D-Memory|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                   ;
; WIDTH_A                            ; 32                   ; Untyped                   ;
; WIDTHAD_A                          ; 10                   ; Untyped                   ;
; NUMWORDS_A                         ; 1024                 ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 32                   ; Untyped                   ;
; WIDTHAD_B                          ; 10                   ; Untyped                   ;
; NUMWORDS_B                         ; 1024                 ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; dmemory.mif          ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_lhp1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:I-Memory|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                   ;
; WIDTH_A                            ; 32                   ; Untyped                   ;
; WIDTHAD_A                          ; 10                   ; Untyped                   ;
; NUMWORDS_A                         ; 1024                 ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 1                    ; Untyped                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; fibonacci.mif        ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_tva1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                 ;
+-------------------------------------------+--------------------------------------+
; Name                                      ; Value                                ;
+-------------------------------------------+--------------------------------------+
; Number of entity instances                ; 2                                    ;
; Entity Instance                           ; memory:D-Memory|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                            ;
;     -- WIDTH_A                            ; 32                                   ;
;     -- NUMWORDS_A                         ; 1024                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                         ;
;     -- WIDTH_B                            ; 32                                   ;
;     -- NUMWORDS_B                         ; 1024                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ;
; Entity Instance                           ; memory:I-Memory|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                  ;
;     -- WIDTH_A                            ; 32                                   ;
;     -- NUMWORDS_A                         ; 1024                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                         ;
;     -- WIDTH_B                            ; 1                                    ;
;     -- NUMWORDS_B                         ; 1                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ;
+-------------------------------------------+--------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "bank:inst4|zbuffer:zbuffer_r0_2" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; x    ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "bank:inst4|zbuffer:zbuffer_r0_1" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; x    ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "bank:inst4|dec5_to_32:dec5x32_read2" ;
+--------+-------+----------+-------------------------------------+
; Port   ; Type  ; Severity ; Details                             ;
+--------+-------+----------+-------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                        ;
+--------+-------+----------+-------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "bank:inst4|dec5_to_32:dec5x32_read1" ;
+--------+-------+----------+-------------------------------------+
; Port   ; Type  ; Severity ; Details                             ;
+--------+-------+----------+-------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                        ;
+--------+-------+----------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bank:inst4|dec5_to_32:dec5x32_write"                                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; enable      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_out[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1070                        ;
;     CLR               ; 16                          ;
;     CLR SLD           ; 26                          ;
;     ENA CLR           ; 1028                        ;
; arriav_io_obuf        ; 128                         ;
; arriav_lcell_comb     ; 1461                        ;
;     arith             ; 97                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 31                          ;
;         2 data inputs ; 33                          ;
;         3 data inputs ; 32                          ;
;     normal            ; 1364                        ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 159                         ;
;         3 data inputs ; 21                          ;
;         4 data inputs ; 213                         ;
;         5 data inputs ; 516                         ;
;         6 data inputs ; 453                         ;
; boundary_port         ; 274                         ;
; stratixv_ram_block    ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 11.60                       ;
; Average LUT depth     ; 8.88                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Jun 22 18:02:30 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off m1ps -c mM_toplevel
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file mM/bin2hex.vhd
    Info (12022): Found design unit 1: bin2hex-rtl File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/mM/bin2hex.vhd Line: 14
    Info (12023): Found entity 1: bin2hex File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/mM/bin2hex.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mM/vga_timing.vhd
    Info (12022): Found design unit 1: vga_timing-behavior File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/mM/vga_timing.vhd Line: 22
    Info (12023): Found entity 1: vga_timing File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/mM/vga_timing.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file mM/vga_text_mode.vhd
    Info (12022): Found design unit 1: vga_text_mode-a_vga_text_mode File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/mM/vga_text_mode.vhd Line: 30
    Info (12023): Found entity 1: vga_text_mode File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/mM/vga_text_mode.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file mM/rom.vhd
    Info (12022): Found design unit 1: rom-a_rom File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/mM/rom.vhd Line: 18
    Info (12023): Found entity 1: rom File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/mM/rom.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mM/ram.vhd
    Info (12022): Found design unit 1: ram-a_ram File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/mM/ram.vhd Line: 20
    Info (12023): Found entity 1: ram File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/mM/ram.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file mM/pack.vhd
    Info (12022): Found design unit 1: mM_pack (mm) File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/mM/pack.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mM/mM_toplevel.vhd
    Info (12022): Found design unit 1: mM_toplevel-a_mM_toplevel File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/mM/mM_toplevel.vhd Line: 28
    Info (12023): Found entity 1: mM_toplevel File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/mM/mM_toplevel.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file mM/mM.vhd
    Info (12022): Found design unit 1: monitor-a_monitor File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/mM/mM.vhd Line: 33
    Info (12023): Found entity 1: monitor File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/mM/mM.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file mM/m1ps2vga.vhd
    Info (12022): Found design unit 1: m1ps2vga-a_m1ps2vga File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/mM/m1ps2vga.vhd Line: 30
    Info (12023): Found entity 1: m1ps2vga File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/mM/m1ps2vga.vhd Line: 9
Warning (12090): Entity "freqdiv" obtained from "mM/freqdiv.vhd" instead of from Quartus Prime megafunction library File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/mM/freqdiv.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mM/freqdiv.vhd
    Info (12022): Found design unit 1: freqdiv-behavior File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/mM/freqdiv.vhd Line: 14
    Info (12023): Found entity 1: freqdiv File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/mM/freqdiv.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mM/flopar.vhd
    Info (12022): Found design unit 1: flopar-a_flopar File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/mM/flopar.vhd Line: 14
    Info (12023): Found entity 1: flopar File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/mM/flopar.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mM/counter.vhd
    Info (12022): Found design unit 1: counter-a_counter File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/mM/counter.vhd Line: 19
    Info (12023): Found entity 1: counter File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/mM/counter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mM/bin2hexascii.vhd
    Info (12022): Found design unit 1: bin2hexascii-behavior File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/mM/bin2hexascii.vhd Line: 9
    Info (12023): Found entity 1: bin2hexascii File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/mM/bin2hexascii.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Processor/UC.vhd
    Info (12022): Found design unit 1: UC-Behavior File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/UC.vhd Line: 17
    Info (12023): Found entity 1: UC File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/UC.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file Processor/reg.vhd
    Info (12022): Found design unit 1: reg-Behavior File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/reg.vhd Line: 17
    Info (12023): Found entity 1: reg File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/reg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Processor/PC.vhd
    Info (12022): Found design unit 1: PC-Behavior File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/PC.vhd Line: 21
    Info (12023): Found entity 1: PC File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/PC.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file Processor/pack.vhd
    Info (12022): Found design unit 1: Processor_pack (processor) File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/pack.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Processor/bank.vhd
    Info (12022): Found design unit 1: bank-Behavior File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/bank.vhd Line: 29
    Info (12023): Found entity 1: bank File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/bank.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file Processor/memory.vhd
    Info (12022): Found design unit 1: memory-RTL File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/memory.vhd Line: 20
    Info (12023): Found entity 1: memory File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/memory.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file Processor/mux2.vhd
    Info (12022): Found design unit 1: mux2-a_mux2 File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/mux2.vhd Line: 10
    Info (12023): Found entity 1: mux2 File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/mux2.vhd Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file Processor/CPU.bdf
    Info (12023): Found entity 1: CPU
Info (12021): Found 2 design units, including 1 entities, in source file Processor/ALU.vhd
    Info (12022): Found design unit 1: ALU-Behavior File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/ALU.vhd Line: 17
    Info (12023): Found entity 1: ALU File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/ALU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file Processor/dec5_to_32.vhd
    Info (12022): Found design unit 1: dec5_to_32-rtl File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/dec5_to_32.vhd Line: 12
    Info (12023): Found entity 1: dec5_to_32 File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/dec5_to_32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Processor/zbuffer.vhd
    Info (12022): Found design unit 1: zbuffer-rtl File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 12
    Info (12023): Found entity 1: zbuffer File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 4
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Info (12128): Elaborating entity "UC" for hierarchy "UC:UC"
Info (12128): Elaborating entity "reg" for hierarchy "reg:IR"
Info (12128): Elaborating entity "memory" for hierarchy "memory:I-Memory"
Info (12128): Elaborating entity "PC" for hierarchy "PC:inst13"
Info (12128): Elaborating entity "MUX" for hierarchy "MUX:mux4to1"
Info (12130): Elaborated megafunction instantiation "MUX:mux4to1"
Info (12133): Instantiated megafunction "MUX:mux4to1" with the following parameter:
    Info (12134): Parameter "WIDTH" = "4"
    Info (12134): Parameter "WIDTHS" = "2"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "MUX:mux4to1|lpm_mux:$00001" File: /opt/altera/17.1/quartus/libraries/megafunctions/mux.tdf Line: 43
Info (12131): Elaborated megafunction instantiation "MUX:mux4to1|lpm_mux:$00001", which is child of megafunction instantiation "MUX:mux4to1" File: /opt/altera/17.1/quartus/libraries/megafunctions/mux.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_sjc.tdf
    Info (12023): Found entity 1: mux_sjc File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/db/mux_sjc.tdf Line: 22
Info (12128): Elaborating entity "mux_sjc" for hierarchy "MUX:mux4to1|lpm_mux:$00001|mux_sjc:auto_generated" File: /opt/altera/17.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU"
Info (12128): Elaborating entity "bank" for hierarchy "bank:inst4"
Info (12128): Elaborating entity "dec5_to_32" for hierarchy "bank:inst4|dec5_to_32:dec5x32_write" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/bank.vhd Line: 39
Info (12128): Elaborating entity "zbuffer" for hierarchy "bank:inst4|zbuffer:zbuffer_r0_1" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/bank.vhd Line: 63
Info (12128): Elaborating entity "memory" for hierarchy "memory:D-Memory"
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory:D-Memory|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to dmemory.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory:I-Memory|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to fibonacci.mif
Info (12130): Elaborated megafunction instantiation "memory:D-Memory|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "memory:D-Memory|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "dmemory.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lhp1.tdf
    Info (12023): Found entity 1: altsyncram_lhp1 File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/db/altsyncram_lhp1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "memory:I-Memory|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "memory:I-Memory|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "fibonacci.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tva1.tdf
    Info (12023): Found entity 1: altsyncram_tva1 File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/db/altsyncram_tva1.tdf Line: 27
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "tri1[31]" to the node "bank:inst4|reg:\g:1:reg|dataout[31]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tri1[30]" to the node "bank:inst4|reg:\g:1:reg|dataout[30]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tri1[29]" to the node "bank:inst4|reg:\g:1:reg|dataout[29]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tri1[28]" to the node "bank:inst4|reg:\g:1:reg|dataout[28]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tri1[27]" to the node "bank:inst4|reg:\g:1:reg|dataout[27]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tri1[26]" to the node "bank:inst4|reg:\g:1:reg|dataout[26]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tri1[25]" to the node "bank:inst4|reg:\g:1:reg|dataout[25]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tri1[24]" to the node "bank:inst4|reg:\g:1:reg|dataout[24]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tri1[23]" to the node "bank:inst4|reg:\g:1:reg|dataout[23]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tri1[22]" to the node "bank:inst4|reg:\g:1:reg|dataout[22]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tri1[21]" to the node "bank:inst4|reg:\g:1:reg|dataout[21]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tri1[20]" to the node "bank:inst4|reg:\g:1:reg|dataout[20]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tri1[19]" to the node "bank:inst4|reg:\g:1:reg|dataout[19]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tri1[18]" to the node "bank:inst4|reg:\g:1:reg|dataout[18]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tri1[17]" to the node "bank:inst4|reg:\g:1:reg|dataout[17]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tri1[16]" to the node "bank:inst4|reg:\g:1:reg|dataout[16]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tri1[15]" to the node "bank:inst4|reg:\g:1:reg|dataout[15]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tri1[14]" to the node "bank:inst4|reg:\g:1:reg|dataout[14]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tri1[13]" to the node "bank:inst4|reg:\g:1:reg|dataout[13]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tri1[12]" to the node "bank:inst4|reg:\g:1:reg|dataout[12]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tri1[11]" to the node "bank:inst4|reg:\g:1:reg|dataout[11]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tri1[10]" to the node "bank:inst4|reg:\g:1:reg|dataout[10]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tri1[9]" to the node "bank:inst4|reg:\g:1:reg|dataout[9]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tri1[8]" to the node "bank:inst4|reg:\g:1:reg|dataout[8]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tri1[7]" to the node "bank:inst4|reg:\g:1:reg|dataout[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tri1[6]" to the node "bank:inst4|reg:\g:1:reg|dataout[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tri1[5]" to the node "bank:inst4|reg:\g:1:reg|dataout[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tri1[4]" to the node "bank:inst4|reg:\g:1:reg|dataout[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tri1[3]" to the node "bank:inst4|reg:\g:1:reg|dataout[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tri1[2]" to the node "bank:inst4|reg:\g:1:reg|dataout[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tri1[1]" to the node "bank:inst4|reg:\g:1:reg|dataout[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tri1[0]" to the node "bank:inst4|reg:\g:1:reg|dataout[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_1|f[31]" to the node "ALU:ALU|R" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_1|f[30]" to the node "ALU:ALU|R" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_1|f[29]" to the node "ALU:ALU|R" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_1|f[28]" to the node "ALU:ALU|R" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_1|f[27]" to the node "ALU:ALU|R" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_1|f[26]" to the node "ALU:ALU|R" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_1|f[25]" to the node "ALU:ALU|R" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_1|f[24]" to the node "ALU:ALU|R" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_1|f[23]" to the node "ALU:ALU|R" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_1|f[22]" to the node "ALU:ALU|R" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_1|f[21]" to the node "ALU:ALU|R" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_1|f[20]" to the node "ALU:ALU|R" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_1|f[19]" to the node "ALU:ALU|R" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_1|f[18]" to the node "ALU:ALU|R" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_1|f[17]" to the node "ALU:ALU|R" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_1|f[16]" to the node "ALU:ALU|R" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_1|f[15]" to the node "ALU:ALU|R" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_1|f[14]" to the node "ALU:ALU|R" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_1|f[13]" to the node "ALU:ALU|R" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_1|f[12]" to the node "ALU:ALU|R" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_1|f[11]" to the node "ALU:ALU|R" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_1|f[10]" to the node "ALU:ALU|R" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_1|f[9]" to the node "ALU:ALU|R" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_1|f[8]" to the node "ALU:ALU|R" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_1|f[7]" to the node "ALU:ALU|R" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_1|f[6]" to the node "ALU:ALU|R" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_1|f[5]" to the node "ALU:ALU|R" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_1|f[4]" to the node "ALU:ALU|R" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_1|f[3]" to the node "ALU:ALU|R" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_1|f[2]" to the node "ALU:ALU|R" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_1|f[1]" to the node "ALU:ALU|R" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_1|f[0]" to the node "ALU:ALU|R" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_2|f[31]" to the node "ALU:ALU|Add0" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_2|f[30]" to the node "ALU:ALU|Add0" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_2|f[29]" to the node "ALU:ALU|Add0" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_2|f[28]" to the node "ALU:ALU|Add0" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_2|f[27]" to the node "ALU:ALU|Add0" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_2|f[26]" to the node "ALU:ALU|Add0" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_2|f[25]" to the node "ALU:ALU|Add0" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_2|f[24]" to the node "ALU:ALU|Add0" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_2|f[23]" to the node "ALU:ALU|Add0" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_2|f[22]" to the node "ALU:ALU|Add0" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_2|f[21]" to the node "ALU:ALU|Add0" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_2|f[20]" to the node "ALU:ALU|Add0" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_2|f[19]" to the node "ALU:ALU|Add0" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_2|f[18]" to the node "ALU:ALU|Add0" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_2|f[17]" to the node "ALU:ALU|Add0" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_2|f[16]" to the node "ALU:ALU|Add0" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_2|f[15]" to the node "ALU:ALU|Add0" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_2|f[14]" to the node "ALU:ALU|Add0" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_2|f[13]" to the node "ALU:ALU|Add0" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_2|f[12]" to the node "ALU:ALU|Add0" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_2|f[11]" to the node "ALU:ALU|Add0" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_2|f[10]" to the node "ALU:ALU|Add0" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_2|f[9]" to the node "ALU:ALU|Add0" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_2|f[8]" to the node "ALU:ALU|Add0" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_2|f[7]" to the node "ALU:ALU|Add0" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_2|f[6]" to the node "ALU:ALU|Add0" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_2|f[5]" to the node "ALU:ALU|Add0" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_2|f[4]" to the node "ALU:ALU|Add0" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_2|f[3]" to the node "ALU:ALU|Add0" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_2|f[2]" to the node "ALU:ALU|Add0" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_2|f[1]" to the node "ALU:ALU|Add0" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "bank:inst4|zbuffer:zbuffer_r0_2|f[0]" to the node "ALU:ALU|Add0" into an OR gate File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_1|f[31]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_1|f[30]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_1|f[29]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_1|f[28]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_1|f[27]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_1|f[26]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_1|f[25]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_1|f[24]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_1|f[23]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_1|f[22]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_1|f[21]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_1|f[20]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_1|f[19]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_1|f[18]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_1|f[17]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_1|f[16]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_1|f[15]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_1|f[14]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_1|f[13]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_1|f[12]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_1|f[11]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_1|f[10]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_1|f[9]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_1|f[8]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_1|f[7]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_1|f[6]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_1|f[5]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_1|f[4]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_1|f[3]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_1|f[2]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_1|f[1]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_1|f[0]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_2|f[31]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_2|f[30]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_2|f[29]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_2|f[28]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_2|f[27]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_2|f[26]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_2|f[25]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_2|f[24]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_2|f[23]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_2|f[22]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_2|f[21]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_2|f[20]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_2|f[19]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_2|f[18]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_2|f[17]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_2|f[16]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_2|f[15]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_2|f[14]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_2|f[13]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_2|f[12]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_2|f[11]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_2|f[10]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_2|f[9]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_2|f[8]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_2|f[7]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_2|f[6]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_2|f[5]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_2|f[4]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_2|f[3]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_2|f[2]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_2|f[1]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
    Warning (13010): Node "bank:inst4|zbuffer:zbuffer_r0_2|f[0]~synth" File: /home/ec2020-fra/ra186985/MC613_Lab12/lab12_m1ps_v2020.1_restored/Processor/zbuffer.vhd Line: 8
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored 571 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GPIO[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GPIO[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2825 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 34 input pins
    Info (21059): Implemented 240 output pins
    Info (21061): Implemented 2487 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 736 warnings
    Info: Peak virtual memory: 1297 megabytes
    Info: Processing ended: Wed Jun 22 18:02:44 2022
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:25


