// Seed: 4104847001
module module_0 (
    input wand id_0,
    output supply1 id_1,
    input tri1 id_2,
    input tri id_3,
    input tri0 id_4,
    input uwire id_5
);
  wire id_7;
  wire [-1 : -1] id_8;
  always @(posedge 1 or posedge id_2) assert (1);
  assign module_1.id_13 = 0;
  assign id_8 = id_8;
  wire  [  -1  +  -1 'd0 :  -1  ]  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input wire id_2,
    input wire id_3,
    input wor id_4,
    input wand id_5,
    output supply0 id_6,
    output supply0 id_7,
    output supply1 id_8,
    output tri0 id_9,
    output tri0 id_10,
    output tri1 id_11,
    output tri0 id_12,
    output tri id_13,
    input tri id_14,
    input uwire id_15,
    output uwire id_16,
    output logic id_17,
    output wand id_18,
    input tri id_19,
    input tri1 id_20,
    output supply1 id_21,
    output tri1 id_22,
    input wire id_23,
    input wire id_24,
    input supply1 id_25
);
  id_27 :
  assert property (@(posedge (1 == 1 & {-1, -1'h0})) -1)
  else id_17 = (id_15) << id_3;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_25,
      id_14,
      id_14,
      id_19
  );
endmodule
