#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1b05fd0 .scope module, "alucontrol" "alucontrol" 2 1;
 .timescale 0 0;
v0x1af0e50_0 .var "ALUcontrol", 2 0;
v0x1b2dff0_0 .net "ALUop", 1 0, C4<zz>; 0 drivers
v0x1b2e090_0 .net "instruction", 5 0, C4<zzzzzz>; 0 drivers
E_0x1b06130 .event edge, v0x1b2dff0_0, v0x1b2e090_0;
S_0x1b13080 .scope module, "cpu" "cpu" 3 64;
 .timescale -9 -12;
L_0x1b3a280 .functor AND 1, v0x1b34b80_0, L_0x1b3a1e0, C4<1>, C4<1>;
v0x1b35770_0 .net "ALU_in", 31 0, L_0x1b39830; 1 drivers
v0x1b35840_0 .net "ALUop", 2 0, v0x1b34a00_0; 1 drivers
v0x1b35910_0 .net "ALUresult", 31 0, L_0x1b39970; 1 drivers
v0x1b35990_0 .net "ALUsrc", 0 0, v0x1b34ad0_0; 1 drivers
v0x1b35a60_0 .net "ALUzero", 0 0, L_0x1b398d0; 1 drivers
v0x1b35ae0_0 .net "Branch", 0 0, v0x1b34b80_0; 1 drivers
v0x1b35b60_0 .net "Jump", 1 0, v0x1b34c00_0; 1 drivers
v0x1b35c30_0 .net "MemRead", 0 0, v0x1b34ce0_0; 1 drivers
v0x1b35d50_0 .net "MemWrite", 0 0, v0x1b34d90_0; 1 drivers
v0x1b35e20_0 .net "MemtoReg", 1 0, v0x1b34e50_0; 1 drivers
v0x1b35f00_0 .net "RegDst", 1 0, v0x1b34f00_0; 1 drivers
v0x1b35fd0_0 .net "RegWrite", 0 0, v0x1b34fb0_0; 1 drivers
RS_0x7f9e39eb02b8/0/0 .resolv tri, L_0x1b375d0, L_0x1b377a0, L_0x1b37930, L_0x1b37ac0;
RS_0x7f9e39eb02b8/0/4 .resolv tri, L_0x1b37ce0, L_0x1b37f90, L_0x1b380d0, L_0x1b382e0;
RS_0x7f9e39eb02b8/0/8 .resolv tri, L_0x1b38580, L_0x1b387b0, L_0x1b38710, L_0x1b388f0;
RS_0x7f9e39eb02b8/0/12 .resolv tri, L_0x1b38a90, L_0x1b38c40, L_0x1b38f20, L_0x1b390f0;
RS_0x7f9e39eb02b8/0/16 .resolv tri, L_0x1b392d0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
RS_0x7f9e39eb02b8/1/0 .resolv tri, RS_0x7f9e39eb02b8/0/0, RS_0x7f9e39eb02b8/0/4, RS_0x7f9e39eb02b8/0/8, RS_0x7f9e39eb02b8/0/12;
RS_0x7f9e39eb02b8/1/4 .resolv tri, RS_0x7f9e39eb02b8/0/16, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
RS_0x7f9e39eb02b8 .resolv tri, RS_0x7f9e39eb02b8/1/0, RS_0x7f9e39eb02b8/1/4, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x1b36110_0 .net8 "SEinst", 31 0, RS_0x7f9e39eb02b8; 17 drivers
v0x1b36190_0 .net *"_s15", 0 0, L_0x1b3a1e0; 1 drivers
v0x1b36290_0 .net *"_s19", 3 0, L_0x1b3a380; 1 drivers
v0x1b36310_0 .net *"_s21", 25 0, L_0x1b3a530; 1 drivers
v0x1b36210_0 .net *"_s22", 1 0, C4<00>; 1 drivers
v0x1b36420_0 .net "addALUres", 31 0, L_0x1b39fc0; 1 drivers
v0x1b36540_0 .net "branch_out", 31 0, L_0x1b3a0b0; 1 drivers
v0x1b36610_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x1b364a0_0 .net "datamem_readData", 31 0, v0x1b304d0_0; 1 drivers
v0x1b36790_0 .net "inst", 31 0, L_0x1b35ea0; 1 drivers
v0x1b36690_0 .net "pc4_out", 31 0, L_0x1b39cf0; 1 drivers
v0x1b36960_0 .net "pc_in", 31 0, v0x1b2e630_0; 1 drivers
v0x1b36810_0 .net "pc_out", 31 0, v0x1b356a0_0; 1 drivers
v0x1b36ab0_0 .net "reg_readData1", 31 0, L_0x1b37210; 1 drivers
v0x1b369e0_0 .net "reg_readData2", 31 0, L_0x1b373a0; 1 drivers
v0x1b36c10_0 .net "writeData", 31 0, v0x1b2f5b0_0; 1 drivers
v0x1b36b30_0 .net "writeRegister", 4 0, v0x1b34760_0; 1 drivers
L_0x1b36f00 .part L_0x1b35ea0, 26, 6;
L_0x1b36fa0 .part L_0x1b35ea0, 16, 5;
L_0x1b370d0 .part L_0x1b35ea0, 11, 5;
L_0x1b37490 .part L_0x1b35ea0, 21, 5;
L_0x1b37530 .part L_0x1b35ea0, 16, 5;
L_0x1b39680 .part L_0x1b35ea0, 0, 16;
L_0x1b3a1e0 .reduce/nor L_0x1b398d0;
L_0x1b3a380 .part L_0x1b39cf0, 28, 4;
L_0x1b3a530 .part L_0x1b35ea0, 0, 26;
L_0x1b3a5d0 .concat [ 2 26 4 0], C4<00>, L_0x1b3a530, L_0x1b3a380;
S_0x1b354b0 .scope module, "cpuPC" "pc" 3 100, 4 1, S_0x1b13080;
 .timescale 0 0;
v0x1b355a0_0 .alias "clk", 0 0, v0x1b36610_0;
v0x1b35620_0 .alias "pc_in", 31 0, v0x1b36960_0;
v0x1b356a0_0 .var "pc_out", 31 0;
S_0x1b35160 .scope module, "cpuIM" "instMem" 3 104, 5 1, S_0x1b13080;
 .timescale 0 0;
L_0x1b35ea0 .functor BUFZ 32, L_0x1b36d80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1b35250_0 .net *"_s0", 31 0, L_0x1b36d80; 1 drivers
v0x1b352d0_0 .alias "instruction", 31 0, v0x1b36790_0;
v0x1b35350 .array "instructionMem", 0 31, 31 0;
v0x1b353d0_0 .alias "read_address", 31 0, v0x1b36810_0;
L_0x1b36d80 .array/port v0x1b35350, v0x1b356a0_0;
S_0x1b348c0 .scope module, "cpuControl" "control" 3 107, 6 1, S_0x1b13080;
 .timescale 0 0;
v0x1b34a00_0 .var "ALUOp", 2 0;
v0x1b34ad0_0 .var "ALUSrc", 0 0;
v0x1b34b80_0 .var "Branch", 0 0;
v0x1b34c00_0 .var "Jump", 1 0;
v0x1b34ce0_0 .var "MemRead", 0 0;
v0x1b34d90_0 .var "MemWrite", 0 0;
v0x1b34e50_0 .var "MemtoReg", 1 0;
v0x1b34f00_0 .var "RegDst", 1 0;
v0x1b34fb0_0 .var "RegWrite", 0 0;
v0x1b35060_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x1b350e0_0 .net "instruction", 5 0, L_0x1b36f00; 1 drivers
E_0x1b349b0 .event edge, v0x1b350e0_0;
S_0x1b34300 .scope module, "mux5_inst_reg" "mux3" 3 118, 3 23, S_0x1b13080;
 .timescale -9 -12;
P_0x1b33d78 .param/l "W" 3 23, +C4<0101>;
v0x1b34560_0 .net "in0", 4 0, L_0x1b36fa0; 1 drivers
v0x1b34620_0 .net "in1", 4 0, L_0x1b370d0; 1 drivers
v0x1b346c0_0 .net "in2", 4 0, C4<11111>; 1 drivers
v0x1b34760_0 .var "out", 4 0;
v0x1b34840_0 .alias "sel", 1 0, v0x1b35f00_0;
E_0x1b33bf0 .event edge, v0x1b346c0_0, v0x1b34620_0, v0x1b34560_0, v0x1b34840_0;
S_0x1b34470 .scope begin, "MUX" "MUX" 3 32, 3 32, S_0x1b34300;
 .timescale -9 -12;
S_0x1b33780 .scope module, "cpuRegister" "register" 3 124, 7 1, S_0x1b13080;
 .timescale 0 0;
P_0x1b33878 .param/l "n" 7 3, +C4<0100000>;
P_0x1b338a0 .param/l "naddr" 7 3, +C4<0101>;
L_0x1b37210 .functor BUFZ 32, L_0x1b37170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1b373a0 .functor BUFZ 32, L_0x1b37300, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1b339b0_0 .net *"_s0", 31 0, L_0x1b37170; 1 drivers
v0x1b33a50_0 .net *"_s4", 31 0, L_0x1b37300; 1 drivers
v0x1b33af0_0 .alias "clk", 0 0, v0x1b36610_0;
v0x1b33b70_0 .alias "ra", 31 0, v0x1b36ab0_0;
v0x1b33c70_0 .net "ra_addr", 4 0, L_0x1b37490; 1 drivers
v0x1b33cf0_0 .net "ra_reg", 0 0, C4<z>; 0 drivers
v0x1b33db0_0 .alias "rb", 31 0, v0x1b369e0_0;
v0x1b33e80_0 .net "rb_addr", 4 0, L_0x1b37530; 1 drivers
v0x1b33f70_0 .net "rb_reg", 0 0, C4<z>; 0 drivers
v0x1b34010 .array "registers", 0 4, 31 0;
v0x1b340f0_0 .alias "wd", 31 0, v0x1b36c10_0;
v0x1b34170_0 .alias "wd_addr", 4 0, v0x1b36b30_0;
v0x1b34260_0 .alias "wrEn", 0 0, v0x1b35fd0_0;
L_0x1b37170 .array/port v0x1b34010, C4<z>;
L_0x1b37300 .array/port v0x1b34010, C4<z>;
S_0x1b30fc0 .scope module, "cpuSE" "signExtend" 3 133, 8 1, S_0x1b13080;
 .timescale 0 0;
L_0x1b37f30 .functor BUFZ 16, L_0x1b39680, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1b33550_0 .net *"_s51", 15 0, L_0x1b37f30; 1 drivers
v0x1b33610_0 .net "seIn", 15 0, L_0x1b39680; 1 drivers
v0x1b336b0_0 .alias "seOut", 31 0, v0x1b36110_0;
L_0x1b375d0 .part/pv L_0x1b37700, 16, 1, 32;
L_0x1b37700 .part L_0x1b39680, 15, 1;
L_0x1b377a0 .part/pv L_0x1b37840, 17, 1, 32;
L_0x1b37840 .part L_0x1b39680, 15, 1;
L_0x1b37930 .part/pv L_0x1b379d0, 18, 1, 32;
L_0x1b379d0 .part L_0x1b39680, 15, 1;
L_0x1b37ac0 .part/pv L_0x1b37b60, 19, 1, 32;
L_0x1b37b60 .part L_0x1b39680, 15, 1;
L_0x1b37ce0 .part/pv L_0x1b37e90, 20, 1, 32;
L_0x1b37e90 .part L_0x1b39680, 15, 1;
L_0x1b37f90 .part/pv L_0x1b38030, 21, 1, 32;
L_0x1b38030 .part L_0x1b39680, 15, 1;
L_0x1b380d0 .part/pv L_0x1b38170, 22, 1, 32;
L_0x1b38170 .part L_0x1b39680, 15, 1;
L_0x1b382e0 .part/pv L_0x1b38380, 23, 1, 32;
L_0x1b38380 .part L_0x1b39680, 15, 1;
L_0x1b38580 .part/pv L_0x1b38620, 24, 1, 32;
L_0x1b38620 .part L_0x1b39680, 15, 1;
L_0x1b387b0 .part/pv L_0x1b38850, 25, 1, 32;
L_0x1b38850 .part L_0x1b39680, 15, 1;
L_0x1b38710 .part/pv L_0x1b389a0, 26, 1, 32;
L_0x1b389a0 .part L_0x1b39680, 15, 1;
L_0x1b388f0 .part/pv L_0x1b38b50, 27, 1, 32;
L_0x1b38b50 .part L_0x1b39680, 15, 1;
L_0x1b38a90 .part/pv L_0x1b37d80, 28, 1, 32;
L_0x1b37d80 .part L_0x1b39680, 15, 1;
L_0x1b38c40 .part/pv L_0x1b39000, 29, 1, 32;
L_0x1b39000 .part L_0x1b39680, 15, 1;
L_0x1b38f20 .part/pv L_0x1b391e0, 30, 1, 32;
L_0x1b391e0 .part L_0x1b39680, 15, 1;
L_0x1b390f0 .part/pv L_0x1b393d0, 31, 1, 32;
L_0x1b393d0 .part L_0x1b39680, 15, 1;
L_0x1b392d0 .part/pv L_0x1b37f30, 0, 16, 32;
S_0x1b33300 .scope generate, "gen1[16]" "gen1[16]" 8 10, 8 10, S_0x1b30fc0;
 .timescale 0 0;
P_0x1b333f8 .param/l "i" 8 10, +C4<010000>;
v0x1b334b0_0 .net *"_s0", 0 0, L_0x1b37700; 1 drivers
S_0x1b330b0 .scope generate, "gen1[17]" "gen1[17]" 8 10, 8 10, S_0x1b30fc0;
 .timescale 0 0;
P_0x1b331a8 .param/l "i" 8 10, +C4<010001>;
v0x1b33260_0 .net *"_s0", 0 0, L_0x1b37840; 1 drivers
S_0x1b32e60 .scope generate, "gen1[18]" "gen1[18]" 8 10, 8 10, S_0x1b30fc0;
 .timescale 0 0;
P_0x1b32f58 .param/l "i" 8 10, +C4<010010>;
v0x1b33010_0 .net *"_s0", 0 0, L_0x1b379d0; 1 drivers
S_0x1b32c10 .scope generate, "gen1[19]" "gen1[19]" 8 10, 8 10, S_0x1b30fc0;
 .timescale 0 0;
P_0x1b32d08 .param/l "i" 8 10, +C4<010011>;
v0x1b32dc0_0 .net *"_s0", 0 0, L_0x1b37b60; 1 drivers
S_0x1b329c0 .scope generate, "gen1[20]" "gen1[20]" 8 10, 8 10, S_0x1b30fc0;
 .timescale 0 0;
P_0x1b32ab8 .param/l "i" 8 10, +C4<010100>;
v0x1b32b70_0 .net *"_s0", 0 0, L_0x1b37e90; 1 drivers
S_0x1b32770 .scope generate, "gen1[21]" "gen1[21]" 8 10, 8 10, S_0x1b30fc0;
 .timescale 0 0;
P_0x1b32868 .param/l "i" 8 10, +C4<010101>;
v0x1b32920_0 .net *"_s0", 0 0, L_0x1b38030; 1 drivers
S_0x1b32520 .scope generate, "gen1[22]" "gen1[22]" 8 10, 8 10, S_0x1b30fc0;
 .timescale 0 0;
P_0x1b32618 .param/l "i" 8 10, +C4<010110>;
v0x1b326d0_0 .net *"_s0", 0 0, L_0x1b38170; 1 drivers
S_0x1b322d0 .scope generate, "gen1[23]" "gen1[23]" 8 10, 8 10, S_0x1b30fc0;
 .timescale 0 0;
P_0x1b323c8 .param/l "i" 8 10, +C4<010111>;
v0x1b32480_0 .net *"_s0", 0 0, L_0x1b38380; 1 drivers
S_0x1b32080 .scope generate, "gen1[24]" "gen1[24]" 8 10, 8 10, S_0x1b30fc0;
 .timescale 0 0;
P_0x1b32178 .param/l "i" 8 10, +C4<011000>;
v0x1b32230_0 .net *"_s0", 0 0, L_0x1b38620; 1 drivers
S_0x1b31e30 .scope generate, "gen1[25]" "gen1[25]" 8 10, 8 10, S_0x1b30fc0;
 .timescale 0 0;
P_0x1b31f28 .param/l "i" 8 10, +C4<011001>;
v0x1b31fe0_0 .net *"_s0", 0 0, L_0x1b38850; 1 drivers
S_0x1b31be0 .scope generate, "gen1[26]" "gen1[26]" 8 10, 8 10, S_0x1b30fc0;
 .timescale 0 0;
P_0x1b31cd8 .param/l "i" 8 10, +C4<011010>;
v0x1b31d90_0 .net *"_s0", 0 0, L_0x1b389a0; 1 drivers
S_0x1b31990 .scope generate, "gen1[27]" "gen1[27]" 8 10, 8 10, S_0x1b30fc0;
 .timescale 0 0;
P_0x1b31a88 .param/l "i" 8 10, +C4<011011>;
v0x1b31b40_0 .net *"_s0", 0 0, L_0x1b38b50; 1 drivers
S_0x1b31740 .scope generate, "gen1[28]" "gen1[28]" 8 10, 8 10, S_0x1b30fc0;
 .timescale 0 0;
P_0x1b31838 .param/l "i" 8 10, +C4<011100>;
v0x1b318f0_0 .net *"_s0", 0 0, L_0x1b37d80; 1 drivers
S_0x1b314f0 .scope generate, "gen1[29]" "gen1[29]" 8 10, 8 10, S_0x1b30fc0;
 .timescale 0 0;
P_0x1b315e8 .param/l "i" 8 10, +C4<011101>;
v0x1b316a0_0 .net *"_s0", 0 0, L_0x1b39000; 1 drivers
S_0x1b312a0 .scope generate, "gen1[30]" "gen1[30]" 8 10, 8 10, S_0x1b30fc0;
 .timescale 0 0;
P_0x1b31398 .param/l "i" 8 10, +C4<011110>;
v0x1b31450_0 .net *"_s0", 0 0, L_0x1b391e0; 1 drivers
S_0x1b310b0 .scope generate, "gen1[31]" "gen1[31]" 8 10, 8 10, S_0x1b30fc0;
 .timescale 0 0;
P_0x1b311a8 .param/l "i" 8 10, +C4<011111>;
v0x1b31220_0 .net *"_s0", 0 0, L_0x1b393d0; 1 drivers
S_0x1b30b80 .scope module, "mux_reg_alu" "mux2" 3 136, 3 13, S_0x1b13080;
 .timescale -9 -12;
P_0x1b30c78 .param/l "W" 3 13, +C4<0100000>;
v0x1b30d10_0 .alias "in0", 31 0, v0x1b369e0_0;
v0x1b30db0_0 .alias "in1", 31 0, v0x1b36110_0;
v0x1b30e60_0 .alias "out", 31 0, v0x1b35770_0;
v0x1b30f10_0 .alias "sel", 0 0, v0x1b35990_0;
L_0x1b39830 .functor MUXZ 32, L_0x1b373a0, RS_0x7f9e39eb02b8, v0x1b34ad0_0, C4<>;
S_0x1b30640 .scope module, "cpuALU" "alu" 3 141, 9 1, S_0x1b13080;
 .timescale 0 0;
L_0x1b39970 .functor BUFZ 32, v0x1b30940_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1b307a0_0 .alias "a", 31 0, v0x1b36ab0_0;
v0x1b30870_0 .alias "aluRes", 31 0, v0x1b35910_0;
v0x1b30940_0 .var "aluRes_reg", 31 0;
v0x1b309c0_0 .alias "alucontrol", 2 0, v0x1b35840_0;
v0x1b30a40_0 .alias "b", 31 0, v0x1b35770_0;
v0x1b30ae0_0 .alias "zero", 0 0, v0x1b35a60_0;
E_0x1b30730 .event edge, v0x1b309c0_0, v0x1b2e590_0, v0x1b30a40_0;
L_0x1b398d0 .reduce/nor v0x1b30940_0;
S_0x1b2fbd0 .scope module, "cpu_dm" "datamemory" 3 147, 10 8, S_0x1b13080;
 .timescale 0 0;
P_0x1b2fcc8 .param/l "addresswidth" 10 10, +C4<0100000>;
P_0x1b2fcf0 .param/l "depth" 10 12, +C4<01010>;
P_0x1b2fd18 .param/l "width" 10 13, +C4<0100000>;
v0x1b2ff50_0 .alias "MemRead", 0 0, v0x1b35c30_0;
v0x1b30010_0 .alias "MemWrite", 0 0, v0x1b35d50_0;
v0x1b300b0_0 .alias "address", 31 0, v0x1b35910_0;
v0x1b30160_0 .alias "clk", 0 0, v0x1b36610_0;
v0x1b30210 .array "memory", 0 9, 31 0;
v0x1b30410_0 .alias "readData", 31 0, v0x1b364a0_0;
v0x1b304d0_0 .var "readData_reg", 31 0;
v0x1b30550_0 .alias "writeData", 31 0, v0x1b369e0_0;
v0x1b30210_0 .array/port v0x1b30210, 0;
v0x1b30210_1 .array/port v0x1b30210, 1;
E_0x1b2fa40/0 .event edge, v0x1b2ff50_0, v0x1b2f380_0, v0x1b30210_0, v0x1b30210_1;
v0x1b30210_2 .array/port v0x1b30210, 2;
v0x1b30210_3 .array/port v0x1b30210, 3;
v0x1b30210_4 .array/port v0x1b30210, 4;
v0x1b30210_5 .array/port v0x1b30210, 5;
E_0x1b2fa40/1 .event edge, v0x1b30210_2, v0x1b30210_3, v0x1b30210_4, v0x1b30210_5;
v0x1b30210_6 .array/port v0x1b30210, 6;
v0x1b30210_7 .array/port v0x1b30210, 7;
v0x1b30210_8 .array/port v0x1b30210, 8;
v0x1b30210_9 .array/port v0x1b30210, 9;
E_0x1b2fa40/2 .event edge, v0x1b30210_6, v0x1b30210_7, v0x1b30210_8, v0x1b30210_9;
E_0x1b2fa40 .event/or E_0x1b2fa40/0, E_0x1b2fa40/1, E_0x1b2fa40/2;
E_0x1b2ff00 .event posedge, v0x1b30160_0;
S_0x1b2f6d0 .scope module, "cpu_add_pc" "add_pc" 3 154, 3 43, S_0x1b13080;
 .timescale -9 -12;
v0x1b2f7c0_0 .net *"_s0", 32 0, L_0x1b39ac0; 1 drivers
v0x1b2f880_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1b2f920_0 .net *"_s4", 32 0, C4<000000000000000000000000000000100>; 1 drivers
v0x1b2f9c0_0 .net *"_s6", 32 0, L_0x1b39bb0; 1 drivers
v0x1b2fa70_0 .alias "in", 31 0, v0x1b36810_0;
v0x1b2fb10_0 .alias "out", 31 0, v0x1b36690_0;
L_0x1b39ac0 .concat [ 32 1 0 0], v0x1b356a0_0, C4<0>;
L_0x1b39bb0 .arith/sum 33, L_0x1b39ac0, C4<000000000000000000000000000000100>;
L_0x1b39cf0 .part L_0x1b39bb0, 0, 32;
S_0x1b2f0c0 .scope module, "mux_datamem" "mux3" 3 157, 3 23, S_0x1b13080;
 .timescale -9 -12;
P_0x1b2f1b8 .param/l "W" 3 23, +C4<0100000>;
v0x1b2f380_0 .alias "in0", 31 0, v0x1b35910_0;
v0x1b2f440_0 .alias "in1", 31 0, v0x1b364a0_0;
v0x1b2f4e0_0 .alias "in2", 31 0, v0x1b36690_0;
v0x1b2f5b0_0 .var "out", 31 0;
v0x1b2f630_0 .alias "sel", 1 0, v0x1b35e20_0;
E_0x1b2f230 .event edge, v0x1b2e940_0, v0x1b2f440_0, v0x1b2f380_0, v0x1b2f630_0;
S_0x1b2f290 .scope begin, "MUX" "MUX" 3 32, 3 32, S_0x1b2f0c0;
 .timescale -9 -12;
S_0x1b2ebd0 .scope module, "cpu_add_alu" "add_alu" 3 163, 3 52, S_0x1b13080;
 .timescale -9 -12;
v0x1b2ecc0_0 .net *"_s0", 31 0, L_0x1b39e80; 1 drivers
v0x1b2ed60_0 .net *"_s2", 29 0, L_0x1b39de0; 1 drivers
v0x1b2ee00_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1b2eea0_0 .alias "in0", 31 0, v0x1b36690_0;
v0x1b2ef80_0 .alias "in1", 31 0, v0x1b36110_0;
v0x1b2f000_0 .alias "out", 31 0, v0x1b36420_0;
L_0x1b39de0 .part RS_0x7f9e39eb02b8, 0, 30;
L_0x1b39e80 .concat [ 2 30 0 0], C4<00>, L_0x1b39de0;
L_0x1b39fc0 .arith/sum 32, L_0x1b39cf0, L_0x1b39e80;
S_0x1b2e780 .scope module, "mux_branch" "mux2" 3 167, 3 13, S_0x1b13080;
 .timescale -9 -12;
P_0x1b2e878 .param/l "W" 3 13, +C4<0100000>;
v0x1b2e940_0 .alias "in0", 31 0, v0x1b36690_0;
v0x1b2ea00_0 .alias "in1", 31 0, v0x1b36420_0;
v0x1b2eaa0_0 .alias "out", 31 0, v0x1b36540_0;
v0x1b2eb20_0 .net "sel", 0 0, L_0x1b3a280; 1 drivers
L_0x1b3a0b0 .functor MUXZ 32, L_0x1b39cf0, L_0x1b39fc0, L_0x1b3a280, C4<>;
S_0x1b2e130 .scope module, "mux_jump" "mux3" 3 172, 3 23, S_0x1b13080;
 .timescale -9 -12;
P_0x1b2e228 .param/l "W" 3 23, +C4<0100000>;
v0x1b2e430_0 .alias "in0", 31 0, v0x1b36540_0;
v0x1b2e4f0_0 .net "in1", 31 0, L_0x1b3a5d0; 1 drivers
v0x1b2e590_0 .alias "in2", 31 0, v0x1b36ab0_0;
v0x1b2e630_0 .var "out", 31 0;
v0x1b2e6e0_0 .alias "sel", 1 0, v0x1b35b60_0;
E_0x1b2e2a0 .event edge, v0x1b2e590_0, v0x1b2e4f0_0, v0x1b2e430_0, v0x1b2e6e0_0;
S_0x1b2e340 .scope begin, "MUX" "MUX" 3 32, 3 32, S_0x1b2e130;
 .timescale -9 -12;
    .scope S_0x1b05fd0;
T_0 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1af0e50_0, 0, 0;
    %end;
    .thread T_0;
    .scope S_0x1b05fd0;
T_1 ;
    %wait E_0x1b06130;
    %load/v 8, v0x1b2dff0_0, 2;
    %cmpi/u 8, 2, 2;
    %mov 8, 4, 1;
    %load/v 9, v0x1b2e090_0, 6;
    %cmpi/u 9, 14, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.0, 8;
    %movi 8, 4, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1af0e50_0, 0, 8;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x1b2dff0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %load/v 8, v0x1b2e090_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/0xz  T_1.4, 4;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1af0e50_0, 0, 8;
    %jmp T_1.5;
T_1.4 ;
    %load/v 8, v0x1b2e090_0, 6;
    %cmpi/u 8, 34, 6;
    %jmp/0xz  T_1.6, 4;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1af0e50_0, 0, 8;
    %jmp T_1.7;
T_1.6 ;
    %load/v 8, v0x1b2e090_0, 6;
    %cmpi/u 8, 42, 6;
    %jmp/0xz  T_1.8, 4;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1af0e50_0, 0, 8;
    %jmp T_1.9;
T_1.8 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1af0e50_0, 0, 0;
T_1.9 ;
T_1.7 ;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1af0e50_0, 0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1b354b0;
T_2 ;
    %wait E_0x1b2ff00;
    %load/v 8, v0x1b35620_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1b356a0_0, 0, 8;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1b35160;
T_3 ;
    %movi 8, 537395210, 32;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1b35350, 0, 8;
t_0 ;
    %end;
    .thread T_3;
    .scope S_0x1b348c0;
T_4 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b34f00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34fb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34ad0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34d90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34ce0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b34e50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34b80_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b34c00_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1b34a00_0, 0, 0;
    %end;
    .thread T_4;
    .scope S_0x1b348c0;
T_5 ;
    %wait E_0x1b349b0;
    %load/v 8, v0x1b350e0_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_5.0, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_5.1, 6;
    %cmpi/u 8, 14, 6;
    %jmp/1 T_5.2, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_5.3, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_5.4, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_5.5, 6;
    %cmpi/u 8, 3, 6;
    %jmp/1 T_5.6, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_5.7, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_5.8, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_5.9, 6;
    %jmp T_5.11;
T_5.0 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b34f00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34fb0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34ad0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34d90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34ce0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b34e50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34b80_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b34c00_0, 0, 0;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1b34a00_0, 0, 8;
    %jmp T_5.11;
T_5.1 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b34f00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34fb0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34ad0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34d90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34ce0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b34e50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34b80_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b34c00_0, 0, 0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1b34a00_0, 0, 8;
    %jmp T_5.11;
T_5.2 ;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b34f00_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34fb0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34ad0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34d90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34ce0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b34e50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34b80_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b34c00_0, 0, 0;
    %movi 8, 4, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1b34a00_0, 0, 8;
    %jmp T_5.11;
T_5.3 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b34f00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34fb0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34ad0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34d90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34ce0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b34e50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34b80_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b34c00_0, 0, 0;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1b34a00_0, 0, 8;
    %jmp T_5.11;
T_5.4 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b34f00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34fb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34ad0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34d90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34ce0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b34e50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34b80_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b34c00_0, 0, 0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1b34a00_0, 0, 8;
    %jmp T_5.11;
T_5.5 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b34f00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34fb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34ad0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34d90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34ce0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b34e50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34b80_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b34c00_0, 0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1b34a00_0, 0, 0;
    %jmp T_5.11;
T_5.6 ;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b34f00_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34fb0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34ad0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34d90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34ce0_0, 0, 0;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b34e50_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34b80_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b34c00_0, 0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1b34a00_0, 0, 0;
    %jmp T_5.11;
T_5.7 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b34f00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34fb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34ad0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34d90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34ce0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b34e50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34b80_0, 0, 0;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b34c00_0, 0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1b34a00_0, 0, 0;
    %jmp T_5.11;
T_5.8 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b34f00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34fb0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34ad0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34d90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34ce0_0, 0, 1;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b34e50_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34b80_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b34c00_0, 0, 0;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1b34a00_0, 0, 8;
    %jmp T_5.11;
T_5.9 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b34f00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34fb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34ad0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34d90_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34ce0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b34e50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b34b80_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b34c00_0, 0, 0;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1b34a00_0, 0, 8;
    %jmp T_5.11;
T_5.11 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1b34300;
T_6 ;
    %wait E_0x1b33bf0;
    %fork t_2, S_0x1b34470;
    %jmp t_1;
    .scope S_0x1b34470;
t_2 ;
    %load/v 8, v0x1b34840_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_6.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_6.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_6.2, 6;
    %set/v v0x1b34760_0, 0, 5;
    %jmp T_6.4;
T_6.0 ;
    %load/v 8, v0x1b34560_0, 5;
    %set/v v0x1b34760_0, 8, 5;
    %jmp T_6.4;
T_6.1 ;
    %load/v 8, v0x1b34620_0, 5;
    %set/v v0x1b34760_0, 8, 5;
    %jmp T_6.4;
T_6.2 ;
    %load/v 8, v0x1b346c0_0, 5;
    %set/v v0x1b34760_0, 8, 5;
    %jmp T_6.4;
T_6.4 ;
    %end;
    .scope S_0x1b34300;
t_1 %join;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1b33780;
T_7 ;
    %wait E_0x1b2ff00;
    %load/v 8, v0x1b34260_0, 1;
    %jmp/0xz  T_7.0, 8;
    %load/v 8, v0x1b340f0_0, 32;
    %ix/getv 3, v0x1b34170_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1b34010, 0, 8;
t_3 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1b30640;
T_8 ;
    %wait E_0x1b30730;
    %load/v 8, v0x1b309c0_0, 3;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_8.0, 4;
    %load/v 8, v0x1b307a0_0, 32;
    %load/v 40, v0x1b30a40_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1b30940_0, 0, 8;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0x1b309c0_0, 3;
    %cmpi/u 8, 2, 3;
    %jmp/0xz  T_8.2, 4;
    %load/v 8, v0x1b307a0_0, 32;
    %load/v 40, v0x1b30a40_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1b30940_0, 0, 8;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v0x1b309c0_0, 3;
    %cmpi/u 8, 3, 3;
    %jmp/0xz  T_8.4, 4;
    %load/v 8, v0x1b307a0_0, 32;
    %load/v 40, v0x1b30a40_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_8.6, 8;
    %movi 9, 1, 32;
    %jmp/1  T_8.8, 8;
T_8.6 ; End of true expr.
    %jmp/0  T_8.7, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_8.8;
T_8.7 ;
    %mov 9, 0, 32; Return false value
T_8.8 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1b30940_0, 0, 9;
    %jmp T_8.5;
T_8.4 ;
    %load/v 8, v0x1b309c0_0, 3;
    %cmpi/u 8, 4, 3;
    %jmp/0xz  T_8.9, 4;
    %load/v 8, v0x1b307a0_0, 32;
    %load/v 40, v0x1b30a40_0, 32;
    %xor 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1b30940_0, 0, 8;
    %jmp T_8.10;
T_8.9 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1b30940_0, 0, 0;
T_8.10 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1b2fbd0;
T_9 ;
    %wait E_0x1b2ff00;
    %load/v 8, v0x1b30010_0, 1;
    %jmp/0xz  T_9.0, 8;
    %load/v 8, v0x1b30550_0, 32;
    %ix/getv 3, v0x1b300b0_0;
    %jmp/1 t_4, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1b30210, 0, 8;
t_4 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1b2fbd0;
T_10 ;
    %wait E_0x1b2fa40;
    %load/v 8, v0x1b2ff50_0, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/getv 3, v0x1b300b0_0;
    %load/av 8, v0x1b30210, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1b304d0_0, 0, 8;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1b2f0c0;
T_11 ;
    %wait E_0x1b2f230;
    %fork t_6, S_0x1b2f290;
    %jmp t_5;
    .scope S_0x1b2f290;
t_6 ;
    %load/v 8, v0x1b2f630_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_11.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_11.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_11.2, 6;
    %set/v v0x1b2f5b0_0, 0, 32;
    %jmp T_11.4;
T_11.0 ;
    %load/v 8, v0x1b2f380_0, 32;
    %set/v v0x1b2f5b0_0, 8, 32;
    %jmp T_11.4;
T_11.1 ;
    %load/v 8, v0x1b2f440_0, 32;
    %set/v v0x1b2f5b0_0, 8, 32;
    %jmp T_11.4;
T_11.2 ;
    %load/v 8, v0x1b2f4e0_0, 32;
    %set/v v0x1b2f5b0_0, 8, 32;
    %jmp T_11.4;
T_11.4 ;
    %end;
    .scope S_0x1b2f0c0;
t_5 %join;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x1b2e130;
T_12 ;
    %wait E_0x1b2e2a0;
    %fork t_8, S_0x1b2e340;
    %jmp t_7;
    .scope S_0x1b2e340;
t_8 ;
    %load/v 8, v0x1b2e6e0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_12.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_12.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_12.2, 6;
    %set/v v0x1b2e630_0, 0, 32;
    %jmp T_12.4;
T_12.0 ;
    %load/v 8, v0x1b2e430_0, 32;
    %set/v v0x1b2e630_0, 8, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/v 8, v0x1b2e4f0_0, 32;
    %set/v v0x1b2e630_0, 8, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/v 8, v0x1b2e590_0, 32;
    %set/v v0x1b2e630_0, 8, 32;
    %jmp T_12.4;
T_12.4 ;
    %end;
    .scope S_0x1b2e130;
t_7 %join;
    %jmp T_12;
    .thread T_12, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "./alucontrol.v";
    "cpu.v";
    "./pc.v";
    "./instMem.v";
    "./control.v";
    "./register.v";
    "./signExtend.v";
    "./alu.v";
    "./datamemory.v";
