

================================================================
== Vivado HLS Report for 'GELU'
================================================================
* Date:           Tue Oct 15 00:04:13 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.164|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   30|   74|   30|   74|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                |                      |  Latency  |  Interval | Pipeline|
        |            Instance            |        Module        | min | max | min | max |   Type  |
        +--------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_generic_tanh_float_s_fu_51  |generic_tanh_float_s  |    1|   45|    1|   45|   none  |
        +--------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%x_read = call float @_ssdm_op_Read.s_axilite.float(float %x) nounwind" [HLS/src/Gelu/GELU.cpp:3]   --->   Operation 31 'read' 'x_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 8.43>
ST_2 : Operation 32 [3/3] (8.43ns)   --->   "%tmp_s = fmul float %x_read, %x_read" [HLS/src/Gelu/GELU.cpp:14]   --->   Operation 32 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.43>
ST_3 : Operation 33 [2/3] (8.43ns)   --->   "%tmp_s = fmul float %x_read, %x_read" [HLS/src/Gelu/GELU.cpp:14]   --->   Operation 33 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.43>
ST_4 : Operation 34 [1/3] (8.43ns)   --->   "%tmp_s = fmul float %x_read, %x_read" [HLS/src/Gelu/GELU.cpp:14]   --->   Operation 34 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.43>
ST_5 : Operation 35 [3/3] (8.43ns)   --->   "%x_cube = fmul float %tmp_s, %x_read" [HLS/src/Gelu/GELU.cpp:14]   --->   Operation 35 'fmul' 'x_cube' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.43>
ST_6 : Operation 36 [2/3] (8.43ns)   --->   "%x_cube = fmul float %tmp_s, %x_read" [HLS/src/Gelu/GELU.cpp:14]   --->   Operation 36 'fmul' 'x_cube' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.43>
ST_7 : Operation 37 [1/3] (8.43ns)   --->   "%x_cube = fmul float %tmp_s, %x_read" [HLS/src/Gelu/GELU.cpp:14]   --->   Operation 37 'fmul' 'x_cube' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.43>
ST_8 : Operation 38 [3/3] (8.43ns)   --->   "%tmp_34 = fmul float %x_cube, 0x3FA6E4E260000000" [HLS/src/Gelu/GELU.cpp:15]   --->   Operation 38 'fmul' 'tmp_34' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.43>
ST_9 : Operation 39 [2/3] (8.43ns)   --->   "%tmp_34 = fmul float %x_cube, 0x3FA6E4E260000000" [HLS/src/Gelu/GELU.cpp:15]   --->   Operation 39 'fmul' 'tmp_34' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.43>
ST_10 : Operation 40 [1/3] (8.43ns)   --->   "%tmp_34 = fmul float %x_cube, 0x3FA6E4E260000000" [HLS/src/Gelu/GELU.cpp:15]   --->   Operation 40 'fmul' 'tmp_34' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.58>
ST_11 : Operation 41 [4/4] (8.58ns)   --->   "%tmp_35 = fadd float %tmp_34, %x_read" [HLS/src/Gelu/GELU.cpp:15]   --->   Operation 41 'fadd' 'tmp_35' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.58>
ST_12 : Operation 42 [3/4] (8.58ns)   --->   "%tmp_35 = fadd float %tmp_34, %x_read" [HLS/src/Gelu/GELU.cpp:15]   --->   Operation 42 'fadd' 'tmp_35' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.58>
ST_13 : Operation 43 [2/4] (8.58ns)   --->   "%tmp_35 = fadd float %tmp_34, %x_read" [HLS/src/Gelu/GELU.cpp:15]   --->   Operation 43 'fadd' 'tmp_35' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.58>
ST_14 : Operation 44 [1/4] (8.58ns)   --->   "%tmp_35 = fadd float %tmp_34, %x_read" [HLS/src/Gelu/GELU.cpp:15]   --->   Operation 44 'fadd' 'tmp_35' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.43>
ST_15 : Operation 45 [3/3] (8.43ns)   --->   "%tanh_arg = fmul float %tmp_35, 0x3FE9884540000000" [HLS/src/Gelu/GELU.cpp:15]   --->   Operation 45 'fmul' 'tanh_arg' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.43>
ST_16 : Operation 46 [2/3] (8.43ns)   --->   "%tanh_arg = fmul float %tmp_35, 0x3FE9884540000000" [HLS/src/Gelu/GELU.cpp:15]   --->   Operation 46 'fmul' 'tanh_arg' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.43>
ST_17 : Operation 47 [1/3] (8.43ns)   --->   "%tanh_arg = fmul float %tmp_35, 0x3FE9884540000000" [HLS/src/Gelu/GELU.cpp:15]   --->   Operation 47 'fmul' 'tanh_arg' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.58>
ST_18 : Operation 48 [2/2] (8.58ns)   --->   "%tanh_val = call fastcc float @"generic_tanh<float>"(float %tanh_arg) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/tanhfloat.cpp:7->D:/software/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:466->HLS/src/Gelu/GELU.cpp:16]   --->   Operation 48 'call' 'tanh_val' <Predicate = true> <Delay = 8.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 3.94>
ST_19 : Operation 49 [1/1] (3.94ns)   --->   "%tmp = fpext float %x_read to double" [HLS/src/Gelu/GELU.cpp:6]   --->   Operation 49 'fpext' 'tmp' <Predicate = true> <Delay = 3.94> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 50 [1/2] (2.29ns)   --->   "%tanh_val = call fastcc float @"generic_tanh<float>"(float %tanh_arg) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/tanhfloat.cpp:7->D:/software/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:466->HLS/src/Gelu/GELU.cpp:16]   --->   Operation 50 'call' 'tanh_val' <Predicate = true> <Delay = 2.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 8.58>
ST_20 : Operation 51 [5/5] (8.41ns)   --->   "%tmp_36 = fmul double %tmp, 5.000000e-01" [HLS/src/Gelu/GELU.cpp:17]   --->   Operation 51 'dmul' 'tmp_36' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 52 [4/4] (8.58ns)   --->   "%tmp_37 = fadd float %tanh_val, 1.000000e+00" [HLS/src/Gelu/GELU.cpp:17]   --->   Operation 52 'fadd' 'tmp_37' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.58>
ST_21 : Operation 53 [4/5] (8.41ns)   --->   "%tmp_36 = fmul double %tmp, 5.000000e-01" [HLS/src/Gelu/GELU.cpp:17]   --->   Operation 53 'dmul' 'tmp_36' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 54 [3/4] (8.58ns)   --->   "%tmp_37 = fadd float %tanh_val, 1.000000e+00" [HLS/src/Gelu/GELU.cpp:17]   --->   Operation 54 'fadd' 'tmp_37' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.58>
ST_22 : Operation 55 [3/5] (8.41ns)   --->   "%tmp_36 = fmul double %tmp, 5.000000e-01" [HLS/src/Gelu/GELU.cpp:17]   --->   Operation 55 'dmul' 'tmp_36' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 56 [2/4] (8.58ns)   --->   "%tmp_37 = fadd float %tanh_val, 1.000000e+00" [HLS/src/Gelu/GELU.cpp:17]   --->   Operation 56 'fadd' 'tmp_37' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.58>
ST_23 : Operation 57 [2/5] (8.41ns)   --->   "%tmp_36 = fmul double %tmp, 5.000000e-01" [HLS/src/Gelu/GELU.cpp:17]   --->   Operation 57 'dmul' 'tmp_36' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 58 [1/4] (8.58ns)   --->   "%tmp_37 = fadd float %tanh_val, 1.000000e+00" [HLS/src/Gelu/GELU.cpp:17]   --->   Operation 58 'fadd' 'tmp_37' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.41>
ST_24 : Operation 59 [1/5] (8.41ns)   --->   "%tmp_36 = fmul double %tmp, 5.000000e-01" [HLS/src/Gelu/GELU.cpp:17]   --->   Operation 59 'dmul' 'tmp_36' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 60 [1/1] (3.94ns)   --->   "%tmp_38 = fpext float %tmp_37 to double" [HLS/src/Gelu/GELU.cpp:17]   --->   Operation 60 'fpext' 'tmp_38' <Predicate = true> <Delay = 3.94> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.41>
ST_25 : Operation 61 [5/5] (8.41ns)   --->   "%tmp_39 = fmul double %tmp_36, %tmp_38" [HLS/src/Gelu/GELU.cpp:17]   --->   Operation 61 'dmul' 'tmp_39' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 8.41>
ST_26 : Operation 62 [4/5] (8.41ns)   --->   "%tmp_39 = fmul double %tmp_36, %tmp_38" [HLS/src/Gelu/GELU.cpp:17]   --->   Operation 62 'dmul' 'tmp_39' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 8.41>
ST_27 : Operation 63 [3/5] (8.41ns)   --->   "%tmp_39 = fmul double %tmp_36, %tmp_38" [HLS/src/Gelu/GELU.cpp:17]   --->   Operation 63 'dmul' 'tmp_39' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 8.41>
ST_28 : Operation 64 [2/5] (8.41ns)   --->   "%tmp_39 = fmul double %tmp_36, %tmp_38" [HLS/src/Gelu/GELU.cpp:17]   --->   Operation 64 'dmul' 'tmp_39' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 8.41>
ST_29 : Operation 65 [1/5] (8.41ns)   --->   "%tmp_39 = fmul double %tmp_36, %tmp_38" [HLS/src/Gelu/GELU.cpp:17]   --->   Operation 65 'dmul' 'tmp_39' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %x) nounwind, !map !147"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %out_r) nounwind, !map !153"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @GELU_str) nounwind"   --->   Operation 68 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float %x, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str17, i32 0, i32 0, [1 x i8]* @p_str17, [1 x i8]* @p_str17, [1 x i8]* @p_str17, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str17, [1 x i8]* @p_str17) nounwind" [HLS/src/Gelu/GELU.cpp:6]   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %out_r, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str17, i32 0, i32 0, [1 x i8]* @p_str17, [1 x i8]* @p_str17, [1 x i8]* @p_str17, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str17, [1 x i8]* @p_str17) nounwind" [HLS/src/Gelu/GELU.cpp:7]   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str17, i32 0, i32 0, [1 x i8]* @p_str17, [1 x i8]* @p_str17, [1 x i8]* @p_str17, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str17, [1 x i8]* @p_str17) nounwind" [HLS/src/Gelu/GELU.cpp:8]   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 72 [1/1] (5.43ns)   --->   "%tmp_40 = fptrunc double %tmp_39 to float" [HLS/src/Gelu/GELU.cpp:17]   --->   Operation 72 'fptrunc' 'tmp_40' <Predicate = true> <Delay = 5.43> <Core = "Double2Float">   --->   Core 122 'Double2Float' <Latency = 0> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 73 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %out_r, float %tmp_40) nounwind" [HLS/src/Gelu/GELU.cpp:17]   --->   Operation 73 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_30 : Operation 74 [1/1] (0.00ns)   --->   "ret void" [HLS/src/Gelu/GELU.cpp:18]   --->   Operation 74 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ table_exp_Z1_array_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read      (read         ) [ 0011111111111111111100000000000]
tmp_s       (fmul         ) [ 0000011100000000000000000000000]
x_cube      (fmul         ) [ 0000000011100000000000000000000]
tmp_34      (fmul         ) [ 0000000000011110000000000000000]
tmp_35      (fadd         ) [ 0000000000000001110000000000000]
tanh_arg    (fmul         ) [ 0000000000000000001100000000000]
tmp         (fpext        ) [ 0000000000000000000011111000000]
tanh_val    (call         ) [ 0000000000000000000011110000000]
tmp_37      (fadd         ) [ 0000000000000000000000001000000]
tmp_36      (dmul         ) [ 0000000000000000000000000111110]
tmp_38      (fpext        ) [ 0000000000000000000000000111110]
tmp_39      (dmul         ) [ 0000000000000000000000000000001]
StgValue_66 (specbitsmap  ) [ 0000000000000000000000000000000]
StgValue_67 (specbitsmap  ) [ 0000000000000000000000000000000]
StgValue_68 (spectopmodule) [ 0000000000000000000000000000000]
StgValue_69 (specinterface) [ 0000000000000000000000000000000]
StgValue_70 (specinterface) [ 0000000000000000000000000000000]
StgValue_71 (specinterface) [ 0000000000000000000000000000000]
tmp_40      (fptrunc      ) [ 0000000000000000000000000000000]
StgValue_73 (write        ) [ 0000000000000000000000000000000]
StgValue_74 (ret          ) [ 0000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="table_exp_Z1_array_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_array_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="table_f_Z3_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="table_f_Z2_array_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.float"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_tanh<float>"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="GELU_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.floatP"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="x_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="StgValue_73_write_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="0" index="2" bw="32" slack="0"/>
<pin id="48" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_73/30 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_generic_tanh_float_s_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="32" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="1"/>
<pin id="54" dir="0" index="2" bw="58" slack="0"/>
<pin id="55" dir="0" index="3" bw="26" slack="0"/>
<pin id="56" dir="0" index="4" bw="42" slack="0"/>
<pin id="57" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tanh_val/18 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="1"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_35/11 tmp_37/20 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="1"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/2 x_cube/5 tmp_34/8 tanh_arg/15 "/>
</bind>
</comp>

<comp id="73" class="1004" name="tmp_40_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="64" slack="1"/>
<pin id="75" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="tmp_40/30 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="1"/>
<pin id="79" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp/19 tmp_38/24 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="1"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_36/20 tmp_39/25 "/>
</bind>
</comp>

<comp id="85" class="1005" name="reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="1"/>
<pin id="87" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s x_cube tmp_34 tanh_arg "/>
</bind>
</comp>

<comp id="92" class="1005" name="reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="1"/>
<pin id="94" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 tmp_37 "/>
</bind>
</comp>

<comp id="98" class="1005" name="reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="1"/>
<pin id="100" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp tmp_38 "/>
</bind>
</comp>

<comp id="104" class="1005" name="reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="1"/>
<pin id="106" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 tmp_39 "/>
</bind>
</comp>

<comp id="110" class="1005" name="x_read_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="1"/>
<pin id="112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="118" class="1005" name="tanh_val_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="1"/>
<pin id="120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tanh_val "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="36" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="58"><net_src comp="16" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="51" pin=2"/></net>

<net id="60"><net_src comp="6" pin="0"/><net_sink comp="51" pin=3"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="51" pin=4"/></net>

<net id="66"><net_src comp="20" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="76"><net_src comp="73" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="88"><net_src comp="67" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="90"><net_src comp="85" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="91"><net_src comp="85" pin="1"/><net_sink comp="51" pin=1"/></net>

<net id="95"><net_src comp="62" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="97"><net_src comp="92" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="101"><net_src comp="77" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="103"><net_src comp="98" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="107"><net_src comp="80" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="109"><net_src comp="104" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="113"><net_src comp="38" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="115"><net_src comp="110" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="116"><net_src comp="110" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="117"><net_src comp="110" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="121"><net_src comp="51" pin="5"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="62" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {30 }
 - Input state : 
	Port: GELU : x | {1 }
	Port: GELU : table_exp_Z1_array_s | {18 19 }
	Port: GELU : table_f_Z3_array_V | {18 19 }
	Port: GELU : table_f_Z2_array_V | {18 19 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
		StgValue_73 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_generic_tanh_float_s_fu_51 |    37   |  6.101  |   3840  |   6179  |
|----------|--------------------------------|---------|---------|---------|---------|
|   dmul   |            grp_fu_80           |    11   |    0    |   299   |   570   |
|----------|--------------------------------|---------|---------|---------|---------|
|   fadd   |            grp_fu_62           |    2    |    0    |   227   |   404   |
|----------|--------------------------------|---------|---------|---------|---------|
|   fmul   |            grp_fu_67           |    3    |    0    |   128   |   320   |
|----------|--------------------------------|---------|---------|---------|---------|
|  fptrunc |          tmp_40_fu_73          |    0    |    0    |   128   |   285   |
|----------|--------------------------------|---------|---------|---------|---------|
|   fpext  |            grp_fu_77           |    0    |    0    |   100   |   143   |
|----------|--------------------------------|---------|---------|---------|---------|
|   read   |        x_read_read_fu_38       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   write  |     StgValue_73_write_fu_44    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    53   |  6.101  |   4722  |   7901  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |
+--------------------+--------+--------+--------+
|table_exp_Z1_array_s|    2   |    0   |    0   |
| table_f_Z2_array_V |    2   |    0   |    0   |
| table_f_Z3_array_V |    1   |    0   |    0   |
+--------------------+--------+--------+--------+
|        Total       |    5   |    0   |    0   |
+--------------------+--------+--------+--------+

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|     reg_104    |   64   |
|     reg_85     |   32   |
|     reg_92     |   32   |
|     reg_98     |   64   |
|tanh_val_reg_118|   32   |
| x_read_reg_110 |   32   |
+----------------+--------+
|      Total     |   256  |
+----------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_62 |  p0  |   2  |  32  |   64   ||    3    |
| grp_fu_62 |  p1  |   2  |  32  |   64   ||    3    |
| grp_fu_67 |  p0  |   3  |  32  |   96   ||    3    |
| grp_fu_67 |  p1  |   3  |  32  |   96   ||    3    |
| grp_fu_77 |  p0  |   2  |  32  |   64   ||    3    |
| grp_fu_80 |  p0  |   2  |  64  |   128  ||    3    |
| grp_fu_80 |  p1  |   2  |  64  |   128  ||    3    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   640  ||  3.918  ||    21   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   53   |    6   |  4722  |  7901  |
|   Memory  |    5   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   21   |
|  Register |    -   |    -   |    -   |   256  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |   53   |   10   |  4978  |  7922  |
+-----------+--------+--------+--------+--------+--------+
