---
hidden: true
title: "164 8 Bit Digital QIF"
weight: 66
---

## 164 : 8 Bit Digital QIF

* Author: David Parent
* Description: The circuit will spike when the input is positive.  It will reset when the signal exceeds a predetermined value
* [GitHub repository](https://github.com/davidparent/tt_um_tt6_verilog_davidparent)
* [GDS submitted](https://github.com/davidparent/tt_um_tt6_verilog_davidparent/actions/runs/8632309382)
* HDL project
* [Extra docs](None)
* Clock: 0 Hz

<!---

This file is used to generate your project datasheet. Please fill in the information below and delete any unused
sections.

You can also include images in this folder and reference them in the markdown. Each image must be less than
512 kb in size, and the combined size of all images must be less than 1 MB.
-->


### How it works

QIF

### How to test

QIF

### External hardware

ADALM2000


### IO

| # | Input          | Output         | Bidirectional   |
| - | -------------- | -------------- | --------------- |
| 0 | B0 | AS0 |  |
| 1 | B1 | S1 |  |
| 2 | B2 | S2 |  |
| 3 | B3 | S3 |  |
| 4 | B4 | S4 |  |
| 5 | B5 | S5 |  |
| 6 | B6 | S6 |  |
| 7 | B7 | S7 |  |

### Chip location

{{< shuttle-map "tt06" "164" >}}
