#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Apr 23 11:52:06 2023
# Process ID: 13760
# Current directory: /home/bharath/Documents/required/projects/AstarHardware/memory_manager
# Command line: vivado ./memory_manager.xpr
# Log file: /home/bharath/Documents/required/projects/AstarHardware/memory_manager/vivado.log
# Journal file: /home/bharath/Documents/required/projects/AstarHardware/memory_manager/vivado.jou
# Running On: bharath-Aspire-A715-41G, OS: Linux, CPU Frequency: 1700.000 MHz, CPU Physical cores: 8, Host memory: 6152 MB
#-----------------------------------------------------------
start_gui
open_project ./memory_manager.xpr
update_compile_order -fileset sources_1
file mkdir /home/bharath/Documents/required/projects/AstarHardware/memory_manager/memory_manager.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/bharath/Documents/required/projects/AstarHardware/memory_manager/memory_manager.srcs/sim_1/new/control_path_tb.v w ]
add_files -fileset sim_1 /home/bharath/Documents/required/projects/AstarHardware/memory_manager/memory_manager.srcs/sim_1/new/control_path_tb.v
update_compile_order -fileset sim_1
set_property is_global_include true [get_files  /home/bharath/Documents/required/projects/AstarHardware/memory_manager/memory_manager.srcs/sources_1/new/control_path.v]
set_property is_global_include false [get_files  /home/bharath/Documents/required/projects/AstarHardware/memory_manager/memory_manager.srcs/sources_1/new/control_path.v]
set_property is_global_include true [get_files  /home/bharath/Documents/required/projects/AstarHardware/memory_manager/memory_manager.srcs/sources_1/new/control_path.v]
set_property is_global_include false [get_files  /home/bharath/Documents/required/projects/AstarHardware/memory_manager/memory_manager.srcs/sources_1/new/control_path.v]
set_property is_enabled false [get_files  /home/bharath/Documents/required/projects/AstarHardware/memory_manager/memory_manager.srcs/sources_1/new/control_path.v]
set_property is_enabled true [get_files  /home/bharath/Documents/required/projects/AstarHardware/memory_manager/memory_manager.srcs/sources_1/new/control_path.v]
set_property is_enabled false [get_files  /home/bharath/Documents/required/projects/AstarHardware/memory_manager/memory_manager.srcs/sources_1/new/control_path.v]
set_property is_enabled true [get_files  /home/bharath/Documents/required/projects/AstarHardware/memory_manager/memory_manager.srcs/sources_1/new/control_path.v]
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source blockram.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top control_path_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
launch_simulation
launch_simulation
source control_path_tb.tcl
current_wave_config {Untitled 2}
add_wave {{/control_path_tb/dut/state}} 
relaunch_sim
relaunch_sim
relaunch_sim
add_bp {/home/bharath/Documents/required/projects/AstarHardware/memory_manager/memory_manager.srcs/sim_1/new/control_path_tb.v} 36
remove_bps -file {/home/bharath/Documents/required/projects/AstarHardware/memory_manager/memory_manager.srcs/sim_1/new/control_path_tb.v} -line 36
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source control_path_tb.tcl
current_wave_config {Untitled 3}
add_wave {{/control_path_tb/dut/state}} 
current_wave_config {Untitled 3}
add_wave {{/control_path_tb/dut/current_reg_en}} {{/control_path_tb/dut/piso_wr_en}} {{/control_path_tb/dut/piso_rd_en}} {{/control_path_tb/dut/sipo_en}} {{/control_path_tb/dut/bram_en}} {{/control_path_tb/dut/sipo_overflow}} {{/control_path_tb/dut/current_reg_overflow}} {{/control_path_tb/dut/bram_write_ack}} {{/control_path_tb/dut/piso_overflow}} {{/control_path_tb/dut/sipo_empty}} 
relaunch_sim
save_wave_config {/home/bharath/Documents/required/projects/AstarHardware/memory_manager/control_path_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/bharath/Documents/required/projects/AstarHardware/memory_manager/control_path_tb_behav.wcfg
set_property xsim.view /home/bharath/Documents/required/projects/AstarHardware/memory_manager/control_path_tb_behav.wcfg [get_filesets sim_1]
close_sim
close_sim
