<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>/home/mwp8699/CE387-Assignments/final_project/syn/rev_2/synlog/proj_2_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>add|state_derived_clock</data>
<data>100.0 MHz</data>
<data>284.1 MHz</data>
<data>9.807</data>
</row>
<row>
<data>div_32s_32s|state_derived_clock[5]</data>
<data>100.0 MHz</data>
<data>229.9 MHz</data>
<data>6.086</data>
</row>
<row>
<data>fm_radio|clock</data>
<data>100.0 MHz</data>
<data>92.5 MHz</data>
<data>-0.807</data>
</row>
<row>
<data>square_32s|state_derived_clock[0]</data>
<data>100.0 MHz</data>
<data>186.8 MHz</data>
<data>9.683</data>
</row>
<row>
<data>System</data>
<data>100.0 MHz</data>
<data>140.1 MHz</data>
<data>2.862</data>
</row>
</report_table>
