
*** Running vivado
    with args -log dig_clock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dig_clock.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source dig_clock.tcl -notrace
Command: synth_design -top dig_clock -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17764 
WARNING: [Synth 8-2611] redeclaration of ansi port an is not allowed [C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv:15]
WARNING: [Synth 8-2611] redeclaration of ansi port a_to_g is not allowed [C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv:16]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 374.809 ; gain = 109.426
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dig_clock' [C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv:3]
INFO: [Synth 8-6157] synthesizing module 'btn_change' [C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sources_1/new/btn_change.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'btn_change' (1#1) [C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sources_1/new/btn_change.sv:4]
INFO: [Synth 8-6157] synthesizing module 'state_change' [C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sources_1/new/state_change.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'state_change' (2#1) [C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sources_1/new/state_change.sv:23]
INFO: [Synth 8-6157] synthesizing module 'record_min' [C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sources_1/new/record_min.sv:4]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd_0' [C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.runs/synth_1/.Xil/Vivado-14192-DESKTOP-J9TUK8S/realtime/bin2bcd_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd_0' (3#1) [C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.runs/synth_1/.Xil/Vivado-14192-DESKTOP-J9TUK8S/realtime/bin2bcd_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'record_min' (4#1) [C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sources_1/new/record_min.sv:4]
INFO: [Synth 8-6157] synthesizing module 'record_sec' [C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sources_1/new/record_sec.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'record_sec' (5#1) [C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sources_1/new/record_sec.sv:4]
INFO: [Synth 8-6157] synthesizing module 'EnableClock_x7seg' [C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sources_1/new/EnableClock_x7seg.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'EnableClock_x7seg' (6#1) [C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sources_1/new/EnableClock_x7seg.sv:4]
INFO: [Synth 8-6157] synthesizing module 'x7seg' [C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'x7seg' (7#1) [C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'dig_clock' (8#1) [C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv:3]
WARNING: [Synth 8-3331] design x7seg has unconnected port sys_clk
WARNING: [Synth 8-3331] design x7seg has unconnected port sys_rst_n
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 408.332 ; gain = 142.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 408.332 ; gain = 142.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 408.332 ; gain = 142.949
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/bin2bcd_0/bin2bcd_0_in_context.xdc] for cell 'minute/bcdmin'
Finished Parsing XDC File [c:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/bin2bcd_0/bin2bcd_0_in_context.xdc] for cell 'minute/bcdmin'
Parsing XDC File [c:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/bin2bcd_0/bin2bcd_0_in_context.xdc] for cell 'second/bcdsec'
Finished Parsing XDC File [c:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/bin2bcd_0/bin2bcd_0_in_context.xdc] for cell 'second/bcdsec'
Parsing XDC File [C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/constrs_1/new/dig_clock.xdc]
Finished Parsing XDC File [C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/constrs_1/new/dig_clock.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/constrs_1/new/dig_clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dig_clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dig_clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 749.625 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 749.625 ; gain = 484.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 749.625 ; gain = 484.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for minute/bcdmin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for second/bcdsec. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 749.625 ; gain = 484.242
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "binmin" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "binsec" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "res" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "res" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 749.625 ; gain = 484.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module btn_change 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module state_change 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module record_min 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module record_sec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module EnableClock_x7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module x7seg 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "clock/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock/res" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock/res" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design dig_clock has port a_to_g[7] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 749.625 ; gain = 484.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 749.625 ; gain = 484.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 765.340 ; gain = 499.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 766.836 ; gain = 501.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 766.836 ; gain = 501.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 766.836 ; gain = 501.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 766.836 ; gain = 501.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 766.836 ; gain = 501.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 766.836 ; gain = 501.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 766.836 ; gain = 501.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |bin2bcd_0     |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |bin2bcd_0    |     1|
|2     |bin2bcd_0__1 |     1|
|3     |BUFG         |     1|
|4     |CARRY4       |    38|
|5     |LUT1         |     5|
|6     |LUT2         |     8|
|7     |LUT3         |    28|
|8     |LUT4         |    24|
|9     |LUT5         |    78|
|10    |LUT6         |     6|
|11    |FDRE         |   147|
|12    |IBUF         |     3|
|13    |OBUF         |    12|
+------+-------------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |   366|
|2     |  btn    |btn_change        |     3|
|3     |  clock  |EnableClock_x7seg |   166|
|4     |  minute |record_min        |    84|
|5     |  second |record_sec        |    95|
|6     |  sta    |state_change      |     2|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 766.836 ; gain = 501.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 766.836 ; gain = 160.160
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 766.836 ; gain = 501.453
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 766.836 ; gain = 512.953
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.runs/synth_1/dig_clock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dig_clock_utilization_synth.rpt -pb dig_clock_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.022 . Memory (MB): peak = 766.836 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat May 21 20:56:37 2022...
