Starting process: Module

Starting process: 

SCUBA, Version Diamond (64-bit) 3.5.0.102
Tue Jun 21 12:27:48 2016

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\lscc\diamond\3.5_x64\ispfpga\bin\nt64\scuba.exe -w -n pll0 -lang vhdl -synth synplify -arch ep5a00 -type pll -fin 8.192 -phase_cntl STATIC -fclkop 32.768 -fclkop_tol 0.0 -delay_cntl AUTO_NO_DELAY -fb_mode INTERNAL -extcap ENABLED -noclkos -noclkok -norst 
    Circuit name     : pll0
    Module type      : pll
    Module Version   : 5.7
    Ports            : 
	Inputs       : CLK
	Outputs      : CLKOP, LOCK
    I/O buffer       : not inserted
    EDIF output      : pll0.edn
    VHDL output      : pll0.vhd
    VHDL template    : pll0_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : not used
    Report output    : pll0.srp
    Estimated Resource Usage:

END   SCUBA Module Synthesis

File: pll0.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


