$date
	Fri Mar 18 23:04:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module a5q1_tb $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 4 # d [3:0] $end
$var reg 2 $ s [1:0] $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 4 % d [3:0] $end
$var wire 2 & s [1:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
0"
x!
$end
#1
1!
1"
b1 #
b1 %
#2
0"
b10 $
b10 &
b1101 #
b1101 %
#3
0!
1"
#4
0"
b1 $
b1 &
b10 #
b10 %
#5
1"
b0 #
b0 %
#6
0"
b11 $
b11 &
b1000 #
b1000 %
#7
1!
1"
b1001 #
b1001 %
