

================================================================
== Vitis HLS Report for 'erode_0_0_600_800_0_3_3_1_1_2_2_s'
================================================================
* Date:           Tue Jun 24 19:15:10 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.888 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |       23|   488817|  0.230 us|  4.888 ms|   23|  488817|       no|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 4 [1/1] (3.63ns)   --->   "%p_read13 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:366]   --->   Operation 4 'read' 'p_read13' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (3.63ns)   --->   "%p_read_12 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:366]   --->   Operation 5 'read' 'p_read_12' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%imgheight = trunc i32 %p_read_12" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:366]   --->   Operation 6 'trunc' 'imgheight' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%imgwidth = trunc i32 %p_read13" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:367]   --->   Operation 7 'trunc' 'imgwidth' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.74>
ST_2 : Operation 8 [2/2] (5.74ns)   --->   "%call_ln387 = call void @xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>, i8 %img_disp8u_data, i8 %img_disp8u_erode_data, i16 %imgheight, i16 %imgwidth" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:387]   --->   Operation 8 'call' 'call_ln387' <Predicate = true> <Delay = 5.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_disp8u_erode_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_disp8u_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/2] (0.00ns)   --->   "%call_ln387 = call void @xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>, i8 %img_disp8u_data, i8 %img_disp8u_erode_data, i16 %imgheight, i16 %imgwidth" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:387]   --->   Operation 11 'call' 'call_ln387' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%ret_ln405 = ret" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:405]   --->   Operation 12 'ret' 'ret_ln405' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.634ns
The critical path consists of the following:
	wire read operation ('p_read13', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:366) on port 'p_read1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:366) [7]  (3.634 ns)

 <State 2>: 5.742ns
The critical path consists of the following:
	'call' operation ('call_ln387', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:387) to 'xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' [11]  (5.742 ns)

 <State 3>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
