Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
The project's MHS file has changed on disk.
ERROR:EDK - IPNAME: axi_s6_ddrx, INSTANCE: MCB_DDR3, PARAMETER: C_INTERCONNECT_S0_AXI_MASTERS - No master by name: ETHERNET_dma.M_AXI_SG exists on the interconnect(axi4_0) 
ERROR:EDK - IPNAME: axi_s6_ddrx, INSTANCE: MCB_DDR3, PARAMETER: C_INTERCONNECT_S0_AXI_MASTERS - No master by name: ETHERNET_dma.M_AXI_SG exists on the interconnect(axi4_0) 
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Mon Jul 18 13:43:22 2011
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-2 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-2 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   02_a\data\axi_interconnect_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   02_a\data\axi_interconnect_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_IC_READ_ISSUING value to 8 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 345 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 183 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 322 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 352 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_INTERFACE value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 355 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_02_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 228 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) LEDs_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x74800000-0x7480ffff) debug_module	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR3	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. -
   D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs
   line 357
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: CLKOUT1, CONNECTOR: clk_125_0000MHz - floating connection -
   D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs
   line 208 
WARNING:EDK - PORT: CLKOUT2, CONNECTOR: clk_200_0000MHzPLL0 - floating
   connection -
   D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs
   line 209 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   02_a\data\axi_interconnect_v2_1_0.mpd line 137 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   02_a\data\axi_interconnect_v2_1_0.mpd line 137 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 216 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 384 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl - tcl is
   overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl - tcl is
   overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEMCLK_PERIOD value to 3200 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_02_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 110 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_S0_AXI_STRICT_COHERENCY value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_02_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 153 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_02_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 165 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_02_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 179 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_02_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 193 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_02_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 207 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_02_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 221 
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 74 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_Lite

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_Lite core has constraints automatically generated by XPS in
implementation/ethernet_lite_wrapper/ethernet_lite_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
153 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
173 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:clock_generator INSTANCE:clock_generator_1 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
193 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi4_0 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
54 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
61 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
69 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_ilmb -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
121 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_dlmb -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
128 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
135 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
144 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_bram_block -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
153 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
160 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
173 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_1 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
193 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:debug_module -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
215 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
233 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_4bits -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
253 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:leds_4bits -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
272 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_4bits -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
291 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mcb_ddr3 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
310 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ethernet_lite -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
357 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_timer_0 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
388 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_intc -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
405 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:axi4_0_wrapper INSTANCE:axi4_0 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
54 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. axi4_0_wrapper.ngc ../axi4_0_wrapper

Reading NGO file
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/axi4_0_wrapper/axi4_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi4_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../axi4_0_wrapper.blc"...

NGCBUILD done.
IPNAME:axi4lite_0_wrapper INSTANCE:axi4lite_0 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
61 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. axi4lite_0_wrapper.ngc
../axi4lite_0_wrapper

Reading NGO file
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/axi4lite_0_wrapper/axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
69 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_wrapper/microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
121 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. microblaze_0_ilmb_wrapper.ngc
../microblaze_0_ilmb_wrapper

Reading NGO file
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
128 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. microblaze_0_dlmb_wrapper.ngc
../microblaze_0_dlmb_wrapper

Reading NGO file
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
173 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_1_wrapper INSTANCE:clock_generator_1 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
193 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. clock_generator_1_wrapper.ngc
../clock_generator_1_wrapper

Reading NGO file
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/clock_generator_1_wrapper/clock_generator_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_1_wrapper.blc"...

NGCBUILD done.
IPNAME:mcb_ddr3_wrapper INSTANCE:mcb_ddr3 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
310 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. mcb_ddr3_wrapper.ngc
../mcb_ddr3_wrapper

Reading NGO file
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mcb_ddr3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../mcb_ddr3_wrapper.blc"...

NGCBUILD done.
IPNAME:ethernet_lite_wrapper INSTANCE:ethernet_lite -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
357 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. ethernet_lite_wrapper.ngc
../ethernet_lite_wrapper

Reading NGO file
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/ethernet_lite_wrapper/ethernet_lite_wrapper.ngc" ...
Loading design module "../ethernet_lite_wrapper_fifo_generator_v8_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ethernet_lite_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../ethernet_lite_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_intc_wrapper INSTANCE:microblaze_0_intc -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
405 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. microblaze_0_intc_wrapper.ngc
../microblaze_0_intc_wrapper

Reading NGO file
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_intc_wrapper/microblaze_0_intc_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_intc_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../microblaze_0_intc_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 394.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-2 -implement xflow.opt system.ngc
Release 13.1 - Xflow O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Xilinx/13.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation 

Using Flow File:
D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation/
fpga.flw 
Using Option File(s): 
 D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-2 -nt timestamp -bm system.bmm
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.1 - ngdbuild O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx16csg324-2 -nt timestamp -bm system.bmm
D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation/
system.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/system.ngc" ...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/dip_switches_4bits_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/push_buttons_4bits_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/ethernet_lite_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/clock_generator_0_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/clock_generator_1_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/rs232_uart_1_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/mcb_ddr3_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/axi4_0_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/axi4lite_0_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/debug_module_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/leds_4bits_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/axi_timer_0_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_intc_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/ethernet_lite_wrapper.ncf" to module "Ethernet_Lite"...
Checking Constraint Associations...
WARNING:NgdBuild:1445 - No net associated with Ethernet_Lite_RX_CLK from OFFSET
   constraint <OFFSET = IN 6.000 BEFORE  "Ethernet_Lite_RX_CLK";>
   [D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementat
   ion/ethernet_lite_wrapper.ncf(3)]
Applying constraints in
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/mcb_ddr3_wrapper.ncf" to module "MCB_DDR3"...
Checking Constraint Associations...
Applying constraints in
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_1/clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_local_flops =
   FFS("axi4lite_0/axi4lite_0/*") RAMS("axi4lite_0/axi4lite_0/*") EXCEPT
   axi4lite_0_clock_conv_slow_div2;>: RAMS "axi4lite_0/axi4lite_0/*" does not
   match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi4lite_0_SI0_clock_conv_otherclk_global = FFS RAMS CPUS EXCEPT
   axi4lite_0_SI0_clock_conv_ACLK_temp axi4lite_0_clock_conv_slow_div2;>: CPUS
   "*" does not match any design objects.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 5 PHASE 0.8 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.8 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.4 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/COLLISION_SYNC' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:478 - clock net clock_generator_1/CLKOUT1 with clock driver
   clock_generator_1/clock_generator_1/PLL0_CLKOUT1_BUFG_INST drives no clock
   pins
WARNING:NgdBuild:478 - clock net clock_generator_1/CLKOUT2 with clock driver
   clock_generator_1/clock_generator_1/PLL0_CLKOUT2_BUFG_INST drives no clock
   pins
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  76

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  32 sec
Total CPU time to NGDBUILD completion:   32 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.1 - Map O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-2".
Mapping design into LUTs...
ERROR:MapLib:30 - LOC constraint AB3 on Ethernet_Lite_MDIO is invalid: No such
   site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint K7 on rzq is invalid: No such site on the
   device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint Y2 on zio is invalid: No such site on the
   device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint Y11 on Ethernet_Lite_RX_CLK is invalid: No such
   site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint U19 on DIP_Switches_4Bits_TRI_I<0> is invalid:
   No such site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint V20 on DIP_Switches_4Bits_TRI_I<1> is invalid:
   No such site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint M17 on DIP_Switches_4Bits_TRI_I<2> is invalid:
   No such site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint R19 on Push_Buttons_4Bits_TRI_I<3> is invalid:
   No such site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint U9 on Ethernet_Lite_RXD<3> is invalid: No such
   site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint W4 on Ethernet_Lite_RXD<2> is invalid: No such
   site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint W8 on Ethernet_Lite_RXD<1> is invalid: No such
   site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint Y3 on Ethernet_Lite_RXD<0> is invalid: No such
   site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint W22 on RESET is invalid: No such site on the
   device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint AA12 on CLK is invalid: No such site on the
   device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint Y8 on Ethernet_Lite_RX_ER is invalid: No such
   site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint Y4 on Ethernet_Lite_RX_DV is invalid: No such
   site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint T20 on LEDs_4Bits_TRI_O<0> is invalid: No such
   site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint H8 on LEDs_4Bits_TRI_O<1> is invalid: No such
   site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint U9 on Ethernet_Lite_TXD<3> is invalid: No such
   site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint W4 on Ethernet_Lite_TXD<2> is invalid: No such
   site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint W8 on Ethernet_Lite_TXD<1> is invalid: No such
   site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint Y3 on Ethernet_Lite_TXD<0> is invalid: No such
   site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint A17 on RS232_Uart_1_sout is invalid: No such
   site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint AA2 on Ethernet_Lite_MDC is invalid: No such
   site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint AB16 on Ethernet_Lite_TX_EN is invalid: No such
   site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint PLL_ADV_X0Y2 on
   clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst is
   invalid: Specified an illegal site in loc constraint PLL_ADV_X0Y2.
    To bypass this error set the environment variable 'XIL_MAP_LOCWARN'.

Error found in mapping process, exiting...
Errors found during the mapping phase.  Please see map report file for more
details.  Output files will not be written.

Design Summary
--------------
Number of errors   :  26
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\etc\system.filters
Done writing Tab View settings to:
	D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\etc\system.gui
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.

********************************************************************************
At Local date and time: Mon Jul 18 14:10:33 2011
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx100fgg484-2 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx100fgg484-2 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   02_a\data\axi_interconnect_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   02_a\data\axi_interconnect_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_IC_READ_ISSUING value to 8 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 345 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 183 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 322 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 352 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_INTERFACE value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 355 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_02_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 228 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) LEDs_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x74800000-0x7480ffff) debug_module	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR3	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. -
   D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs
   line 357
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: CLKOUT1, CONNECTOR: clk_125_0000MHz - floating connection -
   D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs
   line 208 
WARNING:EDK - PORT: CLKOUT2, CONNECTOR: clk_200_0000MHzPLL0 - floating
   connection -
   D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs
   line 209 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   02_a\data\axi_interconnect_v2_1_0.mpd line 137 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   02_a\data\axi_interconnect_v2_1_0.mpd line 137 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 216 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 384 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl - tcl is
   overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl - tcl is
   overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEMCLK_PERIOD value to 3200 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_02_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 110 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_S0_AXI_STRICT_COHERENCY value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_02_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 153 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_02_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 165 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_02_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 179 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_02_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 193 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_02_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 207 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_02_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 221 
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 74 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_Lite

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_Lite core has constraints automatically generated by XPS in
implementation/ethernet_lite_wrapper/ethernet_lite_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_interconnect INSTANCE:axi4_0 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
54 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
61 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
69 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
121 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
128 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
135 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
144 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
153 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
160 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
215 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
233 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_4bits -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
253 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_4bits -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
272 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_4bits -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
291 - Copying cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr3 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
310 - Copying cache implementation netlist
IPNAME:axi_ethernetlite INSTANCE:ethernet_lite -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
357 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
388 - Copying cache implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
405 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
153 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
173 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:clock_generator INSTANCE:clock_generator_1 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
193 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
173 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_1 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
193 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
173 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_1_wrapper INSTANCE:clock_generator_1 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
193 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. clock_generator_1_wrapper.ngc
../clock_generator_1_wrapper

Reading NGO file
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/clock_generator_1_wrapper/clock_generator_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_1_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 19.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx100fgg484-2 -implement xflow.opt system.ngc
Release 13.1 - Xflow O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx100fgg484-2 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation/
fpga.flw 
Using Option File(s): 
 D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx100fgg484-2 -nt timestamp -bm system.bmm
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.1 - ngdbuild O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx100fgg484-2 -nt timestamp -bm system.bmm
D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation/
system.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/system.ngc" ...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/dip_switches_4bits_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/push_buttons_4bits_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/ethernet_lite_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/clock_generator_0_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/clock_generator_1_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/rs232_uart_1_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/mcb_ddr3_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/axi4_0_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/axi4lite_0_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/debug_module_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/leds_4bits_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/axi_timer_0_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_intc_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/ethernet_lite_wrapper.ncf" to module "Ethernet_Lite"...
Checking Constraint Associations...
WARNING:NgdBuild:1445 - No net associated with Ethernet_Lite_RX_CLK from OFFSET
   constraint <OFFSET = IN 6.000 BEFORE  "Ethernet_Lite_RX_CLK";>
   [D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementat
   ion/ethernet_lite_wrapper.ncf(3)]
Applying constraints in
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/mcb_ddr3_wrapper.ncf" to module "MCB_DDR3"...
Checking Constraint Associations...
Applying constraints in
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_1/clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_local_flops =
   FFS("axi4lite_0/axi4lite_0/*") RAMS("axi4lite_0/axi4lite_0/*") EXCEPT
   axi4lite_0_clock_conv_slow_div2;>: RAMS "axi4lite_0/axi4lite_0/*" does not
   match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi4lite_0_SI0_clock_conv_otherclk_global = FFS RAMS CPUS EXCEPT
   axi4lite_0_SI0_clock_conv_ACLK_temp axi4lite_0_clock_conv_slow_div2;>: CPUS
   "*" does not match any design objects.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 5 PHASE 0.8 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.8 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.4 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/COLLISION_SYNC' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:478 - clock net clock_generator_1/CLKOUT1 with clock driver
   clock_generator_1/clock_generator_1/PLL0_CLKOUT1_BUFG_INST drives no clock
   pins
WARNING:NgdBuild:478 - clock net clock_generator_1/CLKOUT2 with clock driver
   clock_generator_1/clock_generator_1/PLL0_CLKOUT2_BUFG_INST drives no clock
   pins
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  76

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  28 sec
Total CPU time to NGDBUILD completion:   27 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.1 - Map O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx100fgg484-2".
Mapping design into LUTs...
ERROR:MapLib:30 - LOC constraint F4 on mcbx_dram_addr<10> is invalid: No such
   site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint L7 on mcbx_dram_addr<3> is invalid: No such
   site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint U2 on mcbx_dram_dq<14> is invalid: No such site
   on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint N2 on mcbx_dram_dq<10> is invalid: No such site
   on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint L2 on mcbx_dram_dq<0> is invalid: No such site
   on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint L5 on mcbx_dram_ras_n is invalid: No such site
   on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint H7 on mcbx_dram_cke is invalid: No such site on
   the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.

Error found in mapping process, exiting...
Errors found during the mapping phase.  Please see map report file for more
details.  Output files will not be written.

Design Summary
--------------
Number of errors   :   7
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Mon Jul 18 14:14:24 2011
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx100fgg484-2 -implement xflow.opt system.ngc
Release 13.1 - Xflow O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx100fgg484-2 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation/
fpga.flw 
Using Option File(s): 
 D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx100fgg484-2 -nt timestamp -bm system.bmm
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.1 - ngdbuild O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx100fgg484-2 -nt timestamp -bm system.bmm
D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation/
system.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/system.ngc" ...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/dip_switches_4bits_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/push_buttons_4bits_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/ethernet_lite_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/clock_generator_0_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/clock_generator_1_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/rs232_uart_1_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/mcb_ddr3_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/axi4_0_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/axi4lite_0_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/debug_module_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/leds_4bits_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/axi_timer_0_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_intc_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/ethernet_lite_wrapper.ncf" to module "Ethernet_Lite"...
Checking Constraint Associations...
WARNING:NgdBuild:1445 - No net associated with Ethernet_Lite_RX_CLK from OFFSET
   constraint <OFFSET = IN 6.000 BEFORE  "Ethernet_Lite_RX_CLK";>
   [D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementat
   ion/ethernet_lite_wrapper.ncf(3)]
Applying constraints in
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/mcb_ddr3_wrapper.ncf" to module "MCB_DDR3"...
Checking Constraint Associations...
Applying constraints in
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_1/clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_local_flops =
   FFS("axi4lite_0/axi4lite_0/*") RAMS("axi4lite_0/axi4lite_0/*") EXCEPT
   axi4lite_0_clock_conv_slow_div2;>: RAMS "axi4lite_0/axi4lite_0/*" does not
   match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi4lite_0_SI0_clock_conv_otherclk_global = FFS RAMS CPUS EXCEPT
   axi4lite_0_SI0_clock_conv_ACLK_temp axi4lite_0_clock_conv_slow_div2;>: CPUS
   "*" does not match any design objects.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 5 PHASE 0.8 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.8 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.4 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/COLLISION_SYNC' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:478 - clock net clock_generator_1/CLKOUT1 with clock driver
   clock_generator_1/clock_generator_1/PLL0_CLKOUT1_BUFG_INST drives no clock
   pins
WARNING:NgdBuild:478 - clock net clock_generator_1/CLKOUT2 with clock driver
   clock_generator_1/clock_generator_1/PLL0_CLKOUT2_BUFG_INST drives no clock
   pins
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  76

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  28 sec
Total CPU time to NGDBUILD completion:   28 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.1 - Map O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx100fgg484-2".
Mapping design into LUTs...
ERROR:MapLib:30 - LOC constraint F4 on mcbx_dram_addr<10> is invalid: No such
   site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint L7 on mcbx_dram_addr<3> is invalid: No such
   site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint U2 on mcbx_dram_dq<14> is invalid: No such site
   on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint N2 on mcbx_dram_dq<10> is invalid: No such site
   on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint L2 on mcbx_dram_dq<0> is invalid: No such site
   on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint L5 on mcbx_dram_ras_n is invalid: No such site
   on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint H7 on mcbx_dram_cke is invalid: No such site on
   the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.

Error found in mapping process, exiting...
Errors found during the mapping phase.  Please see map report file for more
details.  Output files will not be written.

Design Summary
--------------
Number of errors   :   7
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Mon Jul 18 14:29:05 2011
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Mon Jul 18 14:29:15 2011
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx100fgg484-2 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx100fgg484-2 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   02_a\data\axi_interconnect_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   02_a\data\axi_interconnect_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_IC_READ_ISSUING value to 8 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 345 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 183 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 322 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 352 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_INTERFACE value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 355 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_02_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 228 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) LEDs_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x74800000-0x7480ffff) debug_module	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR3	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. -
   D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs
   line 357
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: CLKOUT1, CONNECTOR: clk_125_0000MHz - floating connection -
   D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs
   line 208 
WARNING:EDK - PORT: CLKOUT2, CONNECTOR: clk_200_0000MHzPLL0 - floating
   connection -
   D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs
   line 209 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   02_a\data\axi_interconnect_v2_1_0.mpd line 137 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   02_a\data\axi_interconnect_v2_1_0.mpd line 137 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 216 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 384 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl - tcl is
   overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl - tcl is
   overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEMCLK_PERIOD value to 3200 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_02_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 110 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_S0_AXI_STRICT_COHERENCY value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_02_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 153 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_02_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 165 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_02_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 179 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_02_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 193 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_02_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 207 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_02_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 221 
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 74 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_Lite

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_Lite core has constraints automatically generated by XPS in
implementation/ethernet_lite_wrapper/ethernet_lite_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
153 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
173 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:clock_generator INSTANCE:clock_generator_1 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
193 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi4_0 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
54 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
61 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
69 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_ilmb -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
121 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_dlmb -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
128 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
135 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
144 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_bram_block -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
153 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
160 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
173 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_1 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
193 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:debug_module -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
215 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
233 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_4bits -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
253 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:leds_4bits -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
272 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_4bits -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
291 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mcb_ddr3 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
310 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ethernet_lite -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
357 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_timer_0 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
388 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_intc -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
405 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:axi4_0_wrapper INSTANCE:axi4_0 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
54 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. axi4_0_wrapper.ngc
../axi4_0_wrapper

Reading NGO file
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/axi4_0_wrapper/axi4_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi4_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../axi4_0_wrapper.blc"...

NGCBUILD done.
IPNAME:axi4lite_0_wrapper INSTANCE:axi4lite_0 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
61 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. axi4lite_0_wrapper.ngc
../axi4lite_0_wrapper

Reading NGO file
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/axi4lite_0_wrapper/axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
69 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_wrapper/microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
121 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. microblaze_0_ilmb_wrapper.ngc
../microblaze_0_ilmb_wrapper

Reading NGO file
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
128 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. microblaze_0_dlmb_wrapper.ngc
../microblaze_0_dlmb_wrapper

Reading NGO file
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
173 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_1_wrapper INSTANCE:clock_generator_1 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
193 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. clock_generator_1_wrapper.ngc
../clock_generator_1_wrapper

Reading NGO file
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/clock_generator_1_wrapper/clock_generator_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_1_wrapper.blc"...

NGCBUILD done.
IPNAME:mcb_ddr3_wrapper INSTANCE:mcb_ddr3 -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
310 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. mcb_ddr3_wrapper.ngc
../mcb_ddr3_wrapper

Reading NGO file
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mcb_ddr3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../mcb_ddr3_wrapper.blc"...

NGCBUILD done.
IPNAME:ethernet_lite_wrapper INSTANCE:ethernet_lite -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
357 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. ethernet_lite_wrapper.ngc
../ethernet_lite_wrapper

Reading NGO file
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/ethernet_lite_wrapper/ethernet_lite_wrapper.ngc" ...
Loading design module "../ethernet_lite_wrapper_fifo_generator_v8_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ethernet_lite_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../ethernet_lite_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_intc_wrapper INSTANCE:microblaze_0_intc -
D:\Projekti\CAMOS\EDK\XAPP1026\xapp1026_13_1\GigaBee_Axi_lite\hw\system.mhs line
405 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. microblaze_0_intc_wrapper.ngc
../microblaze_0_intc_wrapper

Reading NGO file
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_intc_wrapper/microblaze_0_intc_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_intc_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_intc_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 463.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx100fgg484-2 -implement xflow.opt system.ngc
Release 13.1 - Xflow O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx100fgg484-2 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Xilinx/13.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation 

Using Flow File:
D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation/
fpga.flw 
Using Option File(s): 
 D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx100fgg484-2 -nt timestamp -bm system.bmm
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.1 - ngdbuild O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx100fgg484-2 -nt timestamp -bm system.bmm
D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation/
system.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/system.ngc" ...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/dip_switches_4bits_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/push_buttons_4bits_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/ethernet_lite_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/clock_generator_0_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/clock_generator_1_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/rs232_uart_1_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/mcb_ddr3_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/axi4_0_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/axi4lite_0_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/debug_module_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/leds_4bits_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/axi_timer_0_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_intc_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/ethernet_lite_wrapper.ncf" to module "Ethernet_Lite"...
Checking Constraint Associations...
WARNING:NgdBuild:1445 - No net associated with Ethernet_Lite_RX_CLK from OFFSET
   constraint <OFFSET = IN 6.000 BEFORE  "Ethernet_Lite_RX_CLK";>
   [D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementat
   ion/ethernet_lite_wrapper.ncf(3)]
Applying constraints in
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/mcb_ddr3_wrapper.ncf" to module "MCB_DDR3"...
Checking Constraint Associations...
Applying constraints in
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_1/clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_local_flops =
   FFS("axi4lite_0/axi4lite_0/*") RAMS("axi4lite_0/axi4lite_0/*") EXCEPT
   axi4lite_0_clock_conv_slow_div2;>: RAMS "axi4lite_0/axi4lite_0/*" does not
   match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi4lite_0_SI0_clock_conv_otherclk_global = FFS RAMS CPUS EXCEPT
   axi4lite_0_SI0_clock_conv_ACLK_temp axi4lite_0_clock_conv_slow_div2;>: CPUS
   "*" does not match any design objects.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 5 PHASE 0.8 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.8 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.4 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/COLLISION_SYNC' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:478 - clock net clock_generator_1/CLKOUT1 with clock driver
   clock_generator_1/clock_generator_1/PLL0_CLKOUT1_BUFG_INST drives no clock
   pins
WARNING:NgdBuild:478 - clock net clock_generator_1/CLKOUT2 with clock driver
   clock_generator_1/clock_generator_1/PLL0_CLKOUT2_BUFG_INST drives no clock
   pins
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  76

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  44 sec
Total CPU time to NGDBUILD completion:   41 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.1 - Map O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx100fgg484-2".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal Ethernet_Lite_COL connected to top level port
   Ethernet_Lite_COL has been removed.
Writing file system_map.ngm...
Running directed packing...
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=W4) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "Ethernet_Lite_RXD_2_IBUF" (Output Signal =
   Ethernet_Lite_RXD_2_IBUF)
   	PAD symbol "Ethernet_Lite_RXD<2>" (Pad Signal = Ethernet_Lite_RXD<2>)
   	PAD symbol "Ethernet_Lite_TXD<2>" (Pad Signal = Ethernet_Lite_TXD<2>)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=U9) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "Ethernet_Lite_RXD_3_IBUF" (Output Signal =
   Ethernet_Lite_RXD_3_IBUF)
   	PAD symbol "Ethernet_Lite_RXD<3>" (Pad Signal = Ethernet_Lite_RXD<3>)
   	PAD symbol "Ethernet_Lite_TXD<3>" (Pad Signal = Ethernet_Lite_TXD<3>)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=Y3) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "Ethernet_Lite_RXD_0_IBUF" (Output Signal =
   Ethernet_Lite_RXD_0_IBUF)
   	PAD symbol "Ethernet_Lite_RXD<0>" (Pad Signal = Ethernet_Lite_RXD<0>)
   	PAD symbol "Ethernet_Lite_TXD<0>" (Pad Signal = Ethernet_Lite_TXD<0>)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=W8) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "Ethernet_Lite_RXD_1_IBUF" (Output Signal =
   Ethernet_Lite_RXD_1_IBUF)
   	PAD symbol "Ethernet_Lite_RXD<1>" (Pad Signal = Ethernet_Lite_RXD<1>)
   	PAD symbol "Ethernet_Lite_TXD<1>" (Pad Signal = Ethernet_Lite_TXD<1>)

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   4
Number of warnings :   1
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Mon Jul 18 14:41:56 2011
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx100fgg484-2 -implement xflow.opt system.ngc
Release 13.1 - Xflow O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx100fgg484-2 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation/
fpga.flw 
Using Option File(s): 
 D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx100fgg484-2 -nt timestamp -bm system.bmm
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.1 - ngdbuild O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx100fgg484-2 -nt timestamp -bm system.bmm
D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation/
system.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/system.ngc" ...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/dip_switches_4bits_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/push_buttons_4bits_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/ethernet_lite_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/clock_generator_0_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/clock_generator_1_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/rs232_uart_1_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/mcb_ddr3_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/axi4_0_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/axi4lite_0_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/debug_module_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/leds_4bits_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/axi_timer_0_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_intc_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/ethernet_lite_wrapper.ncf" to module "Ethernet_Lite"...
Checking Constraint Associations...
WARNING:NgdBuild:1445 - No net associated with Ethernet_Lite_RX_CLK from OFFSET
   constraint <OFFSET = IN 6.000 BEFORE  "Ethernet_Lite_RX_CLK";>
   [D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementat
   ion/ethernet_lite_wrapper.ncf(3)]
Applying constraints in
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/mcb_ddr3_wrapper.ncf" to module "MCB_DDR3"...
Checking Constraint Associations...
Applying constraints in
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Projekti/CAMOS/EDK/XAPP1026/xapp1026_13_1/GigaBee_Axi_lite/hw/implementation
/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_1/clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_local_flops =
   FFS("axi4lite_0/axi4lite_0/*") RAMS("axi4lite_0/axi4lite_0/*") EXCEPT
   axi4lite_0_clock_conv_slow_div2;>: RAMS "axi4lite_0/axi4lite_0/*" does not
   match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi4lite_0_SI0_clock_conv_otherclk_global = FFS RAMS CPUS EXCEPT
   axi4lite_0_SI0_clock_conv_ACLK_temp axi4lite_0_clock_conv_slow_div2;>: CPUS
   "*" does not match any design objects.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 5 PHASE 0.8 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.8 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.4 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/COLLISION_SYNC' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:478 - clock net clock_generator_1/CLKOUT1 with clock driver
   clock_generator_1/clock_generator_1/PLL0_CLKOUT1_BUFG_INST drives no clock
   pins
WARNING:NgdBuild:478 - clock net clock_generator_1/CLKOUT2 with clock driver
   clock_generator_1/clock_generator_1/PLL0_CLKOUT2_BUFG_INST drives no clock
   pins
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  76

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  35 sec
Total CPU time to NGDBUILD completion:   34 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.1 - Map O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx100fgg484-2".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal Ethernet_Lite_COL connected to top level port
   Ethernet_Lite_COL has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 47 secs 
Total CPU  time at the beginning of Placer: 46 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:e048004e) REAL time: 53 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: LEDs_4Bits_TRI_O<3>   IOSTANDARD = LVCMOS15
   	 Comp: LEDs_4Bits_TRI_O<2>   IOSTANDARD = LVCMOS15
   	 Comp: LEDs_4Bits_TRI_O<1>   IOSTANDARD = LVCMOS15
   	 Comp: LEDs_4Bits_TRI_O<0>   IOSTANDARD = LVCMOS33


Phase 2.7  Design Feasibility Check (Checksum:e048004e) REAL time: 55 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:cde3fc8e) REAL time: 55 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:b9599baa) REAL time: 1 mins 37 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:b9599baa) REAL time: 1 mins 37 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:b9599baa) REAL time: 1 mins 37 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:b9599baa) REAL time: 1 mins 38 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:b9599baa) REAL time: 1 mins 38 secs 

Phase 9.8  Global Placement
.................................................................................
................................................................................................................................................................................................
...............................................
...........................................
Phase 9.8  Global Placement (Checksum:c93043fa) REAL time: 3 mins 44 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:c93043fa) REAL time: 3 mins 45 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:e15cbfb4) REAL time: 4 mins 45 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:e15cbfb4) REAL time: 4 mins 45 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:9fed3471) REAL time: 4 mins 46 secs 

Total REAL time to Placer completion: 5 mins 50 secs 
Total CPU  time to Placer completion: 5 mins 45 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   42
Slice Logic Utilization:
  Number of Slice Registers:                 6,858 out of 126,576    5
    Number used as Flip Flops:               6,848
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               10
  Number of Slice LUTs:                      7,352 out of  63,288   11
    Number used as logic:                    6,725 out of  63,288   10
      Number using O6 output only:           4,987
      Number using O5 output only:             124
      Number using O5 and O6:                1,614
      Number used as ROM:                        0
    Number used as Memory:                     349 out of  15,616    2
      Number used as Dual Port RAM:            160
        Number using O6 output only:            88
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           185
        Number using O6 output only:            81
        Number using O5 output only:             1
        Number using O5 and O6:                103
    Number used exclusively as route-thrus:    278
      Number with same-slice register load:    258
      Number with same-slice carry load:        15
      Number with other load:                    5

Slice Logic Distribution:
  Number of occupied Slices:                 3,049 out of  15,822   19
  Number of LUT Flip Flop pairs used:        9,137
    Number with an unused Flip Flop:         3,170 out of   9,137   34
    Number with an unused LUT:               1,785 out of   9,137   19
    Number of fully used LUT-FF pairs:       4,182 out of   9,137   45
    Number of unique control sets:             450
    Number of slice register sites lost
      to control set restrictions:           1,645 out of 126,576    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        81 out of     326   24
    Number of LOCed IOBs:                       81 out of      81  100
    IOB Flip Flops:                             18

Specific Feature Utilization:
  Number of RAMB16BWERs:                        19 out of     268    7
  Number of RAMB8BWERs:                          0 out of     536    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of      12    0
  Number of ILOGIC2/ISERDES2s:                  10 out of     506    1
    Number used as ILOGIC2s:                    10
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     506    4
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  53 out of     506   10
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     384    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                           10 out of     180    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       4   25
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       6   33
    Number of LOCed PLL_ADVs:                    1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.90

Peak Memory Usage:  542 MB
Total REAL time to MAP completion:  6 mins 8 secs 
Total CPU time to MAP completion:   6 mins 2 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.1 - par O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx100.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx100, package fgg484, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.17 2011-02-03".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,858 out of 126,576    5
    Number used as Flip Flops:               6,848
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               10
  Number of Slice LUTs:                      7,352 out of  63,288   11
    Number used as logic:                    6,725 out of  63,288   10
      Number using O6 output only:           4,987
      Number using O5 output only:             124
      Number using O5 and O6:                1,614
      Number used as ROM:                        0
    Number used as Memory:                     349 out of  15,616    2
      Number used as Dual Port RAM:            160
        Number using O6 output only:            88
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           185
        Number using O6 output only:            81
        Number using O5 output only:             1
        Number using O5 and O6:                103
    Number used exclusively as route-thrus:    278
      Number with same-slice register load:    258
      Number with same-slice carry load:        15
      Number with other load:                    5

Slice Logic Distribution:
  Number of occupied Slices:                 3,049 out of  15,822   19
  Number of LUT Flip Flop pairs used:        9,137
    Number with an unused Flip Flop:         3,170 out of   9,137   34
    Number with an unused LUT:               1,785 out of   9,137   19
    Number of fully used LUT-FF pairs:       4,182 out of   9,137   45
    Number of slice register sites lost
      to control set restrictions:               0 out of 126,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        81 out of     326   24
    Number of LOCed IOBs:                       81 out of      81  100
    IOB Flip Flops:                             18

Specific Feature Utilization:
  Number of RAMB16BWERs:                        19 out of     268    7
  Number of RAMB8BWERs:                          0 out of     536    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of      12    0
  Number of ILOGIC2/ISERDES2s:                  10 out of     506    1
    Number used as ILOGIC2s:                    10
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     506    4
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  53 out of     506   10
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     384    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                           10 out of     180    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       4   25
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       6   33
    Number of LOCed PLL_ADVs:                    1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 43 secs 
Finished initial Timing Analysis.  REAL time: 44 secs 

WARNING:Par:288 - The signal
   Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/BU3/U0/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM8_RAMD_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM7_RAMD_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM6_RAMD_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM7_RAMD_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM8_RAMD_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM10_RAMD_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM4_RAMD_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM1_RAMD_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM10_RAMD_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM6_RAMD_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM9_RAMD_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM5_RAMD_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM2_RAMD_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM3_RAMD_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM9_RAMD_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM4_RAMD_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM3_RAMD_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM5_RAMD_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM1_RAMD_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM2_RAMD_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/BU3/U0/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 49788 unrouted;      REAL time: 51 secs 

Phase  2  : 42370 unrouted;      REAL time: 1 mins 1 secs 

Phase  3  : 17827 unrouted;      REAL time: 1 mins 39 secs 

Phase  4  : 18004 unrouted; (Setup:4373, Hold:13, Component Switching Limit:0)     REAL time: 1 mins 54 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:2202, Hold:13, Component Switching Limit:0)     REAL time: 2 mins 52 secs 

Phase  6  : 0 unrouted; (Setup:2052, Hold:13, Component Switching Limit:0)     REAL time: 3 mins 

Updating file: system.ncd with current fully routed design.

Phase  7  : 0 unrouted; (Setup:1858, Hold:13, Component Switching Limit:0)     REAL time: 5 mins 17 secs 

Phase  8  : 0 unrouted; (Setup:1858, Hold:13, Component Switching Limit:0)     REAL time: 5 mins 17 secs 

Phase  9  : 0 unrouted; (Setup:1858, Hold:0, Component Switching Limit:0)     REAL time: 5 mins 18 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 5 mins 24 secs 
Total REAL time to Router completion: 5 mins 24 secs 
Total CPU time to Router completion: 5 mins 33 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************
WARNING:ParHelpers:81 - 
   The following Clock signals have USELOWSKEWLINES constraint
   specified. The router was not able to completely route using
   the LOW SKEW resources. Check the timing report to verify the
   delay and skew for this net.
Net Name: Ethernet_Lite_RX_CLK_IBUF

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 |  BUFGMUX_X2Y2| No   | 1798 |  0.201     |  1.856      |
+---------------------+--------------+------+------+------------+-------------+
|  clk_50_0000MHzPLL0 |  BUFGMUX_X2Y3| No   |  687 |  0.777     |  2.431      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk | BUFGMUX_X3Y13| No   |   64 |  0.103     |  1.761      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  5.718     | 10.676      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_Lite_RX_CLK |              |      |      |            |             |
|               _IBUF |         Local|      |   16 |  0.879     |  5.915      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_Lite/Ethern |              |      |      |            |             |
|et_Lite/phy_tx_clk_i |              |      |      |            |             |
|                     |         Local|      |   18 |  1.572     |  4.900      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR3/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   35 |  0.706     |  2.288      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR3/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.723     |  2.305      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR3/MCB_DDR3/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR3/MCB_DDR3/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR3/MCB_DDR3/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR3/MCB_DDR3/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR3/MCB_DDR3/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_Lite_IP2INT |              |      |      |            |             |
|              C_Irpt |         Local|      |    1 |  0.000     |  1.816      |
+---------------------+--------------+------+------+------------+-------------+
|axi_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.733      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 5

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.001ns|     1.599ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.001ns|     1.599ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 5 PHASE 0.8 ns HIG |             |            |            |        |            
  H         50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_1_clock_generator_1_SI | SETUP       |     0.007ns|     9.993ns|       0|           0
  G_PLL0_CLKOUT3 = PERIOD TIMEGRP         " | HOLD        |     0.274ns|            |       0|           0
  clock_generator_1_clock_generator_1_SIG_P |             |            |            |        |            
  LL0_CLKOUT3" TS_sys_clk_pin         * 0.8 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     4.666ns|     3.334ns|       0|           0
  pin" 125 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_1_clock_generator_1_SI | SETUP       |     2.680ns|    17.320ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.277ns|            |       0|           0
  clock_generator_1_clock_generator_1_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.4 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_Lite_RX_CLK_IBUF" MAXSKEW = | NETSKEW     |     4.130ns|     1.870ns|       0|           0
   6 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_Lite/Ethernet_Lite/phy_tx_c | NETSKEW     |     4.263ns|     1.737ns|       0|           0
  lk_i" MAXSKEW = 6 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_Lite = MAXDELAY FROM TIM | MAXDELAY    |     6.140ns|     3.860ns|       0|           0
  EGRP "TXCLK_GRP_Ethernet_Lite" TO         |             |            |            |        |            
   TIMEGRP "PADS" 10 ns                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "Ethernet_Li | SETUP       |     6.877ns|    -0.877ns|       0|           0
  te_RX_CLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_SI0_sync_clock_conv_inbound | SETUP       |     9.668ns|    10.332ns|       0|           0
   = MAXDELAY FROM TIMEGRP         "axi4lit | HOLD        |     0.082ns|            |       0|           0
  e_0_SI0_clock_conv_ACLK_global" TO TIMEGR |             |            |            |        |            
  P         "axi4lite_0_SI0_clock_conv_othe |             |            |            |        |            
  rclk_local" 20 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_Lite/Ethernet_Lite/phy_tx_c | SETUP       |     9.822ns|    11.937ns|       0|           0
  lk_i" PERIOD = 40 ns HIGH 14 ns           | HOLD        |     0.332ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_Lite_RX_CLK_IBUF" PERIOD =  | SETUP       |    10.775ns|     9.214ns|       0|           0
  40 ns HIGH 14 ns                          | HOLD        |     0.361ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_SI0_sync_clock_conv_outboun | SETUP       |    10.919ns|     9.081ns|       0|           0
  d = MAXDELAY FROM TIMEGRP         "axi4li | HOLD        |     0.179ns|            |       0|           0
  te_0_SI0_clock_conv_otherclk_local" TO TI |             |            |            |        |            
  MEGRP         "axi4lite_0_SI0_clock_conv_ |             |            |            |        |            
  ACLK_global" 20 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_SI0_sync_clock_conv_intrans | N/A         |         N/A|         N/A|     N/A|         N/A
   = MAXDELAY FROM TIMEGRP         "axi4lit |             |            |            |        |            
  e_0_SI0_clock_conv_otherclk_global" TO TI |             |            |            |        |            
  MEGRP         "axi4lite_0_SI0_clock_conv_ |             |            |            |        |            
  ACLK_local" 20 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_SI0_sync_clock_conv_outtran | N/A         |         N/A|         N/A|     N/A|         N/A
  s = MAXDELAY FROM TIMEGRP         "axi4li |             |            |            |        |            
  te_0_SI0_clock_conv_ACLK_local" TO TIMEGR |             |            |            |        |            
  P         "axi4lite_0_SI0_clock_conv_othe |             |            |            |        |            
  rclk_global" 20 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     6.921ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR3_CALIB_DONE_SYNCH_pa | SETUP       |         N/A|     2.351ns|     N/A|           0
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR3_SYS_RST_SYNCH_path" | SETUP       |         N/A|     3.541ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     6.279ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     6.270ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     6.880ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     4.398ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     5.887ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      8.000ns|      3.334ns|      7.995ns|            0|            0|            0|      1931378|
| TS_clk_600_0000MHz180PLL0_nobu|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_1_clock_gen|     10.000ns|      9.993ns|          N/A|            0|            0|      1891127|            0|
| erator_1_SIG_PLL0_CLKOUT3     |             |             |             |             |             |             |             |
| TS_clock_generator_1_clock_gen|     20.000ns|     17.320ns|          N/A|            0|            0|        40251|            0|
| erator_1_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 40 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 5 mins 38 secs 
Total CPU time to PAR completion: 5 mins 39 secs 

Peak Memory Usage:  548 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 43
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.1 - Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx100.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx100, package fgg484, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.1 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx100,-2 (PRODUCTION 1.17 2011-02-03)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 1933775 paths, 2 nets, and 43447 connections

Design statistics:
   Minimum period:  17.320ns (Maximum frequency:  57.737MHz)
   Maximum path delay from/to any node:  10.332ns
   Maximum net skew:   1.870ns


Analysis completed Mon Jul 18 14:55:14 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 40 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.1 - Bitgen O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx100.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx100, package fgg484, speed -2
Opened constraints file system.pcf.

Mon Jul 18 14:55:27 2011

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGA
   CY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/BU3/U0/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Using_Victim_Ca
   che.victim_cache_I1/Mram_RAM8_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Using_Victim_Ca
   che.victim_cache_I1/Mram_RAM7_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Using_Victim_Ca
   che.victim_cache_I1/Mram_RAM6_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteBack.DCache_wb
   _I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM7_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteBack.DCache_wb
   _I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM8_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteBack.DCache_wb
   _I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM10_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteBack.DCache_wb
   _I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM4_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteBack.DCache_wb
   _I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM1_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Using_Victim_Ca
   che.victim_cache_I1/Mram_RAM10_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteBack.DCache_wb
   _I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM6_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteBack.DCache_wb
   _I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM9_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteBack.DCache_wb
   _I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM5_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteBack.DCache_wb
   _I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM2_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteBack.DCache_wb
   _I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM3_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Using_Victim_Ca
   che.victim_cache_I1/Mram_RAM9_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Using_Victim_Ca
   che.victim_cache_I1/Mram_RAM4_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Using_Victim_Ca
   che.victim_cache_I1/Mram_RAM3_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Using_Victim_Ca
   che.victim_cache_I1/Mram_RAM5_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Using_Victim_Ca
   che.victim_cache_I1/Mram_RAM1_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Using_Victim_Ca
   che.victim_cache_I1/Mram_RAM2_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGA
   CY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/BU3/U0/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
DRC detected 0 errors and 40 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
