

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out_0_x2'
================================================================
* Date:           Tue Sep  6 09:44:17 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.317 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4103|     4103|  13.675 us|  13.675 us|  4103|  4103|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                          Loop Name                                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L1_out_0_x2_loop_1_C_drain_IO_L1_out_0_x2_loop_2                                |     3073|     3073|         5|          3|          1|  1024|       yes|
        |- C_drain_IO_L1_out_0_x2_loop_4_C_drain_IO_L1_out_0_x2_loop_5_C_drain_IO_L1_out_0_x2_loop_6  |     1026|     1026|         4|          1|          1|  1024|       yes|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      285|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        2|      -|       32|       33|     -|
|Multiplexer          |        -|      -|        -|      261|     -|
|Register             |        -|      -|      454|       64|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        2|      0|      486|      643|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------------+--------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |                      Module                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+--------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |buf_data_split_V_U  |C_drain_IO_L1_out_boundary_0_x0_buf_data_split_V  |        0|  32|  33|    0|     2|   32|     1|           64|
    |local_C_V_U         |C_drain_IO_L1_out_boundary_0_x1_local_C_V         |        2|   0|   0|    0|   512|   64|     1|        32768|
    +--------------------+--------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                                                  |        2|  32|  33|    0|   514|   96|     2|        32832|
    +--------------------+--------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln16733_fu_523_p2              |         +|   0|  0|  16|           9|           9|
    |add_ln691_565_fu_367_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln691_566_fu_393_p2            |         +|   0|  0|  12|           4|           1|
    |add_ln691_567_fu_459_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln691_568_fu_534_p2            |         +|   0|  0|  13|           6|           1|
    |add_ln691_fu_292_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln890_252_fu_540_p2            |         +|   0|  0|  18|          11|           1|
    |add_ln890_253_fu_381_p2            |         +|   0|  0|  18|          11|           1|
    |add_ln890_fu_280_p2                |         +|   0|  0|  18|          11|           1|
    |and_ln16725_fu_445_p2              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp1_stage0_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage2_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp1_stage0_iter2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op101_read_state9     |       and|   0|  0|   2|           1|           1|
    |cmp_i_i53_fu_419_p2                |      icmp|   0|  0|   9|           4|           4|
    |cmp_i_i_mid1_fu_413_p2             |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln89052_fu_298_p2             |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_411_fu_387_p2           |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln890_412_fu_399_p2           |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln890_413_fu_439_p2           |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_fu_286_p2               |      icmp|   0|  0|  12|          11|          12|
    |ap_block_pp1_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |or_ln890_fu_465_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln16725_1_fu_425_p3         |    select|   0|  0|   2|           1|           1|
    |select_ln16725_2_fu_487_p3         |    select|   0|  0|   4|           1|           1|
    |select_ln16725_fu_405_p3           |    select|   0|  0|   5|           1|           1|
    |select_ln890_626_fu_312_p3         |    select|   0|  0|   7|           1|           7|
    |select_ln890_627_fu_451_p3         |    select|   0|  0|   4|           1|           4|
    |select_ln890_628_fu_471_p3         |    select|   0|  0|   6|           1|           1|
    |select_ln890_629_fu_495_p3         |    select|   0|  0|   4|           1|           4|
    |select_ln890_630_fu_511_p3         |    select|   0|  0|   5|           1|           5|
    |select_ln890_631_fu_546_p3         |    select|   0|  0|  11|           1|           1|
    |select_ln890_fu_304_p3             |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    |xor_ln16725_fu_433_p2              |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 285|         145|         114|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                        |  43|          8|    1|          8|
    |ap_done                                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3                          |   9|          2|    1|          2|
    |ap_phi_mux_c6_V_phi_fu_197_p4                    |   9|          2|    7|         14|
    |ap_phi_mux_c7_V_phi_fu_208_p4                    |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten_phi_fu_186_p4          |   9|          2|   11|         22|
    |ap_phi_reg_pp1_iter3_fifo_data_30_reg_270        |  14|          3|   64|        192|
    |buf_data_split_V_address0                        |  14|          3|    1|          3|
    |buf_data_split_V_d0                              |  14|          3|   32|         96|
    |c4_V_reg_226                                     |   9|          2|    4|          8|
    |c5_V_reg_248                                     |   9|          2|    5|         10|
    |c6_V_106_reg_259                                 |   9|          2|    6|         12|
    |c6_V_reg_193                                     |   9|          2|    7|         14|
    |c7_V_reg_204                                     |   9|          2|    5|         10|
    |fifo_C_drain_C_drain_IO_L1_out_0_11_x2120_blk_n  |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L1_out_0_12_x2121_blk_n  |   9|          2|    1|          2|
    |fifo_C_drain_PE_11_0_x294_blk_n                  |   9|          2|    1|          2|
    |indvar_flatten22_reg_215                         |   9|          2|   11|         22|
    |indvar_flatten8_reg_237                          |   9|          2|   11|         22|
    |indvar_flatten_reg_182                           |   9|          2|   11|         22|
    |local_C_V_address0                               |  14|          3|    9|         27|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            | 261|         56|  197|        506|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_ln691_565_reg_594                      |   5|   0|    5|          0|
    |add_ln890_reg_564                          |  11|   0|   11|          0|
    |ap_CS_fsm                                  |   7|   0|    7|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                    |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter1_fifo_data_30_reg_270  |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter2_fifo_data_30_reg_270  |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter3_fifo_data_30_reg_270  |  64|   0|   64|          0|
    |c4_V_reg_226                               |   4|   0|    4|          0|
    |c5_V_reg_248                               |   5|   0|    5|          0|
    |c6_V_106_reg_259                           |   6|   0|    6|          0|
    |c6_V_reg_193                               |   7|   0|    7|          0|
    |c7_V_reg_204                               |   5|   0|    5|          0|
    |icmp_ln890_411_reg_604                     |   1|   0|    1|          0|
    |icmp_ln890_reg_569                         |   1|   0|    1|          0|
    |icmp_ln890_reg_569_pp0_iter1_reg           |   1|   0|    1|          0|
    |indvar_flatten22_reg_215                   |  11|   0|   11|          0|
    |indvar_flatten8_reg_237                    |  11|   0|   11|          0|
    |indvar_flatten_reg_182                     |  11|   0|   11|          0|
    |local_C_V_addr_76_reg_622                  |   9|   0|    9|          0|
    |local_C_V_addr_reg_588                     |   9|   0|    9|          0|
    |local_C_V_addr_reg_588_pp0_iter1_reg       |   9|   0|    9|          0|
    |select_ln16725_1_reg_608                   |   1|   0|    1|          0|
    |select_ln890_626_reg_578                   |   7|   0|    7|          0|
    |select_ln890_reg_573                       |   5|   0|    5|          0|
    |trunc_ln890_reg_583                        |   1|   0|    1|          0|
    |icmp_ln890_411_reg_604                     |  64|  32|    1|          0|
    |select_ln16725_1_reg_608                   |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 454|  64|  328|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|                     RTL Ports                     | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+---------------------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                                             |   in|    1|  ap_ctrl_hs|                     C_drain_IO_L1_out_0_x2|  return value|
|ap_rst                                             |   in|    1|  ap_ctrl_hs|                     C_drain_IO_L1_out_0_x2|  return value|
|ap_start                                           |   in|    1|  ap_ctrl_hs|                     C_drain_IO_L1_out_0_x2|  return value|
|ap_done                                            |  out|    1|  ap_ctrl_hs|                     C_drain_IO_L1_out_0_x2|  return value|
|ap_continue                                        |   in|    1|  ap_ctrl_hs|                     C_drain_IO_L1_out_0_x2|  return value|
|ap_idle                                            |  out|    1|  ap_ctrl_hs|                     C_drain_IO_L1_out_0_x2|  return value|
|ap_ready                                           |  out|    1|  ap_ctrl_hs|                     C_drain_IO_L1_out_0_x2|  return value|
|fifo_C_drain_C_drain_IO_L1_out_0_12_x2121_dout     |   in|   64|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_12_x2121|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_12_x2121_empty_n  |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_12_x2121|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_12_x2121_read     |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_12_x2121|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_11_x2120_din      |  out|   64|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_11_x2120|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_11_x2120_full_n   |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_11_x2120|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_11_x2120_write    |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_11_x2120|       pointer|
|fifo_C_drain_PE_11_0_x294_dout                     |   in|   32|     ap_fifo|                  fifo_C_drain_PE_11_0_x294|       pointer|
|fifo_C_drain_PE_11_0_x294_empty_n                  |   in|    1|     ap_fifo|                  fifo_C_drain_PE_11_0_x294|       pointer|
|fifo_C_drain_PE_11_0_x294_read                     |  out|    1|     ap_fifo|                  fifo_C_drain_PE_11_0_x294|       pointer|
+---------------------------------------------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 2
  Pipeline-0 : II = 3, D = 5, States = { 2 3 4 5 6 }
  Pipeline-1 : II = 1, D = 4, States = { 8 10 9 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 8 
8 --> 12 10 
9 --> 11 
10 --> 9 
11 --> 8 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x2121, void @empty_24, i32 0, i32 0, void @empty_401, i32 0, i32 0, void @empty_401, void @empty_401, void @empty_401, i32 0, i32 0, i32 0, i32 0, void @empty_401, void @empty_401"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_0_11_x2120, void @empty_24, i32 0, i32 0, void @empty_401, i32 0, i32 0, void @empty_401, void @empty_401, void @empty_401, i32 0, i32 0, i32 0, i32 0, void @empty_401, void @empty_401"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_11_0_x294, void @empty_24, i32 0, i32 0, void @empty_401, i32 0, i32 0, void @empty_401, void @empty_401, void @empty_401, i32 0, i32 0, i32 0, i32 0, void @empty_401, void @empty_401"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.20ns)   --->   "%local_C_V = alloca i64 1" [./dut.cpp:16694]   --->   Operation 16 'alloca' 'local_C_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 17 [1/1] (0.69ns)   --->   "%buf_data_split_V = alloca i64 1" [./dut.cpp:16696]   --->   Operation 17 'alloca' 'buf_data_split_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln16694 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:16694]   --->   Operation 18 'specmemcore' 'specmemcore_ln16694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln16695 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:16695]   --->   Operation 19 'specmemcore' 'specmemcore_ln16695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr = getelementptr i32 %buf_data_split_V, i64 0, i64 1"   --->   Operation 20 'getelementptr' 'buf_data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_155 = getelementptr i32 %buf_data_split_V, i64 0, i64 0"   --->   Operation 21 'getelementptr' 'buf_data_split_V_addr_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%br_ln16702 = br void" [./dut.cpp:16702]   --->   Operation 22 'br' 'br_ln16702' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.21>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 0, void, i11 %add_ln890, void %.split11"   --->   Operation 23 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%c6_V = phi i7 0, void, i7 %select_ln890_626, void %.split11"   --->   Operation 24 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%c7_V = phi i5 0, void, i5 %add_ln691_565, void %.split11"   --->   Operation 25 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.73ns)   --->   "%add_ln890 = add i11 %indvar_flatten, i11 1"   --->   Operation 26 'add' 'add_ln890' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.61ns)   --->   "%icmp_ln890 = icmp_eq  i11 %indvar_flatten, i11 1024"   --->   Operation 27 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split11, void %.preheader.preheader.preheader"   --->   Operation 28 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.70ns)   --->   "%add_ln691 = add i7 %c6_V, i7 1"   --->   Operation 29 'add' 'add_ln691' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.63ns)   --->   "%icmp_ln89052 = icmp_eq  i5 %c7_V, i5 16"   --->   Operation 30 'icmp' 'icmp_ln89052' <Predicate = (!icmp_ln890)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.27ns)   --->   "%select_ln890 = select i1 %icmp_ln89052, i5 0, i5 %c7_V"   --->   Operation 31 'select' 'select_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.30ns)   --->   "%select_ln890_626 = select i1 %icmp_ln89052, i7 %add_ln691, i7 %c6_V"   --->   Operation 32 'select' 'select_ln890_626' <Predicate = (!icmp_ln890)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%conv_i113_mid2_v = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln890_626, i32 1, i32 5"   --->   Operation 33 'partselect' 'conv_i113_mid2_v' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln890 = trunc i7 %select_ln890_626"   --->   Operation 34 'trunc' 'trunc_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln890, i5 %conv_i113_mid2_v" [./dut.cpp:16708]   --->   Operation 35 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln16708 = zext i10 %tmp_s" [./dut.cpp:16708]   --->   Operation 36 'zext' 'zext_ln16708' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%local_C_V_addr = getelementptr i64 %local_C_V, i64 0, i64 %zext_ln16708" [./dut.cpp:16708]   --->   Operation 37 'getelementptr' 'local_C_V_addr' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.20ns)   --->   "%buf_data_V = load i9 %local_C_V_addr" [./dut.cpp:16708]   --->   Operation 38 'load' 'buf_data_V' <Predicate = (!icmp_ln890)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 3 <SV = 2> <Delay = 1.89>
ST_3 : Operation 39 [1/2] (1.20ns)   --->   "%buf_data_V = load i9 %local_C_V_addr" [./dut.cpp:16708]   --->   Operation 39 'load' 'buf_data_V' <Predicate = (!icmp_ln890)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i64 %buf_data_V"   --->   Operation 40 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.69ns)   --->   "%store_ln16710 = store i32 %trunc_ln674, i1 %buf_data_split_V_addr_155" [./dut.cpp:16710]   --->   Operation 41 'store' 'store_ln16710' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %buf_data_V, i32 32, i32 63"   --->   Operation 42 'partselect' 'p_Result_1' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.69ns)   --->   "%store_ln16710 = store i32 %p_Result_1, i1 %buf_data_split_V_addr" [./dut.cpp:16710]   --->   Operation 43 'store' 'store_ln16710' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i1 %trunc_ln890"   --->   Operation 44 'zext' 'zext_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.21ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_C_drain_PE_11_0_x294" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'read' 'tmp' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_156 = getelementptr i32 %buf_data_split_V, i64 0, i64 %zext_ln890"   --->   Operation 46 'getelementptr' 'buf_data_split_V_addr_156' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.69ns)   --->   "%store_ln16720 = store i32 %tmp, i1 %buf_data_split_V_addr_156" [./dut.cpp:16720]   --->   Operation 47 'store' 'store_ln16720' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 48 [1/1] (0.70ns)   --->   "%add_ln691_565 = add i5 %select_ln890, i5 1"   --->   Operation 48 'add' 'add_ln691_565' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 49 [2/2] (0.69ns)   --->   "%v2_V = load i1 %buf_data_split_V_addr_155"   --->   Operation 49 'load' 'v2_V' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 50 [2/2] (0.69ns)   --->   "%v1_V = load i1 %buf_data_split_V_addr"   --->   Operation 50 'load' 'v1_V' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 6 <SV = 5> <Delay = 1.89>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L1_out_0_x2_loop_1_C_drain_IO_L1_out_0_x2_loop_2_str"   --->   Operation 51 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln16704 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_401" [./dut.cpp:16704]   --->   Operation 53 'specpipeline' 'specpipeline_ln16704' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln16704 = specloopname void @_ssdm_op_SpecLoopName, void @empty_416" [./dut.cpp:16704]   --->   Operation 54 'specloopname' 'specloopname_ln16704' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 55 [1/2] (0.69ns)   --->   "%v2_V = load i1 %buf_data_split_V_addr_155"   --->   Operation 55 'load' 'v2_V' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 56 [1/2] (0.69ns)   --->   "%v1_V = load i1 %buf_data_split_V_addr"   --->   Operation 56 'load' 'v1_V' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %v1_V, i32 %v2_V"   --->   Operation 57 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (1.20ns)   --->   "%store_ln16722 = store i64 %p_Result_s, i9 %local_C_V_addr" [./dut.cpp:16722]   --->   Operation 58 'store' 'store_ln16722' <Predicate = (!icmp_ln890)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 59 'br' 'br_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.38>
ST_7 : Operation 60 [1/1] (0.38ns)   --->   "%br_ln16725 = br void %.preheader.preheader" [./dut.cpp:16725]   --->   Operation 60 'br' 'br_ln16725' <Predicate = true> <Delay = 0.38>

State 8 <SV = 3> <Delay = 2.31>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%indvar_flatten22 = phi i11 %add_ln890_253, void, i11 0, void %.preheader.preheader.preheader"   --->   Operation 61 'phi' 'indvar_flatten22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %select_ln890_627, void, i4 11, void %.preheader.preheader.preheader"   --->   Operation 62 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%indvar_flatten8 = phi i11 %select_ln890_631, void, i11 0, void %.preheader.preheader.preheader"   --->   Operation 63 'phi' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %select_ln890_630, void, i5 0, void %.preheader.preheader.preheader"   --->   Operation 64 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%c6_V_106 = phi i6 %add_ln691_568, void, i6 0, void %.preheader.preheader.preheader"   --->   Operation 65 'phi' 'c6_V_106' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.73ns)   --->   "%add_ln890_253 = add i11 %indvar_flatten22, i11 1"   --->   Operation 66 'add' 'add_ln890_253' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.61ns)   --->   "%icmp_ln890_411 = icmp_eq  i11 %indvar_flatten22, i11 1024"   --->   Operation 67 'icmp' 'icmp_ln890_411' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_411, void %.preheader, void"   --->   Operation 68 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.70ns)   --->   "%add_ln691_566 = add i4 %c4_V, i4 1"   --->   Operation 69 'add' 'add_ln691_566' <Predicate = (!icmp_ln890_411)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L1_out_0_x2_loop_4_C_drain_IO_L1_out_0_x2_loop_5_C_drain_IO_L1_out_0_x2_loop_6_str"   --->   Operation 70 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_411)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 71 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_411)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.61ns)   --->   "%icmp_ln890_412 = icmp_eq  i11 %indvar_flatten8, i11 512"   --->   Operation 72 'icmp' 'icmp_ln890_412' <Predicate = (!icmp_ln890_411)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.27ns)   --->   "%select_ln16725 = select i1 %icmp_ln890_412, i5 0, i5 %c5_V" [./dut.cpp:16725]   --->   Operation 73 'select' 'select_ln16725' <Predicate = (!icmp_ln890_411)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.65ns)   --->   "%cmp_i_i_mid1 = icmp_eq  i4 %add_ln691_566, i4 11"   --->   Operation 74 'icmp' 'cmp_i_i_mid1' <Predicate = (!icmp_ln890_411)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.65ns)   --->   "%cmp_i_i53 = icmp_eq  i4 %c4_V, i4 11"   --->   Operation 75 'icmp' 'cmp_i_i53' <Predicate = (!icmp_ln890_411)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.27ns)   --->   "%select_ln16725_1 = select i1 %icmp_ln890_412, i1 %cmp_i_i_mid1, i1 %cmp_i_i53" [./dut.cpp:16725]   --->   Operation 76 'select' 'select_ln16725_1' <Predicate = (!icmp_ln890_411)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln16725)   --->   "%xor_ln16725 = xor i1 %icmp_ln890_412, i1 1" [./dut.cpp:16725]   --->   Operation 77 'xor' 'xor_ln16725' <Predicate = (!icmp_ln890_411)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.61ns)   --->   "%icmp_ln890_413 = icmp_eq  i6 %c6_V_106, i6 32"   --->   Operation 78 'icmp' 'icmp_ln890_413' <Predicate = (!icmp_ln890_411)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln16725 = and i1 %icmp_ln890_413, i1 %xor_ln16725" [./dut.cpp:16725]   --->   Operation 79 'and' 'and_ln16725' <Predicate = (!icmp_ln890_411)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.35ns)   --->   "%select_ln890_627 = select i1 %icmp_ln890_412, i4 %add_ln691_566, i4 %c4_V"   --->   Operation 80 'select' 'select_ln890_627' <Predicate = (!icmp_ln890_411)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.70ns)   --->   "%add_ln691_567 = add i5 %select_ln16725, i5 1"   --->   Operation 81 'add' 'add_ln691_567' <Predicate = (!icmp_ln890_411)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L1_out_0_x2_loop_5_C_drain_IO_L1_out_0_x2_loop_6_str"   --->   Operation 82 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_411)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_628)   --->   "%or_ln890 = or i1 %and_ln16725, i1 %icmp_ln890_412"   --->   Operation 83 'or' 'or_ln890' <Predicate = (!icmp_ln890_411)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln890_628 = select i1 %or_ln890, i6 0, i6 %c6_V_106"   --->   Operation 84 'select' 'select_ln890_628' <Predicate = (!icmp_ln890_411)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln16733)   --->   "%trunc_ln16733 = trunc i5 %add_ln691_567" [./dut.cpp:16733]   --->   Operation 85 'trunc' 'trunc_ln16733' <Predicate = (!icmp_ln890_411)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln16733)   --->   "%trunc_ln16733_1 = trunc i5 %c5_V" [./dut.cpp:16733]   --->   Operation 86 'trunc' 'trunc_ln16733_1' <Predicate = (!icmp_ln890_411)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln16733)   --->   "%select_ln16725_2 = select i1 %icmp_ln890_412, i4 0, i4 %trunc_ln16733_1" [./dut.cpp:16725]   --->   Operation 87 'select' 'select_ln16725_2' <Predicate = (!icmp_ln890_411)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln16733)   --->   "%select_ln890_629 = select i1 %and_ln16725, i4 %trunc_ln16733, i4 %select_ln16725_2"   --->   Operation 88 'select' 'select_ln890_629' <Predicate = (!icmp_ln890_411)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln16733)   --->   "%tmp_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %select_ln890_629, i5 0"   --->   Operation 89 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln890_411)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.27ns)   --->   "%select_ln890_630 = select i1 %and_ln16725, i5 %add_ln691_567, i5 %select_ln16725"   --->   Operation 90 'select' 'select_ln890_630' <Predicate = (!icmp_ln890_411)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node add_ln16733)   --->   "%zext_ln16733 = zext i6 %select_ln890_628" [./dut.cpp:16733]   --->   Operation 91 'zext' 'zext_ln16733' <Predicate = (!icmp_ln890_411)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln16733 = add i9 %tmp_cast, i9 %zext_ln16733" [./dut.cpp:16733]   --->   Operation 92 'add' 'add_ln16733' <Predicate = (!icmp_ln890_411)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln16733_1 = zext i9 %add_ln16733" [./dut.cpp:16733]   --->   Operation 93 'zext' 'zext_ln16733_1' <Predicate = (!icmp_ln890_411)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%local_C_V_addr_76 = getelementptr i64 %local_C_V, i64 0, i64 %zext_ln16733_1" [./dut.cpp:16733]   --->   Operation 94 'getelementptr' 'local_C_V_addr_76' <Predicate = (!icmp_ln890_411)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%specpipeline_ln16730 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_401" [./dut.cpp:16730]   --->   Operation 95 'specpipeline' 'specpipeline_ln16730' <Predicate = (!icmp_ln890_411)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln16730 = specloopname void @_ssdm_op_SpecLoopName, void @empty_412" [./dut.cpp:16730]   --->   Operation 96 'specloopname' 'specloopname_ln16730' <Predicate = (!icmp_ln890_411)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln16732 = br i1 %select_ln16725_1, void, void" [./dut.cpp:16732]   --->   Operation 97 'br' 'br_ln16732' <Predicate = (!icmp_ln890_411)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.70ns)   --->   "%add_ln691_568 = add i6 %select_ln890_628, i6 1"   --->   Operation 98 'add' 'add_ln691_568' <Predicate = (!icmp_ln890_411)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.73ns)   --->   "%add_ln890_252 = add i11 %indvar_flatten8, i11 1"   --->   Operation 99 'add' 'add_ln890_252' <Predicate = (!icmp_ln890_411)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.30ns)   --->   "%select_ln890_631 = select i1 %icmp_ln890_412, i11 1, i11 %add_ln890_252"   --->   Operation 100 'select' 'select_ln890_631' <Predicate = (!icmp_ln890_411)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 5> <Delay = 1.21>
ST_9 : Operation 101 [1/1] (1.21ns)   --->   "%tmp_1490 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x2121" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 101 'read' 'tmp_1490' <Predicate = (!icmp_ln890_411 & !select_ln16725_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_9 : Operation 102 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 102 'br' 'br_ln0' <Predicate = (!icmp_ln890_411 & !select_ln16725_1)> <Delay = 0.38>
ST_9 : Operation 103 [1/2] (1.20ns)   --->   "%local_C_V_load = load i9 %local_C_V_addr_76" [./dut.cpp:16733]   --->   Operation 103 'load' 'local_C_V_load' <Predicate = (!icmp_ln890_411 & select_ln16725_1)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_9 : Operation 104 [1/1] (0.38ns)   --->   "%br_ln16734 = br void" [./dut.cpp:16734]   --->   Operation 104 'br' 'br_ln16734' <Predicate = (!icmp_ln890_411 & select_ln16725_1)> <Delay = 0.38>

State 10 <SV = 4> <Delay = 1.20>
ST_10 : Operation 105 [2/2] (1.20ns)   --->   "%local_C_V_load = load i9 %local_C_V_addr_76" [./dut.cpp:16733]   --->   Operation 105 'load' 'local_C_V_load' <Predicate = (!icmp_ln890_411 & select_ln16725_1)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 11 <SV = 6> <Delay = 1.21>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%fifo_data_30 = phi i64 %local_C_V_load, void, i64 %tmp_1490, void"   --->   Operation 106 'phi' 'fifo_data_30' <Predicate = (!icmp_ln890_411)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_11_x2120, i64 %fifo_data_30" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 107 'write' 'write_ln174' <Predicate = (!icmp_ln890_411)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 108 'br' 'br_ln0' <Predicate = (!icmp_ln890_411)> <Delay = 0.00>

State 12 <SV = 4> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln16741 = ret" [./dut.cpp:16741]   --->   Operation 109 'ret' 'ret_ln16741' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_0_12_x2121]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_0_11_x2120]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_PE_11_0_x294]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0         (specinterface    ) [ 0000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000]
local_C_V                 (alloca           ) [ 0011111111110]
buf_data_split_V          (alloca           ) [ 0011111000000]
specmemcore_ln16694       (specmemcore      ) [ 0000000000000]
specmemcore_ln16695       (specmemcore      ) [ 0000000000000]
buf_data_split_V_addr     (getelementptr    ) [ 0011111000000]
buf_data_split_V_addr_155 (getelementptr    ) [ 0011111000000]
br_ln16702                (br               ) [ 0111111000000]
indvar_flatten            (phi              ) [ 0010000000000]
c6_V                      (phi              ) [ 0010000000000]
c7_V                      (phi              ) [ 0010000000000]
add_ln890                 (add              ) [ 0111111000000]
icmp_ln890                (icmp             ) [ 0011111000000]
br_ln890                  (br               ) [ 0000000000000]
add_ln691                 (add              ) [ 0000000000000]
icmp_ln89052              (icmp             ) [ 0000000000000]
select_ln890              (select           ) [ 0001100000000]
select_ln890_626          (select           ) [ 0111111000000]
conv_i113_mid2_v          (partselect       ) [ 0000000000000]
trunc_ln890               (trunc            ) [ 0001100000000]
tmp_s                     (bitconcatenate   ) [ 0000000000000]
zext_ln16708              (zext             ) [ 0000000000000]
local_C_V_addr            (getelementptr    ) [ 0011111000000]
buf_data_V                (load             ) [ 0000000000000]
trunc_ln674               (trunc            ) [ 0000000000000]
store_ln16710             (store            ) [ 0000000000000]
p_Result_1                (partselect       ) [ 0000000000000]
store_ln16710             (store            ) [ 0000000000000]
zext_ln890                (zext             ) [ 0000000000000]
tmp                       (read             ) [ 0000000000000]
buf_data_split_V_addr_156 (getelementptr    ) [ 0000000000000]
store_ln16720             (store            ) [ 0000000000000]
add_ln691_565             (add              ) [ 0111011000000]
specloopname_ln0          (specloopname     ) [ 0000000000000]
speclooptripcount_ln0     (speclooptripcount) [ 0000000000000]
specpipeline_ln16704      (specpipeline     ) [ 0000000000000]
specloopname_ln16704      (specloopname     ) [ 0000000000000]
v2_V                      (load             ) [ 0000000000000]
v1_V                      (load             ) [ 0000000000000]
p_Result_s                (bitconcatenate   ) [ 0000000000000]
store_ln16722             (store            ) [ 0000000000000]
br_ln0                    (br               ) [ 0111111000000]
br_ln16725                (br               ) [ 0000000111110]
indvar_flatten22          (phi              ) [ 0000000010000]
c4_V                      (phi              ) [ 0000000010000]
indvar_flatten8           (phi              ) [ 0000000010000]
c5_V                      (phi              ) [ 0000000010000]
c6_V_106                  (phi              ) [ 0000000010000]
add_ln890_253             (add              ) [ 0000000111110]
icmp_ln890_411            (icmp             ) [ 0000000011110]
br_ln890                  (br               ) [ 0000000000000]
add_ln691_566             (add              ) [ 0000000000000]
specloopname_ln0          (specloopname     ) [ 0000000000000]
speclooptripcount_ln0     (speclooptripcount) [ 0000000000000]
icmp_ln890_412            (icmp             ) [ 0000000000000]
select_ln16725            (select           ) [ 0000000000000]
cmp_i_i_mid1              (icmp             ) [ 0000000000000]
cmp_i_i53                 (icmp             ) [ 0000000000000]
select_ln16725_1          (select           ) [ 0000000011110]
xor_ln16725               (xor              ) [ 0000000000000]
icmp_ln890_413            (icmp             ) [ 0000000000000]
and_ln16725               (and              ) [ 0000000000000]
select_ln890_627          (select           ) [ 0000000111110]
add_ln691_567             (add              ) [ 0000000000000]
specloopname_ln0          (specloopname     ) [ 0000000000000]
or_ln890                  (or               ) [ 0000000000000]
select_ln890_628          (select           ) [ 0000000000000]
trunc_ln16733             (trunc            ) [ 0000000000000]
trunc_ln16733_1           (trunc            ) [ 0000000000000]
select_ln16725_2          (select           ) [ 0000000000000]
select_ln890_629          (select           ) [ 0000000000000]
tmp_cast                  (bitconcatenate   ) [ 0000000000000]
select_ln890_630          (select           ) [ 0000000111110]
zext_ln16733              (zext             ) [ 0000000000000]
add_ln16733               (add              ) [ 0000000000000]
zext_ln16733_1            (zext             ) [ 0000000000000]
local_C_V_addr_76         (getelementptr    ) [ 0000000011100]
specpipeline_ln16730      (specpipeline     ) [ 0000000000000]
specloopname_ln16730      (specloopname     ) [ 0000000000000]
br_ln16732                (br               ) [ 0000000000000]
add_ln691_568             (add              ) [ 0000000111110]
add_ln890_252             (add              ) [ 0000000000000]
select_ln890_631          (select           ) [ 0000000111110]
tmp_1490                  (read             ) [ 0000000011110]
br_ln0                    (br               ) [ 0000000011110]
local_C_V_load            (load             ) [ 0000000011110]
br_ln16734                (br               ) [ 0000000011110]
fifo_data_30              (phi              ) [ 0000000010010]
write_ln174               (write            ) [ 0000000000000]
br_ln0                    (br               ) [ 0000000111110]
ret_ln16741               (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_0_12_x2121">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_12_x2121"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_0_11_x2120">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_11_x2120"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_C_drain_PE_11_0_x294">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_PE_11_0_x294"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_401"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_0_x2_loop_1_C_drain_IO_L1_out_0_x2_loop_2_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_416"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_0_x2_loop_4_C_drain_IO_L1_out_0_x2_loop_5_C_drain_IO_L1_out_0_x2_loop_6_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_0_x2_loop_5_C_drain_IO_L1_out_0_x2_loop_6_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_412"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="local_C_V_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_C_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="buf_data_split_V_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_data_split_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_1490_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1490/9 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln174_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="0" index="2" bw="64" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/11 "/>
</bind>
</comp>

<comp id="127" class="1004" name="buf_data_split_V_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="1" slack="0"/>
<pin id="131" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_split_V_addr/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="buf_data_split_V_addr_155_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="1" slack="0"/>
<pin id="139" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_split_V_addr_155/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="local_C_V_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="10" slack="0"/>
<pin id="147" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_V_addr/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="9" slack="0"/>
<pin id="151" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="4"/>
<pin id="172" dir="0" index="4" bw="9" slack="0"/>
<pin id="173" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="174" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="64" slack="0"/>
<pin id="175" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="buf_data_V/2 store_ln16722/6 local_C_V_load/10 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="0" index="2" bw="0" slack="2"/>
<pin id="160" dir="0" index="4" bw="1" slack="0"/>
<pin id="161" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="162" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="0"/>
<pin id="163" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln16710/3 store_ln16710/3 store_ln16720/4 v2_V/5 v1_V/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="buf_data_split_V_addr_156_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_split_V_addr_156/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="local_C_V_addr_76_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="9" slack="0"/>
<pin id="180" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_V_addr_76/8 "/>
</bind>
</comp>

<comp id="182" class="1005" name="indvar_flatten_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="11" slack="1"/>
<pin id="184" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="indvar_flatten_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="11" slack="0"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="193" class="1005" name="c6_V_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="7" slack="1"/>
<pin id="195" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="c6_V_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="7" slack="0"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/2 "/>
</bind>
</comp>

<comp id="204" class="1005" name="c7_V_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="5" slack="1"/>
<pin id="206" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="c7_V_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="5" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/2 "/>
</bind>
</comp>

<comp id="215" class="1005" name="indvar_flatten22_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="11" slack="1"/>
<pin id="217" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten22 (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="indvar_flatten22_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="11" slack="0"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="1" slack="1"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten22/8 "/>
</bind>
</comp>

<comp id="226" class="1005" name="c4_V_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="1"/>
<pin id="228" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="c4_V_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="4" slack="1"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/8 "/>
</bind>
</comp>

<comp id="237" class="1005" name="indvar_flatten8_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="11" slack="1"/>
<pin id="239" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten8 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="indvar_flatten8_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="11" slack="0"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="1" slack="1"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten8/8 "/>
</bind>
</comp>

<comp id="248" class="1005" name="c5_V_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="5" slack="1"/>
<pin id="250" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="c5_V_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="0"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="1" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/8 "/>
</bind>
</comp>

<comp id="259" class="1005" name="c6_V_106_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="1"/>
<pin id="261" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c6_V_106 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="c6_V_106_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="6" slack="0"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="1" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V_106/8 "/>
</bind>
</comp>

<comp id="270" class="1005" name="fifo_data_30_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="272" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="fifo_data_30 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="fifo_data_30_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="1"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="64" slack="1"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fifo_data_30/11 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln890_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="11" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln890_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="11" slack="0"/>
<pin id="288" dir="0" index="1" bw="11" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln691_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="7" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln89052_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="0"/>
<pin id="300" dir="0" index="1" bw="5" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89052/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="select_ln890_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="5" slack="0"/>
<pin id="307" dir="0" index="2" bw="5" slack="0"/>
<pin id="308" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="select_ln890_626_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="7" slack="0"/>
<pin id="315" dir="0" index="2" bw="7" slack="0"/>
<pin id="316" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_626/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="conv_i113_mid2_v_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="0"/>
<pin id="322" dir="0" index="1" bw="7" slack="0"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="0" index="3" bw="4" slack="0"/>
<pin id="325" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="conv_i113_mid2_v/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="trunc_ln890_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="7" slack="0"/>
<pin id="332" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln890/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_s_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="0"/>
<pin id="336" dir="0" index="1" bw="5" slack="0"/>
<pin id="337" dir="0" index="2" bw="5" slack="0"/>
<pin id="338" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln16708_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="10" slack="0"/>
<pin id="344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16708/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="trunc_ln674_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="0"/>
<pin id="349" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="p_Result_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="64" slack="0"/>
<pin id="355" dir="0" index="2" bw="7" slack="0"/>
<pin id="356" dir="0" index="3" bw="7" slack="0"/>
<pin id="357" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln890_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="2"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="add_ln691_565_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="2"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_565/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="p_Result_s_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="0" index="2" bw="32" slack="0"/>
<pin id="376" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="add_ln890_253_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="11" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_253/8 "/>
</bind>
</comp>

<comp id="387" class="1004" name="icmp_ln890_411_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="11" slack="0"/>
<pin id="389" dir="0" index="1" bw="11" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_411/8 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln691_566_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_566/8 "/>
</bind>
</comp>

<comp id="399" class="1004" name="icmp_ln890_412_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="11" slack="0"/>
<pin id="401" dir="0" index="1" bw="11" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_412/8 "/>
</bind>
</comp>

<comp id="405" class="1004" name="select_ln16725_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="5" slack="0"/>
<pin id="408" dir="0" index="2" bw="5" slack="0"/>
<pin id="409" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16725/8 "/>
</bind>
</comp>

<comp id="413" class="1004" name="cmp_i_i_mid1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="0"/>
<pin id="415" dir="0" index="1" bw="4" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i_mid1/8 "/>
</bind>
</comp>

<comp id="419" class="1004" name="cmp_i_i53_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="0"/>
<pin id="421" dir="0" index="1" bw="4" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i53/8 "/>
</bind>
</comp>

<comp id="425" class="1004" name="select_ln16725_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16725_1/8 "/>
</bind>
</comp>

<comp id="433" class="1004" name="xor_ln16725_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln16725/8 "/>
</bind>
</comp>

<comp id="439" class="1004" name="icmp_ln890_413_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="6" slack="0"/>
<pin id="441" dir="0" index="1" bw="6" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_413/8 "/>
</bind>
</comp>

<comp id="445" class="1004" name="and_ln16725_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln16725/8 "/>
</bind>
</comp>

<comp id="451" class="1004" name="select_ln890_627_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="4" slack="0"/>
<pin id="454" dir="0" index="2" bw="4" slack="0"/>
<pin id="455" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_627/8 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln691_567_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="5" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_567/8 "/>
</bind>
</comp>

<comp id="465" class="1004" name="or_ln890_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln890/8 "/>
</bind>
</comp>

<comp id="471" class="1004" name="select_ln890_628_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="6" slack="0"/>
<pin id="474" dir="0" index="2" bw="6" slack="0"/>
<pin id="475" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_628/8 "/>
</bind>
</comp>

<comp id="479" class="1004" name="trunc_ln16733_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="5" slack="0"/>
<pin id="481" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16733/8 "/>
</bind>
</comp>

<comp id="483" class="1004" name="trunc_ln16733_1_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="5" slack="0"/>
<pin id="485" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16733_1/8 "/>
</bind>
</comp>

<comp id="487" class="1004" name="select_ln16725_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="4" slack="0"/>
<pin id="490" dir="0" index="2" bw="4" slack="0"/>
<pin id="491" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16725_2/8 "/>
</bind>
</comp>

<comp id="495" class="1004" name="select_ln890_629_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="4" slack="0"/>
<pin id="498" dir="0" index="2" bw="4" slack="0"/>
<pin id="499" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_629/8 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_cast_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="9" slack="0"/>
<pin id="505" dir="0" index="1" bw="4" slack="0"/>
<pin id="506" dir="0" index="2" bw="1" slack="0"/>
<pin id="507" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/8 "/>
</bind>
</comp>

<comp id="511" class="1004" name="select_ln890_630_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="5" slack="0"/>
<pin id="514" dir="0" index="2" bw="5" slack="0"/>
<pin id="515" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_630/8 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln16733_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="6" slack="0"/>
<pin id="521" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16733/8 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln16733_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="9" slack="0"/>
<pin id="525" dir="0" index="1" bw="6" slack="0"/>
<pin id="526" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16733/8 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_ln16733_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="9" slack="0"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16733_1/8 "/>
</bind>
</comp>

<comp id="534" class="1004" name="add_ln691_568_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="6" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_568/8 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln890_252_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="11" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_252/8 "/>
</bind>
</comp>

<comp id="546" class="1004" name="select_ln890_631_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="11" slack="0"/>
<pin id="549" dir="0" index="2" bw="11" slack="0"/>
<pin id="550" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_631/8 "/>
</bind>
</comp>

<comp id="554" class="1005" name="buf_data_split_V_addr_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="2"/>
<pin id="556" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="buf_data_split_V_addr "/>
</bind>
</comp>

<comp id="559" class="1005" name="buf_data_split_V_addr_155_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="2"/>
<pin id="561" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="buf_data_split_V_addr_155 "/>
</bind>
</comp>

<comp id="564" class="1005" name="add_ln890_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="11" slack="0"/>
<pin id="566" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="569" class="1005" name="icmp_ln890_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="1"/>
<pin id="571" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="573" class="1005" name="select_ln890_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="5" slack="2"/>
<pin id="575" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="select_ln890 "/>
</bind>
</comp>

<comp id="578" class="1005" name="select_ln890_626_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="7" slack="0"/>
<pin id="580" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_626 "/>
</bind>
</comp>

<comp id="583" class="1005" name="trunc_ln890_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="2"/>
<pin id="585" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln890 "/>
</bind>
</comp>

<comp id="588" class="1005" name="local_C_V_addr_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="9" slack="1"/>
<pin id="590" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_addr "/>
</bind>
</comp>

<comp id="594" class="1005" name="add_ln691_565_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="5" slack="1"/>
<pin id="596" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_565 "/>
</bind>
</comp>

<comp id="599" class="1005" name="add_ln890_253_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="11" slack="0"/>
<pin id="601" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_253 "/>
</bind>
</comp>

<comp id="604" class="1005" name="icmp_ln890_411_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="1"/>
<pin id="606" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_411 "/>
</bind>
</comp>

<comp id="608" class="1005" name="select_ln16725_1_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="1"/>
<pin id="610" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln16725_1 "/>
</bind>
</comp>

<comp id="612" class="1005" name="select_ln890_627_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="4" slack="0"/>
<pin id="614" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_627 "/>
</bind>
</comp>

<comp id="617" class="1005" name="select_ln890_630_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="5" slack="0"/>
<pin id="619" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_630 "/>
</bind>
</comp>

<comp id="622" class="1005" name="local_C_V_addr_76_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="9" slack="1"/>
<pin id="624" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_addr_76 "/>
</bind>
</comp>

<comp id="627" class="1005" name="add_ln691_568_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="6" slack="0"/>
<pin id="629" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_568 "/>
</bind>
</comp>

<comp id="632" class="1005" name="select_ln890_631_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="11" slack="0"/>
<pin id="634" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_631 "/>
</bind>
</comp>

<comp id="637" class="1005" name="tmp_1490_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="64" slack="1"/>
<pin id="639" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1490 "/>
</bind>
</comp>

<comp id="642" class="1005" name="local_C_V_load_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="64" slack="1"/>
<pin id="644" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="54" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="96" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="98" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="104" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="140"><net_src comp="104" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="154"><net_src comp="143" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="170"><net_src comp="108" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="171"><net_src comp="164" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="26" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="26" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="229"><net_src comp="72" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="240"><net_src comp="26" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="251"><net_src comp="30" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="262"><net_src comp="74" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="279"><net_src comp="273" pin="4"/><net_sink comp="120" pin=2"/></net>

<net id="284"><net_src comp="186" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="32" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="186" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="34" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="197" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="36" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="208" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="38" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="298" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="30" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="208" pin="4"/><net_sink comp="304" pin=2"/></net>

<net id="317"><net_src comp="298" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="292" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="197" pin="4"/><net_sink comp="312" pin=2"/></net>

<net id="326"><net_src comp="40" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="312" pin="3"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="42" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="44" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="333"><net_src comp="312" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="46" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="304" pin="3"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="320" pin="4"/><net_sink comp="334" pin=2"/></net>

<net id="345"><net_src comp="334" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="350"><net_src comp="149" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="155" pin=4"/></net>

<net id="358"><net_src comp="48" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="149" pin="3"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="50" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="361"><net_src comp="52" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="362"><net_src comp="352" pin="4"/><net_sink comp="155" pin=1"/></net>

<net id="366"><net_src comp="363" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="371"><net_src comp="56" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="70" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="155" pin="3"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="155" pin="7"/><net_sink comp="372" pin=2"/></net>

<net id="380"><net_src comp="372" pin="3"/><net_sink comp="149" pin=4"/></net>

<net id="385"><net_src comp="219" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="32" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="219" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="34" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="230" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="76" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="241" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="80" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="410"><net_src comp="399" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="30" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="252" pin="4"/><net_sink comp="405" pin=2"/></net>

<net id="417"><net_src comp="393" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="72" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="230" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="72" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="430"><net_src comp="399" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="413" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="419" pin="2"/><net_sink comp="425" pin=2"/></net>

<net id="437"><net_src comp="399" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="82" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="263" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="84" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="439" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="433" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="456"><net_src comp="399" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="393" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="230" pin="4"/><net_sink comp="451" pin=2"/></net>

<net id="463"><net_src comp="405" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="56" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="445" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="399" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="476"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="74" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="263" pin="4"/><net_sink comp="471" pin=2"/></net>

<net id="482"><net_src comp="459" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="252" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="492"><net_src comp="399" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="88" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="483" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="500"><net_src comp="445" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="479" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="487" pin="3"/><net_sink comp="495" pin=2"/></net>

<net id="508"><net_src comp="90" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="495" pin="3"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="30" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="516"><net_src comp="445" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="459" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="405" pin="3"/><net_sink comp="511" pin=2"/></net>

<net id="522"><net_src comp="471" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="503" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="519" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="523" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="538"><net_src comp="471" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="94" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="241" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="32" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="551"><net_src comp="399" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="32" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="540" pin="2"/><net_sink comp="546" pin=2"/></net>

<net id="557"><net_src comp="127" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="562"><net_src comp="135" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="567"><net_src comp="280" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="572"><net_src comp="286" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="304" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="581"><net_src comp="312" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="586"><net_src comp="330" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="591"><net_src comp="143" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="593"><net_src comp="588" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="597"><net_src comp="367" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="602"><net_src comp="381" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="607"><net_src comp="387" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="425" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="451" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="620"><net_src comp="511" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="625"><net_src comp="176" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="630"><net_src comp="534" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="635"><net_src comp="546" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="640"><net_src comp="114" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="645"><net_src comp="149" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="273" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_drain_C_drain_IO_L1_out_0_11_x2120 | {11 }
 - Input state : 
	Port: C_drain_IO_L1_out_0_x2 : fifo_C_drain_C_drain_IO_L1_out_0_12_x2121 | {9 }
	Port: C_drain_IO_L1_out_0_x2 : fifo_C_drain_PE_11_0_x294 | {4 }
  - Chain level:
	State 1
		specmemcore_ln16694 : 1
		specmemcore_ln16695 : 1
		buf_data_split_V_addr : 1
		buf_data_split_V_addr_155 : 1
	State 2
		add_ln890 : 1
		icmp_ln890 : 1
		br_ln890 : 2
		add_ln691 : 1
		icmp_ln89052 : 1
		select_ln890 : 2
		select_ln890_626 : 2
		conv_i113_mid2_v : 3
		trunc_ln890 : 3
		tmp_s : 4
		zext_ln16708 : 5
		local_C_V_addr : 6
		buf_data_V : 7
	State 3
		trunc_ln674 : 1
		store_ln16710 : 2
		p_Result_1 : 1
		store_ln16710 : 2
	State 4
		buf_data_split_V_addr_156 : 1
		store_ln16720 : 2
	State 5
	State 6
		p_Result_s : 1
		store_ln16722 : 2
	State 7
	State 8
		add_ln890_253 : 1
		icmp_ln890_411 : 1
		br_ln890 : 2
		add_ln691_566 : 1
		icmp_ln890_412 : 1
		select_ln16725 : 2
		cmp_i_i_mid1 : 2
		cmp_i_i53 : 1
		select_ln16725_1 : 3
		xor_ln16725 : 2
		icmp_ln890_413 : 1
		and_ln16725 : 2
		select_ln890_627 : 2
		add_ln691_567 : 3
		or_ln890 : 2
		select_ln890_628 : 2
		trunc_ln16733 : 4
		trunc_ln16733_1 : 1
		select_ln16725_2 : 2
		select_ln890_629 : 5
		tmp_cast : 6
		select_ln890_630 : 2
		zext_ln16733 : 3
		add_ln16733 : 4
		zext_ln16733_1 : 5
		local_C_V_addr_76 : 6
		br_ln16732 : 4
		add_ln691_568 : 3
		add_ln890_252 : 1
		select_ln890_631 : 2
	State 9
	State 10
	State 11
		write_ln174 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln890_fu_280     |    0    |    18   |
|          |     add_ln691_fu_292     |    0    |    14   |
|          |   add_ln691_565_fu_367   |    0    |    12   |
|          |   add_ln890_253_fu_381   |    0    |    18   |
|    add   |   add_ln691_566_fu_393   |    0    |    12   |
|          |   add_ln691_567_fu_459   |    0    |    12   |
|          |    add_ln16733_fu_523    |    0    |    16   |
|          |   add_ln691_568_fu_534   |    0    |    13   |
|          |   add_ln890_252_fu_540   |    0    |    18   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln890_fu_286    |    0    |    11   |
|          |    icmp_ln89052_fu_298   |    0    |    9    |
|          |   icmp_ln890_411_fu_387  |    0    |    11   |
|   icmp   |   icmp_ln890_412_fu_399  |    0    |    11   |
|          |    cmp_i_i_mid1_fu_413   |    0    |    9    |
|          |     cmp_i_i53_fu_419     |    0    |    9    |
|          |   icmp_ln890_413_fu_439  |    0    |    10   |
|----------|--------------------------|---------|---------|
|          |    select_ln890_fu_304   |    0    |    5    |
|          |  select_ln890_626_fu_312 |    0    |    7    |
|          |   select_ln16725_fu_405  |    0    |    5    |
|          |  select_ln16725_1_fu_425 |    0    |    2    |
|  select  |  select_ln890_627_fu_451 |    0    |    4    |
|          |  select_ln890_628_fu_471 |    0    |    6    |
|          |  select_ln16725_2_fu_487 |    0    |    4    |
|          |  select_ln890_629_fu_495 |    0    |    4    |
|          |  select_ln890_630_fu_511 |    0    |    5    |
|          |  select_ln890_631_fu_546 |    0    |    11   |
|----------|--------------------------|---------|---------|
|    xor   |    xor_ln16725_fu_433    |    0    |    2    |
|----------|--------------------------|---------|---------|
|    and   |    and_ln16725_fu_445    |    0    |    2    |
|----------|--------------------------|---------|---------|
|    or    |      or_ln890_fu_465     |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   |      tmp_read_fu_108     |    0    |    0    |
|          |   tmp_1490_read_fu_114   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln174_write_fu_120 |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|  conv_i113_mid2_v_fu_320 |    0    |    0    |
|          |     p_Result_1_fu_352    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    trunc_ln890_fu_330    |    0    |    0    |
|   trunc  |    trunc_ln674_fu_347    |    0    |    0    |
|          |   trunc_ln16733_fu_479   |    0    |    0    |
|          |  trunc_ln16733_1_fu_483  |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_s_fu_334       |    0    |    0    |
|bitconcatenate|     p_Result_s_fu_372    |    0    |    0    |
|          |      tmp_cast_fu_503     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    zext_ln16708_fu_342   |    0    |    0    |
|   zext   |     zext_ln890_fu_363    |    0    |    0    |
|          |    zext_ln16733_fu_519   |    0    |    0    |
|          |   zext_ln16733_1_fu_529  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   262   |
|----------|--------------------------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|buf_data_split_V|    0   |   32   |   33   |
|    local_C_V   |    2   |    0   |    0   |
+----------------+--------+--------+--------+
|      Total     |    2   |   32   |   33   |
+----------------+--------+--------+--------+

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|      add_ln691_565_reg_594      |    5   |
|      add_ln691_568_reg_627      |    6   |
|      add_ln890_253_reg_599      |   11   |
|        add_ln890_reg_564        |   11   |
|buf_data_split_V_addr_155_reg_559|    1   |
|  buf_data_split_V_addr_reg_554  |    1   |
|           c4_V_reg_226          |    4   |
|           c5_V_reg_248          |    5   |
|         c6_V_106_reg_259        |    6   |
|           c6_V_reg_193          |    7   |
|           c7_V_reg_204          |    5   |
|       fifo_data_30_reg_270      |   64   |
|      icmp_ln890_411_reg_604     |    1   |
|        icmp_ln890_reg_569       |    1   |
|     indvar_flatten22_reg_215    |   11   |
|     indvar_flatten8_reg_237     |   11   |
|      indvar_flatten_reg_182     |   11   |
|    local_C_V_addr_76_reg_622    |    9   |
|      local_C_V_addr_reg_588     |    9   |
|      local_C_V_load_reg_642     |   64   |
|     select_ln16725_1_reg_608    |    1   |
|     select_ln890_626_reg_578    |    7   |
|     select_ln890_627_reg_612    |    4   |
|     select_ln890_630_reg_617    |    5   |
|     select_ln890_631_reg_632    |   11   |
|       select_ln890_reg_573      |    5   |
|         tmp_1490_reg_637        |   64   |
|       trunc_ln890_reg_583       |    1   |
+---------------------------------+--------+
|              Total              |   341  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_149 |  p0  |   3  |   9  |   27   ||    14   |
| grp_access_fu_155 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_155 |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   93   || 1.19386 ||    32   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   262  |
|   Memory  |    2   |    -   |   32   |   33   |
|Multiplexer|    -   |    1   |    -   |   32   |
|  Register |    -   |    -   |   341  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   373  |   327  |
+-----------+--------+--------+--------+--------+
