#include "isr.h"
#include <stdint.h>
#include <array>
#include <algorithm>
#include <attos/cpu.h>
#include <attos/out_stream.h>
#include <attos/pe.h>
#include "mm.h"

namespace attos {

struct interrupt_gate {
    uint16_t offset_low;
    uint16_t selector;
    uint8_t  ist;      // 0
    uint8_t  type;     // lsb->msb 4bits type, 0, 2bits dpl, 1 bit present
    uint16_t offset_mid;
    uint32_t offset_high;
    uint32_t reserved;
};
static_assert(sizeof(interrupt_gate)==16,"");

#pragma pack(push, 1)
struct idt_descriptor {
    uint16_t limit;
    uint64_t base;
};
static_assert(sizeof(idt_descriptor)==10,"");
#pragma pack(pop)

enum class interrupt_number : uint8_t {
    DE  = 0x00, // #DE Divide by zero
    DB  = 0x01, // #DB Debug exception (DR6 contains debug status)
    NMI = 0x02, // NMI
    BP  = 0x03, // #BP Breakpoint
    OF  = 0x04, // #OF Overflow
    BR  = 0x05, // #BR Bound-Range
    UD  = 0x06, // #UD Invalid opcode
    NM  = 0x07, // #NM Device not available
    DF  = 0x08, // #DF Double fault
    TS  = 0x0A, // #TS TSS Invalid
    NP  = 0x0B, // #NP Segment not present
    SS  = 0x0C, // #SS Stack exception
    GP  = 0x0D, // #GP General protection fault
    PF  = 0x0E, // #PF Page fault (CR2 has faulting address)
    MF  = 0x10, // #MF Floating point exception
    AC  = 0x11, // #AC Alignment check
    MC  = 0x12, // #MC Machine check (Info in MSRs)
    XF  = 0x13, // #XF SIMD exception (Info in MXCSR)
    SX  = 0x1E, // #SX Security exception

    // Remapped IRQs
    IRQ0 = 0x30, // PIT
    IRQ1 = 0x31, // Keyboard
    IRQ2 = 0x32, // Cascade
    IRQ3 = 0x33, // COM2
    IRQ4 = 0x34, // COM1
    IRQ5 = 0x35, // LPT2
    IRQ6 = 0x36, // Floppy disk
    IRQ7 = 0x37, // LPT1
    IRQ8 = 0x38, // CMOS RTC
    IRQ9 = 0x39,
    IRQA = 0x3A,
    IRQB = 0x3B,
    IRQC = 0x3C, // PS2 Mouse
    IRQD = 0x3D, // FPU
    IRQE = 0x3E, // Primary ATA
    IRQF = 0x3F, // Secondary ATA
};

constexpr uint8_t irq_number(interrupt_number n) {
    return static_cast<uint8_t>(n) - static_cast<uint8_t>(interrupt_number::IRQ0);
}

constexpr bool is_irq(interrupt_number n) {
    return  n >= interrupt_number::IRQ0 && n <= interrupt_number::IRQF;
}

constexpr bool has_error_code(interrupt_number n) {
    return n == interrupt_number::DF ||
           n == interrupt_number::TS ||
           n == interrupt_number::NP ||
           n == interrupt_number::SS ||
           n == interrupt_number::GP ||
           n == interrupt_number::PF ||
           n == interrupt_number::AC;
}

out_stream& operator<<(out_stream& os, interrupt_number n) {
    switch (n) {
        case interrupt_number::DE:  return os << "#DE";
        case interrupt_number::DB:  return os << "#DB";
        case interrupt_number::NMI: return os << "NMI";
        case interrupt_number::BP:  return os << "#BP";
        case interrupt_number::OF:  return os << "#OF";
        case interrupt_number::BR:  return os << "#BR";
        case interrupt_number::UD:  return os << "#UD";
        case interrupt_number::NM:  return os << "#NM";
        case interrupt_number::DF:  return os << "#DF";
        case interrupt_number::TS:  return os << "#TS";
        case interrupt_number::NP:  return os << "#NP";
        case interrupt_number::SS:  return os << "#SS";
        case interrupt_number::GP:  return os << "#GP";
        case interrupt_number::PF:  return os << "#PF";
        case interrupt_number::MF:  return os << "#MF";
        case interrupt_number::AC:  return os << "#AC";
        case interrupt_number::MC:  return os << "#MC";
        case interrupt_number::XF:  return os << "#XF";
        case interrupt_number::SX:  return os << "#SX";

    // Remapped IRQs
        case interrupt_number::IRQ0:
        case interrupt_number::IRQ1:
        case interrupt_number::IRQ2:
        case interrupt_number::IRQ3:
        case interrupt_number::IRQ4:
        case interrupt_number::IRQ5:
        case interrupt_number::IRQ6:
        case interrupt_number::IRQ7:
        case interrupt_number::IRQ8:
        case interrupt_number::IRQ9:
        case interrupt_number::IRQA:
        case interrupt_number::IRQB:
        case interrupt_number::IRQC:
        case interrupt_number::IRQD:
        case interrupt_number::IRQE:
        case interrupt_number::IRQF:
            return os << "IRQ#" << irq_number(n);

        default:
            return os << "0x" << as_hex(n);
    }
}


extern "C" void isr_common(void);
extern "C" void interrupt_service_routine(registers&);

class code_builder {
public:
    explicit code_builder(uint8_t* code) : code_(code), pos_(0) {
    }

    void push_imm8(int8_t imm) {
        constexpr uint8_t push_byte_opcode  = 0x6A;
        code_[pos_++] = push_byte_opcode;
        code_[pos_++] = static_cast<uint8_t>(imm);
    }

    void jmp_rel32(const void* target) {
        constexpr uint8_t jmp_rel32_opcode = 0xE9;
        const int64_t offset =  static_cast<const uint8_t*>(target) - (code_ + pos_ + 5);
        REQUIRE(offset >= INT32_MIN && offset <= INT32_MAX);
        code_[pos_++] = jmp_rel32_opcode;
        *reinterpret_cast<int32_t*>(code_ + pos_) = static_cast<int32_t>(offset);
        pos_ += 4;
    }

private:
    uint8_t* code_;
    int      pos_;
};

constexpr uint16_t pic1_command = 0x20;
constexpr uint16_t pic1_data    = 0x21;
constexpr uint16_t pic2_command = 0xA0;
constexpr uint16_t pic2_data    = 0xA1;

constexpr uint16_t pic_irq_mask_all = 0xFFFF;

void io_wait()
{
    /*
    __asm__ __volatile__ (
        "jmp 1f\n\t"
        "1:jmp 2f\n\t"
        "2:" ::: "memory");
        */
    _mm_pause();
}

uint16_t pic_irq_mask() {
    return __inbyte(pic1_data) | (__inbyte(pic2_data) << 8);
}

void pic_irq_mask(uint16_t mask) {
    __outbyte(pic1_data, mask & 0xff);
    io_wait();
    __outbyte(pic2_data, mask >> 8);
    io_wait();
}

void pic_remap(uint8_t pic1_offset, uint8_t pic2_offset) {
    pic_irq_mask(pic_irq_mask_all);

    constexpr uint8_t pic_read_irr        = 0x0A;       // OCW3 irq ready next CMD read
    constexpr uint8_t pic_read_isr        = 0x0B;       // OCW3 irq service next CMD read
    constexpr uint8_t pic_icw1_icw4       = 0x01;       // ICW4 (not) needed
    constexpr uint8_t pic_icw1_single     = 0x02;       // Single (cascade) mode
    constexpr uint8_t pic_icw1_interval4  = 0x04;       // Call address interval 4 (8)
    constexpr uint8_t pic_icw1_level      = 0x08;       // Level triggered (edge) mode
    constexpr uint8_t pic_icw1_init       = 0x10;       // Initialization - required!

    constexpr uint8_t pic_icw4_8086       = 0x01;       // 8086/88 (MCS-80/85) mode
    constexpr uint8_t pic_icw4_auto       = 0x02;       // Auto (normal) EOI
    constexpr uint8_t pic_icw4_buf_slave  = 0x08;       // Buffered mode/slave
    constexpr uint8_t pic_icw4_buf_master = 0x0C;       // Buffered mode/master
    constexpr uint8_t pic_icw4_sfnm       = 0x10;       // Special fully nested (not)

    // Remap PIC
    __outbyte(pic1_command, pic_icw1_init|pic_icw1_icw4);  // starts the initialization sequence (in cascade mode)
    io_wait();
    __outbyte(pic2_command, pic_icw1_init|pic_icw1_icw4);
    io_wait();
    __outbyte(pic1_data, pic1_offset);  // ICW2: Master PIC vector offset
    io_wait();
    __outbyte(pic2_data, pic2_offset);  // ICW2: Slave PIC vector offset
    io_wait();
    __outbyte(pic1_data, 4);            // ICW3: tell Master PIC that there is a slave PIC at IRQ2 (0000 0100)
    io_wait();
    __outbyte(pic2_data, 2);            // ICW3: tell Slave PIC its cascade identity (0000 0010)
    io_wait();
    __outbyte(pic1_data, pic_icw4_8086);
    io_wait();
    __outbyte(pic2_data, pic_icw4_8086);
    io_wait();

    pic_irq_mask(pic_irq_mask_all);
}

void pic_mask_irq(uint8_t irq) {
    REQUIRE(irq < 16 && irq != 2);
    const uint16_t mask = 1<<irq;
    const auto irq_mask = pic_irq_mask();
    REQUIRE(!(irq_mask & mask));
    pic_irq_mask(pic_irq_mask() | mask);
}

void pic_unmask_irq(uint8_t irq) {
    REQUIRE(irq < 16 && irq != 2);
    const uint16_t mask = 1<<irq;
    const auto irq_mask = pic_irq_mask();
    REQUIRE(irq_mask & mask);
    pic_irq_mask(pic_irq_mask() & ~mask);
}

void pic_send_eoi(uint8_t irq) {
    constexpr uint8_t pic_eoi = 0x20;
    if (irq >= 8) {
        __outbyte(pic2_command, pic_eoi);
    }
    __outbyte(pic1_command, pic_eoi);
}

class pic_state {
public:
    explicit pic_state() : old_pic_mask_(pic_irq_mask()) {
        const auto irq_offset = static_cast<uint8_t>(interrupt_number::IRQ0);
        pic_remap(irq_offset, irq_offset + 0x08);
        pic_irq_mask(pic_irq_mask_all & ~(1<<2)); // Unmask cascade IRQ line
    }

    ~pic_state() {
        constexpr uint8_t bios_irq_offset1 = 0x08;
        constexpr uint8_t bios_irq_offset2 = 0x70;
        pic_remap(bios_irq_offset1, bios_irq_offset2);
        pic_irq_mask(old_pic_mask_);
    }

    pic_state(const pic_state&) = delete;
    pic_state& operator=(const pic_state&) = delete;

private:
    uint16_t old_pic_mask_;
};

struct symbol_info {
    uint64_t    address;
    const char* text;
    int         text_length;
};

class debug_info_manager : public singleton<debug_info_manager> {
public:
    explicit debug_info_manager(const char* symbols) : symbols_(symbols) {
#if 0
        REQUIRE(symbols.size() != 0);
        REQUIRE(symbols[0].address == 0);
        REQUIRE(symbols.back().address == ~0ULL);
#endif
    }

    symbol_info closest_symbol(uint64_t addr) const {
        symbol_info res;
        for (auto data = symbols_; *data; ) {
            const auto symval = process_hex_number(data);
            if (symval > addr) break;
            data += 16;
            REQUIRE(*data++ == ' ');
            res.address     = symval;
            res.text        = data;
            for (res.text_length = 0; *data != '\r'; ++data, ++res.text_length)
                ;
            REQUIRE(*++data == '\n');
            ++data;
        }
        return res;
    }

private:
    const char* symbols_;

    static uint64_t hex_val(char c) {
        if (c >= '0' && c <= '9') return c - '0';
        if (c >= 'a' && c <= 'f') return 10 + c - 'a';
        if (c >= 'A' && c <= 'F') return 10 + c - 'A';
        REQUIRE(false);
        return 0;
    }

    static uint64_t process_hex_number(const char* s) {
        uint64_t n = 0;
        for (int i = 0; i < 16; ++i) n = (n << 4) | hex_val(s[i]);
        return n;
    }
};

void interrupt_service_routine(registers& r);

void set_idt_entry(interrupt_gate& idt, void* code, descriptor_privilege_level dpl)
{
    const uint64_t base = virtual_address::in_current_address_space(code);
    idt.offset_low  = base & 0xffff;
    idt.selector    = kernel_cs;
    idt.ist         = 0;
    idt.type        = 0x8E | (static_cast<uint8_t>(dpl)<<5); // (32-bit) Interrupt gate, present
    idt.offset_mid  = (base >> 16) & 0xffff;
    idt.offset_high = base >> 32;
    idt.reserved    = 0;
}

class isr_handler_impl : public isr_handler, public singleton<isr_handler_impl> {
public:
    explicit isr_handler_impl(const char* debug_info_text) : debug_info_(debug_info_text), irq_handlers_() {
        __sidt(&old_idt_desc_);
        dbgout() << "[isr] Loading interrupt descriptor table.\n";

        const auto page_mask          = memory_manager::page_size - 1;
        const auto old_isr_code_virt  = virtual_address::in_current_address_space(&isr_code_[0]);
        const auto isr_code_page      = old_isr_code_virt & ~page_mask;
        const auto isr_code_end_page  = (old_isr_code_virt + sizeof(isr_code_)) & ~page_mask;
        const auto isr_code_virt_size = (isr_code_end_page + memory_manager::page_size) - isr_code_page;
        const auto isr_code_virt = kmemory_manager().virtual_alloc(isr_code_virt_size);
        dbgout() << "old " << as_hex(isr_code_page) << " size " << as_hex((uint32_t)isr_code_virt_size) << " new " << as_hex((uint64_t)isr_code_virt) << "\n";
        kmemory_manager().map_memory(isr_code_virt, isr_code_virt_size, memory_type_rx, virt_to_phys(&isr_code_) & ~page_mask);

        auto isr_code = reinterpret_cast<uint8_t*>(static_cast<uint64_t>(isr_code_virt + (old_isr_code_virt & page_mask)));

        for (int i = 0; i < idt_count; ++i) {
            const auto n = static_cast<interrupt_number>(i);
            uint8_t* const code = &isr_code[isr_code_size * i];
            code_builder c{code};
            if (!has_error_code(n)) {
                c.push_imm8(0);
            }
            c.push_imm8(static_cast<uint8_t>(i));
            c.jmp_rel32(&isr_common);
            set_idt_entry(idt_[i], code, /*is_user_callable(n) ? descriptor_privilege_level::user : */descriptor_privilege_level::kernel);
        }
        idt_desc_.limit = sizeof(idt_)-1;
        idt_desc_.base  = virtual_address::in_current_address_space(&idt_);
        __lidt(&idt_desc_);
        _enable();
    }

    isr_handler_impl(const isr_handler_impl&) = delete;
    isr_handler_impl& operator=(const isr_handler_impl&) = delete;

    ~isr_handler_impl() {
        dbgout() << "[isr] Shutting down. Restoring IDT to limit " << as_hex(old_idt_desc_.limit) << " base " << as_hex(old_idt_desc_.base) << "\n";
        REQUIRE(std::none_of(irq_handlers_.begin(), irq_handlers_.end(), [](irq_handler_t h) { return !!h; }));
        _disable();
        __lidt(&old_idt_desc_);
    }

    bool on_irq(uint8_t irq) {
        if (auto handler = irq_handlers_[irq]) {
            handler();
            pic_send_eoi(irq);
            return true;
        }
        return false;
    }

    isr_registration_ptr register_irq_handler(uint8_t irq, irq_handler_t irq_handler) {
        dbgout() << "[isr] Unmasking IRQ " << irq << "\n";
        REQUIRE(!irq_handlers_[irq]);
        irq_handlers_[irq] = irq_handler;
        pic_unmask_irq(irq);
        return isr_registration_ptr{knew<isr_registration_impl>(*this, irq).release()};
    }

private:
    static constexpr int idt_count     = 256;
    static constexpr int isr_code_size = 9;
    static_assert(isr_code_size * idt_count <= memory_manager::page_size, "");

    debug_info_manager              debug_info_;
    pic_state                       pic_state_;
    interrupt_gate                  idt_[idt_count];
    idt_descriptor                  old_idt_desc_;
    idt_descriptor                  idt_desc_;
    uint8_t                         isr_code_[isr_code_size * idt_count];
    std::array<irq_handler_t, 16>   irq_handlers_;

    class isr_registration_impl : public isr_registration {
    public:
        explicit isr_registration_impl(isr_handler_impl& parent, uint8_t irq) : parent_(parent), irq_(irq) {
            dbgout() << "isr_registration_impl::isr_registration_impl() irq = " << irq_ << "\n";
        }
        ~isr_registration_impl() {
            dbgout() << "isr_registration_impl::~isr_registration_impl() irq = " << irq_ << "\n";
            pic_mask_irq(irq_);
            REQUIRE(!!parent_.irq_handlers_[irq_]);
            parent_.irq_handlers_[irq_] = nullptr;
        }
        isr_registration_impl(const isr_registration_impl&) = delete;
        isr_registration_impl& operator=(const isr_registration_impl&) = delete;
    private:
        isr_handler_impl& parent_;
        uint8_t           irq_;
    };
};

pe::IMAGE_DOS_HEADER* user_image;

void hack_set_user_image(pe::IMAGE_DOS_HEADER& image)
{
    REQUIRE(user_image == nullptr);
    user_image = &image;
}

bool in_image(pe::IMAGE_DOS_HEADER& image, uint64_t rip)
{
    const auto& ioh = image.nt_headers().OptionalHeader;
    return (rip >= ioh.ImageBase && rip < ioh.ImageBase + ioh.SizeOfImage);
}

extern "C" pe::IMAGE_DOS_HEADER __ImageBase;

const pe::IMAGE_DOS_HEADER* find_image(uint64_t rip)
{
    if (in_image(__ImageBase, rip)) {
        return &__ImageBase;
    }
    if (user_image && in_image(*user_image, rip)) {
        return user_image;
    }
    return nullptr;
}

void print_address(out_stream& os, const pe::IMAGE_DOS_HEADER& pe, uint64_t address)
{
    if (&pe == &__ImageBase) {
        const auto& symbol = debug_info_manager::instance().closest_symbol(address);
        os.write(symbol.text, symbol.text_length);
        os << "+0x" << as_hex(static_cast<uint32_t>(address - symbol.address)).width(4);
    } else {
        os << "<user-exe>+0x" << as_hex(address - pe.nt_headers().OptionalHeader.ImageBase).width(4);
    }
}

__declspec(noreturn) void unhandled_interrupt(const registers& r)
{
    dbgout() << "Unhandled interrupt " << r.interrupt_no;
    if (has_error_code(r.interrupt_no)) {
        dbgout() << " error_code = " << as_hex(r.error_code);
    }
    dbgout() << "\n";

    static bool isr_recurse_flag;
    REQUIRE(!isr_recurse_flag);
    isr_recurse_flag = true;

#define PREG(reg, s) dbgout() << format_str(#reg).width(3) << ": " << as_hex(r.reg) << s
#define PREG2(reg1, reg2) PREG(reg1, ' '); PREG(reg2, '\n')
    PREG2(rax, rcx);
    PREG2(rdx, rbx);
    PREG2(rsp, rbp);
    PREG2(rsi, rdi);
    PREG2(r8,  r9);
    PREG2(r10, r11);
    PREG2(r12, r13);
    PREG2(r14, r15);
    PREG(rip, ' ');
#undef PREG2
#undef PREG
    dbgout() << "eflags " << as_hex(r.eflags) << " "; // eflags 0x00000082: id vip vif ac vm rf nt IOPL=0 of df if tf SF zf af pf cf
    dbgout() << "cs: " << as_hex(r.cs).width(2) << " ss: " << as_hex(r.ss).width(2) << "\n";

    if (r.interrupt_no == interrupt_number::PF) {
        dbgout() << "Page fault. cr2 = " << as_hex(__readcr2()) << " error ";
        dbgout() << (r.error_code & pf_error_code_mask_p ? 'P' : ' ');
        dbgout() << (r.error_code & pf_error_code_mask_w ? 'W' : ' ');
        dbgout() << (r.error_code & pf_error_code_mask_u ? 'U' : ' ');
        dbgout() << (r.error_code & pf_error_code_mask_r ? 'R' : ' ');
        dbgout() << (r.error_code & pf_error_code_mask_i ? 'I' : ' ');
        dbgout() << "\n";
    }

    print_stack(dbgout(), find_image, print_address, 4);

    isr_recurse_flag = false;

    REQUIRE(!"Unhandled interrupt");
}

void interrupt_service_routine(registers& r)
{
    if (is_irq(r.interrupt_no) && isr_handler_impl::instance().on_irq(irq_number(r.interrupt_no))) {
        // Handled
    } else {
        unhandled_interrupt(r);
    }
}

object_buffer<isr_handler_impl> isr_handler_buffer;

owned_ptr<isr_handler, destruct_deleter> isr_init(const char* debug_info_text) {
    return owned_ptr<isr_handler, destruct_deleter>{isr_handler_buffer.construct(debug_info_text).release()};
}

isr_registration_ptr register_irq_handler(uint8_t irq, irq_handler_t irq_handler)
{
    return isr_handler_impl::instance().register_irq_handler(irq, irq_handler);
}

} // namespace attos
