{
    "description": "EPFL suite of benchmarks to run with Yosys.",
    "tool": "yosys",
    "yosys":
        {
            "yosys_path": "yosys/install/bin/yosys",
            "yosys_template_script": "scripts/synth/yosys/yosys_template_synth_rs_optional.ys",
            "verific": false,
            "synth_rs" :
                {
                    "-tech": "genesis2",
                    "-goal": "delay",
                    "-de": true,
                    "-no_dsp": true,
                    "-verilog" : "synthesized.v"
                }
        },
    "num_process": 8,
    "timeout": 21600,
    "benchmarks": [
        {
            "name": "adder",
            "rtl_path": "RTL_Benchmark/VHDL/EPFL/adder/rtl",
            "top_module": "top"
        },
        {
            "name": "arbiter",
            "rtl_path": "RTL_Benchmark/VHDL/EPFL/arbiter/rtl",
            "top_module": "top"
        },
        {
            "name": "bar",
            "rtl_path": "RTL_Benchmark/VHDL/EPFL/bar/rtl",
            "top_module": "top"
        },
        {
            "name": "log2",
            "rtl_path": "RTL_Benchmark/VHDL/EPFL/log2/rtl",
            "top_module": "top"
        },
        {
            "name": "coding_cavlc",
            "rtl_path": "RTL_Benchmark/VHDL/EPFL/coding_cavlc/rtl",
            "top_module": "top"
        },
        {
            "name": "decoder",
            "rtl_path": "RTL_Benchmark/VHDL/EPFL/decoder/rtl",
            "top_module": "dec"
        },
        {
            "name": "divisor",
            "rtl_path": "RTL_Benchmark/VHDL/EPFL/divisor/rtl",
            "top_module": "top"
        },
        {
            "name": "multiplier",
            "rtl_path": "RTL_Benchmark/VHDL/EPFL/multiplier/rtl",
            "top_module": "top"
        },
        {
            "name": "hypotenuse",
            "rtl_path": "RTL_Benchmark/VHDL/EPFL/hypotenuse/rtl",
            "top_module": "top"
        },
        {
            "name": "i2c",
            "rtl_path": "RTL_Benchmark/VHDL/EPFL/i2c/rtl",
            "top_module": "i2c"
        },
        {
            "name": "int_to_float_converter",
            "rtl_path": "RTL_Benchmark/VHDL/EPFL/int_to_float_converter/rtl",
            "top_module": "top"
        },
        {
            "name": "max",
            "rtl_path": "RTL_Benchmark/VHDL/EPFL/max/rtl",
            "top_module": "top"
        },
        {
            "name": "mem_ctl",
            "rtl_path": "RTL_Benchmark/VHDL/EPFL/mem_ctrl/rtl",
            "top_module": "top"
        },
        {
            "name": "priority_encoder",
            "rtl_path": "RTL_Benchmark/VHDL/EPFL/priority_encoder/rtl",
            "top_module": "top"
        },
        {
            "name": "sine",
            "rtl_path": "RTL_Benchmark/VHDL/EPFL/sine/rtl",
            "top_module": "top"
        },
        {
            "name": "square",
            "rtl_path": "RTL_Benchmark/VHDL/EPFL/square/rtl",
            "top_module": "top"
        },
        {
            "name": "square_root",
            "rtl_path": "RTL_Benchmark/VHDL/EPFL/square_root/rtl",
            "top_module": "top"
        },
        {
            "name": "voter",
            "rtl_path": "RTL_Benchmark/VHDL/EPFL/voter/rtl",
            "top_module": "top"
        },
        {
            "name": "lookahead_XY_router",
            "rtl_path": "RTL_Benchmark/VHDL/EPFL/lookahead_XY_router/rtl",
            "top_module": "top"
        },
        {
            "name": "alu_control_unit",
            "rtl_path": "RTL_Benchmark/VHDL/EPFL/alu_control_unit/rtl",
            "top_module": "top"
        }
        
    ]
}