{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 10:28:06 2019 " "Info: Processing started: Sat Apr 20 10:28:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst6\|19 " "Warning: Node \"DDA:inst\|74373b:inst6\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst3\|19 " "Warning: Node \"DDA:inst\|74373b:inst3\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst13\|19 " "Warning: Node \"DDA:inst\|74373b:inst13\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst6\|18 " "Warning: Node \"DDA:inst\|74373b:inst6\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst6\|17 " "Warning: Node \"DDA:inst\|74373b:inst6\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst6\|16 " "Warning: Node \"DDA:inst\|74373b:inst6\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst6\|15 " "Warning: Node \"DDA:inst\|74373b:inst6\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst6\|14 " "Warning: Node \"DDA:inst\|74373b:inst6\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst6\|13 " "Warning: Node \"DDA:inst\|74373b:inst6\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst6\|12 " "Warning: Node \"DDA:inst\|74373b:inst6\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst3\|18 " "Warning: Node \"DDA:inst\|74373b:inst3\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst3\|17 " "Warning: Node \"DDA:inst\|74373b:inst3\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst3\|16 " "Warning: Node \"DDA:inst\|74373b:inst3\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst3\|15 " "Warning: Node \"DDA:inst\|74373b:inst3\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst3\|14 " "Warning: Node \"DDA:inst\|74373b:inst3\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst3\|13 " "Warning: Node \"DDA:inst\|74373b:inst3\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst3\|12 " "Warning: Node \"DDA:inst\|74373b:inst3\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst9\|18 " "Warning: Node \"DDA:inst\|74373b:inst9\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst9\|17 " "Warning: Node \"DDA:inst\|74373b:inst9\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst9\|16 " "Warning: Node \"DDA:inst\|74373b:inst9\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst9\|15 " "Warning: Node \"DDA:inst\|74373b:inst9\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst9\|14 " "Warning: Node \"DDA:inst\|74373b:inst9\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst9\|13 " "Warning: Node \"DDA:inst\|74373b:inst9\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst9\|12 " "Warning: Node \"DDA:inst\|74373b:inst9\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst13\|18 " "Warning: Node \"DDA:inst\|74373b:inst13\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst13\|17 " "Warning: Node \"DDA:inst\|74373b:inst13\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst13\|16 " "Warning: Node \"DDA:inst\|74373b:inst13\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst13\|15 " "Warning: Node \"DDA:inst\|74373b:inst13\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst13\|14 " "Warning: Node \"DDA:inst\|74373b:inst13\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst13\|13 " "Warning: Node \"DDA:inst\|74373b:inst13\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst13\|12 " "Warning: Node \"DDA:inst\|74373b:inst13\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst5\|19 " "Warning: Node \"74373b:inst5\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst5\|17 " "Warning: Node \"74373b:inst5\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst5\|18 " "Warning: Node \"74373b:inst5\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst5\|14 " "Warning: Node \"74373b:inst5\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst5\|16 " "Warning: Node \"74373b:inst5\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst5\|13 " "Warning: Node \"74373b:inst5\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst5\|12 " "Warning: Node \"74373b:inst5\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst9\|19 " "Warning: Node \"DDA:inst\|74373b:inst9\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/xuat_xung.bdf" { { -344 -408 -240 -328 "CLK" "" } { -264 168 320 -252 "CLK" "" } { -344 -240 -155 -332 "CLK" "" } { -288 920 1000 -272 "CLK" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "NADV " "Info: Assuming node \"NADV\" is a latch enable. Will not compute fmax for this pin." {  } { { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/xuat_xung.bdf" { { -328 -408 -240 -312 "NADV" "" } { -56 -536 -464 -40 "NADV" "" } { -328 -240 -150 -316 "NADV" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "NWE " "Info: Assuming node \"NWE\" is a latch enable. Will not compute fmax for this pin." {  } { { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/xuat_xung.bdf" { { -280 -408 -240 -264 "NWE" "" } { -296 175 320 -284 "NWE" "" } { -280 -240 -151 -268 "NWE" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "17 " "Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "74373b:inst5\|12 " "Info: Detected ripple clock \"74373b:inst5\|12\" as buffer" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst5\|12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst5\|13 " "Info: Detected ripple clock \"74373b:inst5\|13\" as buffer" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst5\|13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst5\|16 " "Info: Detected ripple clock \"74373b:inst5\|16\" as buffer" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst5\|16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst5\|14 " "Info: Detected ripple clock \"74373b:inst5\|14\" as buffer" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst5\|14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst5\|18 " "Info: Detected ripple clock \"74373b:inst5\|18\" as buffer" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst5\|18" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst5\|17 " "Info: Detected ripple clock \"74373b:inst5\|17\" as buffer" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst5\|17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst5\|19 " "Info: Detected ripple clock \"74373b:inst5\|19\" as buffer" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst5\|19" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "encoder_2:inst15\|encoder_module:inst16\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"encoder_2:inst15\|encoder_module:inst16\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_g7h.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/db/cntr_g7h.tdf" 58 8 0 } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder_2:inst15\|encoder_module:inst16\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "encoder_2:inst15\|encoder_module:inst13\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"encoder_2:inst15\|encoder_module:inst13\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_g7h.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/db/cntr_g7h.tdf" 58 8 0 } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder_2:inst15\|encoder_module:inst13\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "encoder_2:inst15\|encoder_module:inst15\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"encoder_2:inst15\|encoder_module:inst15\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_g7h.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/db/cntr_g7h.tdf" 58 8 0 } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder_2:inst15\|encoder_module:inst15\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "encoder_2:inst15\|encoder_module:inst14\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"encoder_2:inst15\|encoder_module:inst14\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_g7h.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/db/cntr_g7h.tdf" 58 8 0 } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder_2:inst15\|encoder_module:inst14\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DDA:inst\|74138:inst2\|18 " "Info: Detected gated clock \"DDA:inst\|74138:inst2\|18\" as buffer" {  } { { "74138.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 232 568 632 304 "18" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDA:inst\|74138:inst2\|18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DDA:inst\|74138:inst2\|17 " "Info: Detected gated clock \"DDA:inst\|74138:inst2\|17\" as buffer" {  } { { "74138.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 160 568 632 232 "17" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDA:inst\|74138:inst2\|17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DDA:inst\|74138:inst2\|15 " "Info: Detected gated clock \"DDA:inst\|74138:inst2\|15\" as buffer" {  } { { "74138.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDA:inst\|74138:inst2\|15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DDA:inst\|74138:inst2\|16 " "Info: Detected gated clock \"DDA:inst\|74138:inst2\|16\" as buffer" {  } { { "74138.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 88 568 632 160 "16" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDA:inst\|74138:inst2\|16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DDA:inst\|74138:inst2\|18~1 " "Info: Detected gated clock \"DDA:inst\|74138:inst2\|18~1\" as buffer" {  } { { "74138.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 232 568 632 304 "18" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDA:inst\|74138:inst2\|18~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DDA:inst\|74138:inst2\|18~0 " "Info: Detected gated clock \"DDA:inst\|74138:inst2\|18~0\" as buffer" {  } { { "74138.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 232 568 632 304 "18" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDA:inst\|74138:inst2\|18~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register DDA:inst\|test:inst14\|Ntemp\[0\] register DDA:inst\|test:inst14\|acc\[7\] 82.18 MHz 12.168 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 82.18 MHz between source register \"DDA:inst\|test:inst14\|Ntemp\[0\]\" and destination register \"DDA:inst\|test:inst14\|acc\[7\]\" (period= 12.168 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.459 ns + Longest register register " "Info: + Longest register to register delay is 11.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DDA:inst\|test:inst14\|Ntemp\[0\] 1 REG LC_X10_Y6_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y6_N7; Fanout = 3; REG Node = 'DDA:inst\|test:inst14\|Ntemp\[0\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDA:inst|test:inst14|Ntemp[0] } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/test.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.561 ns) + CELL(0.747 ns) 3.308 ns DDA:inst\|test:inst14\|Add2~37 2 COMB LC_X8_Y5_N0 2 " "Info: 2: + IC(2.561 ns) + CELL(0.747 ns) = 3.308 ns; Loc. = LC_X8_Y5_N0; Fanout = 2; COMB Node = 'DDA:inst\|test:inst14\|Add2~37'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.308 ns" { DDA:inst|test:inst14|Ntemp[0] DDA:inst|test:inst14|Add2~37 } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/test.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.431 ns DDA:inst\|test:inst14\|Add2~22 3 COMB LC_X8_Y5_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.431 ns; Loc. = LC_X8_Y5_N1; Fanout = 2; COMB Node = 'DDA:inst\|test:inst14\|Add2~22'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { DDA:inst|test:inst14|Add2~37 DDA:inst|test:inst14|Add2~22 } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/test.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 4.246 ns DDA:inst\|test:inst14\|Add2~25 4 COMB LC_X8_Y5_N2 5 " "Info: 4: + IC(0.000 ns) + CELL(0.815 ns) = 4.246 ns; Loc. = LC_X8_Y5_N2; Fanout = 5; COMB Node = 'DDA:inst\|test:inst14\|Add2~25'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { DDA:inst|test:inst14|Add2~22 DDA:inst|test:inst14|Add2~25 } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/test.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.815 ns) + CELL(0.914 ns) 6.975 ns DDA:inst\|test:inst14\|LessThan2~1 5 COMB LC_X4_Y5_N5 2 " "Info: 5: + IC(1.815 ns) + CELL(0.914 ns) = 6.975 ns; Loc. = LC_X4_Y5_N5; Fanout = 2; COMB Node = 'DDA:inst\|test:inst14\|LessThan2~1'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { DDA:inst|test:inst14|Add2~25 DDA:inst|test:inst14|LessThan2~1 } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/test.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.914 ns) 8.614 ns DDA:inst\|test:inst14\|LessThan2~2 6 COMB LC_X4_Y5_N6 7 " "Info: 6: + IC(0.725 ns) + CELL(0.914 ns) = 8.614 ns; Loc. = LC_X4_Y5_N6; Fanout = 7; COMB Node = 'DDA:inst\|test:inst14\|LessThan2~2'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { DDA:inst|test:inst14|LessThan2~1 DDA:inst|test:inst14|LessThan2~2 } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/test.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(1.061 ns) 11.459 ns DDA:inst\|test:inst14\|acc\[7\] 7 REG LC_X2_Y5_N0 1 " "Info: 7: + IC(1.784 ns) + CELL(1.061 ns) = 11.459 ns; Loc. = LC_X2_Y5_N0; Fanout = 1; REG Node = 'DDA:inst\|test:inst14\|acc\[7\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { DDA:inst|test:inst14|LessThan2~2 DDA:inst|test:inst14|acc[7] } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/test.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.574 ns ( 39.92 % ) " "Info: Total cell delay = 4.574 ns ( 39.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.885 ns ( 60.08 % ) " "Info: Total interconnect delay = 6.885 ns ( 60.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.459 ns" { DDA:inst|test:inst14|Ntemp[0] DDA:inst|test:inst14|Add2~37 DDA:inst|test:inst14|Add2~22 DDA:inst|test:inst14|Add2~25 DDA:inst|test:inst14|LessThan2~1 DDA:inst|test:inst14|LessThan2~2 DDA:inst|test:inst14|acc[7] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "11.459 ns" { DDA:inst|test:inst14|Ntemp[0] {} DDA:inst|test:inst14|Add2~37 {} DDA:inst|test:inst14|Add2~22 {} DDA:inst|test:inst14|Add2~25 {} DDA:inst|test:inst14|LessThan2~1 {} DDA:inst|test:inst14|LessThan2~2 {} DDA:inst|test:inst14|acc[7] {} } { 0.000ns 2.561ns 0.000ns 0.000ns 1.815ns 0.725ns 1.784ns } { 0.000ns 0.747ns 0.123ns 0.815ns 0.914ns 0.914ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 93 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 93; CLK Node = 'CLK'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/xuat_xung.bdf" { { -344 -408 -240 -328 "CLK" "" } { -264 168 320 -252 "CLK" "" } { -344 -240 -155 -332 "CLK" "" } { -288 920 1000 -272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns DDA:inst\|test:inst14\|acc\[7\] 2 REG LC_X2_Y5_N0 1 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X2_Y5_N0; Fanout = 1; REG Node = 'DDA:inst\|test:inst14\|acc\[7\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK DDA:inst|test:inst14|acc[7] } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/test.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK DDA:inst|test:inst14|acc[7] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} DDA:inst|test:inst14|acc[7] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.681 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 93 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 93; CLK Node = 'CLK'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/xuat_xung.bdf" { { -344 -408 -240 -328 "CLK" "" } { -264 168 320 -252 "CLK" "" } { -344 -240 -155 -332 "CLK" "" } { -288 920 1000 -272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns DDA:inst\|test:inst14\|Ntemp\[0\] 2 REG LC_X10_Y6_N7 3 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X10_Y6_N7; Fanout = 3; REG Node = 'DDA:inst\|test:inst14\|Ntemp\[0\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK DDA:inst|test:inst14|Ntemp[0] } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/test.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK DDA:inst|test:inst14|Ntemp[0] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} DDA:inst|test:inst14|Ntemp[0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK DDA:inst|test:inst14|acc[7] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} DDA:inst|test:inst14|acc[7] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK DDA:inst|test:inst14|Ntemp[0] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} DDA:inst|test:inst14|Ntemp[0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/test.v" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/test.v" 44 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.459 ns" { DDA:inst|test:inst14|Ntemp[0] DDA:inst|test:inst14|Add2~37 DDA:inst|test:inst14|Add2~22 DDA:inst|test:inst14|Add2~25 DDA:inst|test:inst14|LessThan2~1 DDA:inst|test:inst14|LessThan2~2 DDA:inst|test:inst14|acc[7] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "11.459 ns" { DDA:inst|test:inst14|Ntemp[0] {} DDA:inst|test:inst14|Add2~37 {} DDA:inst|test:inst14|Add2~22 {} DDA:inst|test:inst14|Add2~25 {} DDA:inst|test:inst14|LessThan2~1 {} DDA:inst|test:inst14|LessThan2~2 {} DDA:inst|test:inst14|acc[7] {} } { 0.000ns 2.561ns 0.000ns 0.000ns 1.815ns 0.725ns 1.784ns } { 0.000ns 0.747ns 0.123ns 0.815ns 0.914ns 0.914ns 1.061ns } "" } } { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK DDA:inst|test:inst14|acc[7] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} DDA:inst|test:inst14|acc[7] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK DDA:inst|test:inst14|Ntemp[0] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} DDA:inst|test:inst14|Ntemp[0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "DDA:inst\|test:inst15\|acc\[0\] PULSE_WR CLK 7.966 ns register " "Info: tsu for register \"DDA:inst\|test:inst15\|acc\[0\]\" (data pin = \"PULSE_WR\", clock pin = \"CLK\") is 7.966 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.314 ns + Longest pin register " "Info: + Longest pin to register delay is 11.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns PULSE_WR 1 PIN PIN_75 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_75; Fanout = 6; PIN Node = 'PULSE_WR'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PULSE_WR } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/xuat_xung.bdf" { { -376 -408 -240 -360 "PULSE_WR" "" } { -328 140 320 -316 "PULSE_WR" "" } { -376 -240 -116 -364 "PULSE_WR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.155 ns) + CELL(0.740 ns) 5.027 ns DDA:inst\|test:inst14\|Equal0~0 2 COMB LC_X5_Y7_N0 46 " "Info: 2: + IC(3.155 ns) + CELL(0.740 ns) = 5.027 ns; Loc. = LC_X5_Y7_N0; Fanout = 46; COMB Node = 'DDA:inst\|test:inst14\|Equal0~0'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.895 ns" { PULSE_WR DDA:inst|test:inst14|Equal0~0 } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/test.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.888 ns) + CELL(0.200 ns) 7.115 ns DDA:inst\|test:inst\|acc~0 3 COMB LC_X5_Y7_N5 32 " "Info: 3: + IC(1.888 ns) + CELL(0.200 ns) = 7.115 ns; Loc. = LC_X5_Y7_N5; Fanout = 32; COMB Node = 'DDA:inst\|test:inst\|acc~0'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { DDA:inst|test:inst14|Equal0~0 DDA:inst|test:inst|acc~0 } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/test.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.956 ns) + CELL(1.243 ns) 11.314 ns DDA:inst\|test:inst15\|acc\[0\] 4 REG LC_X11_Y4_N9 3 " "Info: 4: + IC(2.956 ns) + CELL(1.243 ns) = 11.314 ns; Loc. = LC_X11_Y4_N9; Fanout = 3; REG Node = 'DDA:inst\|test:inst15\|acc\[0\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.199 ns" { DDA:inst|test:inst|acc~0 DDA:inst|test:inst15|acc[0] } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/test.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.315 ns ( 29.30 % ) " "Info: Total cell delay = 3.315 ns ( 29.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.999 ns ( 70.70 % ) " "Info: Total interconnect delay = 7.999 ns ( 70.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.314 ns" { PULSE_WR DDA:inst|test:inst14|Equal0~0 DDA:inst|test:inst|acc~0 DDA:inst|test:inst15|acc[0] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "11.314 ns" { PULSE_WR {} PULSE_WR~combout {} DDA:inst|test:inst14|Equal0~0 {} DDA:inst|test:inst|acc~0 {} DDA:inst|test:inst15|acc[0] {} } { 0.000ns 0.000ns 3.155ns 1.888ns 2.956ns } { 0.000ns 1.132ns 0.740ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/test.v" 44 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 93 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 93; CLK Node = 'CLK'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/xuat_xung.bdf" { { -344 -408 -240 -328 "CLK" "" } { -264 168 320 -252 "CLK" "" } { -344 -240 -155 -332 "CLK" "" } { -288 920 1000 -272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns DDA:inst\|test:inst15\|acc\[0\] 2 REG LC_X11_Y4_N9 3 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X11_Y4_N9; Fanout = 3; REG Node = 'DDA:inst\|test:inst15\|acc\[0\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK DDA:inst|test:inst15|acc[0] } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/test.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK DDA:inst|test:inst15|acc[0] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} DDA:inst|test:inst15|acc[0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.314 ns" { PULSE_WR DDA:inst|test:inst14|Equal0~0 DDA:inst|test:inst|acc~0 DDA:inst|test:inst15|acc[0] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "11.314 ns" { PULSE_WR {} PULSE_WR~combout {} DDA:inst|test:inst14|Equal0~0 {} DDA:inst|test:inst|acc~0 {} DDA:inst|test:inst15|acc[0] {} } { 0.000ns 0.000ns 3.155ns 1.888ns 2.956ns } { 0.000ns 1.132ns 0.740ns 0.200ns 1.243ns } "" } } { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK DDA:inst|test:inst15|acc[0] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} DDA:inst|test:inst15|acc[0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Data\[9\] encoder_2:inst15\|encoder_module:inst14\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[9\] 19.051 ns register " "Info: tco from clock \"CLK\" to destination pin \"Data\[9\]\" through register \"encoder_2:inst15\|encoder_module:inst14\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[9\]\" is 19.051 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 9.355 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 9.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 93 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 93; CLK Node = 'CLK'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/xuat_xung.bdf" { { -344 -408 -240 -328 "CLK" "" } { -264 168 320 -252 "CLK" "" } { -344 -240 -155 -332 "CLK" "" } { -288 920 1000 -272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns encoder_2:inst15\|encoder_module:inst14\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\] 2 REG LC_X12_Y7_N1 27 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X12_Y7_N1; Fanout = 27; REG Node = 'encoder_2:inst15\|encoder_module:inst14\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK encoder_2:inst15|encoder_module:inst14|lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_g7h.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.380 ns) + CELL(0.918 ns) 9.355 ns encoder_2:inst15\|encoder_module:inst14\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[9\] 3 REG LC_X2_Y4_N1 4 " "Info: 3: + IC(4.380 ns) + CELL(0.918 ns) = 9.355 ns; Loc. = LC_X2_Y4_N1; Fanout = 4; REG Node = 'encoder_2:inst15\|encoder_module:inst14\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[9\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.298 ns" { encoder_2:inst15|encoder_module:inst14|lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[0] encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[9] } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 36.08 % ) " "Info: Total cell delay = 3.375 ns ( 36.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.980 ns ( 63.92 % ) " "Info: Total interconnect delay = 5.980 ns ( 63.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.355 ns" { CLK encoder_2:inst15|encoder_module:inst14|lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[0] encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[9] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "9.355 ns" { CLK {} CLK~combout {} encoder_2:inst15|encoder_module:inst14|lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[0] {} encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 1.600ns 4.380ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "db/cntr_t2h.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.320 ns + Longest register pin " "Info: + Longest register to pin delay is 9.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns encoder_2:inst15\|encoder_module:inst14\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[9\] 1 REG LC_X2_Y4_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y4_N1; Fanout = 4; REG Node = 'encoder_2:inst15\|encoder_module:inst14\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[9\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[9] } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.102 ns) + CELL(0.914 ns) 4.016 ns encoder_2:inst15\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_7bc:auto_generated\|result_node\[9\]~13 2 COMB LC_X7_Y5_N9 1 " "Info: 2: + IC(3.102 ns) + CELL(0.914 ns) = 4.016 ns; Loc. = LC_X7_Y5_N9; Fanout = 1; COMB Node = 'encoder_2:inst15\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_7bc:auto_generated\|result_node\[9\]~13'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.016 ns" { encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[9] encoder_2:inst15|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_7bc:auto_generated|result_node[9]~13 } "NODE_NAME" } } { "db/mux_7bc.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/db/mux_7bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.982 ns) + CELL(2.322 ns) 9.320 ns Data\[9\] 3 PIN PIN_85 0 " "Info: 3: + IC(2.982 ns) + CELL(2.322 ns) = 9.320 ns; Loc. = PIN_85; Fanout = 0; PIN Node = 'Data\[9\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.304 ns" { encoder_2:inst15|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_7bc:auto_generated|result_node[9]~13 Data[9] } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/xuat_xung.bdf" { { -224 -456 -280 -208 "Data\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 34.72 % ) " "Info: Total cell delay = 3.236 ns ( 34.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.084 ns ( 65.28 % ) " "Info: Total interconnect delay = 6.084 ns ( 65.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.320 ns" { encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[9] encoder_2:inst15|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_7bc:auto_generated|result_node[9]~13 Data[9] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "9.320 ns" { encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[9] {} encoder_2:inst15|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_7bc:auto_generated|result_node[9]~13 {} Data[9] {} } { 0.000ns 3.102ns 2.982ns } { 0.000ns 0.914ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.355 ns" { CLK encoder_2:inst15|encoder_module:inst14|lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[0] encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[9] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "9.355 ns" { CLK {} CLK~combout {} encoder_2:inst15|encoder_module:inst14|lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[0] {} encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 1.600ns 4.380ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.320 ns" { encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[9] encoder_2:inst15|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_7bc:auto_generated|result_node[9]~13 Data[9] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "9.320 ns" { encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[9] {} encoder_2:inst15|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_7bc:auto_generated|result_node[9]~13 {} Data[9] {} } { 0.000ns 3.102ns 2.982ns } { 0.000ns 0.914ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "LSW1 PULSE1 10.803 ns Longest " "Info: Longest tpd from source pin \"LSW1\" to destination pin \"PULSE1\" is 10.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns LSW1 1 PIN PIN_2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_2; Fanout = 3; PIN Node = 'LSW1'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LSW1 } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/xuat_xung.bdf" { { -688 -472 -304 -672 "LSW1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.324 ns) + CELL(0.914 ns) 5.370 ns inst10~0 2 COMB LC_X9_Y7_N4 1 " "Info: 2: + IC(3.324 ns) + CELL(0.914 ns) = 5.370 ns; Loc. = LC_X9_Y7_N4; Fanout = 1; COMB Node = 'inst10~0'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.238 ns" { LSW1 inst10~0 } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/xuat_xung.bdf" { { 168 400 464 216 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.111 ns) + CELL(2.322 ns) 10.803 ns PULSE1 3 PIN PIN_17 0 " "Info: 3: + IC(3.111 ns) + CELL(2.322 ns) = 10.803 ns; Loc. = PIN_17; Fanout = 0; PIN Node = 'PULSE1'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.433 ns" { inst10~0 PULSE1 } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/xuat_xung.bdf" { { 184 584 760 200 "PULSE1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.368 ns ( 40.43 % ) " "Info: Total cell delay = 4.368 ns ( 40.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.435 ns ( 59.57 % ) " "Info: Total interconnect delay = 6.435 ns ( 59.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.803 ns" { LSW1 inst10~0 PULSE1 } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "10.803 ns" { LSW1 {} LSW1~combout {} inst10~0 {} PULSE1 {} } { 0.000ns 0.000ns 3.324ns 3.111ns } { 0.000ns 1.132ns 0.914ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DDA:inst\|74373b:inst13\|19 Data\[7\] NADV 8.215 ns register " "Info: th for register \"DDA:inst\|74373b:inst13\|19\" (data pin = \"Data\[7\]\", clock pin = \"NADV\") is 8.215 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV destination 12.309 ns + Longest register " "Info: + Longest clock path from clock \"NADV\" to destination register is 12.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns NADV 1 CLK PIN_57 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_57; Fanout = 7; CLK Node = 'NADV'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/xuat_xung.bdf" { { -328 -408 -240 -312 "NADV" "" } { -56 -536 -464 -40 "NADV" "" } { -328 -240 -150 -316 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.259 ns) + CELL(0.200 ns) 4.591 ns 74373b:inst5\|14 2 REG LC_X10_Y7_N0 1 " "Info: 2: + IC(3.259 ns) + CELL(0.200 ns) = 4.591 ns; Loc. = LC_X10_Y7_N0; Fanout = 1; REG Node = '74373b:inst5\|14'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.459 ns" { NADV 74373b:inst5|14 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.511 ns) 5.895 ns DDA:inst\|74138:inst2\|18~1 3 COMB LC_X10_Y7_N7 4 " "Info: 3: + IC(0.793 ns) + CELL(0.511 ns) = 5.895 ns; Loc. = LC_X10_Y7_N7; Fanout = 4; COMB Node = 'DDA:inst\|74138:inst2\|18~1'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { 74373b:inst5|14 DDA:inst|74138:inst2|18~1 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 232 568 632 304 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.557 ns) + CELL(0.914 ns) 9.366 ns DDA:inst\|74138:inst2\|18 4 COMB LC_X5_Y5_N1 8 " "Info: 4: + IC(2.557 ns) + CELL(0.914 ns) = 9.366 ns; Loc. = LC_X5_Y5_N1; Fanout = 8; COMB Node = 'DDA:inst\|74138:inst2\|18'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.471 ns" { DDA:inst|74138:inst2|18~1 DDA:inst|74138:inst2|18 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 232 568 632 304 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.029 ns) + CELL(0.914 ns) 12.309 ns DDA:inst\|74373b:inst13\|19 5 REG LC_X5_Y5_N6 1 " "Info: 5: + IC(2.029 ns) + CELL(0.914 ns) = 12.309 ns; Loc. = LC_X5_Y5_N6; Fanout = 1; REG Node = 'DDA:inst\|74373b:inst13\|19'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.943 ns" { DDA:inst|74138:inst2|18 DDA:inst|74373b:inst13|19 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.671 ns ( 29.82 % ) " "Info: Total cell delay = 3.671 ns ( 29.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.638 ns ( 70.18 % ) " "Info: Total interconnect delay = 8.638 ns ( 70.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.309 ns" { NADV 74373b:inst5|14 DDA:inst|74138:inst2|18~1 DDA:inst|74138:inst2|18 DDA:inst|74373b:inst13|19 } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "12.309 ns" { NADV {} NADV~combout {} 74373b:inst5|14 {} DDA:inst|74138:inst2|18~1 {} DDA:inst|74138:inst2|18 {} DDA:inst|74373b:inst13|19 {} } { 0.000ns 0.000ns 3.259ns 0.793ns 2.557ns 2.029ns } { 0.000ns 1.132ns 0.200ns 0.511ns 0.914ns 0.914ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.094 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Data\[7\] 1 PIN PIN_87 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_87; Fanout = 1; PIN Node = 'Data\[7\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[7] } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/Test_10ms/CPLDTest/xuat_xung.bdf" { { -224 -456 -280 -208 "Data\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns D\[7\] 2 COMB IOC_X7_Y8_N0 5 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X7_Y8_N0; Fanout = 5; COMB Node = 'D\[7\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { Data[7] D[7] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.762 ns) + CELL(0.200 ns) 4.094 ns DDA:inst\|74373b:inst13\|19 3 REG LC_X5_Y5_N6 1 " "Info: 3: + IC(2.762 ns) + CELL(0.200 ns) = 4.094 ns; Loc. = LC_X5_Y5_N6; Fanout = 1; REG Node = 'DDA:inst\|74373b:inst13\|19'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { D[7] DDA:inst|74373b:inst13|19 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.332 ns ( 32.54 % ) " "Info: Total cell delay = 1.332 ns ( 32.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.762 ns ( 67.46 % ) " "Info: Total interconnect delay = 2.762 ns ( 67.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.094 ns" { Data[7] D[7] DDA:inst|74373b:inst13|19 } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "4.094 ns" { Data[7] {} D[7] {} DDA:inst|74373b:inst13|19 {} } { 0.000ns 0.000ns 2.762ns } { 0.000ns 1.132ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.309 ns" { NADV 74373b:inst5|14 DDA:inst|74138:inst2|18~1 DDA:inst|74138:inst2|18 DDA:inst|74373b:inst13|19 } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "12.309 ns" { NADV {} NADV~combout {} 74373b:inst5|14 {} DDA:inst|74138:inst2|18~1 {} DDA:inst|74138:inst2|18 {} DDA:inst|74373b:inst13|19 {} } { 0.000ns 0.000ns 3.259ns 0.793ns 2.557ns 2.029ns } { 0.000ns 1.132ns 0.200ns 0.511ns 0.914ns 0.914ns } "" } } { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.094 ns" { Data[7] D[7] DDA:inst|74373b:inst13|19 } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "4.094 ns" { Data[7] {} D[7] {} DDA:inst|74373b:inst13|19 {} } { 0.000ns 0.000ns 2.762ns } { 0.000ns 1.132ns 0.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 42 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 10:28:07 2019 " "Info: Processing ended: Sat Apr 20 10:28:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
