msgid ""
msgstr ""
"Project-Id-Version: SpinalHDLReport-Msgid-Bugs-To:POT-Creation-Date:2023-12-"
"01 11:48+0800PO-Revision-Date:YEAR-MO-DA HO:MI+ZONELast-Translator:FULL NAME "
"<EMAIL@ADDRESS>Language:zh_CNLanguage-Team:zh_CN <LL@li.org>Plural-"
"Forms:nplurals=1; plural=0;MIME-Version:1.0Content-Type:text/plain; "
"charset=UTF-8\n"
"Report-Msgid-Bugs-To: EMAIL@ADDRESSPOT-Creation-Date:2023-12-02 00:23+0800PO-"
"Revision-Date:YEAR-MO-DA HO:MI+ZONELast-Translator:FULL NAME <EMAIL@ADDRESS"
">Language-Team:LANGUAGE <LL@li.org>MIME-Version:1.0Content-Type:text/plain; "
"charset=UTF-8\n"
"PO-Revision-Date: 2024-01-25 03:01+0000\n"
"Last-Translator: tsy0123 <675526215@qq.com>\n"
"Language-Team: Chinese (Simplified) <https://hosted.weblate.org/projects/"
"spinaldoc-rtd/spinalhdllibrariesregif/zh_Hans/>\n"
"Language: zh_CN\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bitGenerated-By:Babel 2.13.1\n"
"Plural-Forms: nplurals=1; plural=0;\n"
"X-Generator: Weblate 5.4-dev\n"

#: ../../SpinalHDL/Libraries/regIf.rst:3
msgid "RegIf"
msgstr "RegIf"

#: ../../SpinalHDL/Libraries/regIf.rst:5
msgid "Register Interface Builder"
msgstr "寄存器接口搭建器"

#: ../../SpinalHDL/Libraries/regIf.rst:7
msgid "Automatic address, fields allocation and conflict detection"
msgstr "自动寻址、字段分配和冲突检测"

#: ../../SpinalHDL/Libraries/regIf.rst:8
msgid ""
"28 Register Access types (Covering the 25 types defined by the UVM standard)"
msgstr "28种寄存器访问类型（涵盖UVM标准定义的25种类型）"

#: ../../SpinalHDL/Libraries/regIf.rst:9
#: ../../SpinalHDL/Libraries/regIf.rst:112
msgid "Automatic documentation generation"
msgstr "自动生成文档"

#: ../../SpinalHDL/Libraries/regIf.rst:12
msgid "Automatic allocation"
msgstr "自动分配"

#: ../../SpinalHDL/Libraries/regIf.rst:14
msgid "Automatic address allocation"
msgstr "自动地址分配"

#: ../../SpinalHDL/Libraries/regIf.rst:39
msgid "Automatic fileds allocation"
msgstr "自动字段分配"

#: ../../SpinalHDL/Libraries/regIf.rst:54
msgid "conflict detection"
msgstr "冲突检测"

#: ../../SpinalHDL/Libraries/regIf.rst:70
msgid "28 Access Types"
msgstr "28种访问类型"

#: ../../SpinalHDL/Libraries/regIf.rst:72
msgid "Most of these come from UVM specification"
msgstr "其中大部分来自UVM规范"

#: ../../SpinalHDL/Libraries/regIf.rst:75
#: ../../SpinalHDL/Libraries/regIf.rst:397
#: ../../SpinalHDL/Libraries/regIf.rst:418
msgid "AccessType"
msgstr "访问类型"

#: ../../SpinalHDL/Libraries/regIf.rst:75
#: ../../SpinalHDL/Libraries/regIf.rst:397
#: ../../SpinalHDL/Libraries/regIf.rst:418
#: ../../SpinalHDL/Libraries/regIf.rst:436
msgid "Description"
msgstr "描述"

#: ../../SpinalHDL/Libraries/regIf.rst:75
msgid "From"
msgstr "来源"

#: ../../SpinalHDL/Libraries/regIf.rst:77
#: ../../SpinalHDL/Libraries/regIf.rst:402
#: ../../SpinalHDL/Libraries/regIf.rst:421
msgid "RO"
msgstr "RO"

#: ../../SpinalHDL/Libraries/regIf.rst:77
msgid "w: no effect, r: no effect"
msgstr "w：无影响，r：无影响"

#: ../../SpinalHDL/Libraries/regIf.rst:77
#: ../../SpinalHDL/Libraries/regIf.rst:78
#: ../../SpinalHDL/Libraries/regIf.rst:79
#: ../../SpinalHDL/Libraries/regIf.rst:80
#: ../../SpinalHDL/Libraries/regIf.rst:81
#: ../../SpinalHDL/Libraries/regIf.rst:82
#: ../../SpinalHDL/Libraries/regIf.rst:83
#: ../../SpinalHDL/Libraries/regIf.rst:84
#: ../../SpinalHDL/Libraries/regIf.rst:85
#: ../../SpinalHDL/Libraries/regIf.rst:86
#: ../../SpinalHDL/Libraries/regIf.rst:87
#: ../../SpinalHDL/Libraries/regIf.rst:88
#: ../../SpinalHDL/Libraries/regIf.rst:89
#: ../../SpinalHDL/Libraries/regIf.rst:90
#: ../../SpinalHDL/Libraries/regIf.rst:91
#: ../../SpinalHDL/Libraries/regIf.rst:92
#: ../../SpinalHDL/Libraries/regIf.rst:93
#: ../../SpinalHDL/Libraries/regIf.rst:94
#: ../../SpinalHDL/Libraries/regIf.rst:95
#: ../../SpinalHDL/Libraries/regIf.rst:96
#: ../../SpinalHDL/Libraries/regIf.rst:97
#: ../../SpinalHDL/Libraries/regIf.rst:98
#: ../../SpinalHDL/Libraries/regIf.rst:99
#: ../../SpinalHDL/Libraries/regIf.rst:100
#: ../../SpinalHDL/Libraries/regIf.rst:101
msgid "UVM"
msgstr "UVM"

#: ../../SpinalHDL/Libraries/regIf.rst:78
#: ../../SpinalHDL/Libraries/regIf.rst:400
#: ../../SpinalHDL/Libraries/regIf.rst:401
#: ../../SpinalHDL/Libraries/regIf.rst:420
msgid "RW"
msgstr "RW"

#: ../../SpinalHDL/Libraries/regIf.rst:78
msgid "w: as-is, r: no effect"
msgstr "w：保持原样，r：无影响"

#: ../../SpinalHDL/Libraries/regIf.rst:79
msgid "RC"
msgstr "RC"

#: ../../SpinalHDL/Libraries/regIf.rst:79
msgid "w: no effect, r: clears all bits"
msgstr "w：无影响，r：清除所有比特"

#: ../../SpinalHDL/Libraries/regIf.rst:80
msgid "RS"
msgstr "RS"

#: ../../SpinalHDL/Libraries/regIf.rst:80
msgid "w: no effect, r: sets all bits"
msgstr "w：无影响，r：置位所有比特"

#: ../../SpinalHDL/Libraries/regIf.rst:81
msgid "WRC"
msgstr "WRC"

#: ../../SpinalHDL/Libraries/regIf.rst:81
msgid "w: as-is, r: clears all bits"
msgstr "w：保持原样，r：清除所有比特"

#: ../../SpinalHDL/Libraries/regIf.rst:82
msgid "WRS"
msgstr "WRS"

#: ../../SpinalHDL/Libraries/regIf.rst:82
msgid "w: as-is, r: sets all bits"
msgstr "w：保持原样，r：置位所有比特"

#: ../../SpinalHDL/Libraries/regIf.rst:83
msgid "WC"
msgstr "WC"

#: ../../SpinalHDL/Libraries/regIf.rst:83
msgid "w: clears all bits, r: no effect"
msgstr "w：清除所有比特，r：无影响"

#: ../../SpinalHDL/Libraries/regIf.rst:84
msgid "WS"
msgstr "WS"

#: ../../SpinalHDL/Libraries/regIf.rst:84
msgid "w: sets all bits, r: no effect"
msgstr "w：置位所有比特，r：无影响"

#: ../../SpinalHDL/Libraries/regIf.rst:85
msgid "WSRC"
msgstr "WSRC"

#: ../../SpinalHDL/Libraries/regIf.rst:85
msgid "w: sets all bits, r: clears all bits"
msgstr "w：置位所有比特，r：清除所有比特"

#: ../../SpinalHDL/Libraries/regIf.rst:86
msgid "WCRS"
msgstr "WCRS"

#: ../../SpinalHDL/Libraries/regIf.rst:86
msgid "w: clears all bits, r: sets all bits"
msgstr "w：清除所有比特，r：置位所有比特"

#: ../../SpinalHDL/Libraries/regIf.rst:87
#: ../../SpinalHDL/Libraries/regIf.rst:399
msgid "W1C"
msgstr "W1C"

#: ../../SpinalHDL/Libraries/regIf.rst:87
msgid "w: 1/0 clears/no effect on matching bit, r: no effect"
msgstr "w：1/0 对匹配位清除/无影响，r：无影响"

#: ../../SpinalHDL/Libraries/regIf.rst:88
msgid "W1S"
msgstr "W1S"

#: ../../SpinalHDL/Libraries/regIf.rst:88
msgid "w: 1/0 sets/no effect on matching bit, r: no effect"
msgstr "w：1/0 对匹配位置位/无影响，r：无影响"

#: ../../SpinalHDL/Libraries/regIf.rst:89
msgid "W1T"
msgstr "W1T"

#: ../../SpinalHDL/Libraries/regIf.rst:89
msgid "w: 1/0 toggles/no effect on matching bit, r: no effect"
msgstr "w：1/0 对匹配位翻转/无影响，r：无影响"

#: ../../SpinalHDL/Libraries/regIf.rst:90
msgid "W0C"
msgstr "W0C"

#: ../../SpinalHDL/Libraries/regIf.rst:90
msgid "w: 1/0 no effect on/clears matching bit, r: no effect"
msgstr "w：1/0 对匹配位清除/无影响，r：无影响"

#: ../../SpinalHDL/Libraries/regIf.rst:91
msgid "W0S"
msgstr "W0S"

#: ../../SpinalHDL/Libraries/regIf.rst:91
msgid "w: 1/0 no effect on/sets matching bit, r: no effect"
msgstr "w：1/0 对匹配位置位/无影响，r：无影响"

#: ../../SpinalHDL/Libraries/regIf.rst:92
msgid "W0T"
msgstr "W0T"

#: ../../SpinalHDL/Libraries/regIf.rst:92
msgid "w: 1/0 no effect on/toggles matching bit, r: no effect"
msgstr "w：1/0 对匹配位翻转/无影响，r：无影响"

#: ../../SpinalHDL/Libraries/regIf.rst:93
msgid "W1SRC"
msgstr "W1SRC"

#: ../../SpinalHDL/Libraries/regIf.rst:93
msgid "w: 1/0 sets/no effect on matching bit, r: clears all bits"
msgstr "w：1/0 对匹配位置位/无影响，r：清除所有比特"

#: ../../SpinalHDL/Libraries/regIf.rst:94
msgid "W1CRS"
msgstr "W1CRS"

#: ../../SpinalHDL/Libraries/regIf.rst:94
msgid "w: 1/0 clears/no effect on matching bit, r: sets all bits"
msgstr "w：1/0 对匹配位清除/无影响，r：置位所有比特"

#: ../../SpinalHDL/Libraries/regIf.rst:95
msgid "W0SRC"
msgstr "W0SRC"

#: ../../SpinalHDL/Libraries/regIf.rst:95
msgid "w: 1/0 no effect on/sets matching bit, r: clears all bits"
msgstr "w：1/0 对匹配位置位/无影响，r：清除所有比特"

#: ../../SpinalHDL/Libraries/regIf.rst:96
msgid "W0CRS"
msgstr "W0CRS"

#: ../../SpinalHDL/Libraries/regIf.rst:96
msgid "w: 1/0 no effect on/clears matching bit, r: sets all bits"
msgstr "w：1/0 对匹配位清除/无影响，r：置位所有比特"

#: ../../SpinalHDL/Libraries/regIf.rst:97
msgid "WO"
msgstr "WO"

#: ../../SpinalHDL/Libraries/regIf.rst:97
msgid "w: as-is, r: error"
msgstr "w：保持原样，r：错误"

#: ../../SpinalHDL/Libraries/regIf.rst:98
msgid "WOC"
msgstr "WOC"

#: ../../SpinalHDL/Libraries/regIf.rst:98
msgid "w: clears all bits, r: error"
msgstr "w：清除所有比特，r：错误"

#: ../../SpinalHDL/Libraries/regIf.rst:99
msgid "WOS"
msgstr "WOS"

#: ../../SpinalHDL/Libraries/regIf.rst:99
msgid "w: sets all bits, r: error"
msgstr "w：置位所有比特，r：错误"

#: ../../SpinalHDL/Libraries/regIf.rst:100
msgid "W1"
msgstr "W1"

#: ../../SpinalHDL/Libraries/regIf.rst:100
msgid ""
"w: first one after hard reset is as-is, other w have no effects, r: no "
"effect"
msgstr "w：硬复位后第一个w保持原样，其他w无影响，r：无影响"

#: ../../SpinalHDL/Libraries/regIf.rst:101
msgid "WO1"
msgstr "WO1"

#: ../../SpinalHDL/Libraries/regIf.rst:101
msgid ""
"w: first one after hard reset is as-is, other w have no effects, r: error"
msgstr "w：硬复位后第一个w保持原样，其他w无影响，r：错误"

#: ../../SpinalHDL/Libraries/regIf.rst:102
msgid "NA"
msgstr "NA"

#: ../../SpinalHDL/Libraries/regIf.rst:102
msgid "w: reserved, r: reserved"
msgstr "w：保留，r：保留"

#: ../../SpinalHDL/Libraries/regIf.rst:102
#: ../../SpinalHDL/Libraries/regIf.rst:103
#: ../../SpinalHDL/Libraries/regIf.rst:104
#: ../../SpinalHDL/Libraries/regIf.rst:105
#: ../../SpinalHDL/Libraries/regIf.rst:106
#: ../../SpinalHDL/Libraries/regIf.rst:107
#: ../../SpinalHDL/Libraries/regIf.rst:108
msgid "New"
msgstr "新的"

#: ../../SpinalHDL/Libraries/regIf.rst:103
msgid "W1P"
msgstr "W1P"

#: ../../SpinalHDL/Libraries/regIf.rst:103
msgid "w: 1/0 pulse/no effect on matching bit, r: no effect"
msgstr "w：1/0 对匹配位脉冲(pulse)/无影响，r：无影响"

#: ../../SpinalHDL/Libraries/regIf.rst:104
msgid "W0P"
msgstr "W0P"

#: ../../SpinalHDL/Libraries/regIf.rst:104
msgid "w: 0/1 pulse/no effect on matching bit, r: no effect"
msgstr "w：0/1 对匹配位脉冲(pulse)/无影响，r：无影响"

#: ../../SpinalHDL/Libraries/regIf.rst:105
msgid "HSRW"
msgstr "HSRW"

#: ../../SpinalHDL/Libraries/regIf.rst:105
msgid "w: Hardware Set, SoftWare RW"
msgstr "w：硬件置位，软件RW"

#: ../../SpinalHDL/Libraries/regIf.rst:106
msgid "RWHS"
msgstr "RWHS"

#: ../../SpinalHDL/Libraries/regIf.rst:106
msgid "w: SoftWare RW, Hardware Set"
msgstr "w：软件RW、硬件置位"

#: ../../SpinalHDL/Libraries/regIf.rst:107
msgid "ROV"
msgstr "ROV"

#: ../../SpinalHDL/Libraries/regIf.rst:107
msgid "w: ReadOnly Value, used for hardware version"
msgstr "w：只读值，用于硬件版本"

#: ../../SpinalHDL/Libraries/regIf.rst:108
msgid "CSTM"
msgstr "CSTM"

#: ../../SpinalHDL/Libraries/regIf.rst:108
msgid "w: user custom Type, used for document"
msgstr "w：用户自定义类型，用于文档"

#: ../../SpinalHDL/Libraries/regIf.rst:114
msgid "Document Type"
msgstr "文档类型"

#: ../../SpinalHDL/Libraries/regIf.rst:117
msgid "Document"
msgstr "文档类型"

#: ../../SpinalHDL/Libraries/regIf.rst:117
msgid "Usage"
msgstr "用法"

#: ../../SpinalHDL/Libraries/regIf.rst:117
msgid "Status"
msgstr "状态"

#: ../../SpinalHDL/Libraries/regIf.rst:119
msgid "HTML"
msgstr "HTML"

#: ../../SpinalHDL/Libraries/regIf.rst:119
msgid "``busif.accept(HtmlGenerator(\"regif\", title = \"XXX register file\"))``"
msgstr ""
"``busif.accept(HtmlGenerator(\"regif\", title = \"XXX register file\"))``"

#: ../../SpinalHDL/Libraries/regIf.rst:119
#: ../../SpinalHDL/Libraries/regIf.rst:120
#: ../../SpinalHDL/Libraries/regIf.rst:121
#: ../../SpinalHDL/Libraries/regIf.rst:122
#: ../../SpinalHDL/Libraries/regIf.rst:123
msgid "Y"
msgstr "Y"

#: ../../SpinalHDL/Libraries/regIf.rst:120
msgid "CHeader"
msgstr "CHeader"

#: ../../SpinalHDL/Libraries/regIf.rst:120
msgid "``busif.accept(CHeaderGenerator(\"header\", \"AP\"))``"
msgstr "``busif.accept(CHeaderGenerator(\"header\", \"AP\"))``"

#: ../../SpinalHDL/Libraries/regIf.rst:121
msgid "JSON"
msgstr "JSON"

#: ../../SpinalHDL/Libraries/regIf.rst:121
msgid "``busif.accept(JsonGenerator(\"regif\"))``"
msgstr "``busif.accept(JsonGenerator(\"regif\"))``"

#: ../../SpinalHDL/Libraries/regIf.rst:122
msgid "RALF(UVM)"
msgstr "RALF(UVM)"

#: ../../SpinalHDL/Libraries/regIf.rst:122
msgid "``busif.accept(RalfGenerator(\"header\"))``"
msgstr "``busif.accept(RalfGenerator(\"header\"))``"

#: ../../SpinalHDL/Libraries/regIf.rst:123
msgid "SystemRDL"
msgstr "SystemRDL"

#: ../../SpinalHDL/Libraries/regIf.rst:123
msgid ""
"``busif.accept(SystemRdlGenerator(\"regif\", \"addrmap_name\", "
"Some(\"name\"), Some(\"desc\")))``"
msgstr ""
"``busif.accept(SystemRdlGenerator(\"regif\", \"addrmap_name\", Some(\"name\")"
", Some(\"desc\")))``"

#: ../../SpinalHDL/Libraries/regIf.rst:124
msgid "Latex(pdf)"
msgstr "Latex(pdf)"

#: ../../SpinalHDL/Libraries/regIf.rst:124
#: ../../SpinalHDL/Libraries/regIf.rst:125
msgid "N"
msgstr "N"

#: ../../SpinalHDL/Libraries/regIf.rst:125
msgid "docx"
msgstr "docx"

#: ../../SpinalHDL/Libraries/regIf.rst:128
msgid "HTML auto-doc is now complete, Example source Code:"
msgstr "HTM 自动文档现已完成，源代码示例："

#: ../../SpinalHDL/Libraries/regIf.rst:133
msgid "generated HTML document:"
msgstr "生成的 HTML 文档："

#: ../../SpinalHDL/Libraries/regIf.rst:139
msgid "Special Access Usage"
msgstr "特殊访问用途"

#: ../../SpinalHDL/Libraries/regIf.rst:141
msgid "**CASE1:** ``RO`` usage"
msgstr "**案例1：** ``RO`` 用法"

#: ../../SpinalHDL/Libraries/regIf.rst:143
msgid ""
"``RO`` is different from other types. It does not create registers and "
"requires an external signal to drive it, Attention, please don't forget to "
"drive it."
msgstr "``RO`` 与其他类型不同。它不创建寄存器，需要外部信号来驱动它，注意，请不要忘记"
"驱动它。"

#: ../../SpinalHDL/Libraries/regIf.rst:175
msgid "**CASE2:** ``ROV`` usage"
msgstr "**案例2：** ``ROV`` 用法"

#: ../../SpinalHDL/Libraries/regIf.rst:177
msgid ""
"ASIC design often requires some solidified version information. Unlike RO, "
"it is not expected to generate wire signals"
msgstr "ASIC设计常常需要一些固化的版本信息。与 RO 不同，它不会产生有线信号"

#: ../../SpinalHDL/Libraries/regIf.rst:179
msgid "old way:"
msgstr "旧方法："

#: ../../SpinalHDL/Libraries/regIf.rst:186
msgid "new way:"
msgstr "新方法："

#: ../../SpinalHDL/Libraries/regIf.rst:194
msgid ""
"**CASE3:** ``HSRW/RWHS`` hardware set type In some cases, such registers are"
" not only configured by software, but also set by hardware signals"
msgstr "**案例3:** ``HSRW/RWHS`` 在某些情况下的硬件设置类型，此类寄存器不仅可以由软件"
"配置，还可以由硬件信号设置"

#: ../../SpinalHDL/Libraries/regIf.rst:231
msgid ""
"**CASE4:** ``CSTM`` Although SpinalHDL includes 25 register types and 6 "
"extension types, there are still various demands for private register types "
"in practical application. Therefore, we reserve CSTM types for scalability. "
"CSTM is only used to generate software interfaces, and does not generate "
"actual circuits"
msgstr ""
"**案例4:** ``CSTM`` 虽然SpinalHDL包含25种寄存器类型和6种扩展类型，但在实际应"
"用中仍然对私有寄存器类型有各种需求。因此，我们保留CSTM类型以实现可扩展性。 "
"CSTM仅用于生成软件接口，不生成实际电路"

#: ../../SpinalHDL/Libraries/regIf.rst:246
msgid "**CASE5:** ``parasiteField``"
msgstr "**案例5：** ``parasiteField``"

#: ../../SpinalHDL/Libraries/regIf.rst:248
msgid ""
"This is used for software to share the same register on multiple address "
"instead of generating multiple register entities"
msgstr "这用于软件在多个地址上共享同一寄存器，而不是生成多个寄存器实体"

#: ../../SpinalHDL/Libraries/regIf.rst:250
msgid "example1: clock gate software enable"
msgstr "示例1：时钟门软件使能"

#: ../../SpinalHDL/Libraries/regIf.rst:262
msgid "example2: interrupt raw reg with foce interface for software"
msgstr "示例2：使用软件的带强制(force)接口的中断原始(raw)状态寄存器"

#: ../../SpinalHDL/Libraries/regIf.rst:273
msgid "Byte Mask"
msgstr "字节掩码"

#: ../../SpinalHDL/Libraries/regIf.rst:275
msgid "withStrb"
msgstr "withStrb"

#: ../../SpinalHDL/Libraries/regIf.rst:279
msgid "Typical Example"
msgstr "典型例子"

#: ../../SpinalHDL/Libraries/regIf.rst:281
msgid "Batch create REG-Address and fields register"
msgstr "批量创建REG-Address和字段寄存器"

#: ../../SpinalHDL/Libraries/regIf.rst:321
msgid "Interrupt Factory"
msgstr "中断生成器"

#: ../../SpinalHDL/Libraries/regIf.rst:323
msgid "Manual writing interruption"
msgstr "手动写中断"

#: ../../SpinalHDL/Libraries/regIf.rst:366
msgid ""
"this is a very tedious and repetitive work, a better way is to use the "
"\"factory\" paradigm to auto-generate the documentation for each signal."
msgstr "这是一项非常繁琐且重复的工作，更好的方法是使用“生成器(factory)”范例来自动生成"
"每个信号的文档。"

#: ../../SpinalHDL/Libraries/regIf.rst:368
msgid "now the InterruptFactory can do that."
msgstr "现在InterruptFactory可以做到这一点。"

#: ../../SpinalHDL/Libraries/regIf.rst:370
msgid "Easy Way create interruption:"
msgstr "创建中断的简单方法："

#: ../../SpinalHDL/Libraries/regIf.rst:394
msgid "IP level interrupt Factory"
msgstr "IP级中断生成器"

#: ../../SpinalHDL/Libraries/regIf.rst:397
#: ../../SpinalHDL/Libraries/regIf.rst:418
msgid "Register"
msgstr "寄存器"

#: ../../SpinalHDL/Libraries/regIf.rst:399
msgid "RAW"
msgstr "RAW"

#: ../../SpinalHDL/Libraries/regIf.rst:399
msgid "int raw register, set by int event, clear when bus write 1"
msgstr "中断原始状态(int raw)寄存器，由int事件设置，总线写1时清零"

#: ../../SpinalHDL/Libraries/regIf.rst:400
msgid "FORCE"
msgstr "FORCE"

#: ../../SpinalHDL/Libraries/regIf.rst:400
msgid "int force register, for SW debug use"
msgstr "中断强制寄存器，用于软件调试"

#: ../../SpinalHDL/Libraries/regIf.rst:401
#: ../../SpinalHDL/Libraries/regIf.rst:420
msgid "MASK"
msgstr "MASK"

#: ../../SpinalHDL/Libraries/regIf.rst:401
#: ../../SpinalHDL/Libraries/regIf.rst:420
msgid "int mask register, 1: off; 0: open; defualt 1 int off"
msgstr "中断掩码寄存器，1：关闭；0：打开；默认1 中断关闭"

#: ../../SpinalHDL/Libraries/regIf.rst:402
#: ../../SpinalHDL/Libraries/regIf.rst:421
msgid "STATUS"
msgstr "STATUS"

#: ../../SpinalHDL/Libraries/regIf.rst:402
msgid "int status, Read Only, ``status = raw && ! mask``"
msgstr "中断状态，只读， ``status = raw && ! mask``"

#: ../../SpinalHDL/Libraries/regIf.rst:408
#: ../../SpinalHDL/Libraries/regIf.rst:426
msgid "SpinalUsage:"
msgstr "Spinal用法："

#: ../../SpinalHDL/Libraries/regIf.rst:415
msgid "SYS level interrupt merge"
msgstr "SYS级中断合并"

#: ../../SpinalHDL/Libraries/regIf.rst:421
msgid "int status, RO, ``status = int_level && ! mask``"
msgstr "中断状态，RO， ``status = int_level && ! mask``"

#: ../../SpinalHDL/Libraries/regIf.rst:433
msgid "Spinal Factory"
msgstr "Spinal的生成器"

#: ../../SpinalHDL/Libraries/regIf.rst:436
msgid "BusInterface method"
msgstr "总线接口方法"

#: ../../SpinalHDL/Libraries/regIf.rst:438
#: ../../SpinalHDL/Libraries/regIf.rst:440
msgid "``InterruptFactory(regNamePre: String, triggers: Bool*)``"
msgstr "``InterruptFactory(regNamePre: String, triggers: Bool*)``"

#: ../../SpinalHDL/Libraries/regIf.rst:438
msgid "create RAW/FORCE/MASK/STATUS for pulse event"
msgstr "为脉冲事件创建RAW/FORCE/MASK/STATUS"

#: ../../SpinalHDL/Libraries/regIf.rst:439
msgid "``InterruptFactoryNoForce(regNamePre: String, triggers: Bool*)``"
msgstr "``InterruptFactoryNoForce(regNamePre: String, triggers: Bool*)``"

#: ../../SpinalHDL/Libraries/regIf.rst:439
msgid "create RAW/MASK/STATUS for pulse event"
msgstr "为脉冲事件创建RAW/MASK/STATUS"

#: ../../SpinalHDL/Libraries/regIf.rst:440
msgid "create MASK/STATUS for level_int merge"
msgstr "为level_int合并创建MASK/STATUS"

#: ../../SpinalHDL/Libraries/regIf.rst:441
#: ../../SpinalHDL/Libraries/regIf.rst:443
msgid ""
"``InterruptFactoryAt(addrOffset: Int, regNamePre: String, triggers: Bool*)``"
msgstr ""
"``InterruptFactoryAt(addrOffset: Int, regNamePre: String, triggers: Bool*)``"

#: ../../SpinalHDL/Libraries/regIf.rst:441
msgid "create RAW/FORCE/MASK/STATUS for pulse event at addrOffset"
msgstr "在addrOffset处为脉冲事件创建RAW/FORCE/MASK/STATUS"

#: ../../SpinalHDL/Libraries/regIf.rst:442
msgid ""
"``InterruptFactoryNoForceAt(addrOffset: Int, regNamePre: String, triggers: "
"Bool*)``"
msgstr ""
"``InterruptFactoryNoForceAt(addrOffset: Int, regNamePre: String, triggers: "
"Bool*)``"

#: ../../SpinalHDL/Libraries/regIf.rst:442
msgid "create RAW/MASK/STATUS for pulse event at addrOffset"
msgstr "在addrOffset处为脉冲事件创建 RAW/MASK/STATUS"

#: ../../SpinalHDL/Libraries/regIf.rst:443
msgid "create MASK/STATUS for level_int merge at addrOffset"
msgstr "在addrOffset处为level_int合并创建MASK/STATUS"

#: ../../SpinalHDL/Libraries/regIf.rst:447
msgid "Example"
msgstr "示例"

#: ../../SpinalHDL/Libraries/regIf.rst:479
msgid "DefaultReadValue"
msgstr "默认读取值"

#: ../../SpinalHDL/Libraries/regIf.rst:481
msgid ""
"When the software reads a reserved address, the current policy is to return "
"normally, readerror=0. In order to facilitate software debugging, the read "
"back value can be configured, which is 0 by default"
msgstr "当软件读取保留地址时，当前的策略是正常返回，readerror=0。为了方便软件调试，可"
"以配置回读值，默认为0"

#: ../../SpinalHDL/Libraries/regIf.rst:499
msgid "Developers Area"
msgstr "开发者区域"

#: ../../SpinalHDL/Libraries/regIf.rst:501
msgid "You can add your document Type by extending the `BusIfVistor` Trait"
msgstr "您可以通过扩展 `BusIfVistor` 特征来添加文档类型"

#: ../../SpinalHDL/Libraries/regIf.rst:503
msgid "``case class Latex(fileName : String) extends BusIfVisitor{ ... }``"
msgstr "``case class Latex(fileName : String) extends BusIfVisitor{ ... }``"

#: ../../SpinalHDL/Libraries/regIf.rst:505
msgid "BusIfVistor give access BusIf.RegInsts to do what you want"
msgstr "BusIfVistor给予访问BusIf.RegInsts的权限来执行您想要的操作"

#~ msgid "Interrupt Design Spec"
#~ msgstr "中断设计规范"
