verilog xil_defaultlib --include "../../../../soc_proj.srcs/sources_1/bd/bd_soc_proj/ipshared/8b3d" --include "../../../../soc_proj.srcs/sources_1/bd/bd_soc_proj/ipshared/ec67/hdl" \
"../../../bd/bd_soc_proj/ip/bd_soc_proj_lmb_bram_0/sim/bd_soc_proj_lmb_bram_0.v" \
"../../../bd/bd_soc_proj/ip/bd_soc_proj_clk_wiz_1_0/bd_soc_proj_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/bd_soc_proj/ip/bd_soc_proj_clk_wiz_1_0/bd_soc_proj_clk_wiz_1_0.v" \
"../../../bd/bd_soc_proj/ip/bd_soc_proj_xbar_0/sim/bd_soc_proj_xbar_0.v" \
"../../../bd/bd_soc_proj/ip/bd_soc_proj_reset_inv_0_0/sim/bd_soc_proj_reset_inv_0_0.v" \
"../../../bd/bd_soc_proj/ip/bd_soc_proj_ExperimentSystem_0_0/sim/bd_soc_proj_ExperimentSystem_0_0.v" \
"../../../bd/bd_soc_proj/ip/bd_soc_proj_xlconstant_0_0/sim/bd_soc_proj_xlconstant_0_0.v" \
"../../../bd/bd_soc_proj/ip/bd_soc_proj_xadc_wiz_0_0/bd_soc_proj_xadc_wiz_0_0.v" \
"../../../bd/bd_soc_proj/ip/bd_soc_proj_auto_pc_0/sim/bd_soc_proj_auto_pc_0.v" \
"../../../bd/bd_soc_proj/sim/bd_soc_proj.v" \

verilog xil_defaultlib "glbl.v"

nosort
