--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml stopwatch.twx stopwatch.ncd -o stopwatch.twr stopwatch.pcf
-ucf nexys3.ucf

Design file:              stopwatch.ncd
Physical constraint file: stopwatch.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3170 paths analyzed, 198 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.017ns.
--------------------------------------------------------------------------------

Paths for end point _clock_divider/clk_1hz (SLICE_X29Y15.A3), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _clock_divider/counter_1hz_0 (FF)
  Destination:          _clock_divider/clk_1hz (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.992ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (0.361 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _clock_divider/counter_1hz_0 to _clock_divider/clk_1hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.AQ      Tcko                  0.408   _clock_divider/counter_1hz<2>
                                                       _clock_divider/counter_1hz_0
    SLICE_X21Y26.A2      net (fanout=2)        0.614   _clock_divider/counter_1hz<0>
    SLICE_X21Y26.A       Tilo                  0.259   _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>2
                                                       _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>2
    SLICE_X20Y26.B1      net (fanout=2)        0.840   _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>1
    SLICE_X20Y26.B       Tilo                  0.205   _clock_divider/counter_1hz<2>
                                                       _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>7
    SLICE_X29Y15.A3      net (fanout=17)       1.344   _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o
    SLICE_X29Y15.CLK     Tas                   0.322   _clock_divider/clk_1hz
                                                       _clock_divider/clk_1hz_rstpot
                                                       _clock_divider/clk_1hz
    -------------------------------------------------  ---------------------------
    Total                                      3.992ns (1.194ns logic, 2.798ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _clock_divider/counter_1hz_28 (FF)
  Destination:          _clock_divider/clk_1hz (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.983ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.361 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _clock_divider/counter_1hz_28 to _clock_divider/clk_1hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y30.CQ      Tcko                  0.408   _clock_divider/counter_1hz<29>
                                                       _clock_divider/counter_1hz_28
    SLICE_X21Y30.A1      net (fanout=2)        0.612   _clock_divider/counter_1hz<28>
    SLICE_X21Y30.A       Tilo                  0.259   _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>4
                                                       _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>5
    SLICE_X20Y26.B2      net (fanout=2)        0.833   _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>4
    SLICE_X20Y26.B       Tilo                  0.205   _clock_divider/counter_1hz<2>
                                                       _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>7
    SLICE_X29Y15.A3      net (fanout=17)       1.344   _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o
    SLICE_X29Y15.CLK     Tas                   0.322   _clock_divider/clk_1hz
                                                       _clock_divider/clk_1hz_rstpot
                                                       _clock_divider/clk_1hz
    -------------------------------------------------  ---------------------------
    Total                                      3.983ns (1.194ns logic, 2.789ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _clock_divider/counter_1hz_1 (FF)
  Destination:          _clock_divider/clk_1hz (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.990ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (0.361 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _clock_divider/counter_1hz_1 to _clock_divider/clk_1hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.CQ      Tcko                  0.408   _clock_divider/counter_1hz<2>
                                                       _clock_divider/counter_1hz_1
    SLICE_X21Y26.A1      net (fanout=2)        0.612   _clock_divider/counter_1hz<1>
    SLICE_X21Y26.A       Tilo                  0.259   _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>2
                                                       _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>2
    SLICE_X20Y26.B1      net (fanout=2)        0.840   _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>1
    SLICE_X20Y26.B       Tilo                  0.205   _clock_divider/counter_1hz<2>
                                                       _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>7
    SLICE_X29Y15.A3      net (fanout=17)       1.344   _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o
    SLICE_X29Y15.CLK     Tas                   0.322   _clock_divider/clk_1hz
                                                       _clock_divider/clk_1hz_rstpot
                                                       _clock_divider/clk_1hz
    -------------------------------------------------  ---------------------------
    Total                                      3.990ns (1.194ns logic, 2.796ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point _clock_divider/counter_1hz_30 (SLICE_X20Y31.A2), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _clock_divider/counter_1hz_0 (FF)
  Destination:          _clock_divider/counter_1hz_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.661ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _clock_divider/counter_1hz_0 to _clock_divider/counter_1hz_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.AQ      Tcko                  0.408   _clock_divider/counter_1hz<2>
                                                       _clock_divider/counter_1hz_0
    SLICE_X21Y26.A2      net (fanout=2)        0.614   _clock_divider/counter_1hz<0>
    SLICE_X21Y26.A       Tilo                  0.259   _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>2
                                                       _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>2
    SLICE_X20Y26.B1      net (fanout=2)        0.840   _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>1
    SLICE_X20Y26.B       Tilo                  0.205   _clock_divider/counter_1hz<2>
                                                       _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>7
    SLICE_X20Y31.A2      net (fanout=17)       0.994   _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o
    SLICE_X20Y31.CLK     Tas                   0.341   _clock_divider/counter_1hz<31>
                                                       _clock_divider/counter_1hz_30_rstpot
                                                       _clock_divider/counter_1hz_30
    -------------------------------------------------  ---------------------------
    Total                                      3.661ns (1.213ns logic, 2.448ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _clock_divider/counter_1hz_28 (FF)
  Destination:          _clock_divider/counter_1hz_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.652ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.156 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _clock_divider/counter_1hz_28 to _clock_divider/counter_1hz_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y30.CQ      Tcko                  0.408   _clock_divider/counter_1hz<29>
                                                       _clock_divider/counter_1hz_28
    SLICE_X21Y30.A1      net (fanout=2)        0.612   _clock_divider/counter_1hz<28>
    SLICE_X21Y30.A       Tilo                  0.259   _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>4
                                                       _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>5
    SLICE_X20Y26.B2      net (fanout=2)        0.833   _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>4
    SLICE_X20Y26.B       Tilo                  0.205   _clock_divider/counter_1hz<2>
                                                       _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>7
    SLICE_X20Y31.A2      net (fanout=17)       0.994   _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o
    SLICE_X20Y31.CLK     Tas                   0.341   _clock_divider/counter_1hz<31>
                                                       _clock_divider/counter_1hz_30_rstpot
                                                       _clock_divider/counter_1hz_30
    -------------------------------------------------  ---------------------------
    Total                                      3.652ns (1.213ns logic, 2.439ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _clock_divider/counter_1hz_1 (FF)
  Destination:          _clock_divider/counter_1hz_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.659ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _clock_divider/counter_1hz_1 to _clock_divider/counter_1hz_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.CQ      Tcko                  0.408   _clock_divider/counter_1hz<2>
                                                       _clock_divider/counter_1hz_1
    SLICE_X21Y26.A1      net (fanout=2)        0.612   _clock_divider/counter_1hz<1>
    SLICE_X21Y26.A       Tilo                  0.259   _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>2
                                                       _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>2
    SLICE_X20Y26.B1      net (fanout=2)        0.840   _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>1
    SLICE_X20Y26.B       Tilo                  0.205   _clock_divider/counter_1hz<2>
                                                       _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>7
    SLICE_X20Y31.A2      net (fanout=17)       0.994   _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o
    SLICE_X20Y31.CLK     Tas                   0.341   _clock_divider/counter_1hz<31>
                                                       _clock_divider/counter_1hz_30_rstpot
                                                       _clock_divider/counter_1hz_30
    -------------------------------------------------  ---------------------------
    Total                                      3.659ns (1.213ns logic, 2.446ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point _clock_divider/counter_1hz_4 (SLICE_X20Y25.B3), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _clock_divider/counter_1hz_10 (FF)
  Destination:          _clock_divider/counter_1hz_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.569ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.240 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _clock_divider/counter_1hz_10 to _clock_divider/counter_1hz_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.DQ      Tcko                  0.447   _clock_divider/counter_1hz<10>
                                                       _clock_divider/counter_1hz_10
    SLICE_X21Y26.B1      net (fanout=2)        0.612   _clock_divider/counter_1hz<10>
    SLICE_X21Y26.B       Tilo                  0.259   _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>2
                                                       _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>3
    SLICE_X20Y28.A2      net (fanout=2)        0.826   _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>2
    SLICE_X20Y28.A       Tilo                  0.205   _clock_divider/counter_1hz<17>
                                                       _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>7_1
    SLICE_X20Y25.B3      net (fanout=16)       0.879   _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>7
    SLICE_X20Y25.CLK     Tas                   0.341   _clock_divider/counter_1hz<6>
                                                       _clock_divider/counter_1hz_4_rstpot
                                                       _clock_divider/counter_1hz_4
    -------------------------------------------------  ---------------------------
    Total                                      3.569ns (1.252ns logic, 2.317ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _clock_divider/counter_1hz_28 (FF)
  Destination:          _clock_divider/counter_1hz_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.520ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.145 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _clock_divider/counter_1hz_28 to _clock_divider/counter_1hz_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y30.CQ      Tcko                  0.408   _clock_divider/counter_1hz<29>
                                                       _clock_divider/counter_1hz_28
    SLICE_X21Y30.A1      net (fanout=2)        0.612   _clock_divider/counter_1hz<28>
    SLICE_X21Y30.A       Tilo                  0.259   _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>4
                                                       _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>5
    SLICE_X20Y28.A1      net (fanout=2)        0.816   _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>4
    SLICE_X20Y28.A       Tilo                  0.205   _clock_divider/counter_1hz<17>
                                                       _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>7_1
    SLICE_X20Y25.B3      net (fanout=16)       0.879   _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>7
    SLICE_X20Y25.CLK     Tas                   0.341   _clock_divider/counter_1hz<6>
                                                       _clock_divider/counter_1hz_4_rstpot
                                                       _clock_divider/counter_1hz_4
    -------------------------------------------------  ---------------------------
    Total                                      3.520ns (1.213ns logic, 2.307ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _clock_divider/counter_1hz_26 (FF)
  Destination:          _clock_divider/counter_1hz_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.519ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.145 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _clock_divider/counter_1hz_26 to _clock_divider/counter_1hz_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y30.AQ      Tcko                  0.408   _clock_divider/counter_1hz<29>
                                                       _clock_divider/counter_1hz_26
    SLICE_X21Y30.A2      net (fanout=2)        0.611   _clock_divider/counter_1hz<26>
    SLICE_X21Y30.A       Tilo                  0.259   _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>4
                                                       _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>5
    SLICE_X20Y28.A1      net (fanout=2)        0.816   _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>4
    SLICE_X20Y28.A       Tilo                  0.205   _clock_divider/counter_1hz<17>
                                                       _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>7_1
    SLICE_X20Y25.B3      net (fanout=16)       0.879   _clock_divider/counter_1hz[31]_GND_3_o_equal_2_o<31>7
    SLICE_X20Y25.CLK     Tas                   0.341   _clock_divider/counter_1hz<6>
                                                       _clock_divider/counter_1hz_4_rstpot
                                                       _clock_divider/counter_1hz_4
    -------------------------------------------------  ---------------------------
    Total                                      3.519ns (1.213ns logic, 2.306ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point _clock_divider/clk_1hz (SLICE_X29Y15.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _clock_divider/clk_1hz (FF)
  Destination:          _clock_divider/clk_1hz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.443ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _clock_divider/clk_1hz to _clock_divider/clk_1hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y15.AQ      Tcko                  0.198   _clock_divider/clk_1hz
                                                       _clock_divider/clk_1hz
    SLICE_X29Y15.A6      net (fanout=8)        0.030   _clock_divider/clk_1hz
    SLICE_X29Y15.CLK     Tah         (-Th)    -0.215   _clock_divider/clk_1hz
                                                       _clock_divider/clk_1hz_rstpot
                                                       _clock_divider/clk_1hz
    -------------------------------------------------  ---------------------------
    Total                                      0.443ns (0.413ns logic, 0.030ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Paths for end point _clock_divider/clk_400hz (SLICE_X22Y46.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.467ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _clock_divider/clk_400hz (FF)
  Destination:          _clock_divider/clk_400hz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _clock_divider/clk_400hz to _clock_divider/clk_400hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y46.AQ      Tcko                  0.234   _clock_divider/counter_400hz<31>
                                                       _clock_divider/clk_400hz
    SLICE_X22Y46.A6      net (fanout=9)        0.036   _clock_divider/clk_400hz
    SLICE_X22Y46.CLK     Tah         (-Th)    -0.197   _clock_divider/counter_400hz<31>
                                                       _clock_divider/clk_400hz_rstpot
                                                       _clock_divider/clk_400hz
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.431ns logic, 0.036ns route)
                                                       (92.3% logic, 7.7% route)

--------------------------------------------------------------------------------

Paths for end point _clock_divider/counter_400hz_29 (SLICE_X20Y46.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.610ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _clock_divider/counter_400hz_31 (FF)
  Destination:          _clock_divider/counter_400hz_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.084 - 0.083)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _clock_divider/counter_400hz_31 to _clock_divider/counter_400hz_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y46.BQ      Tcko                  0.234   _clock_divider/counter_400hz<31>
                                                       _clock_divider/counter_400hz_31
    SLICE_X20Y46.B6      net (fanout=34)       0.187   _clock_divider/counter_400hz<31>
    SLICE_X20Y46.CLK     Tah         (-Th)    -0.190   _clock_divider/counter_400hz<30>
                                                       _clock_divider/counter_400hz_29_rstpot
                                                       _clock_divider/counter_400hz_29
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.424ns logic, 0.187ns route)
                                                       (69.4% logic, 30.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: _clock_divider/counter_1hz<6>/CLK
  Logical resource: _clock_divider/counter_1hz_3/CK
  Location pin: SLICE_X20Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: _clock_divider/counter_1hz<6>/CLK
  Logical resource: _clock_divider/counter_1hz_4/CK
  Location pin: SLICE_X20Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.017|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3170 paths, 0 nets, and 388 connections

Design statistics:
   Minimum period:   4.017ns{1}   (Maximum frequency: 248.942MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 11 13:53:28 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



