
---------- Begin Simulation Statistics ----------
final_tick                               2542204408500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 225622                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   225620                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.59                       # Real time elapsed on the host
host_tick_rate                              655978817                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194245                       # Number of instructions simulated
sim_ops                                       4194245                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012195                       # Number of seconds simulated
sim_ticks                                 12194563500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             51.514625                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  385435                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               748205                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2655                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            118188                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            926961                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              31564                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          196806                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           165242                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1132655                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71669                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        29997                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194245                       # Number of instructions committed
system.cpu.committedOps                       4194245                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.811660                       # CPI: cycles per instruction
system.cpu.discardedOps                        313435                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   619062                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1480292                       # DTB hits
system.cpu.dtb.data_misses                       8178                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   417262                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       876083                       # DTB read hits
system.cpu.dtb.read_misses                       7336                       # DTB read misses
system.cpu.dtb.write_accesses                  201800                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604209                       # DTB write hits
system.cpu.dtb.write_misses                       842                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18210                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3674293                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1167786                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           688217                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17097820                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172068                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1007929                       # ITB accesses
system.cpu.itb.fetch_acv                          579                       # ITB acv
system.cpu.itb.fetch_hits                     1001579                       # ITB hits
system.cpu.itb.fetch_misses                      6350                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.48%      9.48% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.89% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4192     69.20%     79.09% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.83%     79.91% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     79.98% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.03% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.81%     94.83% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.88%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6058                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14402                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2416     47.31%     47.31% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2673     52.34%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5107                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2403     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2403     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4824                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11244341000     92.18%     92.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9084500      0.07%     92.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19224500      0.16%     92.41% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               926159000      7.59%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12198809000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994619                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.898990                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944586                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8216056000     67.35%     67.35% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3982753000     32.65%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24375527                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85389      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540475     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838951     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592331     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104760      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194245                       # Class of committed instruction
system.cpu.quiesceCycles                        13600                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7277707                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          445                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158346                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318297                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22817448                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22817448                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22817448                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22817448                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117012.553846                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117012.553846                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117012.553846                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117012.553846                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13052484                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13052484                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13052484                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13052484                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66935.815385                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66935.815385                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66935.815385                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66935.815385                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22467951                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22467951                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117020.578125                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117020.578125                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12852987                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12852987                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66942.640625                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66942.640625                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.287907                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539697419000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.287907                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205494                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205494                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130902                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34895                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88887                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34543                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28969                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28969                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89477                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41319                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11411392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11411392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6720128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6720569                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18143225                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               64                       # Total snoops (count)
system.membus.snoopTraffic                       4096                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160180                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002784                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052694                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159734     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     446      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160180                       # Request fanout histogram
system.membus.reqLayer0.occupancy              355500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836607539                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378164500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474498250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5722624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4498112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10220736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5722624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5722624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70283                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159699                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34895                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34895                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469276658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         368862075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             838138733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469276658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469276658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183137346                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183137346                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183137346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469276658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        368862075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1021276079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121479.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79480.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69773.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000175267750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7472                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7472                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414373                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114098                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159699                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123557                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159699                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123557                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10446                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2078                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5748                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2043916250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746265000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4842410000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13694.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32444.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105500                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81944                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159699                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123557                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.073217                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.975893                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.577323                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35348     42.46%     42.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24719     29.69%     72.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10165     12.21%     84.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4753      5.71%     90.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2474      2.97%     93.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1421      1.71%     94.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          934      1.12%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          590      0.71%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2855      3.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83259                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7472                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.974170                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.385115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.578545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1305     17.47%     17.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5693     76.19%     93.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           284      3.80%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            88      1.18%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            42      0.56%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            14      0.19%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           19      0.25%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            6      0.08%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            8      0.11%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7472                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7472                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.254818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.238362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.765228                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6633     88.77%     88.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               98      1.31%     90.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              493      6.60%     96.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              181      2.42%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               61      0.82%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7472                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9552192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  668544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7773184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10220736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7907648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       783.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       637.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    838.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    648.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12194558500                       # Total gap between requests
system.mem_ctrls.avgGap                      43051.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5086720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4465472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7773184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417130141.640576124191                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 366185472.731352806091                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 637430277.844713330269                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89416                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70283                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123557                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2584192750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2258217250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 299469959000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28900.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32130.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2423739.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319129440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169598550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           567944160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314343180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     962526240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5327911980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        196049760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7857503310                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.344778                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    455521000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    407160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11331882500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            275382660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            146369355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497722260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319657140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     962526240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5243142720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        267434400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7712234775                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.432213                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    643052000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    407160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11144351500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1018448                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12187363500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1727460                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1727460                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1727460                       # number of overall hits
system.cpu.icache.overall_hits::total         1727460                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89478                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89478                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89478                       # number of overall misses
system.cpu.icache.overall_misses::total         89478                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5510970000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5510970000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5510970000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5510970000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1816938                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1816938                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1816938                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1816938                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049247                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049247                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049247                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049247                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61590.223295                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61590.223295                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61590.223295                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61590.223295                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88887                       # number of writebacks
system.cpu.icache.writebacks::total             88887                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89478                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89478                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89478                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89478                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5421493000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5421493000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5421493000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5421493000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049247                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049247                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049247                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049247                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60590.234471                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60590.234471                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60590.234471                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60590.234471                       # average overall mshr miss latency
system.cpu.icache.replacements                  88887                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1727460                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1727460                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89478                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89478                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5510970000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5510970000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1816938                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1816938                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049247                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049247                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61590.223295                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61590.223295                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89478                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89478                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5421493000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5421493000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049247                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049247                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60590.234471                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60590.234471                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.838695                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1777921                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88965                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.984500                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.838695                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          349                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3723353                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3723353                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1336494                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1336494                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1336494                       # number of overall hits
system.cpu.dcache.overall_hits::total         1336494                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106051                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106051                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106051                       # number of overall misses
system.cpu.dcache.overall_misses::total        106051                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6793830000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6793830000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6793830000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6793830000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1442545                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1442545                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1442545                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1442545                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073517                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073517                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073517                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073517                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64061.913608                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64061.913608                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64061.913608                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64061.913608                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34719                       # number of writebacks
system.cpu.dcache.writebacks::total             34719                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36634                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36634                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36634                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36634                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69417                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69417                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69417                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69417                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4420806000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4420806000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4420806000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4420806000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048121                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048121                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048121                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048121                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63684.774623                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63684.774623                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63684.774623                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63684.774623                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103889.423077                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103889.423077                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69259                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       805835                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          805835                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49613                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49613                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3325659500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3325659500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       855448                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       855448                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057997                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057997                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67032.017818                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67032.017818                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9178                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9178                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40435                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40435                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2704042500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2704042500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047268                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047268                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66873.809818                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66873.809818                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530659                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530659                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56438                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56438                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3468170500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3468170500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587097                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587097                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096131                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096131                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61450.981608                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61450.981608                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28982                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28982                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1716763500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1716763500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59235.508246                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59235.508246                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10302                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10302                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          883                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          883                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62098000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62098000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078945                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078945                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70326.160815                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70326.160815                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          883                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          883                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61215000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61215000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078945                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078945                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69326.160815                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69326.160815                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11119                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11119                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11119                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11119                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542204408500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.434060                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1403364                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69259                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.262551                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.434060                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          730                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2999981                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2999981                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2742136647500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 308850                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   308850                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   289.48                       # Real time elapsed on the host
host_tick_rate                              682679718                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    89406419                       # Number of instructions simulated
sim_ops                                      89406419                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.197623                       # Number of seconds simulated
sim_ticks                                197623231000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.887384                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6198607                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8277238                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4390                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            436149                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9449547                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             302093                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1232394                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           930301                       # Number of indirect misses.
system.cpu.branchPred.lookups                10663516                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  482605                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        80305                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    84471964                       # Number of instructions committed
system.cpu.committedOps                      84471964                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.672571                       # CPI: cycles per instruction
system.cpu.discardedOps                       1357988                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 17055238                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     32177067                       # DTB hits
system.cpu.dtb.data_misses                      37726                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3636724                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      8751571                       # DTB read hits
system.cpu.dtb.read_misses                      11398                       # DTB read misses
system.cpu.dtb.write_accesses                13418514                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    23425496                       # DTB write hits
system.cpu.dtb.write_misses                     26328                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4342                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49437548                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           9675340                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         24056206                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       288896356                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.214015                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                12130222                       # ITB accesses
system.cpu.itb.fetch_acv                          201                       # ITB acv
system.cpu.itb.fetch_hits                    12129111                       # ITB hits
system.cpu.itb.fetch_misses                      1111                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   129      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                 54481     85.36%     85.57% # number of callpals executed
system.cpu.kern.callpal::rdps                    1046      1.64%     87.21% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     87.22% # number of callpals executed
system.cpu.kern.callpal::rti                     8043     12.60%     99.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      0.09%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                  53      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  63826                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88780                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      358                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    29534     46.99%     46.99% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.20%     47.19% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     202      0.32%     47.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   32990     52.49%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                62851                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28241     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.22%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      202      0.36%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28241     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56809                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             180851402000     91.51%     91.51% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               238722000      0.12%     91.63% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               239150500      0.12%     91.75% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             16296656000      8.25%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         197625930500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.956220                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.856047                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.903868                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                6501                      
system.cpu.kern.mode_good::user                  6501                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              8172                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6501                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.795521                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886117                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       118899333000     60.16%     60.16% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78726596500     39.84%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      129                       # number of times the context was actually changed
system.cpu.numCycles                        394701262                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       358                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             7026415      8.32%      8.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu                44677507     52.89%     61.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  61201      0.07%     61.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  3266      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    50      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                8709197     10.31%     71.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23428858     27.74%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               628      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              685      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::IprAccess               564134      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 84471964                       # Class of committed instruction
system.cpu.quiesceCycles                       545200                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       105804906                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          824                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2890875                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5781129                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177780                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177780                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177780                       # number of overall misses
system.iocache.overall_misses::total           177780                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20982274921                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20982274921                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20982274921                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20982274921                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177780                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177780                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177780                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177780                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118023.821133                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118023.821133                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118023.821133                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118023.821133                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1710                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   57                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           30                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177780                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177780                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177780                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177780                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12083222500                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12083222500                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12083222500                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12083222500                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67967.276972                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67967.276972                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67967.276972                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67967.276972                       # average overall mshr miss latency
system.iocache.replacements                    177780                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     43927880                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     43927880                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118085.698925                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118085.698925                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     25327880                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25327880                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68085.698925                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68085.698925                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20938347041                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20938347041                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118023.691384                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118023.691384                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  12057894620                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  12057894620                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67967.028657                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67967.028657                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177780                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1515                       # Transaction distribution
system.membus.trans_dist::ReadResp            1031555                       # Transaction distribution
system.membus.trans_dist::WriteReq               2378                       # Transaction distribution
system.membus.trans_dist::WriteResp              2378                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1894012                       # Transaction distribution
system.membus.trans_dist::WritebackClean       424577                       # Transaction distribution
system.membus.trans_dist::CleanEvict           571661                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               29                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1682803                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1682803                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         424578                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        605463                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1273733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1273733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6863692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6871480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8500781                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     54345920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     54345920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8681                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    256286784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    256295465                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               321996009                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              380                       # Total snoops (count)
system.membus.snoopTraffic                      24320                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2894174                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000283                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016830                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2893354     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     820      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2894174                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7330500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15570309193                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1982631                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        12092090500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2238159499                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       27172992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      146424128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          173597632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     27172992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      27172992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121216768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121216768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          424578                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2287877                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2712463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1894012                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1894012                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         137498977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         740925686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             878427253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    137498977                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        137498977                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      613373070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            613373070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      613373070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        137498977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        740925686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1491800324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2315394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    340326.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2280780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000170605750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       143272                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       143273                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7283311                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2178825                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2712463                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2318405                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2712463                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2318405                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  91349                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3011                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            181538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            146651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            169793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            162175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            154699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            202714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            143259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            146150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            148321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           155263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           184553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           165065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           181588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           153094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           184794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            155478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            120764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            156311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            159059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            131612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            187483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            126498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            129537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            132574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            122841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           131205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           146906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           139502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           190204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           159855                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25800528000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13105570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74946415500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9843.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28593.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       598                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2283097                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2007774                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2712463                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2318405                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2569758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 128742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 132634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 133128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 133237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 132872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 134510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 134643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 136162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 138593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 142348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 140403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 141104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 142159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 142491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 144407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 145065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1972                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       645626                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    489.349908                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   294.293561                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.159295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       159572     24.72%     24.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       117976     18.27%     42.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        59876      9.27%     52.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        38548      5.97%     58.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22225      3.44%     61.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        17875      2.77%     64.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15379      2.38%     66.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12731      1.97%     68.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201444     31.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       645626                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       143273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.294550                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.185360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         129643     90.49%     90.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         11165      7.79%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1203      0.84%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          671      0.47%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          510      0.36%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            5      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           43      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           20      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            9      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        143273                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       143272                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.160715                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.148253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.717853                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        136164     95.04%     95.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          6078      4.24%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           926      0.65%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            65      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            15      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        143272                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              167751296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5846336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               148184576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               173597632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            148377920                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       848.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       749.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    878.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    750.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  197623231000                       # Total gap between requests
system.mem_ctrls.avgGap                      39282.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     21780864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    145969920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    148184576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 110214087.128248602152                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 738627332.734985947609                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2590.788529310099                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 749833788.518516778946                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       424578                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2287877                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2318405                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11662145250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  63283419500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       850750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4909261759500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27467.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27660.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    106343.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2117516.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2369451840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1259363160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9383188080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5996052180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15600177840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      77934255480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10260509280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       122802997860                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        621.399606                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  25498116000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6599060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 165531355250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2240660520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1190908950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9332044260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6090643800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15600177840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      78305240550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9948023040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       122707698960                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        620.917381                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24608748500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6599060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 166420521000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1887                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1887                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179786                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179786                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1130                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7786                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363346                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8681                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11365769                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1159500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178152000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5408000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           926065921                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5479000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              537000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 716                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           358                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     797766.759777                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283607.961028                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          358    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             358                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    199646638500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    285600500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     25020419                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25020419                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     25020419                       # number of overall hits
system.cpu.icache.overall_hits::total        25020419                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       424578                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         424578                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       424578                       # number of overall misses
system.cpu.icache.overall_misses::total        424578                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  25193831500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  25193831500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  25193831500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  25193831500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25444997                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25444997                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25444997                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25444997                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016686                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016686                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016686                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016686                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59338.523192                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59338.523192                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59338.523192                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59338.523192                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       424577                       # number of writebacks
system.cpu.icache.writebacks::total            424577                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       424578                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       424578                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       424578                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       424578                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  24769253500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24769253500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  24769253500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24769253500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016686                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016686                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016686                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016686                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58338.523192                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58338.523192                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58338.523192                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58338.523192                       # average overall mshr miss latency
system.cpu.icache.replacements                 424577                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     25020419                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25020419                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       424578                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        424578                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  25193831500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  25193831500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25444997                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25444997                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016686                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016686                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59338.523192                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59338.523192                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       424578                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       424578                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  24769253500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24769253500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016686                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016686                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58338.523192                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58338.523192                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999944                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            25266213                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            424577                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.509142                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999944                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          291                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          51314572                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         51314572                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27688192                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27688192                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27688192                       # number of overall hits
system.cpu.dcache.overall_hits::total        27688192                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4148492                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4148492                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4148492                       # number of overall misses
system.cpu.dcache.overall_misses::total       4148492                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 254907842500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254907842500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 254907842500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254907842500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31836684                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31836684                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31836684                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31836684                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.130305                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130305                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.130305                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130305                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61445.904319                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61445.904319                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61445.904319                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61445.904319                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1716604                       # number of writebacks
system.cpu.dcache.writebacks::total           1716604                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1865706                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1865706                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1865706                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1865706                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2282786                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2282786                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2282786                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2282786                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3893                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3893                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134952652500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134952652500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134952652500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134952652500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    254773500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    254773500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.071703                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071703                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.071703                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071703                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59117.522405                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59117.522405                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59117.522405                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59117.522405                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65444.002055                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65444.002055                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2287893                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7753505                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7753505                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       801597                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        801597                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48849539500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48849539500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8555102                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8555102                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.093698                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.093698                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60940.272356                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60940.272356                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201599                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201599                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       599998                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       599998                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35842816000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35842816000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    254773500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    254773500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070133                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070133                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59738.225794                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59738.225794                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168167.326733                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168167.326733                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19934687                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19934687                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3346895                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3346895                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 206058303000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 206058303000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23281582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23281582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.143757                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143757                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61567.005538                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61567.005538                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1664107                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1664107                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1682788                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1682788                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2378                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2378                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  99109836500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  99109836500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.072280                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072280                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58896.210634                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58896.210634                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103358                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103358                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5148                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5148                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    394152500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    394152500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.047444                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.047444                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76564.199689                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76564.199689                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5137                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5137                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    388397500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    388397500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.047343                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.047343                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75607.845046                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75607.845046                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108408                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108408                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108408                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108408                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 199932239000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29785805                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2287893                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.018880                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          238                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          704                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66395089                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66395089                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3151627515500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 518411                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742788                       # Number of bytes of host memory used
host_op_rate                                   518411                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1486.49                       # Real time elapsed on the host
host_tick_rate                              275474167                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   770614555                       # Number of instructions simulated
sim_ops                                     770614555                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.409491                       # Number of seconds simulated
sim_ticks                                409490868000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.600036                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                31544277                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             35603007                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              23618                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          13320478                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          38771849                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             130442                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          942754                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           812312                       # Number of indirect misses.
system.cpu.branchPred.lookups                48816925                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 7175249                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        89617                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   681208136                       # Number of instructions committed
system.cpu.committedOps                     681208136                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.202249                       # CPI: cycles per instruction
system.cpu.discardedOps                      13629867                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                120447735                       # DTB accesses
system.cpu.dtb.data_acv                            17                       # DTB access violations
system.cpu.dtb.data_hits                    123462114                       # DTB hits
system.cpu.dtb.data_misses                      33298                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 94969416                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     96023083                       # DTB read hits
system.cpu.dtb.read_misses                      28256                       # DTB read misses
system.cpu.dtb.write_accesses                25478319                       # DTB write accesses
system.cpu.dtb.write_acv                           17                       # DTB write access violations
system.cpu.dtb.write_hits                    27439031                       # DTB write hits
system.cpu.dtb.write_misses                      5042                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              193798                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          583634877                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         104780301                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         31967340                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       194687182                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.831775                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               143397353                       # ITB accesses
system.cpu.itb.fetch_acv                         3570                       # ITB acv
system.cpu.itb.fetch_hits                   143396128                       # ITB hits
system.cpu.itb.fetch_misses                      1225                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   654      1.30%      1.30% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      1.30% # number of callpals executed
system.cpu.kern.callpal::swpipl                 19796     39.37%     40.68% # number of callpals executed
system.cpu.kern.callpal::rdps                     870      1.73%     42.41% # number of callpals executed
system.cpu.kern.callpal::rti                     2738      5.45%     47.85% # number of callpals executed
system.cpu.kern.callpal::callsys                 1019      2.03%     49.88% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     49.88% # number of callpals executed
system.cpu.kern.callpal::rdunique               25200     50.12%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  50279                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      70470                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8927     38.89%     38.89% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     420      1.83%     40.72% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   13607     59.28%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                22954                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8927     48.85%     48.85% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      420      2.30%     51.15% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8927     48.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 18274                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             398020961000     97.22%     97.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               646610000      0.16%     97.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10725290000      2.62%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         409392861000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.656059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.796114                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2710                      
system.cpu.kern.mode_good::user                  2710                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3392                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2710                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.798939                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.888233                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        31019283000      7.58%      7.58% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         378373578000     92.42%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      654                       # number of times the context was actually changed
system.cpu.numCycles                        818981736                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            23685330      3.48%      3.48% # Class of committed instruction
system.cpu.op_class_0::IntAlu               536415503     78.74%     82.22% # Class of committed instruction
system.cpu.op_class_0::IntMult                  87290      0.01%     82.23% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     82.23% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 83657      0.01%     82.25% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 22578      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  7526      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     82.25% # Class of committed instruction
system.cpu.op_class_0::MemRead               93429605     13.72%     95.97% # Class of committed instruction
system.cpu.op_class_0::MemWrite              27043399      3.97%     99.94% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             43236      0.01%     99.94% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            42634      0.01%     99.95% # Class of committed instruction
system.cpu.op_class_0::IprAccess               347378      0.05%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                681208136                       # Class of committed instruction
system.cpu.tickCycles                       624294554                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           92                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1721509                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3443016                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1290049                       # Transaction distribution
system.membus.trans_dist::WriteReq                420                       # Transaction distribution
system.membus.trans_dist::WriteResp               420                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       738312                       # Transaction distribution
system.membus.trans_dist::WritebackClean       563305                       # Transaction distribution
system.membus.trans_dist::CleanEvict           419889                       # Transaction distribution
system.membus.trans_dist::ReadExReq            431457                       # Transaction distribution
system.membus.trans_dist::ReadExResp           431457                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         563305                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        726748                       # Transaction distribution
system.membus.trans_dist::BadAddressError            4                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1689915                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1689915                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      3474603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      3475451                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5165366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     72103040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     72103040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    121376832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    121380192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               193483232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1721930                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000055                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007388                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1721836     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      94      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1721930                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1050000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9019831500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                5500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         6172175250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2981743000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       36051520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       74124864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          110176384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     36051520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      36051520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     47251968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        47251968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          563305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1158201                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1721506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       738312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             738312                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          88039863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         181017136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             269056999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     88039863                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         88039863                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      115391995                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            115391995                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      115391995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         88039863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        181017136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            384448993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1287921.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    493078.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1128608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000560316500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        77326                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        77325                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4559835                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1211673                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1721506                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1301582                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1721506                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1301582                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  99820                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 13661                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             95451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            141565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             98919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             72717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             74767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            121746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             86636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             74571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            100793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            137549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           108087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            76373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            97159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           130195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           102052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           103106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             79054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            113124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             85604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             61701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            106964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             68245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             75823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            112434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            77461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            42114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            77182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           101612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            79970                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  20896595500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8108430000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             51303208000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12885.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31635.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1200357                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  972143                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1721506                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1301582                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1520884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   97208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  23181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  24016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  77534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  78549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  78335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  78283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  78895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  78114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  78148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  78096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  78432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  77913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  77791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  77629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  77359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  77331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  77326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       737125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    252.625940                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.169145                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.157004                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       268790     36.46%     36.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       208199     28.24%     64.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        94504     12.82%     77.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        47475      6.44%     83.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        38224      5.19%     89.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        17906      2.43%     91.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17447      2.37%     93.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8792      1.19%     95.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        35788      4.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       737125                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        77325                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.972247                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.358414                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.052158                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          10589     13.69%     13.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         60148     77.79%     91.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          4107      5.31%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          1317      1.70%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           563      0.73%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           263      0.34%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          143      0.18%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           68      0.09%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           53      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           29      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           15      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            9      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         77325                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        77326                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.655898                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.626823                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.004858                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            52996     68.54%     68.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              898      1.16%     69.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            21279     27.52%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1491      1.93%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              537      0.69%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              114      0.15%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                9      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         77326                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              103787904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6388480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                82427392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               110176384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             83301248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       253.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       201.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    269.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    203.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  409490432000                       # Total gap between requests
system.mem_ctrls.avgGap                     135454.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     31556992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     72230912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     82427392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 77063970.081012889743                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 176391997.098211228848                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 201292381.445732265711                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       563305                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1158201                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1301582                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  15919790000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  35383418000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9779537006250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28261.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30550.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7513577.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2871379560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1526204790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6106941960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3377011140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     32325146880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     137018828700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      41860216800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       225085729830                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        549.672160                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 107567246750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13673920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 288249701250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2391614400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1271192175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5471896080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3345999120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     32325146880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     133329709470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      44966843520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       223102401645                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        544.828760                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 115688330500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13673920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 280128617500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 420                       # Transaction distribution
system.iobus.trans_dist::WriteResp                420                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          840                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          840                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     840                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1050000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              420000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    409490868000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    144896367                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        144896367                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    144896367                       # number of overall hits
system.cpu.icache.overall_hits::total       144896367                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       563304                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         563304                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       563304                       # number of overall misses
system.cpu.icache.overall_misses::total        563304                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  34272396500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  34272396500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  34272396500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  34272396500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    145459671                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    145459671                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    145459671                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    145459671                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003873                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003873                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003873                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003873                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60841.741759                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60841.741759                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60841.741759                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60841.741759                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       563305                       # number of writebacks
system.cpu.icache.writebacks::total            563305                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       563304                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       563304                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       563304                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       563304                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  33709091500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  33709091500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  33709091500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  33709091500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003873                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003873                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003873                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003873                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59841.739984                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59841.739984                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59841.739984                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59841.739984                       # average overall mshr miss latency
system.cpu.icache.replacements                 563305                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    144896367                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       144896367                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       563304                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        563304                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  34272396500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  34272396500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    145459671                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    145459671                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003873                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003873                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60841.741759                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60841.741759                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       563304                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       563304                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  33709091500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  33709091500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003873                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003873                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59841.739984                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59841.739984                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           145695676                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            563817                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            258.409512                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          325                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         291482647                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        291482647                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    120347017                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        120347017                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    120347017                       # number of overall hits
system.cpu.dcache.overall_hits::total       120347017                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1669609                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1669609                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1669609                       # number of overall misses
system.cpu.dcache.overall_misses::total       1669609                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 104533918000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 104533918000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 104533918000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 104533918000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    122016626                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    122016626                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    122016626                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    122016626                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013683                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013683                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013683                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013683                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62609.819425                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62609.819425                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62609.819425                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62609.819425                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       738312                       # number of writebacks
system.cpu.dcache.writebacks::total            738312                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       516250                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       516250                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       516250                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       516250                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1153359                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1153359                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1153359                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1153359                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          420                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          420                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  71426504500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  71426504500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  71426504500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  71426504500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009452                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009452                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009452                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009452                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61929.117040                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61929.117040                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61929.117040                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61929.117040                       # average overall mshr miss latency
system.cpu.dcache.replacements                1158201                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     94198965                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        94198965                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       823843                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        823843                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  53308471500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  53308471500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     95022808                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     95022808                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008670                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008670                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64707.075863                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64707.075863                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       101934                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       101934                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       721909                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       721909                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  46199985000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  46199985000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007597                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007597                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63996.964991                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63996.964991                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     26148052                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       26148052                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       845766                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       845766                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  51225446500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  51225446500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     26993818                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     26993818                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031332                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031332                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60566.925722                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60566.925722                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       414316                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       414316                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       431450                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       431450                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  25226519500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25226519500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015983                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015983                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58469.160969                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58469.160969                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        77913                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        77913                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         4846                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         4846                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    350301500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    350301500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        82759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        82759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.058556                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.058556                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72286.731325                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72286.731325                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         4846                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         4846                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    345455500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    345455500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.058556                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.058556                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71286.731325                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71286.731325                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        82560                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        82560                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        82560                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        82560                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 409490868000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           122091649                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1159225                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            105.321787                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          204                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          785                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         245522091                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        245522091                       # Number of data accesses

---------- End Simulation Statistics   ----------
