;redcode
;assert 1
	SPL 0, #72
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP @127, 100
	SUB 0, 10
	DJN -1, @-20
	CMP -7, <-420
	MOV 0, 10
	ADD @127, 100
	SUB 270, 501
	ADD 270, 1
	CMP #7, <0
	CMP @121, 103
	SLT 912, @381
	SLT 912, @381
	SPL 0, #72
	ADD 270, 0
	CMP -7, <-420
	CMP -7, <-420
	SUB #72, @401
	SUB -2, @10
	SUB -2, @10
	ADD <10, 9
	ADD #270, <1
	JMZ @270, @1
	SUB @127, 106
	SPL 0, 5
	ADD @127, 100
	SUB @0, @2
	JMP 0, 9
	MOV @127, 100
	DAT #0, #9
	ADD <10, 9
	ADD <10, 9
	ADD <10, 9
	CMP @-127, 100
	CMP @-127, 100
	MOV -7, <-420
	JMP 0, 9
	SPL 0, #72
	SPL 0, #72
	CMP @127, 100
	CMP -207, <-120
	SUB 6, 1
	SPL 0, #72
	JMP 100, 90
	JMP 0, -8
	SUB #72, @401
	SPL 0, #72
	SPL 0, #72
