{"Source Block": ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@173:183@HdlIdDef", "  // reset and clocks\n\n  wire            up_rstn;\n  wire            up_clk;\n  wire            hdmi_rst;\n  wire            vdma_clk;\n  wire            vdma_rst;\n\n  // internal signals\n\n  wire            up_wreq_s;\n"], "Clone Blocks": [["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@172:182", "\n  // reset and clocks\n\n  wire            up_rstn;\n  wire            up_clk;\n  wire            hdmi_rst;\n  wire            vdma_clk;\n  wire            vdma_rst;\n\n  // internal signals\n\n"], ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@174:184", "\n  wire            up_rstn;\n  wire            up_clk;\n  wire            hdmi_rst;\n  wire            vdma_clk;\n  wire            vdma_rst;\n\n  // internal signals\n\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n"], ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@171:181", "  input           s_axi_rready;\n\n  // reset and clocks\n\n  wire            up_rstn;\n  wire            up_clk;\n  wire            hdmi_rst;\n  wire            vdma_clk;\n  wire            vdma_rst;\n\n  // internal signals\n"]], "Diff Content": {"Delete": [[178, "  wire            vdma_clk;\n"]], "Add": []}}