module Singleport_RAM(addr,data,rd,wr,cs,clk);          
       input [9:0] addr;
		 inout [7:0] data;
		 input rd,clk,wr,cs;
		 reg [7:0]mem[0:1023];
		 reg [7:0]d_out;
		 
		 assign data = (cs&&rd)?d_out:8'bz;
		 
		 always @(posedge clk)
		        if (cs && wr && !rd) mem[addr]=data;
		 always @(posedge clk)
		        if (cs && rd && !wr) d_out = mem[addr];
endmodule

				  
