timestamp 1714558529
version 8.3
tech gf180mcuC
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 40
use pmos_3p3_MQGBLR pmos_3p3_MQGBLR_0 1 0 114 0 1 790
use nmos_3p3_DDNVWA nmos_3p3_DDNVWA_0 1 0 114 0 1 458
port "OUT" 2 194 631 194 631 m1
port "IN" 3 92 575 92 575 pc
port "VDD" 0 116 1065 116 1065 nsc
port "VSS" 1 113 283 113 283 psc
node "OUT" 1 195.992 194 631 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24528 988 0 0 0 0 0 0 0 0
node "IN" 19 196.718 92 575 pc 0 0 0 0 0 0 0 0 0 0 0 0 11136 472 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6027 314 0 0 0 0 0 0 0 0
node "w_64_612#" 6333 1.539 64 612 nw 513 132 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_4_724#" 4000 41.772 4 724 nw 13924 590 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VDD" 2262 499.278 116 1065 nsc 73092 1170 0 0 29904 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 79682 1618 0 0 0 0 0 0 0 0
substrate "VSS" 0 0 113 283 psc 0 0 0 0 0 0 28598 882 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56690 1338 0 0 0 0 0 0 0 0
cap "w_64_612#" "IN" 1.41934
cap "OUT" "IN" 103.412
cap "w_4_724#" "IN" 0.667824
cap "OUT" "VDD" 85.9117
cap "w_4_724#" "VDD" 10.2007
cap "VDD" "IN" 14.691
cap "pmos_3p3_MQGBLR_0/a_n116_n80#" "nmos_3p3_DDNVWA_0/a_n120_n36#" 13.0807
cap "pmos_3p3_MQGBLR_0/a_n116_n80#" "nmos_3p3_DDNVWA_0/a_28_n22#" -31.6505
cap "nmos_3p3_DDNVWA_0/a_28_n22#" "nmos_3p3_DDNVWA_0/a_n120_n36#" -11.3496
cap "nmos_3p3_DDNVWA_0/a_n28_n66#" "nmos_3p3_DDNVWA_0/a_n120_n36#" 13.1689
cap "nmos_3p3_DDNVWA_0/a_28_n22#" "nmos_3p3_DDNVWA_0/a_n28_n66#" 10.1528
cap "pmos_3p3_MQGBLR_0/a_n116_n80#" "nmos_3p3_DDNVWA_0/a_n28_n66#" 68.7187
merge "nmos_3p3_DDNVWA_0/a_n28_n66#" "pmos_3p3_MQGBLR_0/a_n28_n124#" -118.538 0 0 0 0 0 0 0 0 0 0 0 0 -336 -236 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "pmos_3p3_MQGBLR_0/a_n28_n124#" "IN"
merge "nmos_3p3_DDNVWA_0/VSUBS" "nmos_3p3_DDNVWA_0/a_n120_n36#" -60.4919 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2714 -210 0 0 0 0 0 0 0 0
merge "nmos_3p3_DDNVWA_0/a_n120_n36#" "pmos_3p3_MQGBLR_0/VSUBS"
merge "pmos_3p3_MQGBLR_0/VSUBS" "VSS"
merge "pmos_3p3_MQGBLR_0/a_n116_n80#" "pmos_3p3_MQGBLR_0/w_n202_n210#" -201.267 -27333 -1594 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6624 -380 0 0 0 0 0 0 0 0
merge "pmos_3p3_MQGBLR_0/w_n202_n210#" "w_64_612#"
merge "w_64_612#" "w_4_724#"
merge "w_4_724#" "VDD"
merge "nmos_3p3_DDNVWA_0/a_28_n22#" "pmos_3p3_MQGBLR_0/a_28_n80#" -127.724 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9706 -606 0 0 0 0 0 0 0 0
merge "pmos_3p3_MQGBLR_0/a_28_n80#" "OUT"
