{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512150958125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512150958125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 14:55:57 2017 " "Processing started: Fri Dec 01 14:55:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512150958125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512150958125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram_nios -c sdram_nios " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_nios -c sdram_nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512150958125 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1512150958422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/hw.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/synthesis/hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw " "Found entity 1: hw" {  } { { "hw/synthesis/hw.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/hw_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw/synthesis/submodules/hw_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hw_irq_mapper " "Found entity 1: hw_irq_mapper" {  } { { "hw/synthesis/submodules/hw_irq_mapper.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "hw/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "hw/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "hw/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file hw/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "hw/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958562 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "hw/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/hw_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw/synthesis/submodules/hw_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hw_rsp_xbar_mux_001 " "Found entity 1: hw_rsp_xbar_mux_001" {  } { { "hw/synthesis/submodules/hw_rsp_xbar_mux_001.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/hw_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw/synthesis/submodules/hw_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hw_rsp_xbar_mux " "Found entity 1: hw_rsp_xbar_mux" {  } { { "hw/synthesis/submodules/hw_rsp_xbar_mux.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/hw_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw/synthesis/submodules/hw_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hw_rsp_xbar_demux_002 " "Found entity 1: hw_rsp_xbar_demux_002" {  } { { "hw/synthesis/submodules/hw_rsp_xbar_demux_002.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/hw_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw/synthesis/submodules/hw_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hw_rsp_xbar_demux " "Found entity 1: hw_rsp_xbar_demux" {  } { { "hw/synthesis/submodules/hw_rsp_xbar_demux.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/hw_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw/synthesis/submodules/hw_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hw_cmd_xbar_mux " "Found entity 1: hw_cmd_xbar_mux" {  } { { "hw/synthesis/submodules/hw_cmd_xbar_mux.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/hw_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw/synthesis/submodules/hw_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hw_cmd_xbar_demux_001 " "Found entity 1: hw_cmd_xbar_demux_001" {  } { { "hw/synthesis/submodules/hw_cmd_xbar_demux_001.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/hw_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw/synthesis/submodules/hw_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hw_cmd_xbar_demux " "Found entity 1: hw_cmd_xbar_demux" {  } { { "hw/synthesis/submodules/hw_cmd_xbar_demux.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "hw/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "hw/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file hw/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "hw/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958593 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "hw/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958593 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "hw/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958593 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "hw/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958593 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "hw/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958593 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "hw/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958593 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "hw/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "hw/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "hw/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958593 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hw_id_router_002.sv(48) " "Verilog HDL Declaration information at hw_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "hw/synthesis/submodules/hw_id_router_002.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512150958593 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hw_id_router_002.sv(49) " "Verilog HDL Declaration information at hw_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "hw/synthesis/submodules/hw_id_router_002.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512150958593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/hw_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file hw/synthesis/submodules/hw_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hw_id_router_002_default_decode " "Found entity 1: hw_id_router_002_default_decode" {  } { { "hw/synthesis/submodules/hw_id_router_002.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958593 ""} { "Info" "ISGN_ENTITY_NAME" "2 hw_id_router_002 " "Found entity 2: hw_id_router_002" {  } { { "hw/synthesis/submodules/hw_id_router_002.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958593 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hw_id_router_001.sv(48) " "Verilog HDL Declaration information at hw_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "hw/synthesis/submodules/hw_id_router_001.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512150958593 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hw_id_router_001.sv(49) " "Verilog HDL Declaration information at hw_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "hw/synthesis/submodules/hw_id_router_001.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512150958593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/hw_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file hw/synthesis/submodules/hw_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hw_id_router_001_default_decode " "Found entity 1: hw_id_router_001_default_decode" {  } { { "hw/synthesis/submodules/hw_id_router_001.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958593 ""} { "Info" "ISGN_ENTITY_NAME" "2 hw_id_router_001 " "Found entity 2: hw_id_router_001" {  } { { "hw/synthesis/submodules/hw_id_router_001.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958593 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hw_id_router.sv(48) " "Verilog HDL Declaration information at hw_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "hw/synthesis/submodules/hw_id_router.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512150958593 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hw_id_router.sv(49) " "Verilog HDL Declaration information at hw_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "hw/synthesis/submodules/hw_id_router.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512150958593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/hw_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file hw/synthesis/submodules/hw_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hw_id_router_default_decode " "Found entity 1: hw_id_router_default_decode" {  } { { "hw/synthesis/submodules/hw_id_router.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958593 ""} { "Info" "ISGN_ENTITY_NAME" "2 hw_id_router " "Found entity 2: hw_id_router" {  } { { "hw/synthesis/submodules/hw_id_router.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958593 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hw_addr_router_001.sv(48) " "Verilog HDL Declaration information at hw_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "hw/synthesis/submodules/hw_addr_router_001.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512150958609 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hw_addr_router_001.sv(49) " "Verilog HDL Declaration information at hw_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "hw/synthesis/submodules/hw_addr_router_001.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512150958609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/hw_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file hw/synthesis/submodules/hw_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hw_addr_router_001_default_decode " "Found entity 1: hw_addr_router_001_default_decode" {  } { { "hw/synthesis/submodules/hw_addr_router_001.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958609 ""} { "Info" "ISGN_ENTITY_NAME" "2 hw_addr_router_001 " "Found entity 2: hw_addr_router_001" {  } { { "hw/synthesis/submodules/hw_addr_router_001.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958609 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hw_addr_router.sv(48) " "Verilog HDL Declaration information at hw_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "hw/synthesis/submodules/hw_addr_router.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512150958609 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hw_addr_router.sv(49) " "Verilog HDL Declaration information at hw_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "hw/synthesis/submodules/hw_addr_router.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512150958609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/hw_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file hw/synthesis/submodules/hw_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hw_addr_router_default_decode " "Found entity 1: hw_addr_router_default_decode" {  } { { "hw/synthesis/submodules/hw_addr_router.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958609 ""} { "Info" "ISGN_ENTITY_NAME" "2 hw_addr_router " "Found entity 2: hw_addr_router" {  } { { "hw/synthesis/submodules/hw_addr_router.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "hw/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "hw/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "hw/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "hw/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "hw/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/hw_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/synthesis/submodules/hw_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw_sysid " "Found entity 1: hw_sysid" {  } { { "hw/synthesis/submodules/hw_sysid.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/hw_button1.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/synthesis/submodules/hw_button1.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw_button1 " "Found entity 1: hw_button1" {  } { { "hw/synthesis/submodules/hw_button1.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_button1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/hw_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/synthesis/submodules/hw_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw_led_pio " "Found entity 1: hw_led_pio" {  } { { "hw/synthesis/submodules/hw_led_pio.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/hw_entrada.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/synthesis/submodules/hw_entrada.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw_entrada " "Found entity 1: hw_entrada" {  } { { "hw/synthesis/submodules/hw_entrada.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_entrada.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/hw_lcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/synthesis/submodules/hw_lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw_lcd_display " "Found entity 1: hw_lcd_display" {  } { { "hw/synthesis/submodules/hw_lcd_display.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_lcd_display.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/hw_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/synthesis/submodules/hw_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw_timer " "Found entity 1: hw_timer" {  } { { "hw/synthesis/submodules/hw_timer.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/hw_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file hw/synthesis/submodules/hw_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw_uart_tx " "Found entity 1: hw_uart_tx" {  } { { "hw/synthesis/submodules/hw_uart.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958640 ""} { "Info" "ISGN_ENTITY_NAME" "2 hw_uart_rx_stimulus_source " "Found entity 2: hw_uart_rx_stimulus_source" {  } { { "hw/synthesis/submodules/hw_uart.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_uart.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958640 ""} { "Info" "ISGN_ENTITY_NAME" "3 hw_uart_rx " "Found entity 3: hw_uart_rx" {  } { { "hw/synthesis/submodules/hw_uart.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_uart.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958640 ""} { "Info" "ISGN_ENTITY_NAME" "4 hw_uart_regs " "Found entity 4: hw_uart_regs" {  } { { "hw/synthesis/submodules/hw_uart.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_uart.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958640 ""} { "Info" "ISGN_ENTITY_NAME" "5 hw_uart " "Found entity 5: hw_uart" {  } { { "hw/synthesis/submodules/hw_uart.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_uart.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/hw_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file hw/synthesis/submodules/hw_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw_jtag_sim_scfifo_w " "Found entity 1: hw_jtag_sim_scfifo_w" {  } { { "hw/synthesis/submodules/hw_jtag.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958640 ""} { "Info" "ISGN_ENTITY_NAME" "2 hw_jtag_scfifo_w " "Found entity 2: hw_jtag_scfifo_w" {  } { { "hw/synthesis/submodules/hw_jtag.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_jtag.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958640 ""} { "Info" "ISGN_ENTITY_NAME" "3 hw_jtag_sim_scfifo_r " "Found entity 3: hw_jtag_sim_scfifo_r" {  } { { "hw/synthesis/submodules/hw_jtag.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_jtag.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958640 ""} { "Info" "ISGN_ENTITY_NAME" "4 hw_jtag_scfifo_r " "Found entity 4: hw_jtag_scfifo_r" {  } { { "hw/synthesis/submodules/hw_jtag.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_jtag.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958640 ""} { "Info" "ISGN_ENTITY_NAME" "5 hw_jtag " "Found entity 5: hw_jtag" {  } { { "hw/synthesis/submodules/hw_jtag.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_jtag.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/hw_ext_ram.v 2 2 " "Found 2 design units, including 2 entities, in source file hw/synthesis/submodules/hw_ext_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw_ext_ram_input_efifo_module " "Found entity 1: hw_ext_ram_input_efifo_module" {  } { { "hw/synthesis/submodules/hw_ext_ram.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_ext_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958656 ""} { "Info" "ISGN_ENTITY_NAME" "2 hw_ext_ram " "Found entity 2: hw_ext_ram" {  } { { "hw/synthesis/submodules/hw_ext_ram.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_ext_ram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150958656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150958656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/hw_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file hw/synthesis/submodules/hw_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw_cpu_ic_data_module " "Found entity 1: hw_cpu_ic_data_module" {  } { { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""} { "Info" "ISGN_ENTITY_NAME" "2 hw_cpu_ic_tag_module " "Found entity 2: hw_cpu_ic_tag_module" {  } { { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""} { "Info" "ISGN_ENTITY_NAME" "3 hw_cpu_bht_module " "Found entity 3: hw_cpu_bht_module" {  } { { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""} { "Info" "ISGN_ENTITY_NAME" "4 hw_cpu_register_bank_a_module " "Found entity 4: hw_cpu_register_bank_a_module" {  } { { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""} { "Info" "ISGN_ENTITY_NAME" "5 hw_cpu_register_bank_b_module " "Found entity 5: hw_cpu_register_bank_b_module" {  } { { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""} { "Info" "ISGN_ENTITY_NAME" "6 hw_cpu_dc_tag_module " "Found entity 6: hw_cpu_dc_tag_module" {  } { { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""} { "Info" "ISGN_ENTITY_NAME" "7 hw_cpu_dc_data_module " "Found entity 7: hw_cpu_dc_data_module" {  } { { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""} { "Info" "ISGN_ENTITY_NAME" "8 hw_cpu_dc_victim_module " "Found entity 8: hw_cpu_dc_victim_module" {  } { { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""} { "Info" "ISGN_ENTITY_NAME" "9 hw_cpu_nios2_oci_debug " "Found entity 9: hw_cpu_nios2_oci_debug" {  } { { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""} { "Info" "ISGN_ENTITY_NAME" "10 hw_cpu_ociram_sp_ram_module " "Found entity 10: hw_cpu_ociram_sp_ram_module" {  } { { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""} { "Info" "ISGN_ENTITY_NAME" "11 hw_cpu_nios2_ocimem " "Found entity 11: hw_cpu_nios2_ocimem" {  } { { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""} { "Info" "ISGN_ENTITY_NAME" "12 hw_cpu_nios2_avalon_reg " "Found entity 12: hw_cpu_nios2_avalon_reg" {  } { { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""} { "Info" "ISGN_ENTITY_NAME" "13 hw_cpu_nios2_oci_break " "Found entity 13: hw_cpu_nios2_oci_break" {  } { { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 1007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""} { "Info" "ISGN_ENTITY_NAME" "14 hw_cpu_nios2_oci_xbrk " "Found entity 14: hw_cpu_nios2_oci_xbrk" {  } { { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 1301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""} { "Info" "ISGN_ENTITY_NAME" "15 hw_cpu_nios2_oci_dbrk " "Found entity 15: hw_cpu_nios2_oci_dbrk" {  } { { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 1561 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""} { "Info" "ISGN_ENTITY_NAME" "16 hw_cpu_nios2_oci_itrace " "Found entity 16: hw_cpu_nios2_oci_itrace" {  } { { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 1749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""} { "Info" "ISGN_ENTITY_NAME" "17 hw_cpu_nios2_oci_td_mode " "Found entity 17: hw_cpu_nios2_oci_td_mode" {  } { { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 2106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""} { "Info" "ISGN_ENTITY_NAME" "18 hw_cpu_nios2_oci_dtrace " "Found entity 18: hw_cpu_nios2_oci_dtrace" {  } { { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 2173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""} { "Info" "ISGN_ENTITY_NAME" "19 hw_cpu_nios2_oci_compute_tm_count " "Found entity 19: hw_cpu_nios2_oci_compute_tm_count" {  } { { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 2267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""} { "Info" "ISGN_ENTITY_NAME" "20 hw_cpu_nios2_oci_fifowp_inc " "Found entity 20: hw_cpu_nios2_oci_fifowp_inc" {  } { { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 2338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""} { "Info" "ISGN_ENTITY_NAME" "21 hw_cpu_nios2_oci_fifocount_inc " "Found entity 21: hw_cpu_nios2_oci_fifocount_inc" {  } { { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 2380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""} { "Info" "ISGN_ENTITY_NAME" "22 hw_cpu_nios2_oci_fifo " "Found entity 22: hw_cpu_nios2_oci_fifo" {  } { { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""} { "Info" "ISGN_ENTITY_NAME" "23 hw_cpu_nios2_oci_pib " "Found entity 23: hw_cpu_nios2_oci_pib" {  } { { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 2931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""} { "Info" "ISGN_ENTITY_NAME" "24 hw_cpu_nios2_oci_im " "Found entity 24: hw_cpu_nios2_oci_im" {  } { { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 2999 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""} { "Info" "ISGN_ENTITY_NAME" "25 hw_cpu_nios2_performance_monitors " "Found entity 25: hw_cpu_nios2_performance_monitors" {  } { { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 3115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""} { "Info" "ISGN_ENTITY_NAME" "26 hw_cpu_nios2_oci " "Found entity 26: hw_cpu_nios2_oci" {  } { { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 3131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""} { "Info" "ISGN_ENTITY_NAME" "27 hw_cpu " "Found entity 27: hw_cpu" {  } { { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 3701 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/hw_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/synthesis/submodules/hw_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw_cpu_jtag_debug_module_sysclk " "Found entity 1: hw_cpu_jtag_debug_module_sysclk" {  } { { "hw/synthesis/submodules/hw_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/hw_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/synthesis/submodules/hw_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw_cpu_jtag_debug_module_tck " "Found entity 1: hw_cpu_jtag_debug_module_tck" {  } { { "hw/synthesis/submodules/hw_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/hw_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/synthesis/submodules/hw_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw_cpu_jtag_debug_module_wrapper " "Found entity 1: hw_cpu_jtag_debug_module_wrapper" {  } { { "hw/synthesis/submodules/hw_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/hw_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/synthesis/submodules/hw_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw_cpu_mult_cell " "Found entity 1: hw_cpu_mult_cell" {  } { { "hw/synthesis/submodules/hw_cpu_mult_cell.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150959498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/hw_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/synthesis/submodules/hw_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw_cpu_oci_test_bench " "Found entity 1: hw_cpu_oci_test_bench" {  } { { "hw/synthesis/submodules/hw_cpu_oci_test_bench.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150959514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/synthesis/submodules/hw_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/synthesis/submodules/hw_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw_cpu_test_bench " "Found entity 1: hw_cpu_test_bench" {  } { { "hw/synthesis/submodules/hw_cpu_test_bench.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150959514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alt_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_pll-SYN " "Found design unit 1: alt_pll-SYN" {  } { { "alt_pll.vhd" "" { Text "C:/Users/ra153277/Downloads/sdram/alt_pll.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959873 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_pll " "Found entity 1: alt_pll" {  } { { "alt_pll.vhd" "" { Text "C:/Users/ra153277/Downloads/sdram/alt_pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150959873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_sdram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block_sdram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 block_sdram " "Found entity 1: block_sdram" {  } { { "block_sdram.bdf" "" { Schematic "C:/Users/ra153277/Downloads/sdram/block_sdram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150959873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150959873 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "hw_cpu.v(2074) " "Verilog HDL or VHDL warning at hw_cpu.v(2074): conditional expression evaluates to a constant" {  } { { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 2074 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1512150959888 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "hw_cpu.v(2076) " "Verilog HDL or VHDL warning at hw_cpu.v(2076): conditional expression evaluates to a constant" {  } { { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 2076 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1512150959888 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "hw_cpu.v(2232) " "Verilog HDL or VHDL warning at hw_cpu.v(2232): conditional expression evaluates to a constant" {  } { { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 2232 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1512150959888 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "hw_cpu.v(3060) " "Verilog HDL or VHDL warning at hw_cpu.v(3060): conditional expression evaluates to a constant" {  } { { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 3060 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1512150959904 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "hw_ext_ram.v(316) " "Verilog HDL or VHDL warning at hw_ext_ram.v(316): conditional expression evaluates to a constant" {  } { { "hw/synthesis/submodules/hw_ext_ram.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_ext_ram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1512150959904 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "hw_ext_ram.v(326) " "Verilog HDL or VHDL warning at hw_ext_ram.v(326): conditional expression evaluates to a constant" {  } { { "hw/synthesis/submodules/hw_ext_ram.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_ext_ram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1512150959904 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "hw_ext_ram.v(336) " "Verilog HDL or VHDL warning at hw_ext_ram.v(336): conditional expression evaluates to a constant" {  } { { "hw/synthesis/submodules/hw_ext_ram.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_ext_ram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1512150959904 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "hw_ext_ram.v(680) " "Verilog HDL or VHDL warning at hw_ext_ram.v(680): conditional expression evaluates to a constant" {  } { { "hw/synthesis/submodules/hw_ext_ram.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_ext_ram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1512150959904 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "block_sdram " "Elaborating entity \"block_sdram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512150960044 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "botton8 " "Pin \"botton8\" not connected" {  } { { "block_sdram.bdf" "" { Schematic "C:/Users/ra153277/Downloads/sdram/block_sdram.bdf" { { 776 472 640 792 "botton8" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1512150960044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw hw:inst " "Elaborating entity \"hw\" for hierarchy \"hw:inst\"" {  } { { "block_sdram.bdf" "inst" { Schematic "C:/Users/ra153277/Downloads/sdram/block_sdram.bdf" { { -32 640 960 984 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_cpu hw:inst\|hw_cpu:cpu " "Elaborating entity \"hw_cpu\" for hierarchy \"hw:inst\|hw_cpu:cpu\"" {  } { { "hw/synthesis/hw.v" "cpu" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_cpu_test_bench hw:inst\|hw_cpu:cpu\|hw_cpu_test_bench:the_hw_cpu_test_bench " "Elaborating entity \"hw_cpu_test_bench\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_test_bench:the_hw_cpu_test_bench\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "the_hw_cpu_test_bench" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 6008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_cpu_ic_data_module hw:inst\|hw_cpu:cpu\|hw_cpu_ic_data_module:hw_cpu_ic_data " "Elaborating entity \"hw_cpu_ic_data_module\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_ic_data_module:hw_cpu_ic_data\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "hw_cpu_ic_data" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 7033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram hw:inst\|hw_cpu:cpu\|hw_cpu_ic_data_module:hw_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_ic_data_module:hw_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "the_altsyncram" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/ra153277/Downloads/sdram/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150960247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150960247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 hw:inst\|hw_cpu:cpu\|hw_cpu_ic_data_module:hw_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_ic_data_module:hw_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_cpu_ic_tag_module hw:inst\|hw_cpu:cpu\|hw_cpu_ic_tag_module:hw_cpu_ic_tag " "Elaborating entity \"hw_cpu_ic_tag_module\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_ic_tag_module:hw_cpu_ic_tag\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "hw_cpu_ic_tag" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 7099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram hw:inst\|hw_cpu:cpu\|hw_cpu_ic_tag_module:hw_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_ic_tag_module:hw_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "the_altsyncram" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kfg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kfg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kfg1 " "Found entity 1: altsyncram_kfg1" {  } { { "db/altsyncram_kfg1.tdf" "" { Text "C:/Users/ra153277/Downloads/sdram/db/altsyncram_kfg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150960309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150960309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kfg1 hw:inst\|hw_cpu:cpu\|hw_cpu_ic_tag_module:hw_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_kfg1:auto_generated " "Elaborating entity \"altsyncram_kfg1\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_ic_tag_module:hw_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_kfg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_cpu_bht_module hw:inst\|hw_cpu:cpu\|hw_cpu_bht_module:hw_cpu_bht " "Elaborating entity \"hw_cpu_bht_module\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_bht_module:hw_cpu_bht\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "hw_cpu_bht" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 7303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram hw:inst\|hw_cpu:cpu\|hw_cpu_bht_module:hw_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_bht_module:hw_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "the_altsyncram" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_93g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_93g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_93g1 " "Found entity 1: altsyncram_93g1" {  } { { "db/altsyncram_93g1.tdf" "" { Text "C:/Users/ra153277/Downloads/sdram/db/altsyncram_93g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150960387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150960387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_93g1 hw:inst\|hw_cpu:cpu\|hw_cpu_bht_module:hw_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_93g1:auto_generated " "Elaborating entity \"altsyncram_93g1\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_bht_module:hw_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_93g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_cpu_register_bank_a_module hw:inst\|hw_cpu:cpu\|hw_cpu_register_bank_a_module:hw_cpu_register_bank_a " "Elaborating entity \"hw_cpu_register_bank_a_module\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_register_bank_a_module:hw_cpu_register_bank_a\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "hw_cpu_register_bank_a" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 7449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram hw:inst\|hw_cpu:cpu\|hw_cpu_register_bank_a_module:hw_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_register_bank_a_module:hw_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "the_altsyncram" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9hf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9hf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9hf1 " "Found entity 1: altsyncram_9hf1" {  } { { "db/altsyncram_9hf1.tdf" "" { Text "C:/Users/ra153277/Downloads/sdram/db/altsyncram_9hf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150960450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150960450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9hf1 hw:inst\|hw_cpu:cpu\|hw_cpu_register_bank_a_module:hw_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_9hf1:auto_generated " "Elaborating entity \"altsyncram_9hf1\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_register_bank_a_module:hw_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_9hf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_cpu_register_bank_b_module hw:inst\|hw_cpu:cpu\|hw_cpu_register_bank_b_module:hw_cpu_register_bank_b " "Elaborating entity \"hw_cpu_register_bank_b_module\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_register_bank_b_module:hw_cpu_register_bank_b\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "hw_cpu_register_bank_b" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 7470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram hw:inst\|hw_cpu:cpu\|hw_cpu_register_bank_b_module:hw_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_register_bank_b_module:hw_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "the_altsyncram" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ahf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ahf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ahf1 " "Found entity 1: altsyncram_ahf1" {  } { { "db/altsyncram_ahf1.tdf" "" { Text "C:/Users/ra153277/Downloads/sdram/db/altsyncram_ahf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150960528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150960528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ahf1 hw:inst\|hw_cpu:cpu\|hw_cpu_register_bank_b_module:hw_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ahf1:auto_generated " "Elaborating entity \"altsyncram_ahf1\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_register_bank_b_module:hw_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ahf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_cpu_dc_tag_module hw:inst\|hw_cpu:cpu\|hw_cpu_dc_tag_module:hw_cpu_dc_tag " "Elaborating entity \"hw_cpu_dc_tag_module\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_dc_tag_module:hw_cpu_dc_tag\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "hw_cpu_dc_tag" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 7903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram hw:inst\|hw_cpu:cpu\|hw_cpu_dc_tag_module:hw_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_dc_tag_module:hw_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "the_altsyncram" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9of1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9of1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9of1 " "Found entity 1: altsyncram_9of1" {  } { { "db/altsyncram_9of1.tdf" "" { Text "C:/Users/ra153277/Downloads/sdram/db/altsyncram_9of1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150960606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150960606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9of1 hw:inst\|hw_cpu:cpu\|hw_cpu_dc_tag_module:hw_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_9of1:auto_generated " "Elaborating entity \"altsyncram_9of1\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_dc_tag_module:hw_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_9of1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_cpu_dc_data_module hw:inst\|hw_cpu:cpu\|hw_cpu_dc_data_module:hw_cpu_dc_data " "Elaborating entity \"hw_cpu_dc_data_module\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_dc_data_module:hw_cpu_dc_data\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "hw_cpu_dc_data" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 7957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram hw:inst\|hw_cpu:cpu\|hw_cpu_dc_data_module:hw_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_dc_data_module:hw_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "the_altsyncram" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "C:/Users/ra153277/Downloads/sdram/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150960684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150960684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 hw:inst\|hw_cpu:cpu\|hw_cpu_dc_data_module:hw_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_dc_data_module:hw_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_cpu_dc_victim_module hw:inst\|hw_cpu:cpu\|hw_cpu_dc_victim_module:hw_cpu_dc_victim " "Elaborating entity \"hw_cpu_dc_victim_module\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_dc_victim_module:hw_cpu_dc_victim\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "hw_cpu_dc_victim" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 8084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram hw:inst\|hw_cpu:cpu\|hw_cpu_dc_victim_module:hw_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_dc_victim_module:hw_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "the_altsyncram" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/Users/ra153277/Downloads/sdram/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150960746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150960746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 hw:inst\|hw_cpu:cpu\|hw_cpu_dc_victim_module:hw_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_dc_victim_module:hw_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_cpu_mult_cell hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell " "Elaborating entity \"hw_cpu_mult_cell\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "the_hw_cpu_mult_cell" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 9762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "hw/synthesis/submodules/hw_cpu_mult_cell.v" "the_altmult_add_part_1" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_q1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_q1u2 " "Found entity 1: altera_mult_add_q1u2" {  } { { "db/altera_mult_add_q1u2.v" "" { Text "C:/Users/ra153277/Downloads/sdram/db/altera_mult_add_q1u2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150960824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150960824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_q1u2 hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated " "Elaborating entity \"altera_mult_add_q1u2\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_q1u2.v" "altera_mult_add_rtl1" { Text "C:/Users/ra153277/Downloads/sdram/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960855 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1512150960855 "|block_sdram|hw:inst|hw_cpu:cpu|hw_cpu_mult_cell:the_hw_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150960996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "hw/synthesis/submodules/hw_cpu_mult_cell.v" "the_altmult_add_part_2" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_s1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_s1u2 " "Found entity 1: altera_mult_add_s1u2" {  } { { "db/altera_mult_add_s1u2.v" "" { Text "C:/Users/ra153277/Downloads/sdram/db/altera_mult_add_s1u2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150961199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150961199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_s1u2 hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated " "Elaborating entity \"altera_mult_add_s1u2\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_s1u2.v" "altera_mult_add_rtl1" { Text "C:/Users/ra153277/Downloads/sdram/db/altera_mult_add_s1u2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961214 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1512150961214 "|block_sdram|hw:inst|hw_cpu:cpu|hw_cpu_mult_cell:the_hw_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_cpu_nios2_oci hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci " "Elaborating entity \"hw_cpu_nios2_oci\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "the_hw_cpu_nios2_oci" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 10002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_cpu_nios2_oci_debug hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_oci_debug:the_hw_cpu_nios2_oci_debug " "Elaborating entity \"hw_cpu_nios2_oci_debug\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_oci_debug:the_hw_cpu_nios2_oci_debug\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "the_hw_cpu_nios2_oci_debug" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_oci_debug:the_hw_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_oci_debug:the_hw_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_cpu_nios2_ocimem hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_ocimem:the_hw_cpu_nios2_ocimem " "Elaborating entity \"hw_cpu_nios2_ocimem\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_ocimem:the_hw_cpu_nios2_ocimem\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "the_hw_cpu_nios2_ocimem" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 3368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_cpu_ociram_sp_ram_module hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_ocimem:the_hw_cpu_nios2_ocimem\|hw_cpu_ociram_sp_ram_module:hw_cpu_ociram_sp_ram " "Elaborating entity \"hw_cpu_ociram_sp_ram_module\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_ocimem:the_hw_cpu_nios2_ocimem\|hw_cpu_ociram_sp_ram_module:hw_cpu_ociram_sp_ram\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "hw_cpu_ociram_sp_ram" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_ocimem:the_hw_cpu_nios2_ocimem\|hw_cpu_ociram_sp_ram_module:hw_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_ocimem:the_hw_cpu_nios2_ocimem\|hw_cpu_ociram_sp_ram_module:hw_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "the_altsyncram" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4271.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4271.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4271 " "Found entity 1: altsyncram_4271" {  } { { "db/altsyncram_4271.tdf" "" { Text "C:/Users/ra153277/Downloads/sdram/db/altsyncram_4271.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150961542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150961542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4271 hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_ocimem:the_hw_cpu_nios2_ocimem\|hw_cpu_ociram_sp_ram_module:hw_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4271:auto_generated " "Elaborating entity \"altsyncram_4271\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_ocimem:the_hw_cpu_nios2_ocimem\|hw_cpu_ociram_sp_ram_module:hw_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4271:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_cpu_nios2_avalon_reg hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_avalon_reg:the_hw_cpu_nios2_avalon_reg " "Elaborating entity \"hw_cpu_nios2_avalon_reg\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_avalon_reg:the_hw_cpu_nios2_avalon_reg\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "the_hw_cpu_nios2_avalon_reg" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 3387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_cpu_nios2_oci_break hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_oci_break:the_hw_cpu_nios2_oci_break " "Elaborating entity \"hw_cpu_nios2_oci_break\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_oci_break:the_hw_cpu_nios2_oci_break\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "the_hw_cpu_nios2_oci_break" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 3418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_cpu_nios2_oci_xbrk hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_oci_xbrk:the_hw_cpu_nios2_oci_xbrk " "Elaborating entity \"hw_cpu_nios2_oci_xbrk\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_oci_xbrk:the_hw_cpu_nios2_oci_xbrk\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "the_hw_cpu_nios2_oci_xbrk" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 3441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_cpu_nios2_oci_dbrk hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_oci_dbrk:the_hw_cpu_nios2_oci_dbrk " "Elaborating entity \"hw_cpu_nios2_oci_dbrk\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_oci_dbrk:the_hw_cpu_nios2_oci_dbrk\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "the_hw_cpu_nios2_oci_dbrk" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 3468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_cpu_nios2_oci_itrace hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_oci_itrace:the_hw_cpu_nios2_oci_itrace " "Elaborating entity \"hw_cpu_nios2_oci_itrace\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_oci_itrace:the_hw_cpu_nios2_oci_itrace\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "the_hw_cpu_nios2_oci_itrace" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 3509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_cpu_nios2_oci_dtrace hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_oci_dtrace:the_hw_cpu_nios2_oci_dtrace " "Elaborating entity \"hw_cpu_nios2_oci_dtrace\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_oci_dtrace:the_hw_cpu_nios2_oci_dtrace\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "the_hw_cpu_nios2_oci_dtrace" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 3524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_cpu_nios2_oci_td_mode hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_oci_dtrace:the_hw_cpu_nios2_oci_dtrace\|hw_cpu_nios2_oci_td_mode:hw_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"hw_cpu_nios2_oci_td_mode\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_oci_dtrace:the_hw_cpu_nios2_oci_dtrace\|hw_cpu_nios2_oci_td_mode:hw_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "hw_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_cpu_nios2_oci_fifo hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_oci_fifo:the_hw_cpu_nios2_oci_fifo " "Elaborating entity \"hw_cpu_nios2_oci_fifo\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_oci_fifo:the_hw_cpu_nios2_oci_fifo\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "the_hw_cpu_nios2_oci_fifo" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 3543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_cpu_nios2_oci_compute_tm_count hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_oci_fifo:the_hw_cpu_nios2_oci_fifo\|hw_cpu_nios2_oci_compute_tm_count:hw_cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"hw_cpu_nios2_oci_compute_tm_count\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_oci_fifo:the_hw_cpu_nios2_oci_fifo\|hw_cpu_nios2_oci_compute_tm_count:hw_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "hw_cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 2553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_cpu_nios2_oci_fifowp_inc hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_oci_fifo:the_hw_cpu_nios2_oci_fifo\|hw_cpu_nios2_oci_fifowp_inc:hw_cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"hw_cpu_nios2_oci_fifowp_inc\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_oci_fifo:the_hw_cpu_nios2_oci_fifo\|hw_cpu_nios2_oci_fifowp_inc:hw_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "hw_cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 2563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_cpu_nios2_oci_fifocount_inc hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_oci_fifo:the_hw_cpu_nios2_oci_fifo\|hw_cpu_nios2_oci_fifocount_inc:hw_cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"hw_cpu_nios2_oci_fifocount_inc\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_oci_fifo:the_hw_cpu_nios2_oci_fifo\|hw_cpu_nios2_oci_fifocount_inc:hw_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "hw_cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 2573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_cpu_oci_test_bench hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_oci_fifo:the_hw_cpu_nios2_oci_fifo\|hw_cpu_oci_test_bench:the_hw_cpu_oci_test_bench " "Elaborating entity \"hw_cpu_oci_test_bench\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_oci_fifo:the_hw_cpu_nios2_oci_fifo\|hw_cpu_oci_test_bench:the_hw_cpu_oci_test_bench\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "the_hw_cpu_oci_test_bench" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_cpu_nios2_oci_pib hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_oci_pib:the_hw_cpu_nios2_oci_pib " "Elaborating entity \"hw_cpu_nios2_oci_pib\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_oci_pib:the_hw_cpu_nios2_oci_pib\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "the_hw_cpu_nios2_oci_pib" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 3553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_cpu_nios2_oci_im hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_oci_im:the_hw_cpu_nios2_oci_im " "Elaborating entity \"hw_cpu_nios2_oci_im\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_oci_im:the_hw_cpu_nios2_oci_im\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "the_hw_cpu_nios2_oci_im" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_cpu_jtag_debug_module_wrapper hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_jtag_debug_module_wrapper:the_hw_cpu_jtag_debug_module_wrapper " "Elaborating entity \"hw_cpu_jtag_debug_module_wrapper\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_jtag_debug_module_wrapper:the_hw_cpu_jtag_debug_module_wrapper\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "the_hw_cpu_jtag_debug_module_wrapper" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 3679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_cpu_jtag_debug_module_tck hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_jtag_debug_module_wrapper:the_hw_cpu_jtag_debug_module_wrapper\|hw_cpu_jtag_debug_module_tck:the_hw_cpu_jtag_debug_module_tck " "Elaborating entity \"hw_cpu_jtag_debug_module_tck\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_jtag_debug_module_wrapper:the_hw_cpu_jtag_debug_module_wrapper\|hw_cpu_jtag_debug_module_tck:the_hw_cpu_jtag_debug_module_tck\"" {  } { { "hw/synthesis/submodules/hw_cpu_jtag_debug_module_wrapper.v" "the_hw_cpu_jtag_debug_module_tck" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_cpu_jtag_debug_module_sysclk hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_jtag_debug_module_wrapper:the_hw_cpu_jtag_debug_module_wrapper\|hw_cpu_jtag_debug_module_sysclk:the_hw_cpu_jtag_debug_module_sysclk " "Elaborating entity \"hw_cpu_jtag_debug_module_sysclk\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_jtag_debug_module_wrapper:the_hw_cpu_jtag_debug_module_wrapper\|hw_cpu_jtag_debug_module_sysclk:the_hw_cpu_jtag_debug_module_sysclk\"" {  } { { "hw/synthesis/submodules/hw_cpu_jtag_debug_module_wrapper.v" "the_hw_cpu_jtag_debug_module_sysclk" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_jtag_debug_module_wrapper:the_hw_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:hw_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_jtag_debug_module_wrapper:the_hw_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:hw_cpu_jtag_debug_module_phy\"" {  } { { "hw/synthesis/submodules/hw_cpu_jtag_debug_module_wrapper.v" "hw_cpu_jtag_debug_module_phy" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_jtag_debug_module_wrapper:the_hw_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:hw_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_jtag_debug_module_wrapper:the_hw_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:hw_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_ext_ram hw:inst\|hw_ext_ram:ext_ram " "Elaborating entity \"hw_ext_ram\" for hierarchy \"hw:inst\|hw_ext_ram:ext_ram\"" {  } { { "hw/synthesis/hw.v" "ext_ram" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 1311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_ext_ram_input_efifo_module hw:inst\|hw_ext_ram:ext_ram\|hw_ext_ram_input_efifo_module:the_hw_ext_ram_input_efifo_module " "Elaborating entity \"hw_ext_ram_input_efifo_module\" for hierarchy \"hw:inst\|hw_ext_ram:ext_ram\|hw_ext_ram_input_efifo_module:the_hw_ext_ram_input_efifo_module\"" {  } { { "hw/synthesis/submodules/hw_ext_ram.v" "the_hw_ext_ram_input_efifo_module" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_ext_ram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_jtag hw:inst\|hw_jtag:jtag " "Elaborating entity \"hw_jtag\" for hierarchy \"hw:inst\|hw_jtag:jtag\"" {  } { { "hw/synthesis/hw.v" "jtag" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 1324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_jtag_scfifo_w hw:inst\|hw_jtag:jtag\|hw_jtag_scfifo_w:the_hw_jtag_scfifo_w " "Elaborating entity \"hw_jtag_scfifo_w\" for hierarchy \"hw:inst\|hw_jtag:jtag\|hw_jtag_scfifo_w:the_hw_jtag_scfifo_w\"" {  } { { "hw/synthesis/submodules/hw_jtag.v" "the_hw_jtag_scfifo_w" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_jtag.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo hw:inst\|hw_jtag:jtag\|hw_jtag_scfifo_w:the_hw_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"hw:inst\|hw_jtag:jtag\|hw_jtag_scfifo_w:the_hw_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "hw/synthesis/submodules/hw_jtag.v" "wfifo" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_jtag.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hw:inst\|hw_jtag:jtag\|hw_jtag_scfifo_w:the_hw_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"hw:inst\|hw_jtag:jtag\|hw_jtag_scfifo_w:the_hw_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "hw/synthesis/submodules/hw_jtag.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_jtag.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512150961698 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hw:inst\|hw_jtag:jtag\|hw_jtag_scfifo_w:the_hw_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"hw:inst\|hw_jtag:jtag\|hw_jtag_scfifo_w:the_hw_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961698 ""}  } { { "hw/synthesis/submodules/hw_jtag.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_jtag.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512150961698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/ra153277/Downloads/sdram/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150961729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150961729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 hw:inst\|hw_jtag:jtag\|hw_jtag_scfifo_w:the_hw_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"hw:inst\|hw_jtag:jtag\|hw_jtag_scfifo_w:the_hw_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/ra153277/Downloads/sdram/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150961745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150961745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 hw:inst\|hw_jtag:jtag\|hw_jtag_scfifo_w:the_hw_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"hw:inst\|hw_jtag:jtag\|hw_jtag_scfifo_w:the_hw_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/ra153277/Downloads/sdram/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/ra153277/Downloads/sdram/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150961760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150961760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf hw:inst\|hw_jtag:jtag\|hw_jtag_scfifo_w:the_hw_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"hw:inst\|hw_jtag:jtag\|hw_jtag_scfifo_w:the_hw_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/ra153277/Downloads/sdram/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/ra153277/Downloads/sdram/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150961791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150961791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 hw:inst\|hw_jtag:jtag\|hw_jtag_scfifo_w:the_hw_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"hw:inst\|hw_jtag:jtag\|hw_jtag_scfifo_w:the_hw_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/ra153277/Downloads/sdram/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/ra153277/Downloads/sdram/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150961838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150961838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 hw:inst\|hw_jtag:jtag\|hw_jtag_scfifo_w:the_hw_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"hw:inst\|hw_jtag:jtag\|hw_jtag_scfifo_w:the_hw_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/ra153277/Downloads/sdram/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/ra153277/Downloads/sdram/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150961885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150961885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 hw:inst\|hw_jtag:jtag\|hw_jtag_scfifo_w:the_hw_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"hw:inst\|hw_jtag:jtag\|hw_jtag_scfifo_w:the_hw_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/ra153277/Downloads/sdram/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/ra153277/Downloads/sdram/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150961932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150961932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob hw:inst\|hw_jtag:jtag\|hw_jtag_scfifo_w:the_hw_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"hw:inst\|hw_jtag:jtag\|hw_jtag_scfifo_w:the_hw_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/ra153277/Downloads/sdram/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_jtag_scfifo_r hw:inst\|hw_jtag:jtag\|hw_jtag_scfifo_r:the_hw_jtag_scfifo_r " "Elaborating entity \"hw_jtag_scfifo_r\" for hierarchy \"hw:inst\|hw_jtag:jtag\|hw_jtag_scfifo_r:the_hw_jtag_scfifo_r\"" {  } { { "hw/synthesis/submodules/hw_jtag.v" "the_hw_jtag_scfifo_r" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_jtag.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150961947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic hw:inst\|hw_jtag:jtag\|alt_jtag_atlantic:hw_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"hw:inst\|hw_jtag:jtag\|alt_jtag_atlantic:hw_jtag_alt_jtag_atlantic\"" {  } { { "hw/synthesis/submodules/hw_jtag.v" "hw_jtag_alt_jtag_atlantic" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_jtag.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hw:inst\|hw_jtag:jtag\|alt_jtag_atlantic:hw_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"hw:inst\|hw_jtag:jtag\|alt_jtag_atlantic:hw_jtag_alt_jtag_atlantic\"" {  } { { "hw/synthesis/submodules/hw_jtag.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_jtag.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512150962057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hw:inst\|hw_jtag:jtag\|alt_jtag_atlantic:hw_jtag_alt_jtag_atlantic " "Instantiated megafunction \"hw:inst\|hw_jtag:jtag\|alt_jtag_atlantic:hw_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962057 ""}  } { { "hw/synthesis/submodules/hw_jtag.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_jtag.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512150962057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_uart hw:inst\|hw_uart:uart " "Elaborating entity \"hw_uart\" for hierarchy \"hw:inst\|hw_uart:uart\"" {  } { { "hw/synthesis/hw.v" "uart" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 1341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_uart_tx hw:inst\|hw_uart:uart\|hw_uart_tx:the_hw_uart_tx " "Elaborating entity \"hw_uart_tx\" for hierarchy \"hw:inst\|hw_uart:uart\|hw_uart_tx:the_hw_uart_tx\"" {  } { { "hw/synthesis/submodules/hw_uart.v" "the_hw_uart_tx" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_uart.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_uart_rx hw:inst\|hw_uart:uart\|hw_uart_rx:the_hw_uart_rx " "Elaborating entity \"hw_uart_rx\" for hierarchy \"hw:inst\|hw_uart:uart\|hw_uart_rx:the_hw_uart_rx\"" {  } { { "hw/synthesis/submodules/hw_uart.v" "the_hw_uart_rx" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_uart.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_uart_rx_stimulus_source hw:inst\|hw_uart:uart\|hw_uart_rx:the_hw_uart_rx\|hw_uart_rx_stimulus_source:the_hw_uart_rx_stimulus_source " "Elaborating entity \"hw_uart_rx_stimulus_source\" for hierarchy \"hw:inst\|hw_uart:uart\|hw_uart_rx:the_hw_uart_rx\|hw_uart_rx_stimulus_source:the_hw_uart_rx_stimulus_source\"" {  } { { "hw/synthesis/submodules/hw_uart.v" "the_hw_uart_rx_stimulus_source" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_uart.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_uart_regs hw:inst\|hw_uart:uart\|hw_uart_regs:the_hw_uart_regs " "Elaborating entity \"hw_uart_regs\" for hierarchy \"hw:inst\|hw_uart:uart\|hw_uart_regs:the_hw_uart_regs\"" {  } { { "hw/synthesis/submodules/hw_uart.v" "the_hw_uart_regs" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_uart.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_timer hw:inst\|hw_timer:timer " "Elaborating entity \"hw_timer\" for hierarchy \"hw:inst\|hw_timer:timer\"" {  } { { "hw/synthesis/hw.v" "timer" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 1352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_lcd_display hw:inst\|hw_lcd_display:lcd_display " "Elaborating entity \"hw_lcd_display\" for hierarchy \"hw:inst\|hw_lcd_display:lcd_display\"" {  } { { "hw/synthesis/hw.v" "lcd_display" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 1367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_entrada hw:inst\|hw_entrada:entrada " "Elaborating entity \"hw_entrada\" for hierarchy \"hw:inst\|hw_entrada:entrada\"" {  } { { "hw/synthesis/hw.v" "entrada" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 1375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_led_pio hw:inst\|hw_led_pio:led_pio " "Elaborating entity \"hw_led_pio\" for hierarchy \"hw:inst\|hw_led_pio:led_pio\"" {  } { { "hw/synthesis/hw.v" "led_pio" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 1386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_button1 hw:inst\|hw_button1:button1 " "Elaborating entity \"hw_button1\" for hierarchy \"hw:inst\|hw_button1:button1\"" {  } { { "hw/synthesis/hw.v" "button1" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_sysid hw:inst\|hw_sysid:sysid " "Elaborating entity \"hw_sysid\" for hierarchy \"hw:inst\|hw_sysid:sysid\"" {  } { { "hw/synthesis/hw.v" "sysid" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 1409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator hw:inst\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"hw:inst\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "hw/synthesis/hw.v" "cpu_instruction_master_translator" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 1551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator hw:inst\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"hw:inst\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "hw/synthesis/hw.v" "cpu_data_master_translator" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 1613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator hw:inst\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"hw:inst\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "hw/synthesis/hw.v" "cpu_jtag_debug_module_translator" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 1679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator hw:inst\|altera_merlin_slave_translator:ext_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"hw:inst\|altera_merlin_slave_translator:ext_ram_s1_translator\"" {  } { { "hw/synthesis/hw.v" "ext_ram_s1_translator" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 1745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator hw:inst\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"hw:inst\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "hw/synthesis/hw.v" "jtag_avalon_jtag_slave_translator" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 1811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator hw:inst\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"hw:inst\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "hw/synthesis/hw.v" "uart_s1_translator" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 1877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator hw:inst\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"hw:inst\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "hw/synthesis/hw.v" "timer_s1_translator" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 1943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator hw:inst\|altera_merlin_slave_translator:entrada_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"hw:inst\|altera_merlin_slave_translator:entrada_s1_translator\"" {  } { { "hw/synthesis/hw.v" "entrada_s1_translator" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 2009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator hw:inst\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"hw:inst\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "hw/synthesis/hw.v" "sysid_control_slave_translator" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 2273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator hw:inst\|altera_merlin_slave_translator:lcd_display_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"hw:inst\|altera_merlin_slave_translator:lcd_display_control_slave_translator\"" {  } { { "hw/synthesis/hw.v" "lcd_display_control_slave_translator" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 2339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent hw:inst\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"hw:inst\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "hw/synthesis/hw.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 3079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent hw:inst\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"hw:inst\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "hw/synthesis/hw.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 3159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent hw:inst\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"hw:inst\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "hw/synthesis/hw.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 3240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor hw:inst\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"hw:inst\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "hw/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hw:inst\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hw:inst\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "hw/synthesis/hw.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 3281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent hw:inst\|altera_merlin_slave_agent:ext_ram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"hw:inst\|altera_merlin_slave_agent:ext_ram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "hw/synthesis/hw.v" "ext_ram_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 3362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor hw:inst\|altera_merlin_slave_agent:ext_ram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"hw:inst\|altera_merlin_slave_agent:ext_ram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "hw/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hw:inst\|altera_avalon_sc_fifo:ext_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hw:inst\|altera_avalon_sc_fifo:ext_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "hw/synthesis/hw.v" "ext_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 3403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hw:inst\|altera_avalon_sc_fifo:ext_ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hw:inst\|altera_avalon_sc_fifo:ext_ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "hw/synthesis/hw.v" "ext_ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 3444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_addr_router hw:inst\|hw_addr_router:addr_router " "Elaborating entity \"hw_addr_router\" for hierarchy \"hw:inst\|hw_addr_router:addr_router\"" {  } { { "hw/synthesis/hw.v" "addr_router" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 5778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_addr_router_default_decode hw:inst\|hw_addr_router:addr_router\|hw_addr_router_default_decode:the_default_decode " "Elaborating entity \"hw_addr_router_default_decode\" for hierarchy \"hw:inst\|hw_addr_router:addr_router\|hw_addr_router_default_decode:the_default_decode\"" {  } { { "hw/synthesis/submodules/hw_addr_router.sv" "the_default_decode" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_addr_router_001 hw:inst\|hw_addr_router_001:addr_router_001 " "Elaborating entity \"hw_addr_router_001\" for hierarchy \"hw:inst\|hw_addr_router_001:addr_router_001\"" {  } { { "hw/synthesis/hw.v" "addr_router_001" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 5794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_addr_router_001_default_decode hw:inst\|hw_addr_router_001:addr_router_001\|hw_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"hw_addr_router_001_default_decode\" for hierarchy \"hw:inst\|hw_addr_router_001:addr_router_001\|hw_addr_router_001_default_decode:the_default_decode\"" {  } { { "hw/synthesis/submodules/hw_addr_router_001.sv" "the_default_decode" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_addr_router_001.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_id_router hw:inst\|hw_id_router:id_router " "Elaborating entity \"hw_id_router\" for hierarchy \"hw:inst\|hw_id_router:id_router\"" {  } { { "hw/synthesis/hw.v" "id_router" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 5810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_id_router_default_decode hw:inst\|hw_id_router:id_router\|hw_id_router_default_decode:the_default_decode " "Elaborating entity \"hw_id_router_default_decode\" for hierarchy \"hw:inst\|hw_id_router:id_router\|hw_id_router_default_decode:the_default_decode\"" {  } { { "hw/synthesis/submodules/hw_id_router.sv" "the_default_decode" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_id_router_001 hw:inst\|hw_id_router_001:id_router_001 " "Elaborating entity \"hw_id_router_001\" for hierarchy \"hw:inst\|hw_id_router_001:id_router_001\"" {  } { { "hw/synthesis/hw.v" "id_router_001" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 5826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_id_router_001_default_decode hw:inst\|hw_id_router_001:id_router_001\|hw_id_router_001_default_decode:the_default_decode " "Elaborating entity \"hw_id_router_001_default_decode\" for hierarchy \"hw:inst\|hw_id_router_001:id_router_001\|hw_id_router_001_default_decode:the_default_decode\"" {  } { { "hw/synthesis/submodules/hw_id_router_001.sv" "the_default_decode" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_id_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_id_router_002 hw:inst\|hw_id_router_002:id_router_002 " "Elaborating entity \"hw_id_router_002\" for hierarchy \"hw:inst\|hw_id_router_002:id_router_002\"" {  } { { "hw/synthesis/hw.v" "id_router_002" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 5842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_id_router_002_default_decode hw:inst\|hw_id_router_002:id_router_002\|hw_id_router_002_default_decode:the_default_decode " "Elaborating entity \"hw_id_router_002_default_decode\" for hierarchy \"hw:inst\|hw_id_router_002:id_router_002\|hw_id_router_002_default_decode:the_default_decode\"" {  } { { "hw/synthesis/submodules/hw_id_router_002.sv" "the_default_decode" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter hw:inst\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"hw:inst\|altera_merlin_traffic_limiter:limiter\"" {  } { { "hw/synthesis/hw.v" "limiter" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 6175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter hw:inst\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"hw:inst\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "hw/synthesis/hw.v" "burst_adapter" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 6268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only hw:inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"hw:inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "hw/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller hw:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"hw:inst\|altera_reset_controller:rst_controller\"" {  } { { "hw/synthesis/hw.v" "rst_controller" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 6295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer hw:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"hw:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "hw/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_cmd_xbar_demux hw:inst\|hw_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"hw_cmd_xbar_demux\" for hierarchy \"hw:inst\|hw_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "hw/synthesis/hw.v" "cmd_xbar_demux" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 6318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_cmd_xbar_demux_001 hw:inst\|hw_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"hw_cmd_xbar_demux_001\" for hierarchy \"hw:inst\|hw_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "hw/synthesis/hw.v" "cmd_xbar_demux_001" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 6455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_cmd_xbar_mux hw:inst\|hw_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"hw_cmd_xbar_mux\" for hierarchy \"hw:inst\|hw_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "hw/synthesis/hw.v" "cmd_xbar_mux" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 6478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator hw:inst\|hw_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"hw:inst\|hw_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "hw/synthesis/submodules/hw_cmd_xbar_mux.sv" "arb" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder hw:inst\|hw_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"hw:inst\|hw_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "hw/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_rsp_xbar_demux hw:inst\|hw_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"hw_rsp_xbar_demux\" for hierarchy \"hw:inst\|hw_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "hw/synthesis/hw.v" "rsp_xbar_demux" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 6524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_rsp_xbar_demux_002 hw:inst\|hw_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"hw_rsp_xbar_demux_002\" for hierarchy \"hw:inst\|hw_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "hw/synthesis/hw.v" "rsp_xbar_demux_002" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 6564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_rsp_xbar_mux hw:inst\|hw_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"hw_rsp_xbar_mux\" for hierarchy \"hw:inst\|hw_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "hw/synthesis/hw.v" "rsp_xbar_mux" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 6893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator hw:inst\|hw_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"hw:inst\|hw_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "hw/synthesis/submodules/hw_rsp_xbar_mux.sv" "arb" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_rsp_xbar_mux_001 hw:inst\|hw_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"hw_rsp_xbar_mux_001\" for hierarchy \"hw:inst\|hw_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "hw/synthesis/hw.v" "rsp_xbar_mux_001" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 7030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator hw:inst\|hw_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"hw:inst\|hw_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "hw/synthesis/submodules/hw_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_rsp_xbar_mux_001.sv" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder hw:inst\|hw_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"hw:inst\|hw_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "hw/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter hw:inst\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"hw:inst\|altera_merlin_width_adapter:width_adapter\"" {  } { { "hw/synthesis/hw.v" "width_adapter" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 7088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter hw:inst\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"hw:inst\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "hw/synthesis/hw.v" "width_adapter_001" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 7146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962431 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "hw/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1512150962447 "|block_sdram|hw:inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "hw/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512150962447 "|block_sdram|hw:inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "hw/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512150962447 "|block_sdram|hw:inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "hw/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1512150962447 "|block_sdram|hw:inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_irq_mapper hw:inst\|hw_irq_mapper:irq_mapper " "Elaborating entity \"hw_irq_mapper\" for hierarchy \"hw:inst\|hw_irq_mapper:irq_mapper\"" {  } { { "hw/synthesis/hw.v" "irq_mapper" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.v" 7155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_pll alt_pll:inst1 " "Elaborating entity \"alt_pll\" for hierarchy \"alt_pll:inst1\"" {  } { { "block_sdram.bdf" "inst1" { Schematic "C:/Users/ra153277/Downloads/sdram/block_sdram.bdf" { { 16 8 248 168 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll alt_pll:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"alt_pll:inst1\|altpll:altpll_component\"" {  } { { "alt_pll.vhd" "altpll_component" { Text "C:/Users/ra153277/Downloads/sdram/alt_pll.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_pll:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"alt_pll:inst1\|altpll:altpll_component\"" {  } { { "alt_pll.vhd" "" { Text "C:/Users/ra153277/Downloads/sdram/alt_pll.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_pll:inst1\|altpll:altpll_component " "Instantiated megafunction \"alt_pll:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift -3000 " "Parameter \"clk0_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=alt_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=alt_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962478 ""}  } { { "alt_pll.vhd" "" { Text "C:/Users/ra153277/Downloads/sdram/alt_pll.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512150962478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pll_altpll " "Found entity 1: alt_pll_altpll" {  } { { "db/alt_pll_altpll.v" "" { Text "C:/Users/ra153277/Downloads/sdram/db/alt_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150962525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150962525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_pll_altpll alt_pll:inst1\|altpll:altpll_component\|alt_pll_altpll:auto_generated " "Elaborating entity \"alt_pll_altpll\" for hierarchy \"alt_pll:inst1\|altpll:altpll_component\|alt_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150962525 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_hw_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_hw_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "hw/synthesis/submodules/hw_cpu.v" "the_hw_cpu_nios2_oci_itrace" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 3509 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1512150964849 "|block_sdram|hw:inst|hw_cpu:cpu|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci|hw_cpu_nios2_oci_itrace:the_hw_cpu_nios2_oci_itrace"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "hw:inst\|altera_avalon_sc_fifo:ext_ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"hw:inst\|altera_avalon_sc_fifo:ext_ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "hw/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1512150968952 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1512150968952 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "hw:inst\|hw_cpu:cpu\|Add18 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"hw:inst\|hw_cpu:cpu\|Add18\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "Add18" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 8668 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512150972914 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512150972914 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512150972914 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1512150972914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hw:inst\|hw_cpu:cpu\|lpm_add_sub:Add18 " "Elaborated megafunction instantiation \"hw:inst\|hw_cpu:cpu\|lpm_add_sub:Add18\"" {  } { { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 8668 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512150972945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hw:inst\|hw_cpu:cpu\|lpm_add_sub:Add18 " "Instantiated megafunction \"hw:inst\|hw_cpu:cpu\|lpm_add_sub:Add18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150972945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150972945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150972945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150972945 ""}  } { { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 8668 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512150972945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "C:/Users/ra153277/Downloads/sdram/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150972992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150972992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512150973008 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150973008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150973008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150973008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150973008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150973008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150973008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150973008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150973008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150973008 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512150973008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/Users/ra153277/Downloads/sdram/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150973054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150973054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512150973070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"hw:inst\|hw_cpu:cpu\|hw_cpu_mult_cell:the_hw_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150973070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150973070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150973070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150973070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150973070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150973070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150973070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150973070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512150973070 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512150973070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/Users/ra153277/Downloads/sdram/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512150973117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512150973117 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1512150974302 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1512150974302 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1512150974458 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1512150974458 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1512150974458 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1512150974458 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1512150974458 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1512150974474 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "hw/synthesis/submodules/hw_ext_ram.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_ext_ram.v" 440 -1 0 } } { "hw/synthesis/submodules/hw_uart.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_uart.v" 44 -1 0 } } { "hw/synthesis/submodules/hw_ext_ram.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_ext_ram.v" 354 -1 0 } } { "hw/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "hw/synthesis/submodules/hw_uart.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_uart.v" 60 -1 0 } } { "hw/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "hw/synthesis/submodules/hw_jtag.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_jtag.v" 348 -1 0 } } { "hw/synthesis/submodules/hw_ext_ram.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_ext_ram.v" 304 -1 0 } } { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 5908 -1 0 } } { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 5511 -1 0 } } { "hw/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "hw/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "hw/synthesis/submodules/hw_jtag.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_jtag.v" 393 -1 0 } } { "hw/synthesis/submodules/hw_uart.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_uart.v" 42 -1 0 } } { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 9339 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 5940 -1 0 } } { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 9190 -1 0 } } { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 990 -1 0 } } { "hw/synthesis/submodules/hw_cpu.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_cpu.v" 5871 -1 0 } } { "hw/synthesis/submodules/hw_uart.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_uart.v" 43 -1 0 } } { "hw/synthesis/submodules/hw_timer.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_timer.v" 166 -1 0 } } { "hw/synthesis/submodules/hw_timer.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_timer.v" 175 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1512150974786 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1512150974786 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dram_cke VCC " "Pin \"dram_cke\" is stuck at VCC" {  } { { "block_sdram.bdf" "" { Schematic "C:/Users/ra153277/Downloads/sdram/block_sdram.bdf" { { 160 464 640 176 "dram_cke" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512150977144 "|block_sdram|dram_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1512150977144 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512150977705 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "475 " "475 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1512150980295 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512150980638 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1512150980810 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1512150980810 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512150980903 "|block_sdram|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1512150980903 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512150981044 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ra153277/Downloads/sdram/output_files/sdram_nios.map.smsg " "Generated suppressed messages file C:/Users/ra153277/Downloads/sdram/output_files/sdram_nios.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1512150981543 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512150982713 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512150982713 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "botton8 " "No output dependent on input pin \"botton8\"" {  } { { "block_sdram.bdf" "" { Schematic "C:/Users/ra153277/Downloads/sdram/block_sdram.bdf" { { 776 472 640 792 "botton8" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512150983337 "|block_sdram|botton8"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1512150983337 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6061 " "Implemented 6061 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512150983337 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512150983337 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1512150983337 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5716 " "Implemented 5716 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512150983337 ""} { "Info" "ICUT_CUT_TM_RAMS" "253 " "Implemented 253 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1512150983337 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1512150983337 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1512150983337 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512150983337 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512150983430 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 14:56:23 2017 " "Processing ended: Fri Dec 01 14:56:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512150983430 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512150983430 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512150983430 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512150983430 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512150984522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512150984522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 14:56:24 2017 " "Processing started: Fri Dec 01 14:56:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512150984522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1512150984522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sdram_nios -c sdram_nios " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sdram_nios -c sdram_nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1512150984522 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1512150984585 ""}
{ "Info" "0" "" "Project  = sdram_nios" {  } {  } 0 0 "Project  = sdram_nios" 0 0 "Fitter" 0 0 1512150984585 ""}
{ "Info" "0" "" "Revision = sdram_nios" {  } {  } 0 0 "Revision = sdram_nios" 0 0 "Fitter" 0 0 1512150984585 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1512150984756 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sdram_nios EP4CE30F23C7 " "Selected device EP4CE30F23C7 for design \"sdram_nios\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1512150984819 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512150984881 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512150984881 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512150984881 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "alt_pll:inst1\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"alt_pll:inst1\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "alt_pll:inst1\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for alt_pll:inst1\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/alt_pll_altpll.v" "" { Text "C:/Users/ra153277/Downloads/sdram/db/alt_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 678 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1512150984959 ""}  } { { "db/alt_pll_altpll.v" "" { Text "C:/Users/ra153277/Downloads/sdram/db/alt_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 678 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1512150984959 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1512150985084 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1512150985084 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512150985396 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512150985396 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512150985396 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512150985396 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512150985396 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512150985396 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512150985396 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512150985396 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512150985396 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512150985396 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512150985396 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512150985396 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512150985396 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512150985396 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1512150985396 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 16280 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512150985412 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 16282 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512150985412 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 16284 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512150985412 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 16286 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512150985412 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 16288 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512150985412 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1512150985412 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1512150985412 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1512150985458 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 82 " "No exact pin location assignment(s) for 15 pins of 82 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "botton8 " "Pin botton8 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { botton8 } } } { "block_sdram.bdf" "" { Schematic "C:/Users/ra153277/Downloads/sdram/block_sdram.bdf" { { 776 472 640 792 "botton8" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { botton8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 617 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512150986675 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entrada\[3\] " "Pin entrada\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { entrada[3] } } } { "block_sdram.bdf" "" { Schematic "C:/Users/ra153277/Downloads/sdram/block_sdram.bdf" { { 544 472 640 560 "entrada" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { entrada[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 556 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512150986675 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entrada\[2\] " "Pin entrada\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { entrada[2] } } } { "block_sdram.bdf" "" { Schematic "C:/Users/ra153277/Downloads/sdram/block_sdram.bdf" { { 544 472 640 560 "entrada" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { entrada[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 557 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512150986675 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "botton5 " "Pin botton5 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { botton5 } } } { "block_sdram.bdf" "" { Schematic "C:/Users/ra153277/Downloads/sdram/block_sdram.bdf" { { 664 472 640 680 "botton5" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { botton5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 601 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512150986675 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "botton4 " "Pin botton4 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { botton4 } } } { "block_sdram.bdf" "" { Schematic "C:/Users/ra153277/Downloads/sdram/block_sdram.bdf" { { 624 472 640 640 "botton4" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { botton4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 600 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512150986675 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "botton7 " "Pin botton7 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { botton7 } } } { "block_sdram.bdf" "" { Schematic "C:/Users/ra153277/Downloads/sdram/block_sdram.bdf" { { 744 472 640 760 "botton7" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { botton7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 603 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512150986675 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "botton6 " "Pin botton6 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { botton6 } } } { "block_sdram.bdf" "" { Schematic "C:/Users/ra153277/Downloads/sdram/block_sdram.bdf" { { 704 472 640 720 "botton6" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { botton6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 602 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512150986675 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "botton10 " "Pin botton10 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { botton10 } } } { "block_sdram.bdf" "" { Schematic "C:/Users/ra153277/Downloads/sdram/block_sdram.bdf" { { 864 472 640 880 "botton10" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { botton10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 605 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512150986675 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "botton9 " "Pin botton9 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { botton9 } } } { "block_sdram.bdf" "" { Schematic "C:/Users/ra153277/Downloads/sdram/block_sdram.bdf" { { 824 472 640 840 "botton9" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { botton9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 604 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512150986675 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "botoon11 " "Pin botoon11 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { botoon11 } } } { "block_sdram.bdf" "" { Schematic "C:/Users/ra153277/Downloads/sdram/block_sdram.bdf" { { 904 472 640 920 "botoon11" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { botoon11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 606 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512150986675 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "botton12 " "Pin botton12 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { botton12 } } } { "block_sdram.bdf" "" { Schematic "C:/Users/ra153277/Downloads/sdram/block_sdram.bdf" { { 944 472 640 960 "botton12" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { botton12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 607 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512150986675 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entrada\[7\] " "Pin entrada\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { entrada[7] } } } { "block_sdram.bdf" "" { Schematic "C:/Users/ra153277/Downloads/sdram/block_sdram.bdf" { { 544 472 640 560 "entrada" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { entrada[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 552 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512150986675 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entrada\[6\] " "Pin entrada\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { entrada[6] } } } { "block_sdram.bdf" "" { Schematic "C:/Users/ra153277/Downloads/sdram/block_sdram.bdf" { { 544 472 640 560 "entrada" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { entrada[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 553 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512150986675 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entrada\[5\] " "Pin entrada\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { entrada[5] } } } { "block_sdram.bdf" "" { Schematic "C:/Users/ra153277/Downloads/sdram/block_sdram.bdf" { { 544 472 640 560 "entrada" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { entrada[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 554 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512150986675 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entrada\[4\] " "Pin entrada\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { entrada[4] } } } { "block_sdram.bdf" "" { Schematic "C:/Users/ra153277/Downloads/sdram/block_sdram.bdf" { { 544 472 640 560 "entrada" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { entrada[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 555 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512150986675 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1512150986675 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1512150987471 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1512150987471 ""}
{ "Info" "ISTA_SDC_FOUND" "hw/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'hw/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1512150987580 ""}
{ "Info" "ISTA_SDC_FOUND" "hw/synthesis/submodules/hw_cpu.sdc " "Reading SDC File: 'hw/synthesis/submodules/hw_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1512150987580 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_50 " "Node: clock_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1512150987611 "|block_sdram|clock_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987705 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1512150987705 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1512150987705 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1512150987705 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1512150987705 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1512150987705 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1512150987705 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987705 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987705 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512150987705 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1512150987705 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alt_pll:inst1\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node alt_pll:inst1\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512150988126 ""}  } { { "db/alt_pll_altpll.v" "" { Text "C:/Users/ra153277/Downloads/sdram/db/alt_pll_altpll.v" 77 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { alt_pll:inst1|altpll:altpll_component|alt_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 678 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512150988126 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50~input (placed in PIN T1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node clock_50~input (placed in PIN T1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512150988126 ""}  } { { "block_sdram.bdf" "" { Schematic "C:/Users/ra153277/Downloads/sdram/block_sdram.bdf" { { 104 -160 8 120 "clock_50" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 16246 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512150988126 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512150988126 ""}  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 6879 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512150988126 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512150988126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 15754 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512150988126 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1512150988126 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 15592 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512150988126 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512150988126 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/pzdyqx.vhd" 828 0 0 } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 15614 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512150988126 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hw:inst\|hw_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node hw:inst\|hw_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512150988126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_oci_debug:the_hw_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_oci_debug:the_hw_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "hw:inst\|hw_cpu:cpu\|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci\|hw_cpu_nios2_oci_debug:the_hw_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hw:inst|hw_cpu:cpu|hw_cpu_nios2_oci:the_hw_cpu_nios2_oci|hw_cpu_nios2_oci_debug:the_hw_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 3027 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512150988126 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1512150988126 ""}  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hw:inst|hw_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 6871 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512150988126 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hw:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node hw:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512150988126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw:inst\|hw_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node hw:inst\|hw_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hw:inst|hw_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 6871 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512150988126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw:inst\|hw_ext_ram:ext_ram\|active_cs_n~0 " "Destination node hw:inst\|hw_ext_ram:ext_ram\|active_cs_n~0" {  } { { "hw/synthesis/submodules/hw_ext_ram.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_ext_ram.v" 210 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hw:inst|hw_ext_ram:ext_ram|active_cs_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 7936 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512150988126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw:inst\|hw_ext_ram:ext_ram\|active_rnw~3 " "Destination node hw:inst\|hw_ext_ram:ext_ram\|active_rnw~3" {  } { { "hw/synthesis/submodules/hw_ext_ram.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_ext_ram.v" 213 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hw:inst|hw_ext_ram:ext_ram|active_rnw~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 7958 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512150988126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw:inst\|hw_ext_ram:ext_ram\|i_refs\[0\] " "Destination node hw:inst\|hw_ext_ram:ext_ram\|i_refs\[0\]" {  } { { "hw/synthesis/submodules/hw_ext_ram.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_ext_ram.v" 354 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hw:inst|hw_ext_ram:ext_ram|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 1972 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512150988126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw:inst\|hw_ext_ram:ext_ram\|i_refs\[2\] " "Destination node hw:inst\|hw_ext_ram:ext_ram\|i_refs\[2\]" {  } { { "hw/synthesis/submodules/hw_ext_ram.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_ext_ram.v" 354 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hw:inst|hw_ext_ram:ext_ram|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 1970 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512150988126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw:inst\|hw_ext_ram:ext_ram\|i_refs\[1\] " "Destination node hw:inst\|hw_ext_ram:ext_ram\|i_refs\[1\]" {  } { { "hw/synthesis/submodules/hw_ext_ram.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/hw_ext_ram.v" 354 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hw:inst|hw_ext_ram:ext_ram|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 1971 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512150988126 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1512150988126 ""}  } { { "hw/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hw:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 912 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512150988126 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hw:inst\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node hw:inst\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512150988126 ""}  } { { "hw/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_reset_controller.v" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hw:inst|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 0 { 0 ""} 0 7979 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512150988126 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1512150989280 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512150989296 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512150989296 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512150989312 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1512150990250 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512150990250 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512150990250 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512150990250 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512150990250 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512150990250 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512150990250 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512150990250 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512150990250 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512150990250 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512150990250 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512150990250 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512150990250 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512150990250 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512150990250 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512150990250 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512150990250 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512150990250 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512150990250 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512150990250 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512150990250 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1512150990250 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512150990250 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1512150990265 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1512150991310 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 EC " "Packed 10 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1512150991326 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1512150991326 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier output " "Packed 48 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1512150991326 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1512150991326 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1512150991326 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1512150991326 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1512150991326 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "15 unused 2.5V 15 0 0 " "Number of I/O pins in group: 15 (unused VREF, 2.5V VCCIO, 15 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1512150991373 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1512150991373 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1512150991373 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 31 8 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 31 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512150991373 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 19 26 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512150991373 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 9 33 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512150991373 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 3 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512150991373 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 3 38 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512150991373 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 36 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512150991373 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512150991373 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 10 33 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512150991373 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1512150991373 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1512150991373 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "alt_pll:inst1\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"alt_pll:inst1\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/alt_pll_altpll.v" "" { Text "C:/Users/ra153277/Downloads/sdram/db/alt_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "alt_pll.vhd" "" { Text "C:/Users/ra153277/Downloads/sdram/alt_pll.vhd" 133 0 0 } } { "block_sdram.bdf" "" { Schematic "C:/Users/ra153277/Downloads/sdram/block_sdram.bdf" { { 16 8 248 168 "inst1" "" } } } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1512150991420 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "alt_pll:inst1\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|pll1 clk\[0\] c0~output " "PLL \"alt_pll:inst1\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"c0~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/alt_pll_altpll.v" "" { Text "C:/Users/ra153277/Downloads/sdram/db/alt_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "alt_pll.vhd" "" { Text "C:/Users/ra153277/Downloads/sdram/alt_pll.vhd" 133 0 0 } } { "block_sdram.bdf" "" { Schematic "C:/Users/ra153277/Downloads/sdram/block_sdram.bdf" { { 16 8 248 168 "inst1" "" } } } } { "block_sdram.bdf" "" { Schematic "C:/Users/ra153277/Downloads/sdram/block_sdram.bdf" { { 72 248 424 88 "c0" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1512150991420 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512150991544 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1512150994212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512150996973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1512150997035 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1512150998845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512150998845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1512151000171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X22_Y22 X33_Y32 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X22_Y22 to location X33_Y32" {  } { { "loc" "" { Generic "C:/Users/ra153277/Downloads/sdram/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X22_Y22 to location X33_Y32"} { { 11 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X22_Y22 to location X33_Y32"} 22 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1512151003853 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1512151003853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512151004976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1512151004976 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1512151004976 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1512151004976 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.03 " "Total time spent on timing analysis during the Fitter is 1.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1512151005179 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512151005241 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512151006302 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512151006349 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512151007643 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512151009065 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1512151010204 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ra153277/Downloads/sdram/output_files/sdram_nios.fit.smsg " "Generated suppressed messages file C:/Users/ra153277/Downloads/sdram/output_files/sdram_nios.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1512151010750 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "618 " "Peak virtual memory: 618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512151012357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 14:56:52 2017 " "Processing ended: Fri Dec 01 14:56:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512151012357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512151012357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512151012357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1512151012357 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1512151013324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512151013324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 14:56:53 2017 " "Processing started: Fri Dec 01 14:56:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512151013324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1512151013324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sdram_nios -c sdram_nios " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sdram_nios -c sdram_nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1512151013324 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1512151015025 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1512151015072 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1512151015072 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1512151015165 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "377 " "Peak virtual memory: 377 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512151016008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 14:56:56 2017 " "Processing ended: Fri Dec 01 14:56:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512151016008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512151016008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512151016008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1512151016008 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1512151016725 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1512151017084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512151017084 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 14:56:56 2017 " "Processing started: Fri Dec 01 14:56:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512151017084 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512151017084 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sdram_nios -c sdram_nios " "Command: quartus_sta sdram_nios -c sdram_nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512151017084 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1512151017131 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1512151017427 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1512151017427 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1512151017490 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1512151017490 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1512151018161 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1512151018161 ""}
{ "Info" "ISTA_SDC_FOUND" "hw/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'hw/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1512151018254 ""}
{ "Info" "ISTA_SDC_FOUND" "hw/synthesis/submodules/hw_cpu.sdc " "Reading SDC File: 'hw/synthesis/submodules/hw_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1512151018270 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_50 " "Node: clock_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1512151018301 "|block_sdram|clock_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018551 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018551 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1512151018551 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1512151018551 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1512151018551 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1512151018551 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1512151018551 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1512151018566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.425 " "Worst-case setup slack is 45.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.425         0.000 altera_reserved_tck  " "   45.425         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512151018597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.410 " "Worst-case hold slack is 0.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410         0.000 altera_reserved_tck  " "    0.410         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512151018613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 46.385 " "Worst-case recovery slack is 46.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.385         0.000 altera_reserved_tck  " "   46.385         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512151018613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.080 " "Worst-case removal slack is 1.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.080         0.000 altera_reserved_tck  " "    1.080         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512151018629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.629 " "Worst-case minimum pulse width slack is 49.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.629         0.000 altera_reserved_tck  " "   49.629         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512151018629 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018769 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018769 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018769 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018769 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.968 ns " "Worst Case Available Settling Time: 196.968 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018769 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018769 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018769 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018769 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512151018769 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1512151018769 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1512151018816 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1512151020189 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_50 " "Node: clock_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1512151020579 "|block_sdram|clock_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512151020579 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512151020579 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1512151020579 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1512151020579 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1512151020579 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1512151020579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.819 " "Worst-case setup slack is 45.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151020610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151020610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.819         0.000 altera_reserved_tck  " "   45.819         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151020610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512151020610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.360 " "Worst-case hold slack is 0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151020610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151020610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360         0.000 altera_reserved_tck  " "    0.360         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151020610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512151020610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 46.821 " "Worst-case recovery slack is 46.821" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151020657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151020657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.821         0.000 altera_reserved_tck  " "   46.821         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151020657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512151020657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.983 " "Worst-case removal slack is 0.983" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151020657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151020657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.983         0.000 altera_reserved_tck  " "    0.983         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151020657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512151020657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.569 " "Worst-case minimum pulse width slack is 49.569" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151020672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151020672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.569         0.000 altera_reserved_tck  " "   49.569         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151020672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512151020672 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512151020781 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512151020781 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512151020781 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512151020781 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.258 ns " "Worst Case Available Settling Time: 197.258 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512151020781 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512151020781 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512151020781 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512151020781 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512151020781 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1512151020781 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_50 " "Node: clock_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1512151021187 "|block_sdram|clock_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512151021187 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512151021187 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1512151021187 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1512151021187 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1512151021187 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1512151021187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.882 " "Worst-case setup slack is 47.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151021203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151021203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.882         0.000 altera_reserved_tck  " "   47.882         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151021203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512151021203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151021218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151021218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184         0.000 altera_reserved_tck  " "    0.184         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151021218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512151021218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.257 " "Worst-case recovery slack is 48.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151021218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151021218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.257         0.000 altera_reserved_tck  " "   48.257         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151021218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512151021218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.515 " "Worst-case removal slack is 0.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151021234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151021234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.515         0.000 altera_reserved_tck  " "    0.515         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151021234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512151021234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.480 " "Worst-case minimum pulse width slack is 49.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151021374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151021374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.480         0.000 altera_reserved_tck  " "   49.480         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512151021374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512151021374 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512151021468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512151021468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512151021468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512151021468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.554 ns " "Worst Case Available Settling Time: 198.554 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512151021468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512151021468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512151021468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512151021468 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512151021468 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1512151022123 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1512151022123 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 22 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "439 " "Peak virtual memory: 439 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512151022341 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 14:57:02 2017 " "Processing ended: Fri Dec 01 14:57:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512151022341 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512151022341 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512151022341 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512151022341 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 69 s " "Quartus II Full Compilation was successful. 0 errors, 69 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512151023137 ""}
