Real time: Nov/25/2014 03:51:04

Profiler Stats
--------------
Elapsed_time_in_seconds: 8406
Elapsed_time_in_minutes: 140.1
Elapsed_time_in_hours: 2.335
Elapsed_time_in_days: 0.0972917

Virtual_time_in_seconds: 8389.42
Virtual_time_in_minutes: 139.824
Virtual_time_in_hours:   2.33039
Virtual_time_in_days:    2.33039

Ruby_current_time: 87013768
Ruby_start_time: 1
Ruby_cycles: 87013767

mbytes_resident: 3225.37
mbytes_total: 3270.95
resident_ratio: 0.986065

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 8.70138e+07 [ 8.70138e+07 8.70138e+07 8.70138e+07 8.70138e+07 8.70138e+07 8.70138e+07 8.70138e+07 8.70138e+07 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 3529
  L1D_cache_total_misses: 3488	(98.8382%)
  L1D_cache_total_demand_misses: 3488
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 3488
  L1D_cache_misses_per_instruction: 3488
  L1D_cache_instructions_per_misses: 0.000286697

  L1D_cache_request_type_LD:   2281	(64.6359)%
  L1D_cache_request_type_ST:   1248	(35.3641)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 3529 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 3529 ]

  L1D_cache_miss_type_LD:   2260	(64.7936)%
  L1D_cache_miss_type_ST:   1228	(35.2064)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 6063470
  L1T_cache_total_misses: 4201207	(69.2872%)
  L1T_cache_total_demand_misses: 4201207
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 4.20121e+06
  L1T_cache_misses_per_instruction: 4.20121e+06
  L1T_cache_instructions_per_misses: 2.38027e-07

  L1T_cache_request_type_LD:   1405741	(23.1838)%
  L1T_cache_request_type_ST:   4657729	(76.8162)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 6063470 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 6063470 ]

  L1T_cache_miss_type_LD:   96667	(2.30093)%
  L1T_cache_miss_type_ST:   4104540	(97.6991)%

L2_cache cache stats: 
  L2_cache_total_requests: 5118
  L2_cache_total_misses: 1108	(21.6491%)
  L2_cache_total_demand_misses: 1108
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 1108
  L2_cache_misses_per_instruction: 1108
  L2_cache_instructions_per_misses: 0.000902527

  L2_cache_request_type_LD:   2260	(44.1579)%
  L2_cache_request_type_ST:   2858	(55.8421)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 5118 average:     8 | standard deviation: 0 | 0 0 0 0 5118 ]

  L2_cache_miss_type_LD:   332	(29.9639)%
  L2_cache_miss_type_ST:   776	(70.0361)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 4754396
  L2T_cache_total_misses: 1630	(0.0342841%)
  L2T_cache_total_demand_misses: 1630
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 1630
  L2T_cache_misses_per_instruction: 1630
  L2T_cache_instructions_per_misses: 0.000613497

  L2T_cache_request_type_LD:   96667	(2.03321)%
  L2T_cache_request_type_ST:   4657729	(97.9668)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 4754396 average: 31.512 | standard deviation: 3.38721 | 0 0 0 0 96667 0 4657729 ]

  L2T_cache_miss_type_LD:   1498	(91.9018)%
  L2T_cache_miss_type_ST:   132	(8.09816)%


TBE Queries: 4765187
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:0  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 2 max: 80 count: 4765187 average: 0.916682 | standard deviation: 1.2994 | 3949148 811717 876 170 160 147 162 212 130 104 94 91 81 97 92 116 85 76 81 96 58 51 42 60 64 73 75 83 84 95 122 191 123 72 72 55 31 34 45 12 10 0 0 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 2 max: 64 count: 6066999 average: 1.96605 | standard deviation: 0.856588 | 1519082 4474900 68866 2951 155 55 50 50 44 36 32 33 35 37 43 52 49 46 40 43 37 29 28 26 26 24 28 29 34 36 34 45 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 16 max: 1699 count: 6066999 average: 23.7884 | standard deviation: 12.681 | 1309113 4702231 50527 1288 66 10 20 2010 28 60 27 45 32 22 31 15 15 21 107 286 42 80 134 45 42 35 38 31 27 30 38 40 50 50 43 44 32 30 22 25 15 19 12 14 8 13 6 9 4 11 9 4 10 10 6 3 1 1 0 0 1 0 1 0 0 0 0 1 0 1 0 0 0 1 1 1 0 0 2 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 128 max: 1249 count: 1408022 average: 6.02906 | standard deviation: 9.51239 | 1407623 43 345 4 0 0 2 1 1 3 ]
miss_latency_ST: [binsize: 256 max: 1699 count: 4658977 average: 29.1555 | standard deviation: 7.61168 | 4657859 662 392 58 3 1 2 0 0 0 ]
miss_latency_L1Cache: [binsize: 8 max: 1249 count: 2258 average: 117.834 | standard deviation: 98.8848 | 1 0 0 0 0 1 0 1276 57 5 6 1 3 11 2 507 4 4 8 3 0 1 2 3 1 2 2 2 0 1 1 1 2 1 2 3 79 7 237 5 1 1 2 1 1 0 1 0 0 0 1 1 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_NULL: [binsize: 16 max: 1699 count: 6064741 average: 23.7534 | standard deviation: 12.4071 | 1309112 4702231 50526 12 4 3 6 1501 20 49 26 40 29 18 30 13 12 16 21 44 40 77 133 44 42 33 38 30 26 30 38 40 50 50 43 44 32 30 22 25 15 19 12 14 8 13 6 9 4 11 9 4 9 9 6 3 1 0 0 0 1 0 1 0 0 0 0 0 0 1 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 2 max: 64 count: 6066999 average: 1.96605 | standard deviation: 0.856588 | 1519082 4474900 68866 2951 155 55 50 50 44 36 32 33 35 37 43 52 49 46 40 43 37 29 28 26 26 24 28 29 34 36 34 45 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_0: [binsize: 1 max: 5 count: 50 average:  2.58 | standard deviation: 1.20374 | 0 10 17 10 10 3 ]
Sequencer_1: [binsize: 2 max: 64 count: 3479 average: 11.6602 | standard deviation: 17.889 | 2023 216 66 65 64 55 50 50 44 36 32 33 35 37 43 52 49 46 40 43 37 29 28 26 26 24 28 29 34 36 34 45 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 8 count: 1437 average: 2.23939 | standard deviation: 0.704146 | 0 123 895 400 4 9 1 2 3 ]
SequencerACC_1: [binsize: 1 max: 9 count: 3555771 average: 1.98902 | standard deviation: 0.671213 | 0 820486 1953939 781306 17 7 3 5 7 1 ]
SequencerACC_2: [binsize: 1 max: 8 count: 437443 average: 2.07522 | standard deviation: 0.774647 | 0 63318 316235 31441 16759 7775 1673 207 35 ]
SequencerACC_3: [binsize: 1 max: 9 count: 2068819 average: 1.88697 | standard deviation: 0.737831 | 0 633122 1088191 302250 40165 4051 703 292 43 2 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 16 max: 514 count: 22884 average: 42.8188 | standard deviation: 53.8946 | 134 17937 1140 563 407 388 338 311 235 212 152 173 137 155 163 118 69 51 46 31 30 17 14 11 10 9 8 9 6 4 3 1 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 16 max: 514 count: 8220 average: 46.697 | standard deviation: 65.0549 | 44 6432 478 137 83 71 63 67 85 112 84 99 73 74 87 59 33 21 7 10 14 12 14 11 10 9 7 8 6 4 3 1 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 16 max: 441 count: 14664 average: 40.6449 | standard deviation: 46.3418 | 90 11505 662 426 324 317 275 244 150 100 68 74 64 81 76 59 36 30 39 21 16 5 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 20 count: 10 average:  12.8 | standard deviation: 3.55903 | 0 0 0 0 0 0 0 0 0 0 0 7 1 0 0 0 0 0 0 1 1 ]
  virtual_network_3_delay_cycles: [binsize: 16 max: 514 count: 8210 average: 46.7382 | standard deviation: 65.0836 | 36 6430 478 137 83 71 63 67 85 112 84 99 73 74 87 59 33 21 7 10 14 12 14 11 10 9 7 8 6 4 3 1 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 8194
system_time: 194
page_reclaims: 825866
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 824

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 5540
L2_TO_L2T_MSG = 1089
L2_DATA_GX = 3395
L2T_TO_L1T_DATA = 386668
L1_DATA_GX = 0
L2_TO_L2T_ACK = 1093
L2T_TO_L1T_MSG = 4657729
L2_DATA_S = 14035
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 477
L1_MSG = 0
L2_COHMSG_FWD = 6
L1_DATA_F = 10
L1_DATA_PX = 15685
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 18630916
L2_MSG = 0
L2_COHMSG_INV = 4
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 3476
L2_ATOMIC = 0
L2_TO_L2T_DATA = 8150
L1_DATA = 0
L1_COHMSG = 11188
L1_COHMSG_INVACK = 0
L1T_TO_L2T_MSG = 96667
----------------------
total_flits_messages = 23836128
----------------------

DMA = 11290
DATA_GX_OW = 4912
DATA_PX_C = 12548
DATA_PX_D = 3137
DATA_GX_C = 1228
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:50 full:0 size:[binsize: 1 max: 3 count: 50 average:  1.72 | standard deviation: 0.714286 | 0 21 22 7 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:3479 full:0 size:[binsize: 2 max: 64 count: 3479 average: 8.69416 | standard deviation: 15.2642 | 2224 207 100 81 67 57 53 51 39 35 32 32 31 30 30 30 28 26 26 24 23 22 22 22 22 22 22 22 22 22 22 22 11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=5699 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=14222608 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=1402992 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=3096284 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=4782448 [L2TCache]=0 [L2Cache]=275 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=14764 [L2TCache]=0 [L2Cache]=75 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=247185 [L2TCache]=0 [L2Cache]=4543 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=288 [L2Cache]=0 [L1Cache]=282 [Directory]=40 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=149 [L2Cache]=0 [L1Cache]=222 [Directory]=11 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=9871 [L2Cache]=0 [L1Cache]=20412 [Directory]=1057 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=22 [L2Cache]=30 [L1Cache]=10 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=2 [L2Cache]=22428 [L1Cache]=0 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1350 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1485 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1440 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1265 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.00832342 flits/cycle
total_flits_on_link = 47800621
-------------
Total VC Load [0] = 21986 flits
Total VC Load [1] = 22343 flits
Total VC Load [2] = 20761 flits
Total VC Load [3] = 20882 flits
Total VC Load [4] = 1147 flits
Total VC Load [5] = 1116 flits
Total VC Load [6] = 1092 flits
Total VC Load [7] = 1025 flits
Total VC Load [8] = 953 flits
Total VC Load [9] = 966 flits
Total VC Load [10] = 971 flits
Total VC Load [11] = 960 flits
Total VC Load [12] = 36067 flits
Total VC Load [13] = 35933 flits
Total VC Load [14] = 35112 flits
Total VC Load [15] = 34970 flits
Total VC Load [16] = 5111 flits
Total VC Load [17] = 5116 flits
Total VC Load [18] = 5099 flits
Total VC Load [19] = 5051 flits
Total VC Load [20] = 9365191 flits
Total VC Load [21] = 9363476 flits
Total VC Load [22] = 9365189 flits
Total VC Load [23] = 9361310 flits
Total VC Load [24] = 2522695 flits
Total VC Load [25] = 2522420 flits
Total VC Load [26] = 2521783 flits
Total VC Load [27] = 2521896 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.000252673 flits/cycle 
Average VC Load [1] = 0.000256775 flits/cycle 
Average VC Load [2] = 0.000238594 flits/cycle 
Average VC Load [3] = 0.000239985 flits/cycle 
Average VC Load [4] = 1.31818e-05 flits/cycle 
Average VC Load [5] = 1.28256e-05 flits/cycle 
Average VC Load [6] = 1.25497e-05 flits/cycle 
Average VC Load [7] = 1.17797e-05 flits/cycle 
Average VC Load [8] = 1.09523e-05 flits/cycle 
Average VC Load [9] = 1.11017e-05 flits/cycle 
Average VC Load [10] = 1.11592e-05 flits/cycle 
Average VC Load [11] = 1.10327e-05 flits/cycle 
Average VC Load [12] = 0.000414498 flits/cycle 
Average VC Load [13] = 0.000412958 flits/cycle 
Average VC Load [14] = 0.000403522 flits/cycle 
Average VC Load [15] = 0.00040189 flits/cycle 
Average VC Load [16] = 5.87378e-05 flits/cycle 
Average VC Load [17] = 5.87953e-05 flits/cycle 
Average VC Load [18] = 5.85999e-05 flits/cycle 
Average VC Load [19] = 5.80483e-05 flits/cycle 
Average VC Load [20] = 0.107629 flits/cycle 
Average VC Load [21] = 0.107609 flits/cycle 
Average VC Load [22] = 0.107629 flits/cycle 
Average VC Load [23] = 0.107584 flits/cycle 
Average VC Load [24] = 0.0289919 flits/cycle 
Average VC Load [25] = 0.0289887 flits/cycle 
Average VC Load [26] = 0.0289814 flits/cycle 
Average VC Load [27] = 0.0289827 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 8.2891
-------------
Dynamic_Link_Power = 0.0608722
Static_Link_Power = 0.733365
Total_Link_Power = 0.794238
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.0025537, Crossbar: 0.00490095, VC allocator: 0.00053601, SW allocator: 0.00146537, Clock: 0.153216, Total: 0.162672
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.70158
Dynamic_Router_Power = 0.162672
Static_Router_Power = 1.53891
Total_Router_Power = 1.70158
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.223544
Total_Static_Power = 2.27227
Total_Power = 2.49582
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  1405741
L1_WThru  4657729
L1_Atomic  0
L1_Replacement  988
Data  0
Data_Done  96667
Ack  0
Ack_Done  4657729
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  96667
I  L1_WThru  4104540
I  L1_Atomic  0 <-- 
I  L1_Replacement  945

S  Load  1309074
S  L1_WThru  553189
S  L1_Atomic  0 <-- 
S  L1_Replacement  43

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  96667

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  4113007
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  544722

 --- L2TCache ---
 - Event Counts -
L1_GETS  96667
L1_Write  4104540
L1_Upgrade_T  548947
L1_Upgrade_NT  4242
L2_Atomic  0
L2_Expire  13
L2_Replacement  0
L2_Replacement_clean  0
Data  1
Data_all_Acks  1629
Ack  3
Ack_all  1
WB_Ack  1089
Fwd_GETX  549
Fwd_GETS  540
Inv  0

 - Transitions -
NP  L1_GETS  1498
NP  L1_Write  132
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  95153
E  L1_Write  4104408
E  L1_Upgrade_NT  4242
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  544
E  Fwd_GETS  532
E  Inv  0 <-- 

S  L1_GETS  16
S  L1_Upgrade_T  548947
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  5
S  Fwd_GETS  8
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  1
IS  Data_all_Acks  1497
IS  Ack  3
IS  Ack_all  1

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  132
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  13
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  1089
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  2260
L1_GETX  2858
L1_UPGRADE  0
L1_PUTX  3476
L1_PUTX_old  148
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  1108
WB_Data  2
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  2
Unblock_Cancel  0
Exclusive_Unblock  5115
PUTX_ACC  953
DATA_ACC  136

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  332
NP  L1_GETX  776
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  2
SS  L1_UPGRADE  0 <-- 
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  1386
M  L1_GETX  1527
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  542
MT  L1_GETX  553
MT  L1_PUTX  3476
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  332

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  776

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  2

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  148
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  5113
MT_MB  PUTX_ACC  413
MT_MB  DATA_ACC  136

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  2
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  540
MT_IIB  DATA_ACC  0 <-- 

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  2

 --- L1Cache ---
 - Event Counts -
Load  2391
Ifetch  0
Store  1248
Inv  4
L1_Replacement  0
Force_L1_Replacement  6952
Fwd_GETX  4
Fwd_GETS  2
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  2807
DataS_fromL1  2
Data_all_Acks  679
Ack  0
Ack_all  0
WB_Ack  3476

 - Transitions -
NP  Load  2260
NP  Ifetch  0 <-- 
NP  Store  1221
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 
NP  Force_L1_Replacement  0 <-- 

I  Load  0 <-- 
I  Ifetch  0 <-- 
I  Store  7
I  Inv  0 <-- 
I  L1_Replacement  0 <-- 
I  Force_L1_Replacement  0 <-- 

S  Load  1
S  Ifetch  0 <-- 
S  Store  0 <-- 
S  Inv  4
S  L1_Replacement  0 <-- 
S  Force_L1_Replacement  0 <-- 

E  Load  16
E  Ifetch  0 <-- 
E  Store  0 <-- 
E  Inv  0 <-- 
E  L1_Replacement  0 <-- 
E  Force_L1_Replacement  2255
E  Fwd_GETX  0 <-- 
E  Fwd_GETS  0 <-- 
E  Fwd_GET_INSTR  0 <-- 

M  Load  4
M  Ifetch  0 <-- 
M  Store  20
M  Inv  0 <-- 
M  L1_Replacement  0 <-- 
M  Force_L1_Replacement  1221
M  Fwd_GETX  4
M  Fwd_GETS  2
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Force_L1_Replacement  0 <-- 
IS  Data_Exclusive  2258
IS  DataS_fromL1  2
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Force_L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  549
IM  Data_all_Acks  679
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Force_L1_Replacement  0 <-- 
SM  Ack  0 <-- 
SM  Ack_all  0 <-- 

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Force_L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  110
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Force_L1_Replacement  3476
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  3476

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 
E_I  Force_L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  Force_L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  1108
Data  0

 - Transitions -
I  Fetch  1108
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:1430 full:0 size:[binsize: 1 max: 7 count: 1430 average: 1.0993 | standard deviation: 0.377832 | 0 1305 119 1 2 1 1 1 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:3555751 full:0 size:[binsize: 1 max: 7 count: 3555751 average: 1.00089 | standard deviation: 0.0300881 | 0 3552615 3131 1 1 1 1 1 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:354057 full:0 size:[binsize: 1 max: 3 count: 354057 average: 1.02129 | standard deviation: 0.144629 | 0 346533 7510 14 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:843158 full:0 size:[binsize: 1 max: 3 count: 843158 average: 1.05415 | standard deviation: 0.228253 | 0 797871 44916 371 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:1430 full:0 size:[binsize: 1 max: 2 count: 1430 average: 1.0007 | standard deviation: 0.0264535 | 0 1429 1 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:3555751 full:0 size:[binsize: 1 max: 2 count: 3555751 average:     1 | standard deviation: 0.000918534 | 0 3555748 3 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:354057 full:0 size:[binsize: 1 max: 2 count: 354057 average: 1.00058 | standard deviation: 0.0240625 | 0 353852 205 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:843158 full:0 size:[binsize: 1 max: 2 count: 843158 average: 1.00227 | standard deviation: 0.04762 | 0 841242 1916 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:4688620 full:0 size:[binsize: 1 max: 3 count: 4688620 average: 1.01532 | standard deviation: 0.122947 | 0 4616869 71677 74 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:3697 full:0 size:[binsize: 1 max: 2 count: 3697 average: 1.00189 | standard deviation: 0.0435194 | 0 3690 7 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:62079 full:0 size:[binsize: 1 max: 3 count: 62079 average: 1.04196 | standard deviation: 0.20156 | 0 59487 2579 13 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:4688620 full:0 size:[binsize: 1 max: 2 count: 4688620 average: 1.00082 | standard deviation: 0.0286294 | 0 4684774 3846 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:3697 full:0 size:[binsize: 1 max: 2 count: 3697 average: 1.00108 | standard deviation: 0.0328976 | 0 3693 4 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:62079 full:0 size:[binsize: 1 max: 2 count: 62079 average: 1.00192 | standard deviation: 0.0437829 | 0 61960 119 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:49 full:0 size:[binsize: 1 max: 1 count: 49 average:     1 | standard deviation: 0 | 0 49 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:37 full:0 size:[binsize: 1 max: 3 count: 37 average: 1.32432 | standard deviation: 0.600925 | 0 27 8 2 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:2497 full:0 size:[binsize: 1 max: 16 count: 2497 average: 1.53704 | standard deviation: 1.79129 | 0 2162 78 61 42 43 34 22 13 11 6 6 4 2 5 5 3 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:36 full:0 size:[binsize: 1 max: 4 count: 36 average: 2.08333 | standard deviation: 1.0556 | 0 14 9 9 4 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:3 full:0 size:[binsize: 1 max: 1 count: 3 average:     1 | standard deviation: 0 | 0 3 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:97 full:0 size:[binsize: 1 max: 6 count: 97 average: 2.4433 | standard deviation: 1.27475 | 0 29 26 18 19 4 1 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:46 full:0 size:[binsize: 1 max: 1 count: 46 average:     1 | standard deviation: 0 | 0 46 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:23 full:0 size:[binsize: 1 max: 2 count: 23 average: 1.08696 | standard deviation: 0.301511 | 0 21 2 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:1561 full:0 size:[binsize: 1 max: 1 count: 1561 average:     1 | standard deviation: 0 | 0 1561 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:39 full:0 size:[binsize: 1 max: 2 count: 39 average: 1.23077 | standard deviation: 0.429198 | 0 30 9 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:17 full:0 size:[binsize: 1 max: 2 count: 17 average: 1.05882 | standard deviation: 0.25 | 0 16 1 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:1033 full:0 size:[binsize: 1 max: 2 count: 1033 average: 1.09197 | standard deviation: 0.290349 | 0 938 95 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:89 full:0 size:[binsize: 1 max: 2 count: 89 average: 1.03371 | standard deviation: 0.184637 | 0 86 3 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:40 full:0 size:[binsize: 1 max: 1 count: 40 average:     1 | standard deviation: 0 | 0 40 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:2594 full:0 size:[binsize: 1 max: 2 count: 2594 average: 1.01157 | standard deviation: 0.107562 | 0 2564 30 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:40 full:0 size:[binsize: 1 max: 2 count: 40 average: 1.025 | standard deviation: 0.160128 | 0 39 1 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:11 full:0 size:[binsize: 1 max: 2 count: 11 average: 1.27273 | standard deviation: 0.547723 | 0 8 3 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:1057 full:0 size:[binsize: 1 max: 5 count: 1057 average: 1.50899 | standard deviation: 0.763142 | 0 661 284 85 24 3 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:47 full:0 size:[binsize: 1 max: 3 count: 47 average: 1.61702 | standard deviation: 0.780189 | 0 26 13 8 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:17 full:0 size:[binsize: 1 max: 2 count: 17 average: 1.17647 | standard deviation: 0.433013 | 0 14 3 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:1033 full:0 size:[binsize: 1 max: 18 count: 1033 average: 3.51113 | standard deviation: 4.3105 | 0 628 95 48 12 17 21 20 26 23 23 20 22 20 20 17 16 4 1 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:165 full:0 size:[binsize: 1 max: 6 count: 165 average: 1.80606 | standard deviation: 1.1687 | 0 97 29 20 13 5 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:114 full:0 size:[binsize: 1 max: 4 count: 114 average: 1.45614 | standard deviation: 0.792665 | 0 79 22 9 4 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:9398 full:0 size:[binsize: 2 max: 77 count: 9398 average: 6.37242 | standard deviation: 14.6496 | 5370 2642 201 42 28 31 28 26 41 29 29 30 31 32 26 35 28 34 25 34 46 34 44 38 49 37 44 51 34 46 38 43 42 46 26 12 10 13 3 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:94 full:0 size:[binsize: 1 max: 1 count: 94 average:     1 | standard deviation: 0 | 0 94 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:60 full:0 size:[binsize: 1 max: 1 count: 60 average:     1 | standard deviation: 0 | 0 60 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:4963 full:0 size:[binsize: 1 max: 2 count: 4963 average: 1.05682 | standard deviation: 0.231533 | 0 4681 282 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:135 full:0 size:[binsize: 1 max: 3 count: 135 average: 1.11852 | standard deviation: 0.356182 | 0 120 14 1 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:111 full:0 size:[binsize: 1 max: 2 count: 111 average: 1.06306 | standard deviation: 0.252262 | 0 104 7 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:9301 full:0 size:[binsize: 1 max: 5 count: 9301 average: 1.08687 | standard deviation: 0.296938 | 0 8525 751 20 3 2 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:78 full:0 size:[binsize: 1 max: 1 count: 78 average:     1 | standard deviation: 0 | 0 78 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:14 full:0 size:[binsize: 1 max: 1 count: 14 average:     1 | standard deviation: 0 | 0 14 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:1154 full:0 size:[binsize: 1 max: 2 count: 1154 average: 1.05373 | standard deviation: 0.22621 | 0 1092 62 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:10 full:0 size:[binsize: 1 max: 2 count: 10 average:   1.2 | standard deviation: 0.471405 | 0 8 2 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:6954 full:0 size:[binsize: 2 max: 60 count: 6954 average: 6.83923 | standard deviation: 12.0986 | 4733 326 155 131 136 118 137 147 112 80 72 65 57 50 60 81 64 55 50 43 53 34 27 24 23 22 22 22 22 22 11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:10 full:0 size:[binsize: 1 max: 2 count: 10 average:   1.2 | standard deviation: 0.471405 | 0 8 2 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:2 full:0 size:[binsize: 1 max: 1 count: 2 average:     1 | standard deviation: 0 | 0 2 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:10 full:0 size:[binsize: 1 max: 1 count: 10 average:     1 | standard deviation: 0 | 0 10 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:3478 full:0 size:[binsize: 1 max: 6 count: 3478 average: 1.14175 | standard deviation: 0.525452 | 0 3151 232 50 24 16 5 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:8 full:0 size:[binsize: 1 max: 1 count: 8 average:     1 | standard deviation: 0 | 0 8 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:2 full:0 size:[binsize: 1 max: 1 count: 2 average:     1 | standard deviation: 0 | 0 2 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:10 full:0 size:[binsize: 1 max: 1 count: 10 average:     1 | standard deviation: 0 | 0 10 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:6954 full:0 size:[binsize: 1 max: 2 count: 6954 average: 1.05234 | standard deviation: 0.222753 | 0 6590 364 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:270 full:0 size:[binsize: 1 max: 1 count: 270 average:     1 | standard deviation: 0 | 0 270 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:297 full:0 size:[binsize: 1 max: 2 count: 297 average: 1.0202 | standard deviation: 0.142374 | 0 291 6 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:288 full:0 size:[binsize: 1 max: 2 count: 288 average: 1.01042 | standard deviation: 0.10224 | 0 285 3 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:253 full:0 size:[binsize: 1 max: 2 count: 253 average: 1.00395 | standard deviation: 0.0629941 | 0 252 1 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:270 full:0 size:[binsize: 1 max: 19 count: 270 average: 3.75926 | standard deviation: 4.06728 | 0 135 26 17 15 10 10 10 9 6 6 6 5 4 3 3 2 1 1 1 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:297 full:0 size:[binsize: 1 max: 25 count: 297 average: 5.84848 | standard deviation: 6.16633 | 0 117 22 20 17 13 10 10 8 6 6 9 7 6 9 6 6 4 4 4 3 3 2 2 2 1 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:288 full:0 size:[binsize: 1 max: 23 count: 288 average: 4.42014 | standard deviation: 5.05061 | 0 134 27 20 16 13 11 9 7 6 6 5 5 5 4 3 3 3 3 3 2 1 1 1 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:253 full:0 size:[binsize: 1 max: 18 count: 253 average: 3.15415 | standard deviation: 3.49319 | 0 143 21 17 12 10 9 9 8 5 4 4 4 2 1 1 1 1 1 ]
