<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=9&amp;t=7846" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2011-06-13T05:23:15-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=9&amp;t=7846</id>
<entry>
<author><name><![CDATA[qbradq]]></name></author>
<updated>2011-06-13T05:23:15-07:00</updated>
<published>2011-06-13T05:23:15-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=7846&amp;p=79624#p79624</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=7846&amp;p=79624#p79624"/>
<title type="html"><![CDATA[Re: nes cpu-memory timing diagrams]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=7846&amp;p=79624#p79624"><![CDATA[
Some clarifications:<br /><br /><div class="quotetitle">krzysiobal wrote:</div><div class="quotecontent"><br />Hello,<br />First of all - why the PRG-SEL line is the CPU-ADR15 line and-ed with the cpu clock, so it is high only when the cpu clock is hight and addres = 0x8000-0xFFFF ?<br /></div><br /><br />PRG /CE is PRG A15 <strong>NAND</strong> M2, so PRG /CE is low only when PRG A15 and M2 are <em>high</em>.<br /><br /><div class="quotetitle">krzysiobal wrote:</div><div class="quotecontent"><br />First of all - why the /ROMSEL is connected to /OE and VCC to /CE in PRG-ROM and not vice-versa?<br /></div><br /><br />The PRG-ROM chip's /CE line is tied to Ground. Vss is a Ground pin.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3706">qbradq</a> — Mon Jun 13, 2011 5:23 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[lidnariq]]></name></author>
<updated>2011-06-12T13:24:48-07:00</updated>
<published>2011-06-12T13:24:48-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=7846&amp;p=79589#p79589</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=7846&amp;p=79589#p79589"/>
<title type="html"><![CDATA[Re: nes cpu-memory timing diagrams]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=7846&amp;p=79589#p79589"><![CDATA[
<div class="quotetitle">krzysiobal wrote:</div><div class="quotecontent"><br />First of all - why the PRG-SEL line is the CPU-ADR15 line and-ed with the cpu clock, so it is high only when the cpu clock is hight and addres = 0x8000-0xFFFF ? (the same is for the lines connected to cs in prg-ram and ppu-cs). Is it a kind of protection to make the one device (ppu, prg-ram, prg-rom) pull data lines to high-z before other device puts data on it? Would it work when PRG-SEL would be just CPU-ADDR15?<br /></div>It makes cartridges cheaper by not needing include a extra IC on every game. (Why did they not include A15, M2, <em>and</em> /PRGSEL ? Compatibility with the famicom, but why it wasn't on the famicom? Dunno.) It would not work to just use A15 because of setup and hold times. <div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><br />First of all - why the /ROMSEL is connected to /OE and VCC to /CE in PRG-ROM and not vice-versa? Does the memory reacts faster on OE that on CE?<br /></div>Exactly.<div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><br />The second is about CHR-ROM - why do both lines needs to be connected - PA13 to /CS and /RD to /OE? Will it work when PA13 is connected to /CS and /OE to VCC?<br /></div> It's a way of avoiding bus conflicts so that if you wrote to CHRROM nothing bad could happen. *EDIT: You can't ignore /RD, the moment before is an "ALE cycle" when the device is loading the lower 8 bits of address over the data bus. /RD tells you that the bus is now free from contention.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3512">lidnariq</a> — Sun Jun 12, 2011 1:24 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[krzysiobal]]></name></author>
<updated>2011-06-12T12:20:17-07:00</updated>
<published>2011-06-12T12:20:17-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=7846&amp;p=79585#p79585</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=7846&amp;p=79585#p79585"/>
<title type="html"><![CDATA[nes cpu-memory timing diagrams]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=7846&amp;p=79585#p79585"><![CDATA[
Hello,<br />I have a few technical questions about cpu-memory timing diagrams in nes.<br /><br />First of all - why the PRG-SEL line is the CPU-ADR15 line and-ed with the cpu clock, so it is high only when the cpu clock is hight and addres = 0x8000-0xFFFF ? (the same is for the lines connected to cs in prg-ram and ppu-cs). Is it a kind of protection to make the one device (ppu, prg-ram, prg-rom) pull data lines to high-z before other device puts data on it? Would it work when PRG-SEL would be just CPU-ADDR15?<br /><br />The second is about NROM. I've found a schematics to it. <br /><!-- m --><a class="postlink" href="http://atariusa.com/Famicom_Schematics/FC%20NROM%20Schematic.png">http://atariusa.com/Famicom_Schematics/ ... ematic.png</a><!-- m --><br /><br /><img src="http://atariusa.com/Famicom_Schematics/FC%20NROM%20Schematic.png" alt="Image" /><br /><br />I hope is it right.<br /><br />First of all - why the /ROMSEL is connected to /OE and VCC to /CE in PRG-ROM and not vice-versa? Does the memory reacts faster on OE that on CE?<br /><br />The second is about CHR-ROM - why do both lines needs to be connected - PA13 to /CS and /RD to /OE? Will it work when PA13 is connected to /CS and /OE to VCC?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4898">krzysiobal</a> — Sun Jun 12, 2011 12:20 pm</p><hr />
]]></content>
</entry>
</feed>