OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /__w/halutmatmul/halutmatmul/hardware/flow/OpenROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0226] Finished LEF file:  /__w/halutmatmul/halutmatmul/hardware/flow/OpenROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
[INFO ODB-0222] Reading LEF file: /__w/halutmatmul/halutmatmul/hardware/flow/OpenROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
[INFO ODB-0225]     Created 135 library cells
[INFO ODB-0226] Finished LEF file:  /__w/halutmatmul/halutmatmul/hardware/flow/OpenROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
number instances in verilog is 63562
[WARNING IFP-0028] Core area lower left (2.000, 2.000) snapped to (2.090, 2.800).
[INFO IFP-0001] Added 345 rows of 2549 sites.
[INFO RSZ-0026] Removed 3433 buffers.
Default units for flow
 time 1ns
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1nW
 distance 1um

==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -8622.94

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -15.13

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -15.13

==========================================================================
floorplan final report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2413_/G ^
   0.46
encoder/gen_encoder_units[0].encoder_unit/_364_/CK ^
   0.00      0.00       0.46


==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: encoder/_268_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   290  760.86                           rst_ni (net)
                  0.00    0.00    0.30 ^ encoder/_268_/RN (DFFR_X1)
                                  0.30   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ encoder/_268_/CK (DFFR_X1)
                          0.18    0.18   library removal time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.30   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)


Startpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2403_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2369_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2403_/GN (DLL_X1)
                  0.01    0.05    1.55 ^ encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2403_/Q (DLL_X1)
     1    1.28                           encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/gen_cg_word_iter[4].cg_i.en_latch (net)
                  0.01    0.00    1.55 ^ encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2369_/A2 (AND2_X1)
                                  1.55   data arrival time

                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                          0.00    1.50   clock reconvergence pessimism
                                  1.50 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2369_/A1 (AND2_X1)
                          0.00    1.50   clock gating hold time
                                  1.50   data required time
-----------------------------------------------------------------------------
                                  1.50   data required time
                                 -1.55   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: encoder/gen_encoder_units[0].encoder_unit/_370_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: encoder/gen_encoder_units[0].encoder_unit/_371_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ encoder/gen_encoder_units[0].encoder_unit/_370_/CK (DFFR_X1)
                  0.01    0.07    0.07 ^ encoder/gen_encoder_units[0].encoder_unit/_370_/QN (DFFR_X1)
     2    3.26                           encoder/gen_encoder_units[0].encoder_unit/_001_ (net)
                  0.01    0.00    0.07 ^ encoder/gen_encoder_units[0].encoder_unit/_308_/A2 (OR2_X1)
                  0.01    0.03    0.10 ^ encoder/gen_encoder_units[0].encoder_unit/_308_/ZN (OR2_X1)
     1    2.01                           encoder/gen_encoder_units[0].encoder_unit/_115_ (net)
                  0.01    0.00    0.10 ^ encoder/gen_encoder_units[0].encoder_unit/_309_/A (INV_X1)
                  0.00    0.01    0.10 v encoder/gen_encoder_units[0].encoder_unit/_309_/ZN (INV_X1)
     1    1.36                           encoder/gen_encoder_units[0].encoder_unit/k_addr_n[2] (net)
                  0.00    0.00    0.10 v encoder/gen_encoder_units[0].encoder_unit/_371_/D (DFFR_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ encoder/gen_encoder_units[0].encoder_unit/_371_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: encoder/_277_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   290  760.86                           rst_ni (net)
                  0.00    0.00    0.30 ^ encoder/_277_/SN (DFFS_X1)
                                  0.30   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ encoder/_277_/CK (DFFS_X1)
                          0.04    3.04   library recovery time
                                  3.04   data required time
-----------------------------------------------------------------------------
                                  3.04   data required time
                                 -0.30   data arrival time
-----------------------------------------------------------------------------
                                  2.74   slack (MET)


Startpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_143_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_081_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_143_/GN (DLL_X1)
                  0.01    0.07    1.57 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_143_/Q (DLL_X1)
     1    1.81                           encoder/gen_encoder_units[0].encoder_unit/threshold_memory/cg_we_global.en_latch (net)
                  0.01    0.00    1.57 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_081_/A2 (NAND2_X1)
                                  1.57   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_081_/A1 (NAND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: encoder/_279_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_538_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ encoder/_279_/CK (DFFR_X1)
                 11.30   11.92   11.92 ^ encoder/_279_/Q (DFFR_X1)
  1874 4953.23                           c_addr_enc_o[0] (net)
                 11.30    0.00   11.92 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_1298_/A2 (NOR2_X2)
                  3.87    5.36   17.28 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_1298_/ZN (NOR2_X2)
    64  151.78                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_0939_ (net)
                  3.87    0.00   17.28 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_1825_/A1 (NAND3_X1)
                  0.59    0.54   17.82 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_1825_/ZN (NAND3_X1)
     1    1.97                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_0298_ (net)
                  0.59    0.00   17.82 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_1826_/A2 (NAND2_X1)
                  0.08    0.01   17.83 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_1826_/ZN (NAND2_X1)
     1    1.87                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_0299_ (net)
                  0.08    0.00   17.83 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_1827_/A2 (NOR2_X1)
                  0.03    0.06   17.89 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_1827_/ZN (NOR2_X1)
     1    3.76                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_0300_ (net)
                  0.03    0.00   17.89 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_1828_/A2 (NAND2_X2)
                  0.01    0.02   17.91 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_1828_/ZN (NAND2_X2)
     1    3.49                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_0301_ (net)
                  0.01    0.00   17.91 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_1829_/A2 (NOR2_X2)
                  0.01    0.02   17.93 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_1829_/ZN (NOR2_X2)
     1    1.90                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_0302_ (net)
                  0.01    0.00   17.93 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_1861_/A1 (NAND3_X1)
                  0.02    0.03   17.96 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_1861_/ZN (NAND3_X1)
     1    5.93                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read_outputs_subunits[247] (net)
                  0.02    0.00   17.96 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0864_/A2 (NAND2_X4)
                  0.02    0.02   17.98 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0864_/ZN (NAND2_X4)
     1    3.76                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0281_ (net)
                  0.02    0.00   17.98 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0865_/A2 (NAND2_X2)
                  0.01    0.02   18.00 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0865_/ZN (NAND2_X2)
     1    3.49                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0282_ (net)
                  0.01    0.00   18.00 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0866_/A2 (NOR2_X2)
                  0.01    0.02   18.02 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0866_/ZN (NOR2_X2)
     1    2.04                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0283_ (net)
                  0.01    0.00   18.02 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0867_/A2 (AND2_X2)
                  0.01    0.03   18.05 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0867_/ZN (AND2_X2)
     1    1.91                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0284_ (net)
                  0.01    0.00   18.05 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0887_/A1 (NAND2_X1)
                  0.01    0.01   18.07 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0887_/ZN (NAND2_X1)
     1    1.81                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o[7] (net)
                  0.01    0.00   18.07 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_367_/A2 (NAND2_X1)
                  0.04    0.02   18.08 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_367_/ZN (NAND2_X1)
     1    2.01                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_090_ (net)
                  0.04    0.00   18.08 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_368_/A (INV_X1)
                  0.01    0.01   18.09 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_368_/ZN (INV_X1)
     1    1.36                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o_n[7] (net)
                  0.01    0.00   18.09 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_538_/D (DFFR_X1)
                                 18.09   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_538_/CK (DFFR_X1)
                         -0.04    2.96   library setup time
                                  2.96   data required time
-----------------------------------------------------------------------------
                                  2.96   data required time
                                -18.09   data arrival time
-----------------------------------------------------------------------------
                                -15.13   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: encoder/_277_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   290  760.86                           rst_ni (net)
                  0.00    0.00    0.30 ^ encoder/_277_/SN (DFFS_X1)
                                  0.30   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ encoder/_277_/CK (DFFS_X1)
                          0.04    3.04   library recovery time
                                  3.04   data required time
-----------------------------------------------------------------------------
                                  3.04   data required time
                                 -0.30   data arrival time
-----------------------------------------------------------------------------
                                  2.74   slack (MET)


Startpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_143_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_081_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_143_/GN (DLL_X1)
                  0.01    0.07    1.57 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_143_/Q (DLL_X1)
     1    1.81                           encoder/gen_encoder_units[0].encoder_unit/threshold_memory/cg_we_global.en_latch (net)
                  0.01    0.00    1.57 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_081_/A2 (NAND2_X1)
                                  1.57   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_081_/A1 (NAND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: encoder/_279_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_538_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ encoder/_279_/CK (DFFR_X1)
                 11.30   11.92   11.92 ^ encoder/_279_/Q (DFFR_X1)
  1874 4953.23                           c_addr_enc_o[0] (net)
                 11.30    0.00   11.92 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_1298_/A2 (NOR2_X2)
                  3.87    5.36   17.28 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_1298_/ZN (NOR2_X2)
    64  151.78                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_0939_ (net)
                  3.87    0.00   17.28 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_1825_/A1 (NAND3_X1)
                  0.59    0.54   17.82 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_1825_/ZN (NAND3_X1)
     1    1.97                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_0298_ (net)
                  0.59    0.00   17.82 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_1826_/A2 (NAND2_X1)
                  0.08    0.01   17.83 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_1826_/ZN (NAND2_X1)
     1    1.87                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_0299_ (net)
                  0.08    0.00   17.83 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_1827_/A2 (NOR2_X1)
                  0.03    0.06   17.89 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_1827_/ZN (NOR2_X1)
     1    3.76                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_0300_ (net)
                  0.03    0.00   17.89 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_1828_/A2 (NAND2_X2)
                  0.01    0.02   17.91 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_1828_/ZN (NAND2_X2)
     1    3.49                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_0301_ (net)
                  0.01    0.00   17.91 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_1829_/A2 (NOR2_X2)
                  0.01    0.02   17.93 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_1829_/ZN (NOR2_X2)
     1    1.90                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_0302_ (net)
                  0.01    0.00   17.93 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_1861_/A1 (NAND3_X1)
                  0.02    0.03   17.96 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_1861_/ZN (NAND3_X1)
     1    5.93                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read_outputs_subunits[247] (net)
                  0.02    0.00   17.96 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0864_/A2 (NAND2_X4)
                  0.02    0.02   17.98 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0864_/ZN (NAND2_X4)
     1    3.76                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0281_ (net)
                  0.02    0.00   17.98 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0865_/A2 (NAND2_X2)
                  0.01    0.02   18.00 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0865_/ZN (NAND2_X2)
     1    3.49                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0282_ (net)
                  0.01    0.00   18.00 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0866_/A2 (NOR2_X2)
                  0.01    0.02   18.02 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0866_/ZN (NOR2_X2)
     1    2.04                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0283_ (net)
                  0.01    0.00   18.02 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0867_/A2 (AND2_X2)
                  0.01    0.03   18.05 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0867_/ZN (AND2_X2)
     1    1.91                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0284_ (net)
                  0.01    0.00   18.05 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0887_/A1 (NAND2_X1)
                  0.01    0.01   18.07 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0887_/ZN (NAND2_X1)
     1    1.81                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o[7] (net)
                  0.01    0.00   18.07 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_367_/A2 (NAND2_X1)
                  0.04    0.02   18.08 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_367_/ZN (NAND2_X1)
     1    2.01                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_090_ (net)
                  0.04    0.00   18.08 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_368_/A (INV_X1)
                  0.01    0.01   18.09 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_368_/ZN (INV_X1)
     1    1.36                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o_n[7] (net)
                  0.01    0.00   18.09 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_538_/D (DFFR_X1)
                                 18.09   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_538_/CK (DFFR_X1)
                         -0.04    2.96   library setup time
                                  2.96   data required time
-----------------------------------------------------------------------------
                                  2.96   data required time
                                -18.09   data arrival time
-----------------------------------------------------------------------------
                                -15.13   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.24e-02   2.26e-03   5.53e-04   2.52e-02  53.8%
Combinational          5.39e-03   1.54e-02   8.98e-04   2.17e-02  46.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.78e-02   1.76e-02   1.45e-03   4.69e-02 100.0%
                          59.3%      37.6%       3.1%

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 88784 u^2 38% utilization.

Elapsed time: 0:09.20[h:]min:sec. CPU time: user 8.85 sys 0.22 (98%). Peak memory: 330600KB.
