m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/simulation/modelsim
vALU
Z1 !s110 1625175124
!i10b 1
!s100 Udc[_OEW1WnDm^]5R[<VC0
I6cagR[9;a3?_K;94Y53do2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1624889982
8D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/ALU.v
FD:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/ALU.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1625175124.000000
!s107 D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/ALU.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR|D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/ALU.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR
Z7 tCvgOpt 0
n@a@l@u
vcontrol
Z8 !s110 1625175123
!i10b 1
!s100 UMaYV_<Vl^LO19E@6D0fa3
ILoa<1TBzg7?M2kLCBg0;j3
R2
R0
w1625168357
8D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/control.v
FD:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/control.v
L0 1
R3
r1
!s85 0
31
Z9 !s108 1625175123.000000
!s107 D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/control.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR|D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/control.v|
!i113 1
R5
R6
R7
vDRAM
!s110 1625175292
!i10b 1
!s100 <eORVo;Rd6RfWeR7?@iaj1
IP9l@A^_1fl8]UKAeNeSf33
R2
R0
w1625175276
8D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/DRAM.v
FD:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/DRAM.v
L0 1
R3
r1
!s85 0
31
!s108 1625175292.000000
!s107 D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/DRAM.v|
!s90 -reportprogress|300|-work|work|D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/DRAM.v|
!i113 1
o-work work
R7
n@d@r@a@m
vIRAM
R8
!i10b 1
!s100 _WYFCIl4cQb4@NRV>b:lg3
I3AXzEkh5egSV4>b9]8V3S2
R2
R0
w1625075618
8D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v
FD:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v
L0 1
R3
r1
!s85 0
31
R9
!s107 D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR|D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v|
!i113 1
R5
R6
R7
n@i@r@a@m
vmux2to1
R8
!i10b 1
!s100 03hXlj^AgeAGn>z;DRo<Y0
I9gS;i3HNa55fnImdBIK=C3
R2
R0
w1625175011
8D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux2to1.v
FD:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux2to1.v
L0 1
R3
r1
!s85 0
31
R9
!s107 D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux2to1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR|D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux2to1.v|
!i113 1
R5
R6
R7
vmux3to1
R1
!i10b 1
!s100 f;^j^=CRgRA4_CW<bT06Q3
IOi@k[[2[S^JaQOa8;]B4A2
R2
R0
w1624870329
8D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux3to1.v
FD:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux3to1.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux3to1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR|D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux3to1.v|
!i113 1
R5
R6
R7
vPC_ALU
R1
!i10b 1
!s100 0Q?USdM_Y]eRQ2MOMTHVJ2
I0i]?LzSWdzN=5_iEim[Rk3
R2
R0
w1624889840
8D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/PC_ALU.v
FD:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/PC_ALU.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/PC_ALU.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR|D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/PC_ALU.v|
!i113 1
R5
R6
R7
n@p@c_@a@l@u
vregfile
R1
!i10b 1
!s100 :Vk_aN_z5i>nK]>7Aobki2
IBSch=aF9n7iFVm_?B20HP3
R2
R0
w1624906822
8D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/regfile.v
FD:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/regfile.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/regfile.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR|D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/regfile.v|
!i113 1
R5
R6
R7
vREGISTER
R1
!i10b 1
!s100 ?Kn9;CZ[?=WBBePW4m0M;0
I[fKWX?]TmeacHh`Le4<]S1
R2
R0
w1625085214
8D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v
FD:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR|D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v|
!i113 1
R5
R6
R7
n@r@e@g@i@s@t@e@r
vSINGLE_CORE_PROCESSOR
R1
!i10b 1
!s100 UG:Q;FaVjUeGW3]?Q8OQb3
IM_RY9fbVN3lcKAKk1lmF?0
R2
R0
w1625168526
8D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v
FD:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR|D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v|
!i113 1
R5
R6
R7
n@s@i@n@g@l@e_@c@o@r@e_@p@r@o@c@e@s@s@o@r
vTop_Level_Module
R1
!i10b 1
!s100 >PbUFYLekA5l`BEDDjQ5>3
I4KME:QXhh]95d6UFo]bmV0
R2
R0
w1625163257
8D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/Top_Level_Module.v
FD:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/Top_Level_Module.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/Top_Level_Module.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR|D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/Top_Level_Module.v|
!i113 1
R5
R6
R7
n@top_@level_@module
vTop_Level_tb
R1
!i10b 1
!s100 g^emN@oR?jf60aDJ8`OY]1
IG<3UR^1]5iNXDJEi[SUG=0
R2
R0
w1625169531
8D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/Top_Level_tb.v
FD:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/Top_Level_tb.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/Top_Level_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR|D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/Top_Level_tb.v|
!i113 1
R5
R6
R7
n@top_@level_tb
