// Seed: 1171849079
module module_0 #(
    parameter id_1 = 32'd76
);
  wire _id_1;
  assign id_1 = id_1;
  wire [id_1 : id_1] id_2;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    input wor id_2,
    output tri0 id_3,
    output supply0 id_4,
    output tri1 id_5,
    input supply1 id_6,
    input uwire id_7,
    output tri1 id_8
);
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd62,
    parameter id_2 = 32'd89
) (
    _id_1,
    _id_2,
    id_3
);
  output wire id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  inout wire _id_2;
  input wire _id_1;
  logic [1 : 1] id_4[id_2 : id_1];
endmodule
