Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b362d7424020498a99882bab3e09624e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot regfile_tb_behav xil_defaultlib.regfile_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'Card' [E:/Xlinx_project/lab3_RAM/lab3_RAM.srcs/sim_1/new/ram_design_db.v:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram_design_default
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot regfile_tb_behav
