// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _computeS2_HH_
#define _computeS2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "loadPCL.h"
#include "ResizeStream_1.h"
#include "CloneStreamOnce.h"
#include "grouperPE.h"
#include "Conv1DBuffer_new397.h"
#include "Conv1DMac_new398.h"
#include "Relu1D399.h"
#include "StreamingDataWidthCo_1.h"
#include "Conv1DBuffer_new401.h"
#include "Conv1DMac_new402.h"
#include "Relu1D403.h"
#include "StreamingDataWidthCo.h"
#include "Conv1DBuffer_new.h"
#include "Conv1DMac_new.h"
#include "Relu1D.h"
#include "StreamingDataWidthCo_2.h"
#include "StreamingMaxPool_Pre.h"
#include "Conv1DBuffer_new405.h"
#include "Conv1DMac_new406.h"
#include "Relu1D407.h"
#include "StreamingDataWidthCo_3.h"
#include "Conv1DBuffer_new_1.h"
#include "Conv1DMac_new_1.h"
#include "Relu1D_1.h"
#include "StreamingDataWidthCo_4.h"
#include "ResizeStream.h"
#include "fifo_w8_d2_A.h"
#include "fifo_w32_d2_A.h"
#include "start_for_grouperUhA.h"
#include "start_for_Conv1DBVhK.h"
#include "start_for_Conv1DMWhU.h"
#include "start_for_Relu1D3Xh4.h"
#include "start_for_StreamiYie.h"
#include "start_for_Conv1DBZio.h"
#include "start_for_Conv1DM0iy.h"
#include "start_for_Relu1D41iI.h"
#include "start_for_Streami2iS.h"
#include "start_for_Conv1DB3i2.h"
#include "start_for_Conv1DM4jc.h"
#include "start_for_Relu1D_U0.h"
#include "start_for_Streami5jm.h"
#include "start_for_Streami6jw.h"
#include "start_for_Conv1DB7jG.h"
#include "start_for_Conv1DM8jQ.h"
#include "start_for_Relu1D49j0.h"
#include "start_for_Streamibak.h"
#include "start_for_Conv1DBbbk.h"
#include "start_for_Conv1DMbck.h"
#include "start_for_Relu1D_bdk.h"
#include "start_for_Streamibek.h"
#include "start_for_ResizeSbfk.h"
#include "computeS2_control_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CONTROL_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_CONTROL_DATA_WIDTH = 32>
struct computeS2 : public sc_module {
    // Port declarations 26
    sc_in< sc_logic > s_axi_control_AWVALID;
    sc_out< sc_logic > s_axi_control_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_AWADDR;
    sc_in< sc_logic > s_axi_control_WVALID;
    sc_out< sc_logic > s_axi_control_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH/8> > s_axi_control_WSTRB;
    sc_in< sc_logic > s_axi_control_ARVALID;
    sc_out< sc_logic > s_axi_control_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_ARADDR;
    sc_out< sc_logic > s_axi_control_RVALID;
    sc_in< sc_logic > s_axi_control_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_RDATA;
    sc_out< sc_lv<2> > s_axi_control_RRESP;
    sc_out< sc_logic > s_axi_control_BVALID;
    sc_in< sc_logic > s_axi_control_BREADY;
    sc_out< sc_lv<2> > s_axi_control_BRESP;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > interrupt;
    sc_in< sc_lv<64> > input1_V_V_TDATA;
    sc_out< sc_lv<64> > s2_out_V_V_TDATA;
    sc_in< sc_logic > input1_V_V_TVALID;
    sc_out< sc_logic > input1_V_V_TREADY;
    sc_out< sc_logic > s2_out_V_V_TVALID;
    sc_in< sc_logic > s2_out_V_V_TREADY;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    computeS2(sc_module_name name);
    SC_HAS_PROCESS(computeS2);

    ~computeS2();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    computeS2_control_s_axi<C_S_AXI_CONTROL_ADDR_WIDTH,C_S_AXI_CONTROL_DATA_WIDTH>* computeS2_control_s_axi_U;
    loadPCL* loadPCL_U0;
    ResizeStream_1* ResizeStream_1_U0;
    CloneStreamOnce* CloneStreamOnce_U0;
    grouperPE* grouperPE_U0;
    Conv1DBuffer_new397* Conv1DBuffer_new397_U0;
    Conv1DMac_new398* Conv1DMac_new398_U0;
    Relu1D399* Relu1D399_U0;
    StreamingDataWidthCo_1* StreamingDataWidthCo_1_U0;
    Conv1DBuffer_new401* Conv1DBuffer_new401_U0;
    Conv1DMac_new402* Conv1DMac_new402_U0;
    Relu1D403* Relu1D403_U0;
    StreamingDataWidthCo* StreamingDataWidthCo_U0;
    Conv1DBuffer_new* Conv1DBuffer_new_U0;
    Conv1DMac_new* Conv1DMac_new_U0;
    Relu1D* Relu1D_U0;
    StreamingDataWidthCo_2* StreamingDataWidthCo_2_U0;
    StreamingMaxPool_Pre* StreamingMaxPool_Pre_U0;
    Conv1DBuffer_new405* Conv1DBuffer_new405_U0;
    Conv1DMac_new406* Conv1DMac_new406_U0;
    Relu1D407* Relu1D407_U0;
    StreamingDataWidthCo_3* StreamingDataWidthCo_3_U0;
    Conv1DBuffer_new_1* Conv1DBuffer_new_1_U0;
    Conv1DMac_new_1* Conv1DMac_new_1_U0;
    Relu1D_1* Relu1D_1_U0;
    StreamingDataWidthCo_4* StreamingDataWidthCo_4_U0;
    ResizeStream* ResizeStream_U0;
    fifo_w8_d2_A* inStr_V_V_U;
    fifo_w8_d2_A* cnv_26_V_V_U;
    fifo_w8_d2_A* in_1_V_V_U;
    fifo_w8_d2_A* cnv_27_V_V_U;
    fifo_w8_d2_A* cnv_28_V_V_U;
    fifo_w32_d2_A* cnv_29PRL_V_V_U;
    fifo_w32_d2_A* cnv_30PRL_V_V_U;
    fifo_w8_d2_A* cnv_31_V_V_U;
    fifo_w8_d2_A* cnv_32_V_V_U;
    fifo_w32_d2_A* cnv_33PRL_V_V_U;
    fifo_w32_d2_A* cnv_34PRL_V_V_U;
    fifo_w8_d2_A* cnv_35_V_V_U;
    fifo_w8_d2_A* cnv_36_V_V_U;
    fifo_w32_d2_A* cnv_37PRL_V_V_U;
    fifo_w32_d2_A* cnv_38PRL_V_V_U;
    fifo_w8_d2_A* cnv_39_V_V_U;
    fifo_w8_d2_A* cnv_40_V_V_U;
    fifo_w8_d2_A* cnv_41_V_V_U;
    fifo_w32_d2_A* cnv_42PRL_V_V_U;
    fifo_w32_d2_A* cnv_43PRL_V_V_U;
    fifo_w8_d2_A* cnv_44_V_V_U;
    fifo_w8_d2_A* cnv_45_V_V_U;
    fifo_w32_d2_A* cnv_46PRL_V_V_U;
    fifo_w32_d2_A* cnv_47PRL_V_V_U;
    fifo_w8_d2_A* cnv_48_V_V_U;
    start_for_grouperUhA* start_for_grouperUhA_U;
    start_for_Conv1DBVhK* start_for_Conv1DBVhK_U;
    start_for_Conv1DMWhU* start_for_Conv1DMWhU_U;
    start_for_Relu1D3Xh4* start_for_Relu1D3Xh4_U;
    start_for_StreamiYie* start_for_StreamiYie_U;
    start_for_Conv1DBZio* start_for_Conv1DBZio_U;
    start_for_Conv1DM0iy* start_for_Conv1DM0iy_U;
    start_for_Relu1D41iI* start_for_Relu1D41iI_U;
    start_for_Streami2iS* start_for_Streami2iS_U;
    start_for_Conv1DB3i2* start_for_Conv1DB3i2_U;
    start_for_Conv1DM4jc* start_for_Conv1DM4jc_U;
    start_for_Relu1D_U0* start_for_Relu1D_U0_U;
    start_for_Streami5jm* start_for_Streami5jm_U;
    start_for_Streami6jw* start_for_Streami6jw_U;
    start_for_Conv1DB7jG* start_for_Conv1DB7jG_U;
    start_for_Conv1DM8jQ* start_for_Conv1DM8jQ_U;
    start_for_Relu1D49j0* start_for_Relu1D49j0_U;
    start_for_Streamibak* start_for_Streamibak_U;
    start_for_Conv1DBbbk* start_for_Conv1DBbbk_U;
    start_for_Conv1DMbck* start_for_Conv1DMbck_U;
    start_for_Relu1D_bdk* start_for_Relu1D_bdk_U;
    start_for_Streamibek* start_for_Streamibek_U;
    start_for_ResizeSbfk* start_for_ResizeSbfk_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_logic > loadPCL_U0_ap_start;
    sc_signal< sc_logic > loadPCL_U0_ap_done;
    sc_signal< sc_logic > loadPCL_U0_ap_continue;
    sc_signal< sc_logic > loadPCL_U0_ap_idle;
    sc_signal< sc_logic > loadPCL_U0_ap_ready;
    sc_signal< sc_lv<8> > loadPCL_U0_PCL_V_V_din;
    sc_signal< sc_logic > loadPCL_U0_PCL_V_V_write;
    sc_signal< sc_logic > ResizeStream_1_U0_ap_start;
    sc_signal< sc_logic > ResizeStream_1_U0_ap_done;
    sc_signal< sc_logic > ResizeStream_1_U0_ap_continue;
    sc_signal< sc_logic > ResizeStream_1_U0_ap_idle;
    sc_signal< sc_logic > ResizeStream_1_U0_ap_ready;
    sc_signal< sc_logic > ResizeStream_1_U0_start_out;
    sc_signal< sc_logic > ResizeStream_1_U0_start_write;
    sc_signal< sc_logic > ResizeStream_1_U0_in_V_V_TREADY;
    sc_signal< sc_lv<8> > ResizeStream_1_U0_out_V_V_din;
    sc_signal< sc_logic > ResizeStream_1_U0_out_V_V_write;
    sc_signal< sc_logic > CloneStreamOnce_U0_ap_start;
    sc_signal< sc_logic > CloneStreamOnce_U0_ap_done;
    sc_signal< sc_logic > CloneStreamOnce_U0_ap_continue;
    sc_signal< sc_logic > CloneStreamOnce_U0_ap_idle;
    sc_signal< sc_logic > CloneStreamOnce_U0_ap_ready;
    sc_signal< sc_logic > CloneStreamOnce_U0_IN_V_V_read;
    sc_signal< sc_lv<8> > CloneStreamOnce_U0_out1_V_V_din;
    sc_signal< sc_logic > CloneStreamOnce_U0_out1_V_V_write;
    sc_signal< sc_logic > grouperPE_U0_ap_start;
    sc_signal< sc_logic > grouperPE_U0_ap_done;
    sc_signal< sc_logic > grouperPE_U0_ap_continue;
    sc_signal< sc_logic > grouperPE_U0_ap_idle;
    sc_signal< sc_logic > grouperPE_U0_ap_ready;
    sc_signal< sc_logic > grouperPE_U0_start_out;
    sc_signal< sc_logic > grouperPE_U0_start_write;
    sc_signal< sc_logic > grouperPE_U0_inStream_V_V_read;
    sc_signal< sc_logic > grouperPE_U0_features_V_V_read;
    sc_signal< sc_lv<8> > grouperPE_U0_outStream_V_V_din;
    sc_signal< sc_logic > grouperPE_U0_outStream_V_V_write;
    sc_signal< sc_logic > Conv1DBuffer_new397_U0_ap_start;
    sc_signal< sc_logic > Conv1DBuffer_new397_U0_ap_done;
    sc_signal< sc_logic > Conv1DBuffer_new397_U0_ap_continue;
    sc_signal< sc_logic > Conv1DBuffer_new397_U0_ap_idle;
    sc_signal< sc_logic > Conv1DBuffer_new397_U0_ap_ready;
    sc_signal< sc_logic > Conv1DBuffer_new397_U0_start_out;
    sc_signal< sc_logic > Conv1DBuffer_new397_U0_start_write;
    sc_signal< sc_logic > Conv1DBuffer_new397_U0_in_V_V_read;
    sc_signal< sc_lv<8> > Conv1DBuffer_new397_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DBuffer_new397_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DMac_new398_U0_ap_start;
    sc_signal< sc_logic > Conv1DMac_new398_U0_ap_done;
    sc_signal< sc_logic > Conv1DMac_new398_U0_ap_continue;
    sc_signal< sc_logic > Conv1DMac_new398_U0_ap_idle;
    sc_signal< sc_logic > Conv1DMac_new398_U0_ap_ready;
    sc_signal< sc_logic > Conv1DMac_new398_U0_start_out;
    sc_signal< sc_logic > Conv1DMac_new398_U0_start_write;
    sc_signal< sc_logic > Conv1DMac_new398_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Conv1DMac_new398_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DMac_new398_U0_out_V_V_write;
    sc_signal< sc_logic > Relu1D399_U0_ap_start;
    sc_signal< sc_logic > Relu1D399_U0_ap_done;
    sc_signal< sc_logic > Relu1D399_U0_ap_continue;
    sc_signal< sc_logic > Relu1D399_U0_ap_idle;
    sc_signal< sc_logic > Relu1D399_U0_ap_ready;
    sc_signal< sc_logic > Relu1D399_U0_start_out;
    sc_signal< sc_logic > Relu1D399_U0_start_write;
    sc_signal< sc_logic > Relu1D399_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Relu1D399_U0_out_V_V_din;
    sc_signal< sc_logic > Relu1D399_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_ap_start;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_ap_done;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_ap_continue;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_ap_idle;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_ap_ready;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_start_out;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_start_write;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingDataWidthCo_1_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DBuffer_new401_U0_ap_start;
    sc_signal< sc_logic > Conv1DBuffer_new401_U0_ap_done;
    sc_signal< sc_logic > Conv1DBuffer_new401_U0_ap_continue;
    sc_signal< sc_logic > Conv1DBuffer_new401_U0_ap_idle;
    sc_signal< sc_logic > Conv1DBuffer_new401_U0_ap_ready;
    sc_signal< sc_logic > Conv1DBuffer_new401_U0_start_out;
    sc_signal< sc_logic > Conv1DBuffer_new401_U0_start_write;
    sc_signal< sc_logic > Conv1DBuffer_new401_U0_in_V_V_read;
    sc_signal< sc_lv<8> > Conv1DBuffer_new401_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DBuffer_new401_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DMac_new402_U0_ap_start;
    sc_signal< sc_logic > Conv1DMac_new402_U0_ap_done;
    sc_signal< sc_logic > Conv1DMac_new402_U0_ap_continue;
    sc_signal< sc_logic > Conv1DMac_new402_U0_ap_idle;
    sc_signal< sc_logic > Conv1DMac_new402_U0_ap_ready;
    sc_signal< sc_logic > Conv1DMac_new402_U0_start_out;
    sc_signal< sc_logic > Conv1DMac_new402_U0_start_write;
    sc_signal< sc_logic > Conv1DMac_new402_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Conv1DMac_new402_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DMac_new402_U0_out_V_V_write;
    sc_signal< sc_logic > Relu1D403_U0_ap_start;
    sc_signal< sc_logic > Relu1D403_U0_ap_done;
    sc_signal< sc_logic > Relu1D403_U0_ap_continue;
    sc_signal< sc_logic > Relu1D403_U0_ap_idle;
    sc_signal< sc_logic > Relu1D403_U0_ap_ready;
    sc_signal< sc_logic > Relu1D403_U0_start_out;
    sc_signal< sc_logic > Relu1D403_U0_start_write;
    sc_signal< sc_logic > Relu1D403_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Relu1D403_U0_out_V_V_din;
    sc_signal< sc_logic > Relu1D403_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_ap_start;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_ap_done;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_ap_continue;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_ap_idle;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_ap_ready;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_start_out;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_start_write;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingDataWidthCo_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_ap_start;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_ap_done;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_ap_continue;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_ap_idle;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_ap_ready;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_start_out;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_start_write;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_in_V_V_read;
    sc_signal< sc_lv<8> > Conv1DBuffer_new_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DMac_new_U0_ap_start;
    sc_signal< sc_logic > Conv1DMac_new_U0_ap_done;
    sc_signal< sc_logic > Conv1DMac_new_U0_ap_continue;
    sc_signal< sc_logic > Conv1DMac_new_U0_ap_idle;
    sc_signal< sc_logic > Conv1DMac_new_U0_ap_ready;
    sc_signal< sc_logic > Conv1DMac_new_U0_start_out;
    sc_signal< sc_logic > Conv1DMac_new_U0_start_write;
    sc_signal< sc_logic > Conv1DMac_new_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Conv1DMac_new_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DMac_new_U0_out_V_V_write;
    sc_signal< sc_logic > Relu1D_U0_ap_start;
    sc_signal< sc_logic > Relu1D_U0_ap_done;
    sc_signal< sc_logic > Relu1D_U0_ap_continue;
    sc_signal< sc_logic > Relu1D_U0_ap_idle;
    sc_signal< sc_logic > Relu1D_U0_ap_ready;
    sc_signal< sc_logic > Relu1D_U0_start_out;
    sc_signal< sc_logic > Relu1D_U0_start_write;
    sc_signal< sc_logic > Relu1D_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Relu1D_U0_out_V_V_din;
    sc_signal< sc_logic > Relu1D_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_ap_start;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_ap_done;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_ap_continue;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_ap_idle;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_ap_ready;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_start_out;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_start_write;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingDataWidthCo_2_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_ap_start;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_ap_done;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_ap_continue;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_ap_idle;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_ap_ready;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_start_out;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_start_write;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingMaxPool_Pre_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DBuffer_new405_U0_ap_start;
    sc_signal< sc_logic > Conv1DBuffer_new405_U0_ap_done;
    sc_signal< sc_logic > Conv1DBuffer_new405_U0_ap_continue;
    sc_signal< sc_logic > Conv1DBuffer_new405_U0_ap_idle;
    sc_signal< sc_logic > Conv1DBuffer_new405_U0_ap_ready;
    sc_signal< sc_logic > Conv1DBuffer_new405_U0_start_out;
    sc_signal< sc_logic > Conv1DBuffer_new405_U0_start_write;
    sc_signal< sc_logic > Conv1DBuffer_new405_U0_in_V_V_read;
    sc_signal< sc_lv<8> > Conv1DBuffer_new405_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DBuffer_new405_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DMac_new406_U0_ap_start;
    sc_signal< sc_logic > Conv1DMac_new406_U0_ap_done;
    sc_signal< sc_logic > Conv1DMac_new406_U0_ap_continue;
    sc_signal< sc_logic > Conv1DMac_new406_U0_ap_idle;
    sc_signal< sc_logic > Conv1DMac_new406_U0_ap_ready;
    sc_signal< sc_logic > Conv1DMac_new406_U0_start_out;
    sc_signal< sc_logic > Conv1DMac_new406_U0_start_write;
    sc_signal< sc_logic > Conv1DMac_new406_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Conv1DMac_new406_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DMac_new406_U0_out_V_V_write;
    sc_signal< sc_logic > Relu1D407_U0_ap_start;
    sc_signal< sc_logic > Relu1D407_U0_ap_done;
    sc_signal< sc_logic > Relu1D407_U0_ap_continue;
    sc_signal< sc_logic > Relu1D407_U0_ap_idle;
    sc_signal< sc_logic > Relu1D407_U0_ap_ready;
    sc_signal< sc_logic > Relu1D407_U0_start_out;
    sc_signal< sc_logic > Relu1D407_U0_start_write;
    sc_signal< sc_logic > Relu1D407_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Relu1D407_U0_out_V_V_din;
    sc_signal< sc_logic > Relu1D407_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_ap_start;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_ap_done;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_ap_continue;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_ap_idle;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_ap_ready;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_start_out;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_start_write;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingDataWidthCo_3_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_ap_start;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_ap_done;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_ap_continue;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_ap_idle;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_ap_ready;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_start_out;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_start_write;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_in_V_V_read;
    sc_signal< sc_lv<8> > Conv1DBuffer_new_1_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_ap_start;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_ap_done;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_ap_continue;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_ap_idle;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_ap_ready;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_start_out;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_start_write;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Conv1DMac_new_1_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_out_V_V_write;
    sc_signal< sc_logic > Relu1D_1_U0_ap_start;
    sc_signal< sc_logic > Relu1D_1_U0_ap_done;
    sc_signal< sc_logic > Relu1D_1_U0_ap_continue;
    sc_signal< sc_logic > Relu1D_1_U0_ap_idle;
    sc_signal< sc_logic > Relu1D_1_U0_ap_ready;
    sc_signal< sc_logic > Relu1D_1_U0_start_out;
    sc_signal< sc_logic > Relu1D_1_U0_start_write;
    sc_signal< sc_logic > Relu1D_1_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Relu1D_1_U0_out_V_V_din;
    sc_signal< sc_logic > Relu1D_1_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_ap_start;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_ap_done;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_ap_continue;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_ap_idle;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_ap_ready;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_start_out;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_start_write;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingDataWidthCo_4_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_out_V_V_write;
    sc_signal< sc_logic > ResizeStream_U0_ap_start;
    sc_signal< sc_logic > ResizeStream_U0_ap_done;
    sc_signal< sc_logic > ResizeStream_U0_ap_continue;
    sc_signal< sc_logic > ResizeStream_U0_ap_idle;
    sc_signal< sc_logic > ResizeStream_U0_ap_ready;
    sc_signal< sc_logic > ResizeStream_U0_in_V_V_read;
    sc_signal< sc_lv<64> > ResizeStream_U0_out_V_V_TDATA;
    sc_signal< sc_logic > ResizeStream_U0_out_V_V_TVALID;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > inStr_V_V_full_n;
    sc_signal< sc_lv<8> > inStr_V_V_dout;
    sc_signal< sc_logic > inStr_V_V_empty_n;
    sc_signal< sc_logic > cnv_26_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_26_V_V_dout;
    sc_signal< sc_logic > cnv_26_V_V_empty_n;
    sc_signal< sc_logic > in_1_V_V_full_n;
    sc_signal< sc_lv<8> > in_1_V_V_dout;
    sc_signal< sc_logic > in_1_V_V_empty_n;
    sc_signal< sc_logic > cnv_27_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_27_V_V_dout;
    sc_signal< sc_logic > cnv_27_V_V_empty_n;
    sc_signal< sc_logic > cnv_28_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_28_V_V_dout;
    sc_signal< sc_logic > cnv_28_V_V_empty_n;
    sc_signal< sc_logic > cnv_29PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_29PRL_V_V_dout;
    sc_signal< sc_logic > cnv_29PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_30PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_30PRL_V_V_dout;
    sc_signal< sc_logic > cnv_30PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_31_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_31_V_V_dout;
    sc_signal< sc_logic > cnv_31_V_V_empty_n;
    sc_signal< sc_logic > cnv_32_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_32_V_V_dout;
    sc_signal< sc_logic > cnv_32_V_V_empty_n;
    sc_signal< sc_logic > cnv_33PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_33PRL_V_V_dout;
    sc_signal< sc_logic > cnv_33PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_34PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_34PRL_V_V_dout;
    sc_signal< sc_logic > cnv_34PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_35_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_35_V_V_dout;
    sc_signal< sc_logic > cnv_35_V_V_empty_n;
    sc_signal< sc_logic > cnv_36_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_36_V_V_dout;
    sc_signal< sc_logic > cnv_36_V_V_empty_n;
    sc_signal< sc_logic > cnv_37PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_37PRL_V_V_dout;
    sc_signal< sc_logic > cnv_37PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_38PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_38PRL_V_V_dout;
    sc_signal< sc_logic > cnv_38PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_39_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_39_V_V_dout;
    sc_signal< sc_logic > cnv_39_V_V_empty_n;
    sc_signal< sc_logic > cnv_40_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_40_V_V_dout;
    sc_signal< sc_logic > cnv_40_V_V_empty_n;
    sc_signal< sc_logic > cnv_41_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_41_V_V_dout;
    sc_signal< sc_logic > cnv_41_V_V_empty_n;
    sc_signal< sc_logic > cnv_42PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_42PRL_V_V_dout;
    sc_signal< sc_logic > cnv_42PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_43PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_43PRL_V_V_dout;
    sc_signal< sc_logic > cnv_43PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_44_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_44_V_V_dout;
    sc_signal< sc_logic > cnv_44_V_V_empty_n;
    sc_signal< sc_logic > cnv_45_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_45_V_V_dout;
    sc_signal< sc_logic > cnv_45_V_V_empty_n;
    sc_signal< sc_logic > cnv_46PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_46PRL_V_V_dout;
    sc_signal< sc_logic > cnv_46PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_47PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_47PRL_V_V_dout;
    sc_signal< sc_logic > cnv_47PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_48_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_48_V_V_dout;
    sc_signal< sc_logic > cnv_48_V_V_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > loadPCL_U0_start_full_n;
    sc_signal< sc_logic > loadPCL_U0_start_write;
    sc_signal< sc_lv<1> > start_for_grouperPE_U0_din;
    sc_signal< sc_logic > start_for_grouperPE_U0_full_n;
    sc_signal< sc_lv<1> > start_for_grouperPE_U0_dout;
    sc_signal< sc_logic > start_for_grouperPE_U0_empty_n;
    sc_signal< sc_logic > CloneStreamOnce_U0_start_full_n;
    sc_signal< sc_logic > CloneStreamOnce_U0_start_write;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new397_U0_din;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new397_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new397_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new397_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new398_U0_din;
    sc_signal< sc_logic > start_for_Conv1DMac_new398_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new398_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DMac_new398_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Relu1D399_U0_din;
    sc_signal< sc_logic > start_for_Relu1D399_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Relu1D399_U0_dout;
    sc_signal< sc_logic > start_for_Relu1D399_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_1_U0_din;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_1_U0_dout;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_1_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new401_U0_din;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new401_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new401_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new401_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new402_U0_din;
    sc_signal< sc_logic > start_for_Conv1DMac_new402_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new402_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DMac_new402_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Relu1D403_U0_din;
    sc_signal< sc_logic > start_for_Relu1D403_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Relu1D403_U0_dout;
    sc_signal< sc_logic > start_for_Relu1D403_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_U0_din;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_U0_dout;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new_U0_din;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new_U0_din;
    sc_signal< sc_logic > start_for_Conv1DMac_new_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DMac_new_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Relu1D_U0_din;
    sc_signal< sc_logic > start_for_Relu1D_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Relu1D_U0_dout;
    sc_signal< sc_logic > start_for_Relu1D_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_2_U0_din;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_2_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_2_U0_dout;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_2_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingMaxPool_Pre_U0_din;
    sc_signal< sc_logic > start_for_StreamingMaxPool_Pre_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingMaxPool_Pre_U0_dout;
    sc_signal< sc_logic > start_for_StreamingMaxPool_Pre_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new405_U0_din;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new405_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new405_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new405_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new406_U0_din;
    sc_signal< sc_logic > start_for_Conv1DMac_new406_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new406_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DMac_new406_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Relu1D407_U0_din;
    sc_signal< sc_logic > start_for_Relu1D407_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Relu1D407_U0_dout;
    sc_signal< sc_logic > start_for_Relu1D407_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_3_U0_din;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_3_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_3_U0_dout;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_3_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new_1_U0_din;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new_1_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new_1_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new_1_U0_din;
    sc_signal< sc_logic > start_for_Conv1DMac_new_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new_1_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DMac_new_1_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Relu1D_1_U0_din;
    sc_signal< sc_logic > start_for_Relu1D_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Relu1D_1_U0_dout;
    sc_signal< sc_logic > start_for_Relu1D_1_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_4_U0_din;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_4_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_4_U0_dout;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_4_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_ResizeStream_U0_din;
    sc_signal< sc_logic > start_for_ResizeStream_U0_full_n;
    sc_signal< sc_lv<1> > start_for_ResizeStream_U0_dout;
    sc_signal< sc_logic > start_for_ResizeStream_U0_empty_n;
    sc_signal< sc_logic > ResizeStream_U0_start_full_n;
    sc_signal< sc_logic > ResizeStream_U0_start_write;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_S_AXI_WSTRB_WIDTH;
    static const int C_S_AXI_ADDR_WIDTH;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_logic ap_const_logic_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_CloneStreamOnce_U0_ap_continue();
    void thread_CloneStreamOnce_U0_start_full_n();
    void thread_CloneStreamOnce_U0_start_write();
    void thread_Conv1DBuffer_new397_U0_ap_continue();
    void thread_Conv1DBuffer_new397_U0_ap_start();
    void thread_Conv1DBuffer_new401_U0_ap_continue();
    void thread_Conv1DBuffer_new401_U0_ap_start();
    void thread_Conv1DBuffer_new405_U0_ap_continue();
    void thread_Conv1DBuffer_new405_U0_ap_start();
    void thread_Conv1DBuffer_new_1_U0_ap_continue();
    void thread_Conv1DBuffer_new_1_U0_ap_start();
    void thread_Conv1DBuffer_new_U0_ap_continue();
    void thread_Conv1DBuffer_new_U0_ap_start();
    void thread_Conv1DMac_new398_U0_ap_continue();
    void thread_Conv1DMac_new398_U0_ap_start();
    void thread_Conv1DMac_new402_U0_ap_continue();
    void thread_Conv1DMac_new402_U0_ap_start();
    void thread_Conv1DMac_new406_U0_ap_continue();
    void thread_Conv1DMac_new406_U0_ap_start();
    void thread_Conv1DMac_new_1_U0_ap_continue();
    void thread_Conv1DMac_new_1_U0_ap_start();
    void thread_Conv1DMac_new_U0_ap_continue();
    void thread_Conv1DMac_new_U0_ap_start();
    void thread_Relu1D399_U0_ap_continue();
    void thread_Relu1D399_U0_ap_start();
    void thread_Relu1D403_U0_ap_continue();
    void thread_Relu1D403_U0_ap_start();
    void thread_Relu1D407_U0_ap_continue();
    void thread_Relu1D407_U0_ap_start();
    void thread_Relu1D_1_U0_ap_continue();
    void thread_Relu1D_1_U0_ap_start();
    void thread_Relu1D_U0_ap_continue();
    void thread_Relu1D_U0_ap_start();
    void thread_ResizeStream_1_U0_ap_continue();
    void thread_ResizeStream_1_U0_ap_start();
    void thread_ResizeStream_U0_ap_continue();
    void thread_ResizeStream_U0_ap_start();
    void thread_ResizeStream_U0_start_full_n();
    void thread_ResizeStream_U0_start_write();
    void thread_StreamingDataWidthCo_1_U0_ap_continue();
    void thread_StreamingDataWidthCo_1_U0_ap_start();
    void thread_StreamingDataWidthCo_2_U0_ap_continue();
    void thread_StreamingDataWidthCo_2_U0_ap_start();
    void thread_StreamingDataWidthCo_3_U0_ap_continue();
    void thread_StreamingDataWidthCo_3_U0_ap_start();
    void thread_StreamingDataWidthCo_4_U0_ap_continue();
    void thread_StreamingDataWidthCo_4_U0_ap_start();
    void thread_StreamingDataWidthCo_U0_ap_continue();
    void thread_StreamingDataWidthCo_U0_ap_start();
    void thread_StreamingMaxPool_Pre_U0_ap_continue();
    void thread_StreamingMaxPool_Pre_U0_ap_start();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_grouperPE_U0_ap_continue();
    void thread_grouperPE_U0_ap_start();
    void thread_input1_V_V_TREADY();
    void thread_loadPCL_U0_ap_continue();
    void thread_loadPCL_U0_ap_start();
    void thread_loadPCL_U0_start_full_n();
    void thread_loadPCL_U0_start_write();
    void thread_s2_out_V_V_TDATA();
    void thread_s2_out_V_V_TVALID();
    void thread_start_for_Conv1DBuffer_new397_U0_din();
    void thread_start_for_Conv1DBuffer_new401_U0_din();
    void thread_start_for_Conv1DBuffer_new405_U0_din();
    void thread_start_for_Conv1DBuffer_new_1_U0_din();
    void thread_start_for_Conv1DBuffer_new_U0_din();
    void thread_start_for_Conv1DMac_new398_U0_din();
    void thread_start_for_Conv1DMac_new402_U0_din();
    void thread_start_for_Conv1DMac_new406_U0_din();
    void thread_start_for_Conv1DMac_new_1_U0_din();
    void thread_start_for_Conv1DMac_new_U0_din();
    void thread_start_for_Relu1D399_U0_din();
    void thread_start_for_Relu1D403_U0_din();
    void thread_start_for_Relu1D407_U0_din();
    void thread_start_for_Relu1D_1_U0_din();
    void thread_start_for_Relu1D_U0_din();
    void thread_start_for_ResizeStream_U0_din();
    void thread_start_for_StreamingDataWidthCo_1_U0_din();
    void thread_start_for_StreamingDataWidthCo_2_U0_din();
    void thread_start_for_StreamingDataWidthCo_3_U0_din();
    void thread_start_for_StreamingDataWidthCo_4_U0_din();
    void thread_start_for_StreamingDataWidthCo_U0_din();
    void thread_start_for_StreamingMaxPool_Pre_U0_din();
    void thread_start_for_grouperPE_U0_din();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
