#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Mar 20 20:06:27 2022
# Process ID: 55440
# Current directory: D:/Code Try/CODExperiment/Lab1/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent38804 D:\Code Try\CODExperiment\Lab1\project_1\project_1.xpr
# Log file: D:/Code Try/CODExperiment/Lab1/project_1/vivado.log
# Journal file: D:/Code Try/CODExperiment/Lab1/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Code Try/CODExperiment/Lab1/project_1/project_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
add_files -norecurse {{D:/Code Try/CODExperiment/Lab1/FSL.v}}
update_compile_order -fileset sources_1
add_files -norecurse {{D:/Code Try/CODExperiment/Lab1/InputProcessing.v}}
update_compile_order -fileset sources_1
add_files -norecurse {{D:/Code Try/CODExperiment/Lab1/ALU2.v}}
WARNING: [filemgmt 56-12] File 'D:/Code Try/CODExperiment/Lab1/ALU2.v' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse {{D:/Code Try/CODExperiment/Lab1/FSL2.v}}
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse {{D:/Code Try/CODExperiment/Lab1/FSL.xdc}}
set_property top fls2 [current_fileset]
update_compile_order -fileset sources_1
set_property target_constrs_file {D:/Code Try/CODExperiment/Lab1/FSL.xdc} [current_fileset -constrset]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Mar 20 20:11:59 2022] Launched synth_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab1/project_1/project_1.runs/synth_1/runme.log
[Sun Mar 20 20:11:59 2022] Launched impl_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab1/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF974A
set_property PROGRAM.FILE {D:/Code Try/CODExperiment/Lab1/project_1/project_1.runs/impl_1/fls2.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Code Try/CODExperiment/Lab1/project_1/project_1.runs/impl_1/fls2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Mar 20 20:39:54 2022] Launched synth_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab1/project_1/project_1.runs/synth_1/runme.log
[Sun Mar 20 20:39:54 2022] Launched impl_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Code Try/CODExperiment/Lab1/project_1/project_1.runs/impl_1/fls2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: fls2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2387.879 ; gain = 183.918
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fls2' [D:/Code Try/CODExperiment/Lab1/FSL2.v:1]
INFO: [Synth 8-6157] synthesizing module 'IP' [D:/Code Try/CODExperiment/Lab1/InputProcessing.v:29]
INFO: [Synth 8-6157] synthesizing module 'jitter_clr' [D:/Code Try/CODExperiment/Lab1/InputProcessing.v:1]
INFO: [Synth 8-6155] done synthesizing module 'jitter_clr' (1#1) [D:/Code Try/CODExperiment/Lab1/InputProcessing.v:1]
INFO: [Synth 8-6157] synthesizing module 'signal_edge' [D:/Code Try/CODExperiment/Lab1/InputProcessing.v:17]
INFO: [Synth 8-6155] done synthesizing module 'signal_edge' (2#1) [D:/Code Try/CODExperiment/Lab1/InputProcessing.v:17]
INFO: [Synth 8-6155] done synthesizing module 'IP' (3#1) [D:/Code Try/CODExperiment/Lab1/InputProcessing.v:29]
INFO: [Synth 8-6157] synthesizing module 'fls' [D:/Code Try/CODExperiment/Lab1/FSL.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Code Try/CODExperiment/Lab1/ALU.v:1]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Code Try/CODExperiment/Lab1/ALU.v:14]
INFO: [Synth 8-6155] done synthesizing module 'alu' (4#1) [D:/Code Try/CODExperiment/Lab1/ALU.v:1]
WARNING: [Synth 8-7023] instance 'alu' of module 'alu' has 5 connections declared, but only 4 given [D:/Code Try/CODExperiment/Lab1/FSL.v:47]
INFO: [Synth 8-6155] done synthesizing module 'fls' (5#1) [D:/Code Try/CODExperiment/Lab1/FSL.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fls2' (6#1) [D:/Code Try/CODExperiment/Lab1/FSL2.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2421.879 ; gain = 217.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2439.797 ; gain = 235.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2439.797 ; gain = 235.836
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Code Try/CODExperiment/Lab1/ALU.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab1/ALU.xdc]
Parsing XDC File [D:/Code Try/CODExperiment/Lab1/FSL.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab1/FSL.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2594.184 ; gain = 390.223
17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2594.184 ; gain = 628.070
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292ABF974A
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 20 21:12:50 2022...
