<stg><name>cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config15></name>


<trans_list>

<trans id="225" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="2" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="7" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="11" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="13" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="16" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:0  %tmpinput_V = alloca [128 x i16], align 2

]]></Node>
<StgValue><ssdm name="tmpinput_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0  %i0_0 = phi i7 [ %i0, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i0_0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1  %icmp_ln151 = icmp eq i7 %i0_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln151"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %i0 = add i7 %i0_0, 1

]]></Node>
<StgValue><ssdm name="i0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln151, label %.preheader5.i.0.preheader, label %0

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="7">
<![CDATA[
:0  %zext_ln153 = zext i7 %i0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln153"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %tmpinput_V_addr_15 = getelementptr [128 x i16]* %tmpinput_V, i64 0, i64 %zext_ln153

]]></Node>
<StgValue><ssdm name="tmpinput_V_addr_15"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %data_V_addr = getelementptr [64 x i16]* %data_V, i64 0, i64 %zext_ln153

]]></Node>
<StgValue><ssdm name="data_V_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="6">
<![CDATA[
:6  %data_V_load = load i16* %data_V_addr, align 2

]]></Node>
<StgValue><ssdm name="data_V_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.i.0.preheader:0  br label %.preheader5.i.0

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="6">
<![CDATA[
:6  %data_V_load = load i16* %data_V_addr, align 2

]]></Node>
<StgValue><ssdm name="data_V_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="30" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %xor_ln203 = xor i7 %i0_0, -64

]]></Node>
<StgValue><ssdm name="xor_ln203"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="7">
<![CDATA[
:2  %zext_ln203 = zext i7 %xor_ln203 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %tmpinput_V_addr = getelementptr [128 x i16]* %tmpinput_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="tmpinput_V_addr"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
:7  store i16 %data_V_load, i16* %tmpinput_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="7">
<![CDATA[
:8  %trunc_ln114 = trunc i7 %i0_0 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln114"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0" op_80_bw="6" op_81_bw="0" op_82_bw="6" op_83_bw="0" op_84_bw="6" op_85_bw="0" op_86_bw="6" op_87_bw="0" op_88_bw="6" op_89_bw="0" op_90_bw="6" op_91_bw="0" op_92_bw="6" op_93_bw="0" op_94_bw="6" op_95_bw="0" op_96_bw="6" op_97_bw="0" op_98_bw="6" op_99_bw="0" op_100_bw="6" op_101_bw="0" op_102_bw="6" op_103_bw="0" op_104_bw="6" op_105_bw="0" op_106_bw="6" op_107_bw="0" op_108_bw="6" op_109_bw="0" op_110_bw="6" op_111_bw="0" op_112_bw="6" op_113_bw="0" op_114_bw="6" op_115_bw="0" op_116_bw="6" op_117_bw="0" op_118_bw="6" op_119_bw="0" op_120_bw="6" op_121_bw="0" op_122_bw="6" op_123_bw="0" op_124_bw="6" op_125_bw="0" op_126_bw="6" op_127_bw="0">
<![CDATA[
:9  switch i6 %trunc_ln114, label %branch63 [
    i6 0, label %branch0
    i6 1, label %branch1
    i6 2, label %branch2
    i6 3, label %branch3
    i6 4, label %branch4
    i6 5, label %branch5
    i6 6, label %branch6
    i6 7, label %branch7
    i6 8, label %branch8
    i6 9, label %branch9
    i6 10, label %branch10
    i6 11, label %branch11
    i6 12, label %branch12
    i6 13, label %branch13
    i6 14, label %branch14
    i6 15, label %branch15
    i6 16, label %branch16
    i6 17, label %branch17
    i6 18, label %branch18
    i6 19, label %branch19
    i6 20, label %branch20
    i6 21, label %branch21
    i6 22, label %branch22
    i6 23, label %branch23
    i6 24, label %branch24
    i6 25, label %branch25
    i6 26, label %branch26
    i6 27, label %branch27
    i6 28, label %branch28
    i6 29, label %branch29
    i6 30, label %branch30
    i6 31, label %branch31
    i6 -32, label %branch32
    i6 -31, label %branch33
    i6 -30, label %branch34
    i6 -29, label %branch35
    i6 -28, label %branch36
    i6 -27, label %branch37
    i6 -26, label %branch38
    i6 -25, label %branch39
    i6 -24, label %branch40
    i6 -23, label %branch41
    i6 -22, label %branch42
    i6 -21, label %branch43
    i6 -20, label %branch44
    i6 -19, label %branch45
    i6 -18, label %branch46
    i6 -17, label %branch47
    i6 -16, label %branch48
    i6 -15, label %branch49
    i6 -14, label %branch50
    i6 -13, label %branch51
    i6 -12, label %branch52
    i6 -11, label %branch53
    i6 -10, label %branch54
    i6 -9, label %branch55
    i6 -8, label %branch56
    i6 -7, label %branch57
    i6 -6, label %branch58
    i6 -5, label %branch59
    i6 -4, label %branch60
    i6 -3, label %branch61
    i6 -2, label %branch62
  ]

]]></Node>
<StgValue><ssdm name="switch_ln157"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch62:0  %DataOut_V_94 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_62, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_94"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch61:0  %DataOut_V_93 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_61, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_93"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch60:0  %DataOut_V_92 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_60, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_92"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch59:0  %DataOut_V_91 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_59, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_91"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch58:0  %DataOut_V_90 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_58, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_90"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch57:0  %DataOut_V_89 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_57, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_89"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch56:0  %DataOut_V_88 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_56, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_88"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch55:0  %DataOut_V_87 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_55, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_87"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch54:0  %DataOut_V_86 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_54, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_86"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch53:0  %DataOut_V_85 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_53, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_85"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch52:0  %DataOut_V_84 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_52, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_84"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch51:0  %DataOut_V_83 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_51, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_83"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch50:0  %DataOut_V_82 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_50, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_82"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch49:0  %DataOut_V_81 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_49, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_81"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch48:0  %DataOut_V_80 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_48, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_80"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch47:0  %DataOut_V_79 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_47, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_79"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch46:0  %DataOut_V_78 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_46, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_78"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch45:0  %DataOut_V_77 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_45, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_77"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch44:0  %DataOut_V_76 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_44, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_76"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch43:0  %DataOut_V_75 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_43, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_75"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch42:0  %DataOut_V_74 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_42, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_74"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch41:0  %DataOut_V_73 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_41, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_73"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch40:0  %DataOut_V_72 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_40, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_72"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch39:0  %DataOut_V_71 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_39, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_71"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch38:0  %DataOut_V_70 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_38, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_70"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch37:0  %DataOut_V_69 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_37, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_69"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch36:0  %DataOut_V_68 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_36, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_68"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch35:0  %DataOut_V_67 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_35, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_67"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch34:0  %DataOut_V_66 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_34, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_66"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch33:0  %DataOut_V_65 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_33, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_65"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch32:0  %DataOut_V_64 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_32, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_64"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch31:0  %DataOut_V_63 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_31, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_63"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch30:0  %DataOut_V_62 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_30, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_62"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch29:0  %DataOut_V_61 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_29, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_61"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch28:0  %DataOut_V_60 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_28, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_60"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch27:0  %DataOut_V_59 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_27, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_59"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch26:0  %DataOut_V_58 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_26, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_58"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch25:0  %DataOut_V_57 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_25, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_57"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch24:0  %DataOut_V_56 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_24, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_56"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch23:0  %DataOut_V_55 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_23, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_55"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch22:0  %DataOut_V_54 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_22, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_54"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch21:0  %DataOut_V_53 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_21, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_53"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch20:0  %DataOut_V_52 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_20, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_52"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch19:0  %DataOut_V_51 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_19, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_51"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch18:0  %DataOut_V_50 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_18, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_50"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch17:0  %DataOut_V_49 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_17, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_49"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch16:0  %DataOut_V_48 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_16, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_48"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch15:0  %DataOut_V_47 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_15, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_47"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch14:0  %DataOut_V_46 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_14, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_46"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch13:0  %DataOut_V_45 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_13, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_45"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch12:0  %DataOut_V_44 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_12, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_44"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch11:0  %DataOut_V_43 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_11, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_43"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch10:0  %DataOut_V_42 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_10, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_42"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch9:0  %DataOut_V_41 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_9, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_41"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch8:0  %DataOut_V_40 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_8, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_40"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch7:0  %DataOut_V_39 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_7, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_39"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch6:0  %DataOut_V_38 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_6, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_38"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch5:0  %DataOut_V_37 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_5, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_37"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch4:0  %DataOut_V_36 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_4, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_36"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch3:0  %DataOut_V_35 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_3, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_35"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch2:0  %DataOut_V_34 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_2, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_34"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch1:0  %DataOut_V_33 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_1, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_33"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch0:0  %DataOut_V_32 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_0, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_32"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch63:0  %DataOut_V = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_63, i64 0, i64 12), i16 %data_V_load, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0" op_36_bw="16" op_37_bw="0" op_38_bw="16" op_39_bw="0" op_40_bw="16" op_41_bw="0" op_42_bw="16" op_43_bw="0" op_44_bw="16" op_45_bw="0" op_46_bw="16" op_47_bw="0" op_48_bw="16" op_49_bw="0" op_50_bw="16" op_51_bw="0" op_52_bw="16" op_53_bw="0" op_54_bw="16" op_55_bw="0" op_56_bw="16" op_57_bw="0" op_58_bw="16" op_59_bw="0" op_60_bw="16" op_61_bw="0" op_62_bw="16" op_63_bw="0" op_64_bw="16" op_65_bw="0" op_66_bw="16" op_67_bw="0" op_68_bw="16" op_69_bw="0" op_70_bw="16" op_71_bw="0" op_72_bw="16" op_73_bw="0" op_74_bw="16" op_75_bw="0" op_76_bw="16" op_77_bw="0" op_78_bw="16" op_79_bw="0" op_80_bw="16" op_81_bw="0" op_82_bw="16" op_83_bw="0" op_84_bw="16" op_85_bw="0" op_86_bw="16" op_87_bw="0" op_88_bw="16" op_89_bw="0" op_90_bw="16" op_91_bw="0" op_92_bw="16" op_93_bw="0" op_94_bw="16" op_95_bw="0" op_96_bw="16" op_97_bw="0" op_98_bw="16" op_99_bw="0" op_100_bw="16" op_101_bw="0" op_102_bw="16" op_103_bw="0" op_104_bw="16" op_105_bw="0" op_106_bw="16" op_107_bw="0" op_108_bw="16" op_109_bw="0" op_110_bw="16" op_111_bw="0" op_112_bw="16" op_113_bw="0" op_114_bw="16" op_115_bw="0" op_116_bw="16" op_117_bw="0" op_118_bw="16" op_119_bw="0" op_120_bw="16" op_121_bw="0" op_122_bw="16" op_123_bw="0" op_124_bw="16" op_125_bw="0" op_126_bw="16" op_127_bw="0">
<![CDATA[
:0  %DataOut_V_0 = phi i16 [ %DataOut_V, %branch63 ], [ %DataOut_V_94, %branch62 ], [ %DataOut_V_93, %branch61 ], [ %DataOut_V_92, %branch60 ], [ %DataOut_V_91, %branch59 ], [ %DataOut_V_90, %branch58 ], [ %DataOut_V_89, %branch57 ], [ %DataOut_V_88, %branch56 ], [ %DataOut_V_87, %branch55 ], [ %DataOut_V_86, %branch54 ], [ %DataOut_V_85, %branch53 ], [ %DataOut_V_84, %branch52 ], [ %DataOut_V_83, %branch51 ], [ %DataOut_V_82, %branch50 ], [ %DataOut_V_81, %branch49 ], [ %DataOut_V_80, %branch48 ], [ %DataOut_V_79, %branch47 ], [ %DataOut_V_78, %branch46 ], [ %DataOut_V_77, %branch45 ], [ %DataOut_V_76, %branch44 ], [ %DataOut_V_75, %branch43 ], [ %DataOut_V_74, %branch42 ], [ %DataOut_V_73, %branch41 ], [ %DataOut_V_72, %branch40 ], [ %DataOut_V_71, %branch39 ], [ %DataOut_V_70, %branch38 ], [ %DataOut_V_69, %branch37 ], [ %DataOut_V_68, %branch36 ], [ %DataOut_V_67, %branch35 ], [ %DataOut_V_66, %branch34 ], [ %DataOut_V_65, %branch33 ], [ %DataOut_V_64, %branch32 ], [ %DataOut_V_63, %branch31 ], [ %DataOut_V_62, %branch30 ], [ %DataOut_V_61, %branch29 ], [ %DataOut_V_60, %branch28 ], [ %DataOut_V_59, %branch27 ], [ %DataOut_V_58, %branch26 ], [ %DataOut_V_57, %branch25 ], [ %DataOut_V_56, %branch24 ], [ %DataOut_V_55, %branch23 ], [ %DataOut_V_54, %branch22 ], [ %DataOut_V_53, %branch21 ], [ %DataOut_V_52, %branch20 ], [ %DataOut_V_51, %branch19 ], [ %DataOut_V_50, %branch18 ], [ %DataOut_V_49, %branch17 ], [ %DataOut_V_48, %branch16 ], [ %DataOut_V_47, %branch15 ], [ %DataOut_V_46, %branch14 ], [ %DataOut_V_45, %branch13 ], [ %DataOut_V_44, %branch12 ], [ %DataOut_V_43, %branch11 ], [ %DataOut_V_42, %branch10 ], [ %DataOut_V_41, %branch9 ], [ %DataOut_V_40, %branch8 ], [ %DataOut_V_39, %branch7 ], [ %DataOut_V_38, %branch6 ], [ %DataOut_V_37, %branch5 ], [ %DataOut_V_36, %branch4 ], [ %DataOut_V_35, %branch3 ], [ %DataOut_V_34, %branch2 ], [ %DataOut_V_33, %branch1 ], [ %DataOut_V_32, %branch0 ]

]]></Node>
<StgValue><ssdm name="DataOut_V_0"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
:1  store i16 %DataOut_V_0, i16* %tmpinput_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader5.i.0:0  %i1_0_i_0 = phi i2 [ %add_ln124, %.preheader5.i.0.loopexit ], [ 0, %.preheader5.i.0.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0_i_0"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader5.i.0:1  %icmp_ln124 = icmp eq i2 %i1_0_i_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5.i.0:2  %empty_124 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader5.i.0:3  %add_ln124 = add i2 %i1_0_i_0, 1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5.i.0:4  br i1 %icmp_ln124, label %.preheader21.preheader, label %.preheader4.preheader.i.0

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="2">
<![CDATA[
.preheader4.preheader.i.0:0  %trunc_ln126 = trunc i2 %i1_0_i_0 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln126"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
.preheader4.preheader.i.0:1  %shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %trunc_ln126, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader4.preheader.i.0:2  %or_ln126 = or i8 %shl_ln, 64

]]></Node>
<StgValue><ssdm name="or_ln126"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="9" op_0_bw="8">
<![CDATA[
.preheader4.preheader.i.0:3  %zext_ln126_21 = zext i8 %or_ln126 to i9

]]></Node>
<StgValue><ssdm name="zext_ln126_21"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader.i.0:4  br label %.preheader4.i.0

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
.preheader21.preheader:0  br label %.preheader21

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader4.i.0:0  %i2_0_i_0 = phi i7 [ %add_ln125, %2 ], [ 0, %.preheader4.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="i2_0_i_0"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="9" op_0_bw="7">
<![CDATA[
.preheader4.i.0:1  %zext_ln125 = zext i7 %i2_0_i_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.i.0:2  %icmp_ln125 = icmp eq i7 %i2_0_i_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln125"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4.i.0:3  %empty_125 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.i.0:4  %add_ln125 = add i7 %i2_0_i_0, 1

]]></Node>
<StgValue><ssdm name="add_ln125"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4.i.0:5  br i1 %icmp_ln125, label %.preheader5.i.0.loopexit, label %2

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %add_ln126 = add i9 %zext_ln126_21, %zext_ln125

]]></Node>
<StgValue><ssdm name="add_ln126"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.i.0.loopexit:0  br label %.preheader5.i.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="9">
<![CDATA[
:3  %zext_ln126_6 = zext i9 %add_ln126 to i64

]]></Node>
<StgValue><ssdm name="zext_ln126_6"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_V_addr = getelementptr [256 x i16]* %output_V, i64 0, i64 %zext_ln126_6

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="8">
<![CDATA[
:5  %output_V_load = load i16* %output_V_addr, align 2

]]></Node>
<StgValue><ssdm name="output_V_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="189" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="8">
<![CDATA[
:5  %output_V_load = load i16* %output_V_addr, align 2

]]></Node>
<StgValue><ssdm name="output_V_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
:0  %or_ln126_2 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %trunc_ln126, i7 %i2_0_i_0)

]]></Node>
<StgValue><ssdm name="or_ln126_2"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln126 = zext i8 %or_ln126_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln126"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %output_V_addr_9 = getelementptr [256 x i16]* %output_V, i64 0, i64 %zext_ln126

]]></Node>
<StgValue><ssdm name="output_V_addr_9"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
:7  store i16 %output_V_load, i16* %output_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader4.i.0

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader21:0  %i11_0_i = phi i2 [ %i1, %.preheader21.loopexit ], [ 0, %.preheader21.preheader ]

]]></Node>
<StgValue><ssdm name="i11_0_i"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader21:1  %icmp_ln131 = icmp eq i2 %i11_0_i, -2

]]></Node>
<StgValue><ssdm name="icmp_ln131"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader21:2  %empty_126 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader21:3  %i1 = add i2 %i11_0_i, 1

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader21:4  br i1 %icmp_ln131, label %"shift_right_small<ap_fixed<16, 4, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config15>.exit", label %.preheader.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="2">
<![CDATA[
.preheader.preheader.i:0  %trunc_ln134 = trunc i2 %i11_0_i to i1

]]></Node>
<StgValue><ssdm name="trunc_ln134"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
.preheader.preheader.i:1  %shl_ln5 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %trunc_ln134, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.i:2  %or_ln134 = or i8 %shl_ln5, 64

]]></Node>
<StgValue><ssdm name="or_ln134"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader.i:3  %zext_ln134_9 = zext i8 %or_ln134 to i9

]]></Node>
<StgValue><ssdm name="zext_ln134_9"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.preheader.preheader.i:4  %tmp_49 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %i11_0_i, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader.i:5  %zext_ln133_2 = zext i8 %tmp_49 to i9

]]></Node>
<StgValue><ssdm name="zext_ln133_2"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i:6  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0">
<![CDATA[
shift_right_small<ap_fixed<16, 4, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config15>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln162"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="208" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader.i:0  %i22_0_i = phi i7 [ %i2, %3 ], [ 0, %.preheader.preheader.i ]

]]></Node>
<StgValue><ssdm name="i22_0_i"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="9" op_0_bw="7">
<![CDATA[
.preheader.i:1  %zext_ln133 = zext i7 %i22_0_i to i9

]]></Node>
<StgValue><ssdm name="zext_ln133"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.i:2  %icmp_ln133 = icmp eq i7 %i22_0_i, -64

]]></Node>
<StgValue><ssdm name="icmp_ln133"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:3  %empty_127 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.i:4  %i2 = add i7 %i22_0_i, 1

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5  br i1 %icmp_ln133, label %.preheader21.loopexit, label %3

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %add_ln134 = add i9 %zext_ln133, %zext_ln134_9

]]></Node>
<StgValue><ssdm name="add_ln134"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %add_ln203 = add i9 %zext_ln133_2, %zext_ln133

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
.preheader21.loopexit:0  br label %.preheader21

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="217" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="9">
<![CDATA[
:3  %zext_ln203_52 = zext i9 %add_ln203 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_52"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %tmpinput_V_addr_16 = getelementptr [128 x i16]* %tmpinput_V, i64 0, i64 %zext_ln203_52

]]></Node>
<StgValue><ssdm name="tmpinput_V_addr_16"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="7">
<![CDATA[
:5  %tmpinput_V_load = load i16* %tmpinput_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="tmpinput_V_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="220" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="7">
<![CDATA[
:5  %tmpinput_V_load = load i16* %tmpinput_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="tmpinput_V_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="221" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="9">
<![CDATA[
:1  %zext_ln134 = zext i9 %add_ln134 to i64

]]></Node>
<StgValue><ssdm name="zext_ln134"/></StgValue>
</operation>

<operation id="222" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %output_V_addr11 = getelementptr [256 x i16]* %output_V, i64 0, i64 %zext_ln134

]]></Node>
<StgValue><ssdm name="output_V_addr11"/></StgValue>
</operation>

<operation id="223" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:7  store i16 %tmpinput_V_load, i16* %output_V_addr11, align 2

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="224" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
