<stg><name>AddBias</name>


<trans_list>

<trans id="142" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i1* %in_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str713, i32 0, i32 0, [1 x i8]* @p_str714, [1 x i8]* @p_str715, [1 x i8]* @p_str716, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str717, [1 x i8]* @p_str718)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str706, i32 0, i32 0, [1 x i8]* @p_str707, [1 x i8]* @p_str708, [1 x i8]* @p_str709, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str710, [1 x i8]* @p_str711)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str699, i32 0, i32 0, [1 x i8]* @p_str700, [1 x i8]* @p_str701, [1 x i8]* @p_str702, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str703, [1 x i8]* @p_str704)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str692, i32 0, i32 0, [1 x i8]* @p_str693, [1 x i8]* @p_str694, [1 x i8]* @p_str695, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str696, [1 x i8]* @p_str697)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(i512* %in_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str685, i32 0, i32 0, [1 x i8]* @p_str686, [1 x i8]* @p_str687, [1 x i8]* @p_str688, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str689, [1 x i8]* @p_str690)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i512* %out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str202, i32 0, i32 0, [1 x i8]* @p_str203, [1 x i8]* @p_str204, [1 x i8]* @p_str205, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str206, [1 x i8]* @p_str207)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str209, i32 0, i32 0, [1 x i8]* @p_str210, [1 x i8]* @p_str211, [1 x i8]* @p_str212, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str213, [1 x i8]* @p_str214)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str216, i32 0, i32 0, [1 x i8]* @p_str217, [1 x i8]* @p_str218, [1 x i8]* @p_str219, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str220, [1 x i8]* @p_str221)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str223, i32 0, i32 0, [1 x i8]* @p_str224, [1 x i8]* @p_str225, [1 x i8]* @p_str226, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str227, [1 x i8]* @p_str228)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface(i1* %out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str230, i32 0, i32 0, [1 x i8]* @p_str231, [1 x i8]* @p_str232, [1 x i8]* @p_str233, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str234, [1 x i8]* @p_str235)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="545" op_0_bw="545" op_1_bw="512" op_2_bw="8" op_3_bw="8" op_4_bw="16" op_5_bw="1">
<![CDATA[
:10  %empty = call { i512, i8, i8, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %in_V_data_V, i8* %in_V_id_V, i8* %in_V_dest_V, i16* %in_V_user_V, i1* %in_V_last_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="512" op_0_bw="545">
<![CDATA[
:11  %tmp_data_V = extractvalue { i512, i8, i8, i16, i1 } %empty, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="512">
<![CDATA[
:12  %N = trunc i512 %tmp_data_V to i32

]]></Node>
<StgValue><ssdm name="N"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="512" op_0_bw="32">
<![CDATA[
:13  %out_data_data_V = zext i32 %N to i512

]]></Node>
<StgValue><ssdm name="out_data_data_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="8" op_3_bw="8" op_4_bw="16" op_5_bw="1" op_6_bw="512" op_7_bw="8" op_8_bw="8" op_9_bw="16" op_10_bw="1">
<![CDATA[
:14  call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %out_data_data_V, i8 1, i8 40, i16 49, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln521"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
:15  %p_shl = call i38 @_ssdm_op_BitConcatenate.i38.i32.i6(i32 %N, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
:16  %tmp_1 = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %N, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="38" op_0_bw="36">
<![CDATA[
:17  %p_shl94 = zext i36 %tmp_1 to i38

]]></Node>
<StgValue><ssdm name="p_shl94"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:18  %bound = sub i38 %p_shl, %p_shl94

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %1

]]></Node>
<StgValue><ssdm name="br_ln525"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="38" op_1_bw="0" op_2_bw="38" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i38 [ 0, %0 ], [ %add_ln525, %hls_label_21 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:1  %i_0 = phi i6 [ 0, %0 ], [ %i, %hls_label_21 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="38" op_1_bw="38">
<![CDATA[
:2  %icmp_ln525 = icmp eq i38 %indvar_flatten, %bound

]]></Node>
<StgValue><ssdm name="icmp_ln525"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:3  %add_ln525 = add i38 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln525"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln525, label %2, label %hls_label_21

]]></Node>
<StgValue><ssdm name="br_ln525"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_21:1  %icmp_ln527 = icmp eq i6 %i_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln527"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_21:2  %select_ln527 = select i1 %icmp_ln527, i6 0, i6 %i_0

]]></Node>
<StgValue><ssdm name="select_ln527"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="545" op_0_bw="545" op_1_bw="512" op_2_bw="8" op_3_bw="8" op_4_bw="16" op_5_bw="1" op_6_bw="545">
<![CDATA[
hls_label_21:5  %empty_316 = call { i512, i8, i8, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %in_V_data_V, i8* %in_V_id_V, i8* %in_V_dest_V, i16* %in_V_user_V, i1* %in_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_316"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="512" op_0_bw="545">
<![CDATA[
hls_label_21:6  %tmp_data_V_10 = extractvalue { i512, i8, i8, i16, i1 } %empty_316, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_10"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="6">
<![CDATA[
hls_label_21:7  %zext_ln533 = zext i6 %select_ln527 to i64

]]></Node>
<StgValue><ssdm name="zext_ln533"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="512">
<![CDATA[
hls_label_21:8  %trunc_ln647 = trunc i512 %tmp_data_V_10 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_21:9  %bias_0_addr = getelementptr [48 x i14]* @bias_0, i64 0, i64 %zext_ln533

]]></Node>
<StgValue><ssdm name="bias_0_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="14" op_0_bw="6">
<![CDATA[
hls_label_21:10  %bias_0_load = load i14* %bias_0_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_0_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:13  %p_Result_1 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_10, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_21:14  %bias_1_addr = getelementptr [48 x i14]* @bias_1, i64 0, i64 %zext_ln533

]]></Node>
<StgValue><ssdm name="bias_1_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="6">
<![CDATA[
hls_label_21:15  %bias_1_load = load i14* %bias_1_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:18  %p_Result_2 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_10, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_21:19  %bias_2_addr = getelementptr [48 x i14]* @bias_2, i64 0, i64 %zext_ln533

]]></Node>
<StgValue><ssdm name="bias_2_addr"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="6">
<![CDATA[
hls_label_21:20  %bias_2_load = load i14* %bias_2_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_2_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:23  %p_Result_3 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_10, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_21:24  %bias_3_addr = getelementptr [48 x i14]* @bias_3, i64 0, i64 %zext_ln533

]]></Node>
<StgValue><ssdm name="bias_3_addr"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="14" op_0_bw="6">
<![CDATA[
hls_label_21:25  %bias_3_load = load i14* %bias_3_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_3_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:28  %p_Result_4 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_10, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_21:29  %bias_4_addr = getelementptr [48 x i14]* @bias_4, i64 0, i64 %zext_ln533

]]></Node>
<StgValue><ssdm name="bias_4_addr"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="14" op_0_bw="6">
<![CDATA[
hls_label_21:30  %bias_4_load = load i14* %bias_4_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_4_load"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:33  %p_Result_5 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_10, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_21:34  %bias_5_addr = getelementptr [48 x i14]* @bias_5, i64 0, i64 %zext_ln533

]]></Node>
<StgValue><ssdm name="bias_5_addr"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="6">
<![CDATA[
hls_label_21:35  %bias_5_load = load i14* %bias_5_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_5_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:38  %p_Result_6 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_10, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_21:39  %bias_6_addr = getelementptr [48 x i14]* @bias_6, i64 0, i64 %zext_ln533

]]></Node>
<StgValue><ssdm name="bias_6_addr"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="6">
<![CDATA[
hls_label_21:40  %bias_6_load = load i14* %bias_6_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_6_load"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:43  %p_Result_7 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_10, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_21:44  %bias_7_addr = getelementptr [48 x i14]* @bias_7, i64 0, i64 %zext_ln533

]]></Node>
<StgValue><ssdm name="bias_7_addr"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="14" op_0_bw="6">
<![CDATA[
hls_label_21:45  %bias_7_load = load i14* %bias_7_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_7_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:48  %p_Result_8 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_10, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_21:49  %bias_8_addr = getelementptr [48 x i14]* @bias_8, i64 0, i64 %zext_ln533

]]></Node>
<StgValue><ssdm name="bias_8_addr"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="14" op_0_bw="6">
<![CDATA[
hls_label_21:50  %bias_8_load = load i14* %bias_8_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_8_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:53  %p_Result_9 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_10, i32 288, i32 319)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_21:54  %bias_9_addr = getelementptr [48 x i14]* @bias_9, i64 0, i64 %zext_ln533

]]></Node>
<StgValue><ssdm name="bias_9_addr"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="14" op_0_bw="6">
<![CDATA[
hls_label_21:55  %bias_9_load = load i14* %bias_9_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_9_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:58  %p_Result_s = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_10, i32 320, i32 351)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_21:59  %bias_10_addr = getelementptr [48 x i14]* @bias_10, i64 0, i64 %zext_ln533

]]></Node>
<StgValue><ssdm name="bias_10_addr"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="14" op_0_bw="6">
<![CDATA[
hls_label_21:60  %bias_10_load = load i14* %bias_10_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_10_load"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:63  %p_Result_10 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_10, i32 352, i32 383)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_21:64  %bias_11_addr = getelementptr [48 x i14]* @bias_11, i64 0, i64 %zext_ln533

]]></Node>
<StgValue><ssdm name="bias_11_addr"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="6">
<![CDATA[
hls_label_21:65  %bias_11_load = load i14* %bias_11_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_11_load"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:68  %p_Result_11 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_10, i32 384, i32 415)

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_21:69  %bias_12_addr = getelementptr [48 x i14]* @bias_12, i64 0, i64 %zext_ln533

]]></Node>
<StgValue><ssdm name="bias_12_addr"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="14" op_0_bw="6">
<![CDATA[
hls_label_21:70  %bias_12_load = load i14* %bias_12_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_12_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:73  %p_Result_12 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_10, i32 416, i32 447)

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_21:74  %bias_13_addr = getelementptr [48 x i14]* @bias_13, i64 0, i64 %zext_ln533

]]></Node>
<StgValue><ssdm name="bias_13_addr"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="14" op_0_bw="6">
<![CDATA[
hls_label_21:75  %bias_13_load = load i14* %bias_13_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_13_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:78  %p_Result_13 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_10, i32 448, i32 479)

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_21:79  %bias_14_addr = getelementptr [48 x i14]* @bias_14, i64 0, i64 %zext_ln533

]]></Node>
<StgValue><ssdm name="bias_14_addr"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="14" op_0_bw="6">
<![CDATA[
hls_label_21:80  %bias_14_load = load i14* %bias_14_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_14_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:83  %p_Result_14 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_10, i32 480, i32 511)

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_21:84  %bias_15_addr = getelementptr [48 x i14]* @bias_15, i64 0, i64 %zext_ln533

]]></Node>
<StgValue><ssdm name="bias_15_addr"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="6">
<![CDATA[
hls_label_21:85  %bias_15_load = load i14* %bias_15_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_15_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_21:92  %i = add i6 1, %select_ln527

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_21:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 196608, i64 1536)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_21:3  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_21:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln528"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="14" op_0_bw="6">
<![CDATA[
hls_label_21:10  %bias_0_load = load i14* %bias_0_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_0_load"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="14">
<![CDATA[
hls_label_21:11  %sext_ln215 = sext i14 %bias_0_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_21:12  %add_ln215 = add i32 %sext_ln215, %trunc_ln647

]]></Node>
<StgValue><ssdm name="add_ln215"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="6">
<![CDATA[
hls_label_21:15  %bias_1_load = load i14* %bias_1_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_1_load"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="14">
<![CDATA[
hls_label_21:16  %sext_ln215_509 = sext i14 %bias_1_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_509"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_21:17  %add_ln215_1 = add i32 %sext_ln215_509, %p_Result_1

]]></Node>
<StgValue><ssdm name="add_ln215_1"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="6">
<![CDATA[
hls_label_21:20  %bias_2_load = load i14* %bias_2_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_2_load"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="14">
<![CDATA[
hls_label_21:21  %sext_ln215_510 = sext i14 %bias_2_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_510"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_21:22  %add_ln215_2 = add i32 %sext_ln215_510, %p_Result_2

]]></Node>
<StgValue><ssdm name="add_ln215_2"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="14" op_0_bw="6">
<![CDATA[
hls_label_21:25  %bias_3_load = load i14* %bias_3_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_3_load"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="14">
<![CDATA[
hls_label_21:26  %sext_ln215_511 = sext i14 %bias_3_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_511"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_21:27  %add_ln215_3 = add i32 %sext_ln215_511, %p_Result_3

]]></Node>
<StgValue><ssdm name="add_ln215_3"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="14" op_0_bw="6">
<![CDATA[
hls_label_21:30  %bias_4_load = load i14* %bias_4_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_4_load"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="14">
<![CDATA[
hls_label_21:31  %sext_ln215_512 = sext i14 %bias_4_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_512"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_21:32  %add_ln215_4 = add i32 %sext_ln215_512, %p_Result_4

]]></Node>
<StgValue><ssdm name="add_ln215_4"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="6">
<![CDATA[
hls_label_21:35  %bias_5_load = load i14* %bias_5_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_5_load"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="14">
<![CDATA[
hls_label_21:36  %sext_ln215_513 = sext i14 %bias_5_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_513"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_21:37  %add_ln215_5 = add i32 %sext_ln215_513, %p_Result_5

]]></Node>
<StgValue><ssdm name="add_ln215_5"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="6">
<![CDATA[
hls_label_21:40  %bias_6_load = load i14* %bias_6_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_6_load"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="14">
<![CDATA[
hls_label_21:41  %sext_ln215_514 = sext i14 %bias_6_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_514"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_21:42  %add_ln215_6 = add i32 %sext_ln215_514, %p_Result_6

]]></Node>
<StgValue><ssdm name="add_ln215_6"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="14" op_0_bw="6">
<![CDATA[
hls_label_21:45  %bias_7_load = load i14* %bias_7_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_7_load"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="14">
<![CDATA[
hls_label_21:46  %sext_ln215_515 = sext i14 %bias_7_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_515"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_21:47  %add_ln215_7 = add i32 %sext_ln215_515, %p_Result_7

]]></Node>
<StgValue><ssdm name="add_ln215_7"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="14" op_0_bw="6">
<![CDATA[
hls_label_21:50  %bias_8_load = load i14* %bias_8_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_8_load"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="14">
<![CDATA[
hls_label_21:51  %sext_ln215_516 = sext i14 %bias_8_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_516"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_21:52  %add_ln215_8 = add i32 %sext_ln215_516, %p_Result_8

]]></Node>
<StgValue><ssdm name="add_ln215_8"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="14" op_0_bw="6">
<![CDATA[
hls_label_21:55  %bias_9_load = load i14* %bias_9_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_9_load"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="14">
<![CDATA[
hls_label_21:56  %sext_ln215_517 = sext i14 %bias_9_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_517"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_21:57  %add_ln215_9 = add i32 %sext_ln215_517, %p_Result_9

]]></Node>
<StgValue><ssdm name="add_ln215_9"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="14" op_0_bw="6">
<![CDATA[
hls_label_21:60  %bias_10_load = load i14* %bias_10_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_10_load"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="14">
<![CDATA[
hls_label_21:61  %sext_ln215_518 = sext i14 %bias_10_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_518"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_21:62  %add_ln215_10 = add i32 %sext_ln215_518, %p_Result_s

]]></Node>
<StgValue><ssdm name="add_ln215_10"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="6">
<![CDATA[
hls_label_21:65  %bias_11_load = load i14* %bias_11_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_11_load"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="14">
<![CDATA[
hls_label_21:66  %sext_ln215_519 = sext i14 %bias_11_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_519"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_21:67  %add_ln215_11 = add i32 %sext_ln215_519, %p_Result_10

]]></Node>
<StgValue><ssdm name="add_ln215_11"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="14" op_0_bw="6">
<![CDATA[
hls_label_21:70  %bias_12_load = load i14* %bias_12_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_12_load"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="14">
<![CDATA[
hls_label_21:71  %sext_ln215_520 = sext i14 %bias_12_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_520"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_21:72  %add_ln215_12 = add i32 %sext_ln215_520, %p_Result_11

]]></Node>
<StgValue><ssdm name="add_ln215_12"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="14" op_0_bw="6">
<![CDATA[
hls_label_21:75  %bias_13_load = load i14* %bias_13_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_13_load"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="14">
<![CDATA[
hls_label_21:76  %sext_ln215_521 = sext i14 %bias_13_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_521"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_21:77  %add_ln215_13 = add i32 %sext_ln215_521, %p_Result_12

]]></Node>
<StgValue><ssdm name="add_ln215_13"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="14" op_0_bw="6">
<![CDATA[
hls_label_21:80  %bias_14_load = load i14* %bias_14_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_14_load"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="14">
<![CDATA[
hls_label_21:81  %sext_ln215_522 = sext i14 %bias_14_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_522"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_21:82  %add_ln215_14 = add i32 %sext_ln215_522, %p_Result_13

]]></Node>
<StgValue><ssdm name="add_ln215_14"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="6">
<![CDATA[
hls_label_21:85  %bias_15_load = load i14* %bias_15_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_15_load"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="14">
<![CDATA[
hls_label_21:86  %sext_ln215_523 = sext i14 %bias_15_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_523"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_21:87  %add_ln215_15 = add i32 %sext_ln215_523, %p_Result_14

]]></Node>
<StgValue><ssdm name="add_ln215_15"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32">
<![CDATA[
hls_label_21:88  %tmp_data_V_9 = call i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32(i32 %add_ln215_15, i32 %add_ln215_14, i32 %add_ln215_13, i32 %add_ln215_12, i32 %add_ln215_11, i32 %add_ln215_10, i32 %add_ln215_9, i32 %add_ln215_8, i32 %add_ln215_7, i32 %add_ln215_6, i32 %add_ln215_5, i32 %add_ln215_4, i32 %add_ln215_3, i32 %add_ln215_2, i32 %add_ln215_1, i32 %add_ln215)

]]></Node>
<StgValue><ssdm name="tmp_data_V_9"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_21:89  %out_data_last_V = icmp eq i6 %select_ln527, -17

]]></Node>
<StgValue><ssdm name="out_data_last_V"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="8" op_3_bw="8" op_4_bw="16" op_5_bw="1" op_6_bw="512" op_7_bw="8" op_8_bw="8" op_9_bw="16" op_10_bw="1" op_11_bw="0">
<![CDATA[
hls_label_21:90  call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %tmp_data_V_9, i8 1, i8 40, i16 49, i1 %out_data_last_V)

]]></Node>
<StgValue><ssdm name="write_ln540"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_21:91  %empty_317 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str12, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_317"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
hls_label_21:93  br label %1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln544"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
