 
****************************************
Report : clock tree
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Tue Jul 13 15:21:10 2021
****************************************


============ Global Skew Report ================

Clock Tree Name                : "clk"
Clock Period                   : 73.74632       
Clock Tree root pin            : "clk"
Number of Levels               : 2
Number of Sinks                : 605
Number of CT Buffers           : 0
Number of CTS added gates      : 0
Number of Preexisting Gates    : 44
Number of Preexisting Buf/Inv  : 0
Total Number of Clock Cells    : 44
Total Area of CT Buffers       : 0.00000        
Total Area of CT cells         : 1876.58350     
Max Global Skew                : 6.88919   
Number of MaxTran Violators    : 694
Number of MaxCap Violators     : 1
Number of MaxFanout Violators  : 0


Operating Condition               worst
Clock global Skew                 6.889
Longest path delay                13.180
Shortest path delay               6.291

The longest path delay end pin: clk_r_REG413_S1/C
The shortest path delay end pin: clk_r_REG64_S18/C

The longest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk                                         0.000            1  0.000     0.000     0.000     r
clk                                         0.805          150  8.593     6.167     6.167     r
clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/CLK 0.805        1 8.593 0.124 6.291 r
clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/GCLK 0.317       74 8.924 6.857 13.148 r
clk_r_REG413_S1/C                           0.317            0  8.924     0.032     13.180    r
[clock delay]                                                                       13.180
----------------------------------------------------------------------------------------------------

The Shortest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk                                         0.000            1  0.000     0.000     0.000     r
clk                                         0.805          150  8.593     6.167     6.167     r
clk_r_REG64_S18/C                           0.805            0  8.593     0.124     6.291     r
[clock delay]                                                                       6.291
----------------------------------------------------------------------------------------------------

1
