   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "usbd_endpoint_xmc4000.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.NVIC_EnableIRQ,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	NVIC_EnableIRQ:
  25              	.LFB111:
  26              	 .file 1 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include/core_cm4.h"
   1:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  * @version  V4.30
   5:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  * @date     20. October 2015
   6:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
   7:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
   9:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    All rights reserved.
  10:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      to endorse or promote products derived from this software without
  19:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      specific prior written permission.
  20:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    *
  21:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  34:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  35:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __ICCARM__ )
  36:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  39:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
  40:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  41:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  44:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #include <stdint.h>
  45:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  46:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  47:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
  48:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
  49:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  50:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
  51:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  54:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  56:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  57:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  59:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  60:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  62:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
  63:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  64:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  65:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
  66:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  67:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  68:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
  69:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup Cortex_M4
  70:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
  71:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
  72:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  73:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*  CMSIS CM4 definitions */
  74:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  77:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  79:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  80:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  81:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  82:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __CC_ARM )
  83:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  86:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  87:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  91:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  92:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
  93:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  96:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  97:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
  98:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 101:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 102:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
 103:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 105:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 106:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 107:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 110:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 111:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 112:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __packed
 113:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 116:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 117:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #else
 118:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #error Unknown compiler
 119:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 120:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 121:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 123:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
 124:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
 125:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
 126:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 127:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 128:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 129:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 131:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 132:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 133:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 134:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 135:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 136:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 137:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARM_PCS_VFP
 138:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 139:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 140:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 141:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 142:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 143:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 144:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 145:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 146:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 147:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 148:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 149:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 150:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 151:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 152:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 153:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 155:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 156:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 157:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 158:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 159:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 160:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 161:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 162:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 163:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 164:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 165:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 167:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 168:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 169:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 170:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 171:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 172:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
 173:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 174:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 175:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 176:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 177:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 178:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 179:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 180:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 181:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 182:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 183:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 184:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 185:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 186:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 187:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 188:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 189:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 190:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 191:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 192:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 193:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 194:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 195:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 196:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 197:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 198:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 199:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 200:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 201:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 202:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 203:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 204:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 205:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 206:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 207:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 208:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 209:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 210:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 211:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 212:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 213:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 214:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 215:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
 216:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 217:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 218:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 219:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 220:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 221:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 222:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 223:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 224:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 225:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 226:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
 227:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 228:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 229:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 230:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 231:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 232:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000U
 233:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 234:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 235:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 236:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 237:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0U
 238:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 239:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 240:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 241:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 242:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0U
 243:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 244:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 245:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 246:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 247:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 248:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 249:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 250:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 251:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 252:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 253:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 254:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 255:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 256:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 257:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 258:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 259:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 260:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 261:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 262:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 263:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 264:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
 265:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 266:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 267:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #else
 268:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 269:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 270:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 271:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 272:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 273:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* following defines should be used for structure members */
 274:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 275:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 276:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 277:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 278:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 279:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 280:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 281:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 282:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
 283:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 284:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   Core Register contain:
 285:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register
 286:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 287:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core SCB Register
 288:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 289:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Register
 290:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core MPU Register
 291:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core FPU Register
 292:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 293:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 294:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 295:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 296:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
 297:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 298:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 299:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 300:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 301:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Core Register type definitions.
 302:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 303:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 304:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 305:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 306:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 307:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 308:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 309:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 310:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   struct
 311:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
 312:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 313:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 314:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 315:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 316:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 317:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 318:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 319:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 320:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 321:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 322:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } APSR_Type;
 323:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 324:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* APSR Register Definitions */
 325:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 326:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 327:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 328:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 329:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 330:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 331:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 332:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 333:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 334:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 335:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 336:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 337:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 338:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 339:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 340:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 341:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 342:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 343:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 344:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 345:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 346:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 347:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 348:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 349:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   struct
 350:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
 351:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 352:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 353:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 354:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 355:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } IPSR_Type;
 356:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 357:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* IPSR Register Definitions */
 358:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 359:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 360:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 361:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 362:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 363:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 364:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 365:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 366:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 367:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   struct
 368:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
 369:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 370:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 371:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 372:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 373:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 374:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 375:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 376:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 377:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 378:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 379:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 380:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 381:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 382:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } xPSR_Type;
 383:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 384:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* xPSR Register Definitions */
 385:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 386:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 387:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 388:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 389:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 390:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 391:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 392:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 393:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 394:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 395:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 396:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 397:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 398:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 399:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 400:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 401:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 402:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 403:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 404:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 405:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 406:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 407:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 408:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 409:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 410:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 411:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 412:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 413:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 414:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 415:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 416:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 417:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 418:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   struct
 419:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
 420:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 421:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 422:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 423:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 424:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 425:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 426:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 427:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 428:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* CONTROL Register Definitions */
 429:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 430:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 431:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 432:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 433:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 434:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 435:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 436:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 437:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 438:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 439:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 440:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 441:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 442:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 443:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 444:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 445:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 446:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 447:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 448:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 449:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 450:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 451:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 452:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 453:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 454:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[24U];
 455:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 456:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RSERVED1[24U];
 457:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 458:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[24U];
 459:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 460:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[24U];
 461:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 462:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[56U];
 463:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 464:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[644U];
 465:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 466:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 467:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 468:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 469:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 470:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 471:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 472:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 473:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 474:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 475:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 476:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 477:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 478:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 479:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 480:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 481:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 482:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 483:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 484:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 485:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 486:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 487:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 488:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 489:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 490:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 491:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 492:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 493:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 494:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 495:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 496:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 497:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 498:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 499:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 500:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 501:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 502:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 503:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 504:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 505:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 506:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[5U];
 507:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 508:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } SCB_Type;
 509:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 510:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 511:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 512:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 513:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 514:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 515:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 516:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 517:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 518:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 519:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 520:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 521:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 522:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 523:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 524:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 525:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 526:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 527:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 528:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 529:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 530:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 531:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 532:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 533:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 534:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 535:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 536:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 537:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 538:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 539:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 540:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 541:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 542:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 543:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 544:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 545:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 546:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 547:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 548:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 549:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 550:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 551:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 552:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 553:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 554:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 555:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 556:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 557:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 558:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 559:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 560:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 561:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 562:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 563:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 564:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 565:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 566:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 567:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 568:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 569:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 570:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 571:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 572:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 573:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 574:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 575:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 576:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 577:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 578:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 579:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 580:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 581:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 582:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 583:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 584:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 585:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 586:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 587:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 588:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 589:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 590:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 591:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 592:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 593:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 594:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 595:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 596:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 597:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 598:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 599:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 600:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 601:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 602:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 603:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 604:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 605:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 606:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 607:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 608:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 609:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 610:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 611:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 612:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 613:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 614:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 615:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 616:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 617:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 618:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 619:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 620:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 621:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 622:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 623:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 624:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 625:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 626:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 627:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 628:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 629:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 630:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 631:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 632:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 633:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 634:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 635:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 636:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 637:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 638:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 639:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 640:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 641:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 642:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 643:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 644:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 645:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 646:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 647:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 648:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 649:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 650:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 651:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 652:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 653:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 654:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 655:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 656:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 657:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 658:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 659:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 660:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 661:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 662:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 663:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 664:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 665:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 666:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 667:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 668:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 669:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 670:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 671:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 672:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 673:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 674:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 675:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 676:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 677:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 678:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 679:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 680:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 681:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 682:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 683:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 684:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 685:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 686:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 687:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 688:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 689:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 690:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 691:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 692:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 693:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 694:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 695:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 696:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 697:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 698:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 699:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 700:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 701:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 702:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 703:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 704:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 705:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 706:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 707:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 708:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 709:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 710:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 711:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 712:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 713:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 714:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 715:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 716:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 717:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 718:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 719:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 720:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 721:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 722:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 723:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 724:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 725:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 726:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 727:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 728:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 729:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 730:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 731:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 732:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 733:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 734:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 735:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 736:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 737:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 738:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 739:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 740:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 741:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 742:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 743:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 744:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 745:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 746:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 747:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 748:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 749:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 750:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } SysTick_Type;
 751:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 752:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 753:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 754:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 755:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 756:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 757:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 758:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 759:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 760:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 761:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 762:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 763:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 764:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 765:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 766:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 767:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 768:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 769:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 770:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 771:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 772:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 773:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 774:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 775:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 776:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 777:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 778:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 779:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 780:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 781:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 782:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 783:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 784:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 785:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 786:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 787:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 788:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 789:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 790:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 791:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 792:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 793:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 794:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 795:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 796:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 797:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 798:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __OM  union
 799:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
 800:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 801:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 802:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 803:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 804:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[864U];
 805:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 806:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[15U];
 807:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 808:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[15U];
 809:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 810:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[29U];
 811:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 812:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 813:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 814:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[43U];
 815:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 816:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 817:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[6U];
 818:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 819:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 820:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 821:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 822:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 823:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 824:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 825:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 826:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 827:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 828:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 829:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 830:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } ITM_Type;
 831:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 832:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 833:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 834:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 835:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 836:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 837:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 838:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 839:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 840:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 841:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 842:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 843:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 844:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 845:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 846:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 847:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 848:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 849:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 850:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 851:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 852:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 853:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 854:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 855:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 856:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 857:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 858:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 859:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 860:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 861:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 862:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 863:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 864:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Write Register Definitions */
 865:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 866:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 867:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 868:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Read Register Definitions */
 869:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 870:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 871:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 872:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 873:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 874:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 875:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 876:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 880:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 883:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 886:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 888:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 889:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 890:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 891:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 894:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 895:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 896:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 897:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 899:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 900:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 901:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 913:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[1U];
 917:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[1U];
 921:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } DWT_Type;
 925:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 926:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 927:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 930:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 933:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 936:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 939:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 942:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 945:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 948:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 951:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 954:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 957:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 960:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 963:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 966:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 969:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 972:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 975:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 978:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 981:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 985:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 989:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 993:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 997:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1001:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1005:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1009:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1012:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1015:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1018:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1021:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1024:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1027:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1030:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1033:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1035:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1036:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1037:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1038:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1041:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1042:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1043:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1044:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1046:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1047:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1048:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[2U];
1051:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[55U];
1053:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[131U];
1055:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[759U];
1059:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1060:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[1U];
1063:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[39U];
1067:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED7[8U];
1070:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } TPI_Type;
1073:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1074:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1078:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1082:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1086:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1089:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1092:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1095:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1099:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1102:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1106:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1110:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1113:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1116:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1119:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1122:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1125:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1128:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1130:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1131:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1132:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1133:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1134:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1135:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1136:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1137:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1138:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1139:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1140:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1141:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1142:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1143:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1144:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1145:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1146:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1147:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1148:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1149:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1150:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1151:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1152:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1153:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1154:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1155:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1156:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1157:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1158:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1159:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1160:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1161:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1162:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1163:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1164:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1165:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1166:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1167:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1168:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1169:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1170:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1171:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1172:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1173:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1174:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1175:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1176:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1177:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1178:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1179:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1180:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1181:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1182:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1183:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1184:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1185:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1186:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1187:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1188:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1189:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1190:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1191:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1U)
1192:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1193:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1194:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1195:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1196:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1197:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1198:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1199:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1200:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1201:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1202:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1203:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1204:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1205:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1206:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1207:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1208:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1209:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1210:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1211:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1212:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1213:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1214:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1215:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } MPU_Type;
1216:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1217:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Type Register Definitions */
1218:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1219:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1220:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1221:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1222:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1223:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1224:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1225:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1226:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1227:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Control Register Definitions */
1228:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1229:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1230:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1231:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1232:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1233:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1234:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1235:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1236:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1237:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Number Register Definitions */
1238:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1239:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1240:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1241:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1242:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1243:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1244:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1245:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1246:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1247:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1248:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1249:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1250:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1251:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1252:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1253:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1254:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1255:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1256:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1257:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1258:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1259:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1260:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1261:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1262:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1263:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1264:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1265:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1266:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1267:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1268:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1269:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1270:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1271:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1272:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1273:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1274:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1275:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1276:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1277:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1278:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1279:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1280:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1281:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1282:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1283:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
1284:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1285:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1286:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1U)
1287:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1288:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1289:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1290:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1291:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1292:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1293:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1294:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1295:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1296:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1297:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1298:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1299:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
1300:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1301:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1302:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1303:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1304:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1305:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } FPU_Type;
1306:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1307:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1308:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1309:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1310:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1311:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1312:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1313:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1314:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1315:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1316:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1317:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1318:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1319:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1320:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1321:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1322:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1323:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1324:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1325:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1326:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1327:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1328:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1329:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1330:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1331:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1332:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1333:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1334:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1335:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1336:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1337:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1338:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1339:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1340:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1341:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1342:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1343:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1344:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1345:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1346:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1347:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1348:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1349:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1350:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1351:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1352:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1353:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1354:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1355:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1356:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1357:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1358:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1359:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1360:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1361:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1362:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1363:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1364:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1365:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1366:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1367:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1368:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1369:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1370:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1371:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1372:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1373:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1374:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1375:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1376:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1377:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1378:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1379:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1380:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1381:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1382:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1383:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1384:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1385:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1386:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1387:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1388:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1389:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1390:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1391:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
1392:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1393:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1394:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1395:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1396:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1397:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1398:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1399:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1400:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1401:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1402:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1403:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1404:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1405:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1406:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1407:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1408:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1409:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1410:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1411:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1412:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1413:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1414:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1415:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1416:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1417:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1418:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1419:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1420:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1421:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1422:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1423:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1424:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1425:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1426:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1427:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1428:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1429:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1430:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1431:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1432:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1433:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1434:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1435:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1436:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1437:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1438:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1439:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1440:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1441:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1442:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1443:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1444:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1445:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1446:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1447:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1448:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1449:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1450:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1451:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1452:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1453:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1454:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1455:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1456:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1457:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1458:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1459:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1460:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1461:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1462:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1463:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1464:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1465:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1466:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1467:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1468:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1469:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1470:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1471:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1472:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1473:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1474:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1475:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1476:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1477:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1478:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1479:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1480:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1481:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1482:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1483:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1484:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1485:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1486:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1487:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1488:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1489:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1490:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1491:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1492:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1493:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1494:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1495:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1496:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1497:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1498:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1499:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1500:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1501:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1502:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1503:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1504:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1505:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1506:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1507:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1508:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1509:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of the bit field.
1510:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted value.
1511:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
1512:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1513:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1514:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1515:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1516:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1517:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of register.
1518:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted bit field value.
1519:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
1520:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1521:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1522:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1523:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1524:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1525:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1526:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1527:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1528:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1529:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1530:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1531:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1532:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1533:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1534:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1535:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1536:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1537:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1538:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1539:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1540:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1541:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1542:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1543:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1544:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1545:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1546:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1547:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1548:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1549:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1550:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1551:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1U)
1552:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1553:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1554:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
1555:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1556:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1U)
1557:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1558:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1559:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
1560:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1561:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} */
1562:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1563:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1564:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1565:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
1566:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1567:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1568:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1569:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1570:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1571:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1572:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1573:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1574:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1575:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
1576:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1577:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1578:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1579:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1580:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1581:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1582:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1583:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1584:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1585:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1586:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1587:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1588:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Priority Grouping
1589:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1590:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1591:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            Only values from 0..7 are used.
1592:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1593:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1594:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1595:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1596:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1597:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1598:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1599:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1600:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1601:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1602:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1603:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
1604:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1605:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1606:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1607:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
1608:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1609:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1610:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1611:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Priority Grouping
1612:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1613:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1614:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1615:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1616:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1617:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1618:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
1619:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1620:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1621:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1622:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Enable External Interrupt
1623:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1624:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1625:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1626:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1627:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
  27              	 .loc 1 1627 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 83B0     	 sub sp,sp,#12
  37              	.LCFI1:
  38              	 .cfi_def_cfa_offset 16
  39 0004 00AF     	 add r7,sp,#0
  40              	.LCFI2:
  41              	 .cfi_def_cfa_register 7
  42 0006 0346     	 mov r3,r0
  43 0008 FB71     	 strb r3,[r7,#7]
1628:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
  44              	 .loc 1 1628 0
  45 000a 0849     	 ldr r1,.L2
  46 000c 97F90730 	 ldrsb r3,[r7,#7]
  47 0010 5B09     	 lsrs r3,r3,#5
  48 0012 FA79     	 ldrb r2,[r7,#7]
  49 0014 02F01F02 	 and r2,r2,#31
  50 0018 0120     	 movs r0,#1
  51 001a 00FA02F2 	 lsl r2,r0,r2
  52 001e 41F82320 	 str r2,[r1,r3,lsl#2]
1629:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
  53              	 .loc 1 1629 0
  54 0022 0C37     	 adds r7,r7,#12
  55              	.LCFI3:
  56              	 .cfi_def_cfa_offset 4
  57 0024 BD46     	 mov sp,r7
  58              	.LCFI4:
  59              	 .cfi_def_cfa_register 13
  60              	 
  61 0026 5DF8047B 	 ldr r7,[sp],#4
  62              	.LCFI5:
  63              	 .cfi_restore 7
  64              	 .cfi_def_cfa_offset 0
  65 002a 7047     	 bx lr
  66              	.L3:
  67              	 .align 2
  68              	.L2:
  69 002c 00E100E0 	 .word -536813312
  70              	 .cfi_endproc
  71              	.LFE111:
  73              	 .section .text.NVIC_DisableIRQ,"ax",%progbits
  74              	 .align 2
  75              	 .thumb
  76              	 .thumb_func
  78              	NVIC_DisableIRQ:
  79              	.LFB112:
1630:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1631:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1632:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1633:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Disable External Interrupt
1634:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Disables a device-specific interrupt in the NVIC interrupt controller.
1635:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1636:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1637:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1638:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
  80              	 .loc 1 1638 0
  81              	 .cfi_startproc
  82              	 
  83              	 
  84              	 
  85 0000 80B4     	 push {r7}
  86              	.LCFI6:
  87              	 .cfi_def_cfa_offset 4
  88              	 .cfi_offset 7,-4
  89 0002 83B0     	 sub sp,sp,#12
  90              	.LCFI7:
  91              	 .cfi_def_cfa_offset 16
  92 0004 00AF     	 add r7,sp,#0
  93              	.LCFI8:
  94              	 .cfi_def_cfa_register 7
  95 0006 0346     	 mov r3,r0
  96 0008 FB71     	 strb r3,[r7,#7]
1639:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
  97              	 .loc 1 1639 0
  98 000a 0949     	 ldr r1,.L5
  99 000c 97F90730 	 ldrsb r3,[r7,#7]
 100 0010 5B09     	 lsrs r3,r3,#5
 101 0012 FA79     	 ldrb r2,[r7,#7]
 102 0014 02F01F02 	 and r2,r2,#31
 103 0018 0120     	 movs r0,#1
 104 001a 00FA02F2 	 lsl r2,r0,r2
 105 001e 2033     	 adds r3,r3,#32
 106 0020 41F82320 	 str r2,[r1,r3,lsl#2]
1640:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
 107              	 .loc 1 1640 0
 108 0024 0C37     	 adds r7,r7,#12
 109              	.LCFI9:
 110              	 .cfi_def_cfa_offset 4
 111 0026 BD46     	 mov sp,r7
 112              	.LCFI10:
 113              	 .cfi_def_cfa_register 13
 114              	 
 115 0028 5DF8047B 	 ldr r7,[sp],#4
 116              	.LCFI11:
 117              	 .cfi_restore 7
 118              	 .cfi_def_cfa_offset 0
 119 002c 7047     	 bx lr
 120              	.L6:
 121 002e 00BF     	 .align 2
 122              	.L5:
 123 0030 00E100E0 	 .word -536813312
 124              	 .cfi_endproc
 125              	.LFE112:
 127              	 .section .text.Endpoint_IsINReady,"ax",%progbits
 128              	 .align 2
 129              	 .thumb
 130              	 .thumb_func
 132              	Endpoint_IsINReady:
 133              	.LFB170:
 134              	 .file 2 "../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h"
   1:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** /**
   2:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  * @file usbd_endpoint_xmc4000.h
   3:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  * @date 2015-06-20 
   4:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  * NOTE:
   5:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  * This file is generated by DAVE. Any manual modification done to this file will be lost when the 
   6:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  *
   7:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  * @cond
   8:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  **************************************************************************************************
   9:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  * The USB core driver for XMC4000 family of controllers. It does the USB protocol handling.
  10:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  *
  11:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  * Copyright (c) 2015, Infineon Technologies AG
  12:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  * All rights reserved.                        
  13:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  *                                             
  14:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  15:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  * following conditions are met:   
  16:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  *                                                                              
  17:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  18:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  *   disclaimer.                        
  19:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  * 
  20:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  21:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  *   following disclaimer in the documentation and/or other materials provided with the distributio
  22:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  *                         
  23:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  24:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  *   products derived from this software without specific prior written permission. 
  25:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  *                                             
  26:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  27:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  28:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  29:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  30:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  31:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  32:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.    
  33:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  *                                                                              
  34:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  35:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  * with Infineon Technologies AG (dave@infineon.com).        
  36:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  **************************************************************************************************
  37:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  *
  38:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  * Change History
  39:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  * --------------
  40:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  *
  41:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  * 2015-02-16:
  42:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  *     - Initial version.      
  43:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  * 2015-06-20:
  44:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  *     - Updated the file header.
  45:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  *     
  46:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  * @endcond 
  47:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  *
  48:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****  */
  49:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** /*
  50:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****   Copyright 2014  Dean Camera (dean [at] fourwalledcubicle [dot] com)
  51:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 
  52:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****   Permission to use, copy, modify, distribute, and sell this
  53:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****   software and its documentation for any purpose is hereby granted
  54:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****   without fee, provided that the above copyright notice appear in
  55:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****   all copies and that both that the copyright notice and this
  56:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****   permission notice and warranty disclaimer appear in supporting
  57:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****   documentation, and that the name of the author not be used in
  58:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****   advertising or publicity pertaining to distribution of the
  59:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****   software without specific, written prior permission.
  60:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 
  61:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****   The author disclaims all warranties with regard to this
  62:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****   software, including all implied warranties of merchantability
  63:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****   and fitness.  In no event shall the author be liable for any
  64:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****   special, indirect or consequential damages or any damages
  65:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****   whatsoever resulting from loss of use, data or profits, whether
  66:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****   in an action of contract, negligence or other tortious action,
  67:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****   arising out of or in connection with the use or performance of
  68:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h ****   this software.
  69:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** */
  70:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 
  71:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 
  72:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** #ifndef USBD_ENDPOINT_XMC4000_H
  73:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** #define USBD_ENDPOINT_XMC4000_H
  74:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 
  75:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** #include "../../common/common.h"
  76:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** #include "../endpoint.h"
  77:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** #include "../usb_controller.h"
  78:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** #include "../../../usbd.h" /* IXF */
  79:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 
  80:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 
  81:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** /* Enable C linkage for C++ Compilers: */
  82:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** #if defined(__cplusplus)
  83:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	extern "C" {
  84:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** #endif
  85:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	/**
  86:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 * @ingroup USBD_enumerations
  87:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 * @{
  88:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 */
  89:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 
  90:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	/** Enum for the possible error return codes of the
  91:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 * \ref Endpoint_WaitUntilReady() function.
  92:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	*
  93:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	*/
  94:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	enum Endpoint_WaitUntilReady_ErrorCodes_t
  95:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	{
  96:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 		ENDPOINT_READYWAIT_NoError                 = 0, /**< Endpoint is ready for next packet, no error.
  97:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 		ENDPOINT_READYWAIT_EndpointStalled         = 1, /**< The endpoint was stalled during the stream
  98:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 														 *   transfer by the host or device.
  99:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 														 */
 100:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 		ENDPOINT_READYWAIT_DeviceDisconnected      = 2,	/**< Device was disconnected from the host while
 101:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 														 *   waiting for the endpoint to become ready.
 102:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 														 */
 103:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 		ENDPOINT_READYWAIT_BusSuspended            = 3, /**< The USB bus has been suspended by the host a
 104:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 														 *   no USB endpoint traffic can occur until the bus
 105:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 														 *   has resumed.
 106:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 														 */
 107:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 		ENDPOINT_READYWAIT_Timeout                 = 4, /**< The host failed to accept or send the next p
 108:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 														 *   within the software timeout period set by the
 109:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 														 *   \ref USB_STREAM_TIMEOUT_MS macro.
 110:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 														 */
 111:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	};
 112:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	/**
 113:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 * @}
 114:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 */
 115:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 
 116:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	/**
 117:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 * @ingroup USBD_apidoc
 118:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 * @{
 119:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 */
 120:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	/** Get the endpoint address of the currently selected endpoint. This is
 121:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 * typically used to save the currently selected endpoint so that it can be
 122:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 * restored after another endpoint has been  manipulated.
 123:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *
 124:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  \return Index of the currently selected endpoint.
 125:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 */
 126:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	static inline uint8_t Endpoint_GetCurrentEndpoint(void);
 127:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	static inline uint8_t Endpoint_GetCurrentEndpoint(void)
 128:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	{
 129:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 		return device.CurrentDirection | device.CurrentEndpoint;
 130:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	}
 131:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 
 132:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	/** Selects the given endpoint address.
 133:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *
 134:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  Any endpoint operations which do not require the endpoint address to be
 135:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  indicated will operate on
 136:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  the currently selected endpoint.
 137:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *
 138:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  \param[in] Address Endpoint address to select.
 139:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 */
 140:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	static inline void Endpoint_SelectEndpoint(const uint8_t Address);
 141:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	static inline void Endpoint_SelectEndpoint(const uint8_t Address)
 142:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	{
 143:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 144:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 145:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	}
 146:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 
 147:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	/** Determines if the current CONTROL type endpoint has received a SETUP
 148:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 * packet.
 149:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *
 150:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  \ingroup Group_EndpointPacketManagement_AVR8
 151:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *
 152:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  \return Boolean \c true if the selected endpoint has received a SETUP
 153:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  packet, \c false otherwise.
 154:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 */
 155:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	static inline bool Endpoint_IsSETUPReceived(void);
 156:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	static inline bool Endpoint_IsSETUPReceived(void)
 157:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	{
 158:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 		return device.IsSetupRecieved;
 159:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	}
 160:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 
 161:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 
 162:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	/** Clears a received SETUP packet on the currently selected CONTROL type
 163:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 * endpoint, freeing up the
 164:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  endpoint for the next packet.
 165:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *
 166:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  \ingroup Group_EndpointPacketManagement_AVR8
 167:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *
 168:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  \note This is not applicable for non CONTROL type endpoints.
 169:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 */
 170:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	static inline void Endpoint_ClearSETUP(void);
 171:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	static inline void Endpoint_ClearSETUP(void)
 172:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	{
 173:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 		device.IsSetupRecieved = 0;
 174:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	}
 175:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 
 176:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	/** Nothing done in this function
 177:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *
 178:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 */
 179:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	static inline void Endpoint_ClearStatusStage(void);
 180:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	static inline void Endpoint_ClearStatusStage(void)
 181:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	{
 182:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 
 183:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	}
 184:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 
 185:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	/** Determines if the selected IN endpoint is ready for a new packet to be
 186:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 * sent to the host.
 187:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *
 188:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  \ingroup Group_EndpointPacketManagement_AVR8
 189:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *
 190:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  \return Boolean \c true if the current endpoint is ready for an IN
 191:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  packet, \c false otherwise.
 192:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 */
 193:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	static inline bool Endpoint_IsINReady(void);
 194:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	static inline bool Endpoint_IsINReady(void)
 195:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	{
 135              	 .loc 2 195 0
 136              	 .cfi_startproc
 137              	 
 138              	 
 139              	 
 140 0000 80B4     	 push {r7}
 141              	.LCFI12:
 142              	 .cfi_def_cfa_offset 4
 143              	 .cfi_offset 7,-4
 144 0002 83B0     	 sub sp,sp,#12
 145              	.LCFI13:
 146              	 .cfi_def_cfa_offset 16
 147 0004 00AF     	 add r7,sp,#0
 148              	.LCFI14:
 149              	 .cfi_def_cfa_register 7
 196:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 150              	 .loc 2 196 0
 151 0006 134B     	 ldr r3,.L11
 152 0008 93F83C31 	 ldrb r3,[r3,#316]
 153 000c 1A46     	 mov r2,r3
 154 000e 2C23     	 movs r3,#44
 155 0010 03FB02F3 	 mul r3,r3,r2
 156 0014 0F4A     	 ldr r2,.L11
 157 0016 1344     	 add r3,r3,r2
 158 0018 0433     	 adds r3,r3,#4
 159 001a 7B60     	 str r3,[r7,#4]
 197:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 		return ep->InInUse == 0 && ep->IsEnabled;
 160              	 .loc 2 197 0
 161 001c 7B68     	 ldr r3,[r7,#4]
 162 001e 5B68     	 ldr r3,[r3,#4]
 163 0020 1B09     	 lsrs r3,r3,#4
 164 0022 03F00103 	 and r3,r3,#1
 165 0026 DBB2     	 uxtb r3,r3
 166 0028 002B     	 cmp r3,#0
 167 002a 09D1     	 bne .L8
 168              	 .loc 2 197 0 is_stmt 0 discriminator 1
 169 002c 7B68     	 ldr r3,[r7,#4]
 170 002e 5B68     	 ldr r3,[r3,#4]
 171 0030 5B08     	 lsrs r3,r3,#1
 172 0032 03F00103 	 and r3,r3,#1
 173 0036 DBB2     	 uxtb r3,r3
 174 0038 002B     	 cmp r3,#0
 175 003a 01D0     	 beq .L8
 176              	 .loc 2 197 0 discriminator 3
 177 003c 0123     	 movs r3,#1
 178 003e 00E0     	 b .L9
 179              	.L8:
 180              	 .loc 2 197 0 discriminator 4
 181 0040 0023     	 movs r3,#0
 182              	.L9:
 183              	 .loc 2 197 0 discriminator 6
 184 0042 03F00103 	 and r3,r3,#1
 185 0046 DBB2     	 uxtb r3,r3
 198:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	}
 186              	 .loc 2 198 0 is_stmt 1 discriminator 6
 187 0048 1846     	 mov r0,r3
 188 004a 0C37     	 adds r7,r7,#12
 189              	.LCFI15:
 190              	 .cfi_def_cfa_offset 4
 191 004c BD46     	 mov sp,r7
 192              	.LCFI16:
 193              	 .cfi_def_cfa_register 13
 194              	 
 195 004e 5DF8047B 	 ldr r7,[sp],#4
 196              	.LCFI17:
 197              	 .cfi_restore 7
 198              	 .cfi_def_cfa_offset 0
 199 0052 7047     	 bx lr
 200              	.L12:
 201              	 .align 2
 202              	.L11:
 203 0054 00000000 	 .word device
 204              	 .cfi_endproc
 205              	.LFE170:
 207              	 .section .text.Endpoint_IsOUTReceived,"ax",%progbits
 208              	 .align 2
 209              	 .thumb
 210              	 .thumb_func
 212              	Endpoint_IsOUTReceived:
 213              	.LFB171:
 199:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 
 200:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	/** Determines if the selected OUT endpoint has received new packet from the
 201:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  host.
 202:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *
 203:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  \ingroup Group_EndpointPacketManagement_AVR8
 204:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *
 205:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  \return Boolean \c true if current endpoint is has received an OUT
 206:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  packet, \c false otherwise.
 207:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 */
 208:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	static inline bool Endpoint_IsOUTReceived(void);
 209:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	static inline bool Endpoint_IsOUTReceived(void)
 210:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	{
 214              	 .loc 2 210 0
 215              	 .cfi_startproc
 216              	 
 217              	 
 218              	 
 219 0000 80B4     	 push {r7}
 220              	.LCFI18:
 221              	 .cfi_def_cfa_offset 4
 222              	 .cfi_offset 7,-4
 223 0002 83B0     	 sub sp,sp,#12
 224              	.LCFI19:
 225              	 .cfi_def_cfa_offset 16
 226 0004 00AF     	 add r7,sp,#0
 227              	.LCFI20:
 228              	 .cfi_def_cfa_register 7
 211:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 229              	 .loc 2 211 0
 230 0006 0E4B     	 ldr r3,.L15
 231 0008 93F83C31 	 ldrb r3,[r3,#316]
 232 000c 1A46     	 mov r2,r3
 233 000e 2C23     	 movs r3,#44
 234 0010 03FB02F3 	 mul r3,r3,r2
 235 0014 0A4A     	 ldr r2,.L15
 236 0016 1344     	 add r3,r3,r2
 237 0018 0433     	 adds r3,r3,#4
 238 001a 7B60     	 str r3,[r7,#4]
 212:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 		return ep->IsOutRecieved;
 239              	 .loc 2 212 0
 240 001c 7B68     	 ldr r3,[r7,#4]
 241 001e 5B68     	 ldr r3,[r3,#4]
 242 0020 5B09     	 lsrs r3,r3,#5
 243 0022 03F00103 	 and r3,r3,#1
 244 0026 DBB2     	 uxtb r3,r3
 245 0028 002B     	 cmp r3,#0
 246 002a 14BF     	 ite ne
 247 002c 0123     	 movne r3,#1
 248 002e 0023     	 moveq r3,#0
 249 0030 DBB2     	 uxtb r3,r3
 213:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	}
 250              	 .loc 2 213 0
 251 0032 1846     	 mov r0,r3
 252 0034 0C37     	 adds r7,r7,#12
 253              	.LCFI21:
 254              	 .cfi_def_cfa_offset 4
 255 0036 BD46     	 mov sp,r7
 256              	.LCFI22:
 257              	 .cfi_def_cfa_register 13
 258              	 
 259 0038 5DF8047B 	 ldr r7,[sp],#4
 260              	.LCFI23:
 261              	 .cfi_restore 7
 262              	 .cfi_def_cfa_offset 0
 263 003c 7047     	 bx lr
 264              	.L16:
 265 003e 00BF     	 .align 2
 266              	.L15:
 267 0040 00000000 	 .word device
 268              	 .cfi_endproc
 269              	.LFE171:
 271              	 .section .text.Endpoint_GetEndpointDirection,"ax",%progbits
 272              	 .align 2
 273              	 .thumb
 274              	 .thumb_func
 276              	Endpoint_GetEndpointDirection:
 277              	.LFB172:
 214:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 
 215:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	/** Determines the currently selected endpoint's direction.
 216:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *
 217:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  \return The currently selected endpoint's direction, as a
 218:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  \c ENDPOINT_DIR_* mask.
 219:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 */
 220:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	static inline uint8_t Endpoint_GetEndpointDirection(void);
 221:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	static inline uint8_t Endpoint_GetEndpointDirection(void)
 222:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	{
 278              	 .loc 2 222 0
 279              	 .cfi_startproc
 280              	 
 281              	 
 282              	 
 283 0000 80B4     	 push {r7}
 284              	.LCFI24:
 285              	 .cfi_def_cfa_offset 4
 286              	 .cfi_offset 7,-4
 287 0002 83B0     	 sub sp,sp,#12
 288              	.LCFI25:
 289              	 .cfi_def_cfa_offset 16
 290 0004 00AF     	 add r7,sp,#0
 291              	.LCFI26:
 292              	 .cfi_def_cfa_register 7
 223:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 293              	 .loc 2 223 0
 294 0006 0B4B     	 ldr r3,.L19
 295 0008 93F83C31 	 ldrb r3,[r3,#316]
 296 000c 1A46     	 mov r2,r3
 297 000e 2C23     	 movs r3,#44
 298 0010 03FB02F3 	 mul r3,r3,r2
 299 0014 074A     	 ldr r2,.L19
 300 0016 1344     	 add r3,r3,r2
 301 0018 0433     	 adds r3,r3,#4
 302 001a 7B60     	 str r3,[r7,#4]
 224:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 		return ep->Address & ENDPOINT_DIR_MASK;
 303              	 .loc 2 224 0
 304 001c 7B68     	 ldr r3,[r7,#4]
 305 001e 1B78     	 ldrb r3,[r3]
 306 0020 23F07F03 	 bic r3,r3,#127
 307 0024 DBB2     	 uxtb r3,r3
 225:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	}
 308              	 .loc 2 225 0
 309 0026 1846     	 mov r0,r3
 310 0028 0C37     	 adds r7,r7,#12
 311              	.LCFI27:
 312              	 .cfi_def_cfa_offset 4
 313 002a BD46     	 mov sp,r7
 314              	.LCFI28:
 315              	 .cfi_def_cfa_register 13
 316              	 
 317 002c 5DF8047B 	 ldr r7,[sp],#4
 318              	.LCFI29:
 319              	 .cfi_restore 7
 320              	 .cfi_def_cfa_offset 0
 321 0030 7047     	 bx lr
 322              	.L20:
 323 0032 00BF     	 .align 2
 324              	.L19:
 325 0034 00000000 	 .word device
 326              	 .cfi_endproc
 327              	.LFE172:
 329              	 .section .text.Endpoint_IsStalled,"ax",%progbits
 330              	 .align 2
 331              	 .thumb
 332              	 .thumb_func
 334              	Endpoint_IsStalled:
 335              	.LFB176:
 226:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 
 227:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	/** Indicates the number of bytes currently stored in the current endpoint's
 228:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  selected bank.
 229:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *
 230:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  \ingroup Group_EndpointRW_AVR8
 231:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *
 232:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  \return Total number of bytes in the currently selected Endpoint's FIFO
 233:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  buffer.
 234:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 */
 235:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	static inline uint16_t Endpoint_BytesInEndpoint(void);
 236:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	static inline uint16_t Endpoint_BytesInEndpoint(void)
 237:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	{
 238:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 239:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 		if (ep->Direction)
 240:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 			return (uint16_t)(ep->InBytesAvailable);
 241:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 		else
 242:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 			return (uint16_t)(ep->OutBytesAvailable);
 243:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	}
 244:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 
 245:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	/** Acknowledges an OUT packet to the host on the currently selected
 246:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 * endpoint, freeing up the endpoint for the next packet and switching to
 247:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 * the alternative endpoint bank if double banked.
 248:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *
 249:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  \ingroup Group_EndpointPacketManagement_AVR8
 250:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 */
 251:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	void Endpoint_ClearOUT(void);
 252:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 
 253:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	/** Sends an IN packet to the host on the currently selected endpoint,
 254:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 * freeing up the endpoint for the next packet and switching to the
 255:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 * alternative endpoint bank if double banked.
 256:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *
 257:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  \ingroup Group_EndpointPacketManagement_AVR8
 258:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 */
 259:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	void Endpoint_ClearIN(void);
 260:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 
 261:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	/** Determines if the currently selected endpoint may be read from (if data
 262:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 * is waiting in the endpoint bank and the endpoint is an OUT direction, or
 263:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 * if the bank is not yet full if the endpoint is an IN direction). This
 264:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 * function will return false if an error has occurred in the endpoint, if
 265:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 * the endpoint is an OUT direction and no packet (or an empty packet) has
 266:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 * been received, or if the endpoint is an IN direction and the endpoint
 267:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 * bank is full.
 268:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *
 269:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  \ingroup Group_EndpointPacketManagement
 270:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *
 271:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  \return Boolean \c true if the currently selected endpoint may be read
 272:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  from or written to, depending on its direction.
 273:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 */
 274:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	bool Endpoint_IsReadWriteAllowed(void);
 275:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 
 276:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	/** Stalls the current endpoint, indicating to the host that a logical
 277:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 * problem occurred with the indicated endpoint and that the current
 278:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 * transfer sequence should be aborted. This provides a way for devices to
 279:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 * indicate invalid commands to the host so that the current transfer can be
 280:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  aborted and the host can begin its own recovery sequence.
 281:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *
 282:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  The currently selected endpoint remains stalled until either the
 283:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  \ref Endpoint_ClearStall() macro is called, or the host issues a CLEAR
 284:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  FEATURE request to the device for the currently selected endpoint.
 285:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *
 286:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  \ingroup Group_EndpointPacketManagement
 287:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 */
 288:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	static inline void Endpoint_StallTransaction(void);
 289:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	static inline void Endpoint_StallTransaction(void)
 290:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	{
 291:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 		device.Endpoints[device.CurrentEndpoint].IsHalted = 1;
 292:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 		device.Driver->EndpointStall(device.CurrentDirection |
 293:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 										device.CurrentEndpoint,1);
 294:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	}
 295:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 
 296:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	/** Clears the STALL condition on the currently selected endpoint.
 297:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *
 298:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  \ingroup Group_EndpointPacketManagement_AVR8
 299:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 */
 300:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	static inline void Endpoint_ClearStall(void);
 301:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	static inline void Endpoint_ClearStall(void)
 302:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	{
 303:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 		device.Endpoints[device.CurrentEndpoint].IsHalted = 0;
 304:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 		device.Driver->EndpointStall(device.CurrentDirection |
 305:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 											device.CurrentEndpoint,0);
 306:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	}
 307:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 
 308:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	/** Determines if the currently selected endpoint is stalled, \c false
 309:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 * otherwise.
 310:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *
 311:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  \ingroup Group_EndpointPacketManagement
 312:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *
 313:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  \return Boolean \c true if the currently selected endpoint is stalled,
 314:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 *  \c false otherwise.
 315:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	 */
 316:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	static inline bool Endpoint_IsStalled(void);
 317:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	static inline bool Endpoint_IsStalled(void)
 318:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	{
 336              	 .loc 2 318 0
 337              	 .cfi_startproc
 338              	 
 339              	 
 340              	 
 341 0000 80B4     	 push {r7}
 342              	.LCFI30:
 343              	 .cfi_def_cfa_offset 4
 344              	 .cfi_offset 7,-4
 345 0002 83B0     	 sub sp,sp,#12
 346              	.LCFI31:
 347              	 .cfi_def_cfa_offset 16
 348 0004 00AF     	 add r7,sp,#0
 349              	.LCFI32:
 350              	 .cfi_def_cfa_register 7
 319:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 		bool status = false;
 351              	 .loc 2 319 0
 352 0006 0023     	 movs r3,#0
 353 0008 FB71     	 strb r3,[r7,#7]
 320:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 		if(device.Endpoints[device.CurrentEndpoint].IsHalted == 1)
 354              	 .loc 2 320 0
 355 000a 0C4B     	 ldr r3,.L24
 356 000c 93F83C31 	 ldrb r3,[r3,#316]
 357 0010 1946     	 mov r1,r3
 358 0012 0A4A     	 ldr r2,.L24
 359 0014 2C23     	 movs r3,#44
 360 0016 03FB01F3 	 mul r3,r3,r1
 361 001a 1344     	 add r3,r3,r2
 362 001c 9B68     	 ldr r3,[r3,#8]
 363 001e 9B08     	 lsrs r3,r3,#2
 364 0020 03F00103 	 and r3,r3,#1
 365 0024 DBB2     	 uxtb r3,r3
 366 0026 012B     	 cmp r3,#1
 367 0028 01D1     	 bne .L22
 321:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 		{
 322:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 			status = true;
 368              	 .loc 2 322 0
 369 002a 0123     	 movs r3,#1
 370 002c FB71     	 strb r3,[r7,#7]
 371              	.L22:
 323:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 		}
 324:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 		return status;
 372              	 .loc 2 324 0
 373 002e FB79     	 ldrb r3,[r7,#7]
 325:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.h **** 	}
 374              	 .loc 2 325 0
 375 0030 1846     	 mov r0,r3
 376 0032 0C37     	 adds r7,r7,#12
 377              	.LCFI33:
 378              	 .cfi_def_cfa_offset 4
 379 0034 BD46     	 mov sp,r7
 380              	.LCFI34:
 381              	 .cfi_def_cfa_register 13
 382              	 
 383 0036 5DF8047B 	 ldr r7,[sp],#4
 384              	.LCFI35:
 385              	 .cfi_restore 7
 386              	 .cfi_def_cfa_offset 0
 387 003a 7047     	 bx lr
 388              	.L25:
 389              	 .align 2
 390              	.L24:
 391 003c 00000000 	 .word device
 392              	 .cfi_endproc
 393              	.LFE176:
 395              	 .section .text.USB_Device_GetFrameNumber,"ax",%progbits
 396              	 .align 2
 397              	 .thumb
 398              	 .thumb_func
 400              	USB_Device_GetFrameNumber:
 401              	.LFB179:
 402              	 .file 3 "../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h"
   1:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h **** /**
   2:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  * @file usbd_device_xmc4000.h
   3:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  * @date 2015-06-20 
   4:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  * NOTE:
   5:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  * This file is generated by DAVE. Any manual modification done to this file will be lost when the 
   6:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  *
   7:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  * @cond
   8:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  **************************************************************************************************
   9:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  * The USB core driver for XMC4000 family of controllers. It does the USB protocol handling.
  10:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  *
  11:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  * Copyright (c) 2015, Infineon Technologies AG
  12:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  * All rights reserved.                        
  13:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  *                                             
  14:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  15:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  * following conditions are met:   
  16:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  *                                                                              
  17:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  18:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  *   disclaimer.                        
  19:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  * 
  20:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  21:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  *   following disclaimer in the documentation and/or other materials provided with the distributio
  22:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  *                         
  23:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  24:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  *   products derived from this software without specific prior written permission. 
  25:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  *                                             
  26:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  27:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  28:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  29:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  30:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  31:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  32:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.    
  33:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  *                                                                              
  34:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  35:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  * with Infineon Technologies AG (dave@infineon.com).        
  36:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  **************************************************************************************************
  37:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  *
  38:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  * Change History
  39:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  * --------------
  40:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  *
  41:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  * 2015-02-16:
  42:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  *     - Initial version.      
  43:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  * 2015-06-20:
  44:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  *     - Updated the file header.
  45:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  *     
  46:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  * @endcond 
  47:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  *
  48:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  */
  49:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h **** /*
  50:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****   Copyright 2014  Dean Camera (dean [at] fourwalledcubicle [dot] com)
  51:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h **** 
  52:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****   Permission to use, copy, modify, distribute, and sell this
  53:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****   software and its documentation for any purpose is hereby granted
  54:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****   without fee, provided that the above copyright notice appear in
  55:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****   all copies and that both that the copyright notice and this
  56:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****   permission notice and warranty disclaimer appear in supporting
  57:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****   documentation, and that the name of the author not be used in
  58:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****   advertising or publicity pertaining to distribution of the
  59:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****   software without specific, written prior permission.
  60:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h **** 
  61:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****   The author disclaims all warranties with regard to this
  62:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****   software, including all implied warranties of merchantability
  63:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****   and fitness.  In no event shall the author be liable for any
  64:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****   special, indirect or consequential damages or any damages
  65:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****   whatsoever resulting from loss of use, data or profits, whether
  66:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****   in an action of contract, negligence or other tortious action,
  67:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****   arising out of or in connection with the use or performance of
  68:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****   this software.
  69:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h **** */
  70:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h **** 
  71:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h **** #ifndef USBD_DEVICE_XMC4000_H
  72:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h **** #define USBD_DEVICE_XMC4000_H
  73:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h **** 
  74:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h **** #include "../../common/common.h"
  75:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h **** #include "../../../usbd.h"
  76:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h **** /* Enable C linkage for C++ Compilers: */
  77:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h **** #if defined(__cplusplus)
  78:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h **** 	extern "C" {
  79:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h **** #endif
  80:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h **** 
  81:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h **** /** Returns the current USB frame number, when in device mode. Every millisecond
  82:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  *  the USB bus is active (i.e. enumerated to a host)
  83:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  *  the frame number is incremented by one.
  84:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  *
  85:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  *  \return Current USB frame number from the USB controller.
  86:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h ****  */
  87:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h **** static inline uint16_t USB_Device_GetFrameNumber(void);
  88:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h **** static inline uint16_t USB_Device_GetFrameNumber() {
 403              	 .loc 3 88 0
 404              	 .cfi_startproc
 405              	 
 406              	 
 407 0000 80B5     	 push {r7,lr}
 408              	.LCFI36:
 409              	 .cfi_def_cfa_offset 8
 410              	 .cfi_offset 7,-8
 411              	 .cfi_offset 14,-4
 412 0002 00AF     	 add r7,sp,#0
 413              	.LCFI37:
 414              	 .cfi_def_cfa_register 7
  89:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h **** 	return device.Driver->GetFrameNumber();
 415              	 .loc 3 89 0
 416 0004 034B     	 ldr r3,.L28
 417 0006 1B68     	 ldr r3,[r3]
 418 0008 9B6B     	 ldr r3,[r3,#56]
 419 000a 9847     	 blx r3
 420 000c 0346     	 mov r3,r0
  90:../Dave/Generated/USBD/usb/core/xmc4000/.././xmc4000/usbd_device_xmc4000.h **** }
 421              	 .loc 3 90 0
 422 000e 1846     	 mov r0,r3
 423 0010 80BD     	 pop {r7,pc}
 424              	.L29:
 425 0012 00BF     	 .align 2
 426              	.L28:
 427 0014 00000000 	 .word device
 428              	 .cfi_endproc
 429              	.LFE179:
 431              	 .section .text.Endpoint_WaitUntilReady,"ax",%progbits
 432              	 .align 2
 433              	 .global Endpoint_WaitUntilReady
 434              	 .thumb
 435              	 .thumb_func
 437              	Endpoint_WaitUntilReady:
 438              	.LFB180:
 439              	 .file 4 "../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c"
   1:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** /**
   2:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  * @file usbd_endpoint_xmc4000.c
   3:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  * @date 2015-06-20 
   4:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  * NOTE:
   5:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  * This file is generated by DAVE. Any manual modification done to this file will be lost when the 
   6:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  *
   7:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  * @cond
   8:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  **************************************************************************************************
   9:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  * The USB core driver for XMC4000 family of controllers. It does the USB protocol handling.
  10:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  *
  11:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  * Copyright (c) 2015, Infineon Technologies AG
  12:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  * All rights reserved.                        
  13:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  *                                             
  14:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  15:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  * following conditions are met:   
  16:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  *                                                                              
  17:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  18:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  *   disclaimer.                        
  19:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  * 
  20:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  21:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  *   following disclaimer in the documentation and/or other materials provided with the distributio
  22:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  *                         
  23:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  24:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  *   products derived from this software without specific prior written permission. 
  25:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  *                                             
  26:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  27:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  28:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  29:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  30:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  31:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  32:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.    
  33:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  *                                                                              
  34:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  35:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  * with Infineon Technologies AG (dave@infineon.com).        
  36:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  **************************************************************************************************
  37:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  *
  38:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  * Change History
  39:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  * --------------
  40:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  *
  41:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  * 2015-02-16:
  42:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  *     - Initial version.      
  43:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  * 2015-06-20:
  44:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  *     - Updated the file header.
  45:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  *     
  46:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  * @endcond 
  47:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  *
  48:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****  */
  49:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** /*
  50:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****   Copyright 2014  Dean Camera (dean [at] fourwalledcubicle [dot] com)
  51:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 
  52:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****   Permission to use, copy, modify, distribute, and sell this
  53:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****   software and its documentation for any purpose is hereby granted
  54:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****   without fee, provided that the above copyright notice appear in
  55:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****   all copies and that both that the copyright notice and this
  56:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****   permission notice and warranty disclaimer appear in supporting
  57:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****   documentation, and that the name of the author not be used in
  58:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****   advertising or publicity pertaining to distribution of the
  59:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****   software without specific, written prior permission.
  60:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 
  61:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****   The author disclaims all warranties with regard to this
  62:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****   software, including all implied warranties of merchantability
  63:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****   and fitness.  In no event shall the author be liable for any
  64:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****   special, indirect or consequential damages or any damages
  65:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****   whatsoever resulting from loss of use, data or profits, whether
  66:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****   in an action of contract, negligence or other tortious action,
  67:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****   arising out of or in connection with the use or performance of
  68:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c ****   this software.
  69:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** */
  70:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 
  71:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** #include "usbd_endpoint_xmc4000.h"
  72:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** #include "../endpoint.h"
  73:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** #include "../device.h"
  74:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** #include "../usb_task.h"
  75:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** #include "../usb_controller.h"
  76:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 
  77:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 
  78:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** #define USB_STREAM_TIMEOUT_MS 100
  79:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 
  80:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 
  81:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** uint8_t Endpoint_WaitUntilReady(void)
  82:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** {
 440              	 .loc 4 82 0
 441              	 .cfi_startproc
 442              	 
 443              	 
 444 0000 80B5     	 push {r7,lr}
 445              	.LCFI38:
 446              	 .cfi_def_cfa_offset 8
 447              	 .cfi_offset 7,-8
 448              	 .cfi_offset 14,-4
 449 0002 82B0     	 sub sp,sp,#8
 450              	.LCFI39:
 451              	 .cfi_def_cfa_offset 16
 452 0004 00AF     	 add r7,sp,#0
 453              	.LCFI40:
 454              	 .cfi_def_cfa_register 7
  83:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	#if (USB_STREAM_TIMEOUT_MS < 0xFF)
  84:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	uint8_t  TimeoutMSRem = USB_STREAM_TIMEOUT_MS;
 455              	 .loc 4 84 0
 456 0006 6423     	 movs r3,#100
 457 0008 FB71     	 strb r3,[r7,#7]
  85:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	#else
  86:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	uint16_t TimeoutMSRem = USB_STREAM_TIMEOUT_MS;
  87:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	#endif
  88:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 
  89:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	uint16_t PreviousFrameNumber = USB_Device_GetFrameNumber();
 458              	 .loc 4 89 0
 459 000a FFF7FEFF 	 bl USB_Device_GetFrameNumber
 460 000e 0346     	 mov r3,r0
 461 0010 BB80     	 strh r3,[r7,#4]
 462              	.L38:
 463              	.LBB2:
  90:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 
  91:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	for (;;)
  92:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	{
  93:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		if (Endpoint_GetEndpointDirection() == ENDPOINT_DIR_IN)
 464              	 .loc 4 93 0
 465 0012 FFF7FEFF 	 bl Endpoint_GetEndpointDirection
 466 0016 0346     	 mov r3,r0
 467 0018 802B     	 cmp r3,#128
 468 001a 06D1     	 bne .L31
  94:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		{
  95:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 			if (Endpoint_IsINReady())
 469              	 .loc 4 95 0
 470 001c FFF7FEFF 	 bl Endpoint_IsINReady
 471 0020 0346     	 mov r3,r0
 472 0022 002B     	 cmp r3,#0
 473 0024 08D0     	 beq .L32
  96:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 			{
  97:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 			  return ENDPOINT_READYWAIT_NoError;
 474              	 .loc 4 97 0
 475 0026 0023     	 movs r3,#0
 476 0028 2CE0     	 b .L33
 477              	.L31:
  98:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 			}
  99:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		}
 100:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		else
 101:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		{
 102:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 			if (Endpoint_IsOUTReceived())
 478              	 .loc 4 102 0
 479 002a FFF7FEFF 	 bl Endpoint_IsOUTReceived
 480 002e 0346     	 mov r3,r0
 481 0030 002B     	 cmp r3,#0
 482 0032 01D0     	 beq .L32
 103:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 			{
 104:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 			  return ENDPOINT_READYWAIT_NoError;
 483              	 .loc 4 104 0
 484 0034 0023     	 movs r3,#0
 485 0036 25E0     	 b .L33
 486              	.L32:
 105:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 			}
 106:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		}
 107:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 
 108:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		uint8_t USB_DeviceState_LCL = USB_DeviceState;
 487              	 .loc 4 108 0
 488 0038 144B     	 ldr r3,.L39
 489 003a 1B78     	 ldrb r3,[r3]
 490 003c FB70     	 strb r3,[r7,#3]
 109:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 
 110:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		if (USB_DeviceState_LCL == DEVICE_STATE_Unattached)
 491              	 .loc 4 110 0
 492 003e FB78     	 ldrb r3,[r7,#3]
 493 0040 002B     	 cmp r3,#0
 494 0042 01D1     	 bne .L34
 111:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		{
 112:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		  return ENDPOINT_READYWAIT_DeviceDisconnected;
 495              	 .loc 4 112 0
 496 0044 0223     	 movs r3,#2
 497 0046 1DE0     	 b .L33
 498              	.L34:
 113:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		}
 114:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
 499              	 .loc 4 114 0
 500 0048 FB78     	 ldrb r3,[r7,#3]
 501 004a 052B     	 cmp r3,#5
 502 004c 01D1     	 bne .L35
 115:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		{
 116:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		  return ENDPOINT_READYWAIT_BusSuspended;
 503              	 .loc 4 116 0
 504 004e 0323     	 movs r3,#3
 505 0050 18E0     	 b .L33
 506              	.L35:
 117:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		}
 118:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		else if (Endpoint_IsStalled())
 507              	 .loc 4 118 0
 508 0052 FFF7FEFF 	 bl Endpoint_IsStalled
 509 0056 0346     	 mov r3,r0
 510 0058 002B     	 cmp r3,#0
 511 005a 01D0     	 beq .L36
 119:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		{
 120:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		  return ENDPOINT_READYWAIT_EndpointStalled;
 512              	 .loc 4 120 0
 513 005c 0123     	 movs r3,#1
 514 005e 11E0     	 b .L33
 515              	.L36:
 121:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		}
 122:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 
 123:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		uint16_t CurrentFrameNumber = USB_Device_GetFrameNumber();
 516              	 .loc 4 123 0
 517 0060 FFF7FEFF 	 bl USB_Device_GetFrameNumber
 518 0064 0346     	 mov r3,r0
 519 0066 3B80     	 strh r3,[r7]
 124:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 
 125:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		if (CurrentFrameNumber != PreviousFrameNumber)
 520              	 .loc 4 125 0
 521 0068 3A88     	 ldrh r2,[r7]
 522 006a BB88     	 ldrh r3,[r7,#4]
 523 006c 9A42     	 cmp r2,r3
 524 006e 08D0     	 beq .L37
 126:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		{
 127:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 			PreviousFrameNumber = CurrentFrameNumber;
 525              	 .loc 4 127 0
 526 0070 3B88     	 ldrh r3,[r7]
 527 0072 BB80     	 strh r3,[r7,#4]
 128:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 
 129:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 			if (!(TimeoutMSRem--))
 528              	 .loc 4 129 0
 529 0074 FB79     	 ldrb r3,[r7,#7]
 530 0076 5A1E     	 subs r2,r3,#1
 531 0078 FA71     	 strb r2,[r7,#7]
 532 007a 002B     	 cmp r3,#0
 533 007c 01D1     	 bne .L37
 130:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 			{
 131:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 			  return ENDPOINT_READYWAIT_Timeout;
 534              	 .loc 4 131 0
 535 007e 0423     	 movs r3,#4
 536 0080 00E0     	 b .L33
 537              	.L37:
 538              	.LBE2:
 132:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 			}
 133:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		}
 134:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	}
 539              	 .loc 4 134 0
 540 0082 C6E7     	 b .L38
 541              	.L33:
 135:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** }
 542              	 .loc 4 135 0
 543 0084 1846     	 mov r0,r3
 544 0086 0837     	 adds r7,r7,#8
 545              	.LCFI41:
 546              	 .cfi_def_cfa_offset 8
 547 0088 BD46     	 mov sp,r7
 548              	.LCFI42:
 549              	 .cfi_def_cfa_register 13
 550              	 
 551 008a 80BD     	 pop {r7,pc}
 552              	.L40:
 553              	 .align 2
 554              	.L39:
 555 008c 00000000 	 .word USB_DeviceState
 556              	 .cfi_endproc
 557              	.LFE180:
 559              	 .section .text.Endpoint_ClearOUT,"ax",%progbits
 560              	 .align 2
 561              	 .global Endpoint_ClearOUT
 562              	 .thumb
 563              	 .thumb_func
 565              	Endpoint_ClearOUT:
 566              	.LFB181:
 136:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 
 137:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** void Endpoint_ClearOUT(void) 
 138:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** {
 567              	 .loc 4 138 0
 568              	 .cfi_startproc
 569              	 
 570              	 
 571 0000 80B5     	 push {r7,lr}
 572              	.LCFI43:
 573              	 .cfi_def_cfa_offset 8
 574              	 .cfi_offset 7,-8
 575              	 .cfi_offset 14,-4
 576 0002 82B0     	 sub sp,sp,#8
 577              	.LCFI44:
 578              	 .cfi_def_cfa_offset 16
 579 0004 00AF     	 add r7,sp,#0
 580              	.LCFI45:
 581              	 .cfi_def_cfa_register 7
 139:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 582              	 .loc 4 139 0
 583 0006 244B     	 ldr r3,.L44
 584 0008 93F83C31 	 ldrb r3,[r3,#316]
 585 000c 1A46     	 mov r2,r3
 586 000e 2C23     	 movs r3,#44
 587 0010 03FB02F3 	 mul r3,r3,r2
 588 0014 204A     	 ldr r2,.L44
 589 0016 1344     	 add r3,r3,r2
 590 0018 0433     	 adds r3,r3,#4
 591 001a 7B60     	 str r3,[r7,#4]
 140:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	/* if we have data left which isn't read yet, we leave this routine to
 141:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	 * not override it */
 142:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	if (ep->IsEnabled == 0)
 592              	 .loc 4 142 0
 593 001c 7B68     	 ldr r3,[r7,#4]
 594 001e 5B68     	 ldr r3,[r3,#4]
 595 0020 5B08     	 lsrs r3,r3,#1
 596 0022 03F00103 	 and r3,r3,#1
 597 0026 DBB2     	 uxtb r3,r3
 598 0028 002B     	 cmp r3,#0
 599 002a 00D1     	 bne .L42
 143:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	{
 144:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		return;
 600              	 .loc 4 144 0
 601 002c 30E0     	 b .L41
 602              	.L42:
 145:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	}
 146:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	/* First Check whether we have data in the driver */
 147:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	ep->OutBytesAvailable = device.Driver->EndpointRead(ep->Address,ep->OutBuffer,ep->OutBufferLength)
 603              	 .loc 4 147 0
 604 002e 1A4B     	 ldr r3,.L44
 605 0030 1B68     	 ldr r3,[r3]
 606 0032 DB6A     	 ldr r3,[r3,#44]
 607 0034 7A68     	 ldr r2,[r7,#4]
 608 0036 1078     	 ldrb r0,[r2]
 609 0038 7A68     	 ldr r2,[r7,#4]
 610 003a 1169     	 ldr r1,[r2,#16]
 611 003c 7A68     	 ldr r2,[r7,#4]
 612 003e 5269     	 ldr r2,[r2,#20]
 613 0040 9847     	 blx r3
 614 0042 0346     	 mov r3,r0
 615 0044 1A46     	 mov r2,r3
 616 0046 7B68     	 ldr r3,[r7,#4]
 617 0048 9A60     	 str r2,[r3,#8]
 148:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	ep->OutOffset = 0;
 618              	 .loc 4 148 0
 619 004a 7B68     	 ldr r3,[r7,#4]
 620 004c 0022     	 movs r2,#0
 621 004e DA60     	 str r2,[r3,#12]
 149:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	/* If we didn't request new data and all data has been read, request new */
 150:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	if (!ep->OutInUse && !ep->OutBytesAvailable) 
 622              	 .loc 4 150 0
 623 0050 7B68     	 ldr r3,[r7,#4]
 624 0052 5B68     	 ldr r3,[r3,#4]
 625 0054 DB08     	 lsrs r3,r3,#3
 626 0056 03F00103 	 and r3,r3,#1
 627 005a DBB2     	 uxtb r3,r3
 628 005c 002B     	 cmp r3,#0
 629 005e 17D1     	 bne .L41
 630              	 .loc 4 150 0 is_stmt 0 discriminator 1
 631 0060 7B68     	 ldr r3,[r7,#4]
 632 0062 9B68     	 ldr r3,[r3,#8]
 633 0064 002B     	 cmp r3,#0
 634 0066 13D1     	 bne .L41
 151:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	{
 152:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		ep->OutInUse = true;
 635              	 .loc 4 152 0 is_stmt 1
 636 0068 7A68     	 ldr r2,[r7,#4]
 637 006a 9388     	 ldrh r3,[r2,#4]
 638 006c 43F00803 	 orr r3,r3,#8
 639 0070 9380     	 strh r3,[r2,#4]
 153:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		ep->IsOutRecieved = 0;
 640              	 .loc 4 153 0
 641 0072 7A68     	 ldr r2,[r7,#4]
 642 0074 9388     	 ldrh r3,[r2,#4]
 643 0076 6FF34513 	 bfc r3,#5,#1
 644 007a 9380     	 strh r3,[r2,#4]
 154:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		device.Driver->EndpointReadStart(ep->Address,ep->OutBufferLength);
 645              	 .loc 4 154 0
 646 007c 064B     	 ldr r3,.L44
 647 007e 1B68     	 ldr r3,[r3]
 648 0080 9B6A     	 ldr r3,[r3,#40]
 649 0082 7A68     	 ldr r2,[r7,#4]
 650 0084 1178     	 ldrb r1,[r2]
 651 0086 7A68     	 ldr r2,[r7,#4]
 652 0088 5269     	 ldr r2,[r2,#20]
 653 008a 0846     	 mov r0,r1
 654 008c 1146     	 mov r1,r2
 655 008e 9847     	 blx r3
 656              	.L41:
 155:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	}
 156:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** }
 657              	 .loc 4 156 0
 658 0090 0837     	 adds r7,r7,#8
 659              	.LCFI46:
 660              	 .cfi_def_cfa_offset 8
 661 0092 BD46     	 mov sp,r7
 662              	.LCFI47:
 663              	 .cfi_def_cfa_register 13
 664              	 
 665 0094 80BD     	 pop {r7,pc}
 666              	.L45:
 667 0096 00BF     	 .align 2
 668              	.L44:
 669 0098 00000000 	 .word device
 670              	 .cfi_endproc
 671              	.LFE181:
 673              	 .section .text.Endpoint_ClearIN,"ax",%progbits
 674              	 .align 2
 675              	 .global Endpoint_ClearIN
 676              	 .thumb
 677              	 .thumb_func
 679              	Endpoint_ClearIN:
 680              	.LFB182:
 157:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 
 158:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** void Endpoint_ClearIN(void)
 159:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** {
 681              	 .loc 4 159 0
 682              	 .cfi_startproc
 683              	 
 684              	 
 685 0000 80B5     	 push {r7,lr}
 686              	.LCFI48:
 687              	 .cfi_def_cfa_offset 8
 688              	 .cfi_offset 7,-8
 689              	 .cfi_offset 14,-4
 690 0002 82B0     	 sub sp,sp,#8
 691              	.LCFI49:
 692              	 .cfi_def_cfa_offset 16
 693 0004 00AF     	 add r7,sp,#0
 694              	.LCFI50:
 695              	 .cfi_def_cfa_register 7
 160:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 696              	 .loc 4 160 0
 697 0006 264B     	 ldr r3,.L50
 698 0008 93F83C31 	 ldrb r3,[r3,#316]
 699 000c 1A46     	 mov r2,r3
 700 000e 2C23     	 movs r3,#44
 701 0010 03FB02F3 	 mul r3,r3,r2
 702 0014 224A     	 ldr r2,.L50
 703 0016 1344     	 add r3,r3,r2
 704 0018 0433     	 adds r3,r3,#4
 705 001a 7B60     	 str r3,[r7,#4]
 161:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	int32_t data_count;
 162:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	/* don't clear if in use or not enabled */
 163:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	if (ep->InInUse == 1 || ep->IsEnabled == 0)
 706              	 .loc 4 163 0
 707 001c 7B68     	 ldr r3,[r7,#4]
 708 001e 5B68     	 ldr r3,[r3,#4]
 709 0020 1B09     	 lsrs r3,r3,#4
 710 0022 03F00103 	 and r3,r3,#1
 711 0026 DBB2     	 uxtb r3,r3
 712 0028 012B     	 cmp r3,#1
 713 002a 07D0     	 beq .L47
 714              	 .loc 4 163 0 is_stmt 0 discriminator 1
 715 002c 7B68     	 ldr r3,[r7,#4]
 716 002e 5B68     	 ldr r3,[r3,#4]
 717 0030 5B08     	 lsrs r3,r3,#1
 718 0032 03F00103 	 and r3,r3,#1
 719 0036 DBB2     	 uxtb r3,r3
 720 0038 002B     	 cmp r3,#0
 721 003a 00D1     	 bne .L48
 722              	.L47:
 164:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		return;
 723              	 .loc 4 164 0 is_stmt 1
 724 003c 2CE0     	 b .L46
 725              	.L48:
 165:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	ep->InInUse = true;
 726              	 .loc 4 165 0
 727 003e 7A68     	 ldr r2,[r7,#4]
 728 0040 9388     	 ldrh r3,[r2,#4]
 729 0042 43F01003 	 orr r3,r3,#16
 730 0046 9380     	 strh r3,[r2,#4]
 166:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	/* store transfer information to loop over, if underlying is smaller */
 167:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	ep->InDataBuffer = ep->InBuffer;
 731              	 .loc 4 167 0
 732 0048 7B68     	 ldr r3,[r7,#4]
 733 004a DA69     	 ldr r2,[r3,#28]
 734 004c 7B68     	 ldr r3,[r7,#4]
 735 004e 9A62     	 str r2,[r3,#40]
 168:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	ep->InDataLeft = ep->InBytesAvailable;
 736              	 .loc 4 168 0
 737 0050 7B68     	 ldr r3,[r7,#4]
 738 0052 9A69     	 ldr r2,[r3,#24]
 739 0054 7B68     	 ldr r3,[r7,#4]
 740 0056 5A62     	 str r2,[r3,#36]
 169:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	ep->InBytesAvailable = 0;
 741              	 .loc 4 169 0
 742 0058 7B68     	 ldr r3,[r7,#4]
 743 005a 0022     	 movs r2,#0
 744 005c 9A61     	 str r2,[r3,#24]
 170:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	/* make next 3 operations atomic. Do not get interrupted.*/
 171:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	NVIC_DisableIRQ(USB0_0_IRQn);
 745              	 .loc 4 171 0
 746 005e 6B20     	 movs r0,#107
 747 0060 FFF7FEFF 	 bl NVIC_DisableIRQ
 172:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	data_count = device.Driver->EndpointWrite(ep->Address,
 748              	 .loc 4 172 0
 749 0064 0E4B     	 ldr r3,.L50
 750 0066 1B68     	 ldr r3,[r3]
 751 0068 1B6B     	 ldr r3,[r3,#48]
 752 006a 7A68     	 ldr r2,[r7,#4]
 753 006c 1078     	 ldrb r0,[r2]
 173:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 			ep->InDataBuffer,ep->InDataLeft);
 754              	 .loc 4 173 0
 755 006e 7A68     	 ldr r2,[r7,#4]
 756 0070 916A     	 ldr r1,[r2,#40]
 172:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	data_count = device.Driver->EndpointWrite(ep->Address,
 757              	 .loc 4 172 0
 758 0072 7A68     	 ldr r2,[r7,#4]
 759 0074 526A     	 ldr r2,[r2,#36]
 760 0076 9847     	 blx r3
 761 0078 3860     	 str r0,[r7]
 174:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	ep->InDataBuffer += data_count;
 762              	 .loc 4 174 0
 763 007a 7B68     	 ldr r3,[r7,#4]
 764 007c 9A6A     	 ldr r2,[r3,#40]
 765 007e 3B68     	 ldr r3,[r7]
 766 0080 1A44     	 add r2,r2,r3
 767 0082 7B68     	 ldr r3,[r7,#4]
 768 0084 9A62     	 str r2,[r3,#40]
 175:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	ep->InDataLeft -= data_count;
 769              	 .loc 4 175 0
 770 0086 7B68     	 ldr r3,[r7,#4]
 771 0088 5A6A     	 ldr r2,[r3,#36]
 772 008a 3B68     	 ldr r3,[r7]
 773 008c D21A     	 subs r2,r2,r3
 774 008e 7B68     	 ldr r3,[r7,#4]
 775 0090 5A62     	 str r2,[r3,#36]
 176:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	NVIC_EnableIRQ(USB0_0_IRQn);
 776              	 .loc 4 176 0
 777 0092 6B20     	 movs r0,#107
 778 0094 FFF7FEFF 	 bl NVIC_EnableIRQ
 779              	.L46:
 177:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 
 178:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** }
 780              	 .loc 4 178 0
 781 0098 0837     	 adds r7,r7,#8
 782              	.LCFI51:
 783              	 .cfi_def_cfa_offset 8
 784 009a BD46     	 mov sp,r7
 785              	.LCFI52:
 786              	 .cfi_def_cfa_register 13
 787              	 
 788 009c 80BD     	 pop {r7,pc}
 789              	.L51:
 790 009e 00BF     	 .align 2
 791              	.L50:
 792 00a0 00000000 	 .word device
 793              	 .cfi_endproc
 794              	.LFE182:
 796              	 .section .text.Endpoint_IsReadWriteAllowed,"ax",%progbits
 797              	 .align 2
 798              	 .global Endpoint_IsReadWriteAllowed
 799              	 .thumb
 800              	 .thumb_func
 802              	Endpoint_IsReadWriteAllowed:
 803              	.LFB183:
 179:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 
 180:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** bool Endpoint_IsReadWriteAllowed() {
 804              	 .loc 4 180 0
 805              	 .cfi_startproc
 806              	 
 807              	 
 808              	 
 809 0000 80B4     	 push {r7}
 810              	.LCFI53:
 811              	 .cfi_def_cfa_offset 4
 812              	 .cfi_offset 7,-4
 813 0002 83B0     	 sub sp,sp,#12
 814              	.LCFI54:
 815              	 .cfi_def_cfa_offset 16
 816 0004 00AF     	 add r7,sp,#0
 817              	.LCFI55:
 818              	 .cfi_def_cfa_register 7
 181:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 819              	 .loc 4 181 0
 820 0006 164B     	 ldr r3,.L56
 821 0008 93F83C31 	 ldrb r3,[r3,#316]
 822 000c 1A46     	 mov r2,r3
 823 000e 2C23     	 movs r3,#44
 824 0010 03FB02F3 	 mul r3,r3,r2
 825 0014 124A     	 ldr r2,.L56
 826 0016 1344     	 add r3,r3,r2
 827 0018 0433     	 adds r3,r3,#4
 828 001a 3B60     	 str r3,[r7]
 182:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	bool Retval = false;
 829              	 .loc 4 182 0
 830 001c 0023     	 movs r3,#0
 831 001e FB71     	 strb r3,[r7,#7]
 183:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 
 184:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	if(EndPoint->Direction)
 832              	 .loc 4 184 0
 833 0020 3B68     	 ldr r3,[r7]
 834 0022 1B78     	 ldrb r3,[r3]
 835 0024 23F07F03 	 bic r3,r3,#127
 836 0028 DBB2     	 uxtb r3,r3
 837 002a 002B     	 cmp r3,#0
 838 002c 09D0     	 beq .L53
 185:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	{
 186:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		Retval = (EndPoint->InBytesAvailable < EndPoint->InBufferLength)
 839              	 .loc 4 186 0
 840 002e 3B68     	 ldr r3,[r7]
 841 0030 9A69     	 ldr r2,[r3,#24]
 842 0032 3B68     	 ldr r3,[r7]
 843 0034 1B6A     	 ldr r3,[r3,#32]
 844 0036 9A42     	 cmp r2,r3
 845 0038 34BF     	 ite cc
 846 003a 0123     	 movcc r3,#1
 847 003c 0023     	 movcs r3,#0
 848 003e FB71     	 strb r3,[r7,#7]
 849 0040 06E0     	 b .L54
 850              	.L53:
 187:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 														? true : false;
 188:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	}
 189:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	else
 190:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	{
 191:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		Retval = (EndPoint->OutBytesAvailable > 0) ? true : false;
 851              	 .loc 4 191 0
 852 0042 3B68     	 ldr r3,[r7]
 853 0044 9B68     	 ldr r3,[r3,#8]
 854 0046 002B     	 cmp r3,#0
 855 0048 14BF     	 ite ne
 856 004a 0123     	 movne r3,#1
 857 004c 0023     	 moveq r3,#0
 858 004e FB71     	 strb r3,[r7,#7]
 859              	.L54:
 192:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	}
 193:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	return Retval;
 860              	 .loc 4 193 0
 861 0050 FB79     	 ldrb r3,[r7,#7]
 194:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** }
 862              	 .loc 4 194 0
 863 0052 1846     	 mov r0,r3
 864 0054 0C37     	 adds r7,r7,#12
 865              	.LCFI56:
 866              	 .cfi_def_cfa_offset 4
 867 0056 BD46     	 mov sp,r7
 868              	.LCFI57:
 869              	 .cfi_def_cfa_register 13
 870              	 
 871 0058 5DF8047B 	 ldr r7,[sp],#4
 872              	.LCFI58:
 873              	 .cfi_restore 7
 874              	 .cfi_def_cfa_offset 0
 875 005c 7047     	 bx lr
 876              	.L57:
 877 005e 00BF     	 .align 2
 878              	.L56:
 879 0060 00000000 	 .word device
 880              	 .cfi_endproc
 881              	.LFE183:
 883              	 .section .text.Endpoint_Write_8,"ax",%progbits
 884              	 .align 2
 885              	 .global Endpoint_Write_8
 886              	 .thumb
 887              	 .thumb_func
 889              	Endpoint_Write_8:
 890              	.LFB184:
 195:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 
 196:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** void Endpoint_Write_8(const uint8_t Data) {
 891              	 .loc 4 196 0
 892              	 .cfi_startproc
 893              	 
 894              	 
 895              	 
 896 0000 80B4     	 push {r7}
 897              	.LCFI59:
 898              	 .cfi_def_cfa_offset 4
 899              	 .cfi_offset 7,-4
 900 0002 85B0     	 sub sp,sp,#20
 901              	.LCFI60:
 902              	 .cfi_def_cfa_offset 24
 903 0004 00AF     	 add r7,sp,#0
 904              	.LCFI61:
 905              	 .cfi_def_cfa_register 7
 906 0006 0346     	 mov r3,r0
 907 0008 FB71     	 strb r3,[r7,#7]
 197:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 908              	 .loc 4 197 0
 909 000a 164B     	 ldr r3,.L61
 910 000c 93F83C31 	 ldrb r3,[r3,#316]
 911 0010 1A46     	 mov r2,r3
 912 0012 2C23     	 movs r3,#44
 913 0014 03FB02F3 	 mul r3,r3,r2
 914 0018 124A     	 ldr r2,.L61
 915 001a 1344     	 add r3,r3,r2
 916 001c 0433     	 adds r3,r3,#4
 917 001e BB60     	 str r3,[r7,#8]
 198:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	bool Success = false;
 918              	 .loc 4 198 0
 919 0020 0023     	 movs r3,#0
 920 0022 FB73     	 strb r3,[r7,#15]
 921              	.L60:
 199:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 
 200:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	 do
 201:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	  {
 202:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	    if(EndPoint->InBytesAvailable < EndPoint->InBufferLength)
 922              	 .loc 4 202 0
 923 0024 BB68     	 ldr r3,[r7,#8]
 924 0026 9A69     	 ldr r2,[r3,#24]
 925 0028 BB68     	 ldr r3,[r7,#8]
 926 002a 1B6A     	 ldr r3,[r3,#32]
 927 002c 9A42     	 cmp r2,r3
 928 002e 0DD2     	 bcs .L59
 203:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	    {
 204:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	      EndPoint->InBuffer[EndPoint->InBytesAvailable] = Data;
 929              	 .loc 4 204 0
 930 0030 BB68     	 ldr r3,[r7,#8]
 931 0032 DA69     	 ldr r2,[r3,#28]
 932 0034 BB68     	 ldr r3,[r7,#8]
 933 0036 9B69     	 ldr r3,[r3,#24]
 934 0038 1344     	 add r3,r3,r2
 935 003a FA79     	 ldrb r2,[r7,#7]
 936 003c 1A70     	 strb r2,[r3]
 205:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	      EndPoint->InBytesAvailable++;
 937              	 .loc 4 205 0
 938 003e BB68     	 ldr r3,[r7,#8]
 939 0040 9B69     	 ldr r3,[r3,#24]
 940 0042 5A1C     	 adds r2,r3,#1
 941 0044 BB68     	 ldr r3,[r7,#8]
 942 0046 9A61     	 str r2,[r3,#24]
 206:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 
 207:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	      Success = true;
 943              	 .loc 4 207 0
 944 0048 0123     	 movs r3,#1
 945 004a FB73     	 strb r3,[r7,#15]
 946              	.L59:
 208:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	    }
 209:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	  }while(!Success);
 947              	 .loc 4 209 0
 948 004c FB7B     	 ldrb r3,[r7,#15]
 949 004e 83F00103 	 eor r3,r3,#1
 950 0052 DBB2     	 uxtb r3,r3
 951 0054 002B     	 cmp r3,#0
 952 0056 E5D1     	 bne .L60
 210:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** }
 953              	 .loc 4 210 0
 954 0058 1437     	 adds r7,r7,#20
 955              	.LCFI62:
 956              	 .cfi_def_cfa_offset 4
 957 005a BD46     	 mov sp,r7
 958              	.LCFI63:
 959              	 .cfi_def_cfa_register 13
 960              	 
 961 005c 5DF8047B 	 ldr r7,[sp],#4
 962              	.LCFI64:
 963              	 .cfi_restore 7
 964              	 .cfi_def_cfa_offset 0
 965 0060 7047     	 bx lr
 966              	.L62:
 967 0062 00BF     	 .align 2
 968              	.L61:
 969 0064 00000000 	 .word device
 970              	 .cfi_endproc
 971              	.LFE184:
 973              	 .section .text.Endpoint_Read_8,"ax",%progbits
 974              	 .align 2
 975              	 .global Endpoint_Read_8
 976              	 .thumb
 977              	 .thumb_func
 979              	Endpoint_Read_8:
 980              	.LFB185:
 211:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 
 212:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** uint8_t Endpoint_Read_8() {
 981              	 .loc 4 212 0
 982              	 .cfi_startproc
 983              	 
 984              	 
 985              	 
 986 0000 80B4     	 push {r7}
 987              	.LCFI65:
 988              	 .cfi_def_cfa_offset 4
 989              	 .cfi_offset 7,-4
 990 0002 83B0     	 sub sp,sp,#12
 991              	.LCFI66:
 992              	 .cfi_def_cfa_offset 16
 993 0004 00AF     	 add r7,sp,#0
 994              	.LCFI67:
 995              	 .cfi_def_cfa_register 7
 213:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 996              	 .loc 4 213 0
 997 0006 194B     	 ldr r3,.L67
 998 0008 93F83C31 	 ldrb r3,[r3,#316]
 999 000c 1A46     	 mov r2,r3
 1000 000e 2C23     	 movs r3,#44
 1001 0010 03FB02F3 	 mul r3,r3,r2
 1002 0014 154A     	 ldr r2,.L67
 1003 0016 1344     	 add r3,r3,r2
 1004 0018 0433     	 adds r3,r3,#4
 1005 001a 3B60     	 str r3,[r7]
 214:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	bool Success = false;
 1006              	 .loc 4 214 0
 1007 001c 0023     	 movs r3,#0
 1008 001e FB71     	 strb r3,[r7,#7]
 215:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	uint8_t data = 0;
 1009              	 .loc 4 215 0
 1010 0020 0023     	 movs r3,#0
 1011 0022 BB71     	 strb r3,[r7,#6]
 1012              	.L65:
 216:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 
 217:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	 do
 218:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	  {
 219:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		if(EndPoint->OutBytesAvailable > 0)
 1013              	 .loc 4 219 0
 1014 0024 3B68     	 ldr r3,[r7]
 1015 0026 9B68     	 ldr r3,[r3,#8]
 1016 0028 002B     	 cmp r3,#0
 1017 002a 12D0     	 beq .L64
 220:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		{
 221:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		  data = EndPoint->OutBuffer[EndPoint->OutOffset];
 1018              	 .loc 4 221 0
 1019 002c 3B68     	 ldr r3,[r7]
 1020 002e 1A69     	 ldr r2,[r3,#16]
 1021 0030 3B68     	 ldr r3,[r7]
 1022 0032 DB68     	 ldr r3,[r3,#12]
 1023 0034 1344     	 add r3,r3,r2
 1024 0036 1B78     	 ldrb r3,[r3]
 1025 0038 BB71     	 strb r3,[r7,#6]
 222:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		  EndPoint->OutOffset++;
 1026              	 .loc 4 222 0
 1027 003a 3B68     	 ldr r3,[r7]
 1028 003c DB68     	 ldr r3,[r3,#12]
 1029 003e 5A1C     	 adds r2,r3,#1
 1030 0040 3B68     	 ldr r3,[r7]
 1031 0042 DA60     	 str r2,[r3,#12]
 223:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		  EndPoint->OutBytesAvailable--;
 1032              	 .loc 4 223 0
 1033 0044 3B68     	 ldr r3,[r7]
 1034 0046 9B68     	 ldr r3,[r3,#8]
 1035 0048 5A1E     	 subs r2,r3,#1
 1036 004a 3B68     	 ldr r3,[r7]
 1037 004c 9A60     	 str r2,[r3,#8]
 224:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 
 225:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		  Success = true;
 1038              	 .loc 4 225 0
 1039 004e 0123     	 movs r3,#1
 1040 0050 FB71     	 strb r3,[r7,#7]
 1041              	.L64:
 226:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		}
 227:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	  }while(!Success);
 1042              	 .loc 4 227 0
 1043 0052 FB79     	 ldrb r3,[r7,#7]
 1044 0054 83F00103 	 eor r3,r3,#1
 1045 0058 DBB2     	 uxtb r3,r3
 1046 005a 002B     	 cmp r3,#0
 1047 005c E2D1     	 bne .L65
 228:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	 return data;
 1048              	 .loc 4 228 0
 1049 005e BB79     	 ldrb r3,[r7,#6]
 229:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** }
 1050              	 .loc 4 229 0
 1051 0060 1846     	 mov r0,r3
 1052 0062 0C37     	 adds r7,r7,#12
 1053              	.LCFI68:
 1054              	 .cfi_def_cfa_offset 4
 1055 0064 BD46     	 mov sp,r7
 1056              	.LCFI69:
 1057              	 .cfi_def_cfa_register 13
 1058              	 
 1059 0066 5DF8047B 	 ldr r7,[sp],#4
 1060              	.LCFI70:
 1061              	 .cfi_restore 7
 1062              	 .cfi_def_cfa_offset 0
 1063 006a 7047     	 bx lr
 1064              	.L68:
 1065              	 .align 2
 1066              	.L67:
 1067 006c 00000000 	 .word device
 1068              	 .cfi_endproc
 1069              	.LFE185:
 1071              	 .section .text.Endpoint_Write_32_LE,"ax",%progbits
 1072              	 .align 2
 1073              	 .global Endpoint_Write_32_LE
 1074              	 .thumb
 1075              	 .thumb_func
 1077              	Endpoint_Write_32_LE:
 1078              	.LFB186:
 230:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 
 231:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** void Endpoint_Write_32_LE(const uint32_t Data) {
 1079              	 .loc 4 231 0
 1080              	 .cfi_startproc
 1081              	 
 1082              	 
 1083              	 
 1084 0000 80B4     	 push {r7}
 1085              	.LCFI71:
 1086              	 .cfi_def_cfa_offset 4
 1087              	 .cfi_offset 7,-4
 1088 0002 85B0     	 sub sp,sp,#20
 1089              	.LCFI72:
 1090              	 .cfi_def_cfa_offset 24
 1091 0004 00AF     	 add r7,sp,#0
 1092              	.LCFI73:
 1093              	 .cfi_def_cfa_register 7
 1094 0006 7860     	 str r0,[r7,#4]
 232:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 1095              	 .loc 4 232 0
 1096 0008 164B     	 ldr r3,.L72
 1097 000a 93F83C31 	 ldrb r3,[r3,#316]
 1098 000e 1A46     	 mov r2,r3
 1099 0010 2C23     	 movs r3,#44
 1100 0012 03FB02F3 	 mul r3,r3,r2
 1101 0016 134A     	 ldr r2,.L72
 1102 0018 1344     	 add r3,r3,r2
 1103 001a 0433     	 adds r3,r3,#4
 1104 001c BB60     	 str r3,[r7,#8]
 233:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	bool Success = false;
 1105              	 .loc 4 233 0
 1106 001e 0023     	 movs r3,#0
 1107 0020 FB73     	 strb r3,[r7,#15]
 1108              	.L71:
 234:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 
 235:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	do {
 236:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		if(EndPoint->InBytesAvailable < (EndPoint->InBufferLength - 3)) {
 1109              	 .loc 4 236 0
 1110 0022 BB68     	 ldr r3,[r7,#8]
 1111 0024 9A69     	 ldr r2,[r3,#24]
 1112 0026 BB68     	 ldr r3,[r7,#8]
 1113 0028 1B6A     	 ldr r3,[r3,#32]
 1114 002a 033B     	 subs r3,r3,#3
 1115 002c 9A42     	 cmp r2,r3
 1116 002e 0DD2     	 bcs .L70
 237:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 			*(uint32_t*)(EndPoint->InBuffer + EndPoint->InBytesAvailable) =
 1117              	 .loc 4 237 0
 1118 0030 BB68     	 ldr r3,[r7,#8]
 1119 0032 DA69     	 ldr r2,[r3,#28]
 1120 0034 BB68     	 ldr r3,[r7,#8]
 1121 0036 9B69     	 ldr r3,[r3,#24]
 1122 0038 1344     	 add r3,r3,r2
 1123 003a 7A68     	 ldr r2,[r7,#4]
 1124 003c 1A60     	 str r2,[r3]
 238:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 																		Data;
 239:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 			EndPoint->InBytesAvailable+=4;
 1125              	 .loc 4 239 0
 1126 003e BB68     	 ldr r3,[r7,#8]
 1127 0040 9B69     	 ldr r3,[r3,#24]
 1128 0042 1A1D     	 adds r2,r3,#4
 1129 0044 BB68     	 ldr r3,[r7,#8]
 1130 0046 9A61     	 str r2,[r3,#24]
 240:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 
 241:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 			Success = true;
 1131              	 .loc 4 241 0
 1132 0048 0123     	 movs r3,#1
 1133 004a FB73     	 strb r3,[r7,#15]
 1134              	.L70:
 242:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		}
 243:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	}while(!Success);
 1135              	 .loc 4 243 0
 1136 004c FB7B     	 ldrb r3,[r7,#15]
 1137 004e 83F00103 	 eor r3,r3,#1
 1138 0052 DBB2     	 uxtb r3,r3
 1139 0054 002B     	 cmp r3,#0
 1140 0056 E4D1     	 bne .L71
 244:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** }
 1141              	 .loc 4 244 0
 1142 0058 1437     	 adds r7,r7,#20
 1143              	.LCFI74:
 1144              	 .cfi_def_cfa_offset 4
 1145 005a BD46     	 mov sp,r7
 1146              	.LCFI75:
 1147              	 .cfi_def_cfa_register 13
 1148              	 
 1149 005c 5DF8047B 	 ldr r7,[sp],#4
 1150              	.LCFI76:
 1151              	 .cfi_restore 7
 1152              	 .cfi_def_cfa_offset 0
 1153 0060 7047     	 bx lr
 1154              	.L73:
 1155 0062 00BF     	 .align 2
 1156              	.L72:
 1157 0064 00000000 	 .word device
 1158              	 .cfi_endproc
 1159              	.LFE186:
 1161              	 .section .text.Endpoint_Read_32_LE,"ax",%progbits
 1162              	 .align 2
 1163              	 .global Endpoint_Read_32_LE
 1164              	 .thumb
 1165              	 .thumb_func
 1167              	Endpoint_Read_32_LE:
 1168              	.LFB187:
 245:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 
 246:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** uint32_t Endpoint_Read_32_LE() {
 1169              	 .loc 4 246 0
 1170              	 .cfi_startproc
 1171              	 
 1172              	 
 1173              	 
 1174 0000 80B4     	 push {r7}
 1175              	.LCFI77:
 1176              	 .cfi_def_cfa_offset 4
 1177              	 .cfi_offset 7,-4
 1178 0002 85B0     	 sub sp,sp,#20
 1179              	.LCFI78:
 1180              	 .cfi_def_cfa_offset 24
 1181 0004 00AF     	 add r7,sp,#0
 1182              	.LCFI79:
 1183              	 .cfi_def_cfa_register 7
 247:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 1184              	 .loc 4 247 0
 1185 0006 194B     	 ldr r3,.L78
 1186 0008 93F83C31 	 ldrb r3,[r3,#316]
 1187 000c 1A46     	 mov r2,r3
 1188 000e 2C23     	 movs r3,#44
 1189 0010 03FB02F3 	 mul r3,r3,r2
 1190 0014 154A     	 ldr r2,.L78
 1191 0016 1344     	 add r3,r3,r2
 1192 0018 0433     	 adds r3,r3,#4
 1193 001a 7B60     	 str r3,[r7,#4]
 248:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	bool Success = false;
 1194              	 .loc 4 248 0
 1195 001c 0023     	 movs r3,#0
 1196 001e FB73     	 strb r3,[r7,#15]
 249:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	uint32_t data = 0;
 1197              	 .loc 4 249 0
 1198 0020 0023     	 movs r3,#0
 1199 0022 BB60     	 str r3,[r7,#8]
 1200              	.L76:
 250:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 
 251:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	do {
 252:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		if(EndPoint->OutBytesAvailable > 3) {
 1201              	 .loc 4 252 0
 1202 0024 7B68     	 ldr r3,[r7,#4]
 1203 0026 9B68     	 ldr r3,[r3,#8]
 1204 0028 032B     	 cmp r3,#3
 1205 002a 12D9     	 bls .L75
 253:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 			data = *(uint32_t*)(EndPoint->OutBuffer + EndPoint->OutOffset);
 1206              	 .loc 4 253 0
 1207 002c 7B68     	 ldr r3,[r7,#4]
 1208 002e 1A69     	 ldr r2,[r3,#16]
 1209 0030 7B68     	 ldr r3,[r7,#4]
 1210 0032 DB68     	 ldr r3,[r3,#12]
 1211 0034 1344     	 add r3,r3,r2
 1212 0036 1B68     	 ldr r3,[r3]
 1213 0038 BB60     	 str r3,[r7,#8]
 254:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 			EndPoint->OutOffset+=4;
 1214              	 .loc 4 254 0
 1215 003a 7B68     	 ldr r3,[r7,#4]
 1216 003c DB68     	 ldr r3,[r3,#12]
 1217 003e 1A1D     	 adds r2,r3,#4
 1218 0040 7B68     	 ldr r3,[r7,#4]
 1219 0042 DA60     	 str r2,[r3,#12]
 255:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 			EndPoint->OutBytesAvailable-=4;
 1220              	 .loc 4 255 0
 1221 0044 7B68     	 ldr r3,[r7,#4]
 1222 0046 9B68     	 ldr r3,[r3,#8]
 1223 0048 1A1F     	 subs r2,r3,#4
 1224 004a 7B68     	 ldr r3,[r7,#4]
 1225 004c 9A60     	 str r2,[r3,#8]
 256:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 
 257:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 			Success = true;
 1226              	 .loc 4 257 0
 1227 004e 0123     	 movs r3,#1
 1228 0050 FB73     	 strb r3,[r7,#15]
 1229              	.L75:
 258:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		}
 259:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	} while(!Success);
 1230              	 .loc 4 259 0
 1231 0052 FB7B     	 ldrb r3,[r7,#15]
 1232 0054 83F00103 	 eor r3,r3,#1
 1233 0058 DBB2     	 uxtb r3,r3
 1234 005a 002B     	 cmp r3,#0
 1235 005c E2D1     	 bne .L76
 260:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	return data;
 1236              	 .loc 4 260 0
 1237 005e BB68     	 ldr r3,[r7,#8]
 261:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** }
 1238              	 .loc 4 261 0
 1239 0060 1846     	 mov r0,r3
 1240 0062 1437     	 adds r7,r7,#20
 1241              	.LCFI80:
 1242              	 .cfi_def_cfa_offset 4
 1243 0064 BD46     	 mov sp,r7
 1244              	.LCFI81:
 1245              	 .cfi_def_cfa_register 13
 1246              	 
 1247 0066 5DF8047B 	 ldr r7,[sp],#4
 1248              	.LCFI82:
 1249              	 .cfi_restore 7
 1250              	 .cfi_def_cfa_offset 0
 1251 006a 7047     	 bx lr
 1252              	.L79:
 1253              	 .align 2
 1254              	.L78:
 1255 006c 00000000 	 .word device
 1256              	 .cfi_endproc
 1257              	.LFE187:
 1259              	 .section .text.Endpoint_ConfigureEndpointTable,"ax",%progbits
 1260              	 .align 2
 1261              	 .global Endpoint_ConfigureEndpointTable
 1262              	 .thumb
 1263              	 .thumb_func
 1265              	Endpoint_ConfigureEndpointTable:
 1266              	.LFB188:
 262:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 
 263:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** bool Endpoint_ConfigureEndpointTable(const USB_Endpoint_Table_t* const Table,
 264:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 			                                     const uint8_t Entries) {
 1267              	 .loc 4 264 0
 1268              	 .cfi_startproc
 1269              	 
 1270              	 
 1271 0000 90B5     	 push {r4,r7,lr}
 1272              	.LCFI83:
 1273              	 .cfi_def_cfa_offset 12
 1274              	 .cfi_offset 4,-12
 1275              	 .cfi_offset 7,-8
 1276              	 .cfi_offset 14,-4
 1277 0002 85B0     	 sub sp,sp,#20
 1278              	.LCFI84:
 1279              	 .cfi_def_cfa_offset 32
 1280 0004 00AF     	 add r7,sp,#0
 1281              	.LCFI85:
 1282              	 .cfi_def_cfa_register 7
 1283 0006 7860     	 str r0,[r7,#4]
 1284 0008 0B46     	 mov r3,r1
 1285 000a FB70     	 strb r3,[r7,#3]
 265:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	uint8_t i;
 266:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	uint8_t Number;
 267:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	for (i=0;i<Entries;i++) {
 1286              	 .loc 4 267 0
 1287 000c 0023     	 movs r3,#0
 1288 000e FB73     	 strb r3,[r7,#15]
 1289 0010 92E0     	 b .L81
 1290              	.L85:
 268:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		Number = Table[i].Address & ENDPOINT_EPNUM_MASK;
 1291              	 .loc 4 268 0
 1292 0012 FA7B     	 ldrb r2,[r7,#15]
 1293 0014 1346     	 mov r3,r2
 1294 0016 5B00     	 lsls r3,r3,#1
 1295 0018 1344     	 add r3,r3,r2
 1296 001a 5B00     	 lsls r3,r3,#1
 1297 001c 1A46     	 mov r2,r3
 1298 001e 7B68     	 ldr r3,[r7,#4]
 1299 0020 1344     	 add r3,r3,r2
 1300 0022 1B78     	 ldrb r3,[r3]
 1301 0024 03F00F03 	 and r3,r3,#15
 1302 0028 BB73     	 strb r3,[r7,#14]
 269:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		/* Configure endpoint in device controller driver */
 270:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		if (device.Driver->EndpointConfigure(Table[i].Address,
 1303              	 .loc 4 270 0
 1304 002a 484B     	 ldr r3,.L86
 1305 002c 1B68     	 ldr r3,[r3]
 1306 002e DC69     	 ldr r4,[r3,#28]
 1307 0030 FA7B     	 ldrb r2,[r7,#15]
 1308 0032 1346     	 mov r3,r2
 1309 0034 5B00     	 lsls r3,r3,#1
 1310 0036 1344     	 add r3,r3,r2
 1311 0038 5B00     	 lsls r3,r3,#1
 1312 003a 1A46     	 mov r2,r3
 1313 003c 7B68     	 ldr r3,[r7,#4]
 1314 003e 1344     	 add r3,r3,r2
 1315 0040 1878     	 ldrb r0,[r3]
 271:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 				(XMC_USBD_ENDPOINT_TYPE_t)Table[i].Type,Table[i].Size) !=
 1316              	 .loc 4 271 0
 1317 0042 FA7B     	 ldrb r2,[r7,#15]
 1318 0044 1346     	 mov r3,r2
 1319 0046 5B00     	 lsls r3,r3,#1
 1320 0048 1344     	 add r3,r3,r2
 1321 004a 5B00     	 lsls r3,r3,#1
 1322 004c 1A46     	 mov r2,r3
 1323 004e 7B68     	 ldr r3,[r7,#4]
 1324 0050 1344     	 add r3,r3,r2
 1325 0052 1979     	 ldrb r1,[r3,#4]
 1326 0054 FA7B     	 ldrb r2,[r7,#15]
 1327 0056 1346     	 mov r3,r2
 1328 0058 5B00     	 lsls r3,r3,#1
 1329 005a 1344     	 add r3,r3,r2
 1330 005c 5B00     	 lsls r3,r3,#1
 1331 005e 1A46     	 mov r2,r3
 1332 0060 7B68     	 ldr r3,[r7,#4]
 1333 0062 1344     	 add r3,r3,r2
 270:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 				(XMC_USBD_ENDPOINT_TYPE_t)Table[i].Type,Table[i].Size) !=
 1334              	 .loc 4 270 0
 1335 0064 5B88     	 ldrh r3,[r3,#2]
 1336 0066 1A46     	 mov r2,r3
 1337 0068 A047     	 blx r4
 1338 006a 0346     	 mov r3,r0
 1339 006c 002B     	 cmp r3,#0
 1340 006e 01D0     	 beq .L82
 272:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 																XMC_USBD_STATUS_OK)
 273:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 			return false;
 1341              	 .loc 4 273 0
 1342 0070 0023     	 movs r3,#0
 1343 0072 67E0     	 b .L83
 1344              	.L82:
 274:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		/* Set device core values */
 275:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		device.Endpoints[Number].Address = Table[i].Address;
 1345              	 .loc 4 275 0
 1346 0074 B97B     	 ldrb r1,[r7,#14]
 1347 0076 FA7B     	 ldrb r2,[r7,#15]
 1348 0078 1346     	 mov r3,r2
 1349 007a 5B00     	 lsls r3,r3,#1
 1350 007c 1344     	 add r3,r3,r2
 1351 007e 5B00     	 lsls r3,r3,#1
 1352 0080 1A46     	 mov r2,r3
 1353 0082 7B68     	 ldr r3,[r7,#4]
 1354 0084 1344     	 add r3,r3,r2
 1355 0086 1878     	 ldrb r0,[r3]
 1356 0088 304A     	 ldr r2,.L86
 1357 008a 2C23     	 movs r3,#44
 1358 008c 03FB01F3 	 mul r3,r3,r1
 1359 0090 1344     	 add r3,r3,r2
 1360 0092 0246     	 mov r2,r0
 1361 0094 1A71     	 strb r2,[r3,#4]
 276:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		device.Endpoints[Number].MaxPacketSize = Table[i].Size;
 1362              	 .loc 4 276 0
 1363 0096 B87B     	 ldrb r0,[r7,#14]
 1364 0098 FA7B     	 ldrb r2,[r7,#15]
 1365 009a 1346     	 mov r3,r2
 1366 009c 5B00     	 lsls r3,r3,#1
 1367 009e 1344     	 add r3,r3,r2
 1368 00a0 5B00     	 lsls r3,r3,#1
 1369 00a2 1A46     	 mov r2,r3
 1370 00a4 7B68     	 ldr r3,[r7,#4]
 1371 00a6 1344     	 add r3,r3,r2
 1372 00a8 5B88     	 ldrh r3,[r3,#2]
 1373 00aa DBB2     	 uxtb r3,r3
 1374 00ac 03F07F03 	 and r3,r3,#127
 1375 00b0 D9B2     	 uxtb r1,r3
 1376 00b2 264A     	 ldr r2,.L86
 1377 00b4 2C23     	 movs r3,#44
 1378 00b6 03FB00F3 	 mul r3,r3,r0
 1379 00ba 1A44     	 add r2,r2,r3
 1380 00bc 1389     	 ldrh r3,[r2,#8]
 1381 00be 61F38C13 	 bfi r3,r1,#6,#7
 1382 00c2 1381     	 strh r3,[r2,#8]
 277:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		device.Endpoints[Number].IsConfigured = 1;
 1383              	 .loc 4 277 0
 1384 00c4 BB7B     	 ldrb r3,[r7,#14]
 1385 00c6 214A     	 ldr r2,.L86
 1386 00c8 2C21     	 movs r1,#44
 1387 00ca 01FB03F3 	 mul r3,r1,r3
 1388 00ce 1A44     	 add r2,r2,r3
 1389 00d0 137A     	 ldrb r3,[r2,#8]
 1390 00d2 43F00103 	 orr r3,r3,#1
 1391 00d6 1372     	 strb r3,[r2,#8]
 278:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		device.Endpoints[Number].IsEnabled = 1;
 1392              	 .loc 4 278 0
 1393 00d8 BB7B     	 ldrb r3,[r7,#14]
 1394 00da 1C4A     	 ldr r2,.L86
 1395 00dc 2C21     	 movs r1,#44
 1396 00de 01FB03F3 	 mul r3,r1,r3
 1397 00e2 1A44     	 add r2,r2,r3
 1398 00e4 1389     	 ldrh r3,[r2,#8]
 1399 00e6 43F00203 	 orr r3,r3,#2
 1400 00ea 1381     	 strh r3,[r2,#8]
 279:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		/* Start read for out endpoints */
 280:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		if (!(Table[i].Address & ENDPOINT_DIR_MASK))
 1401              	 .loc 4 280 0
 1402 00ec FA7B     	 ldrb r2,[r7,#15]
 1403 00ee 1346     	 mov r3,r2
 1404 00f0 5B00     	 lsls r3,r3,#1
 1405 00f2 1344     	 add r3,r3,r2
 1406 00f4 5B00     	 lsls r3,r3,#1
 1407 00f6 1A46     	 mov r2,r3
 1408 00f8 7B68     	 ldr r3,[r7,#4]
 1409 00fa 1344     	 add r3,r3,r2
 1410 00fc 1B78     	 ldrb r3,[r3]
 1411 00fe DBB2     	 uxtb r3,r3
 1412 0100 5BB2     	 sxtb r3,r3
 1413 0102 002B     	 cmp r3,#0
 1414 0104 15DB     	 blt .L84
 281:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 			device.Driver->EndpointReadStart(Table[i].Address,
 1415              	 .loc 4 281 0
 1416 0106 114B     	 ldr r3,.L86
 1417 0108 1B68     	 ldr r3,[r3]
 1418 010a 9C6A     	 ldr r4,[r3,#40]
 1419 010c FA7B     	 ldrb r2,[r7,#15]
 1420 010e 1346     	 mov r3,r2
 1421 0110 5B00     	 lsls r3,r3,#1
 1422 0112 1344     	 add r3,r3,r2
 1423 0114 5B00     	 lsls r3,r3,#1
 1424 0116 1A46     	 mov r2,r3
 1425 0118 7B68     	 ldr r3,[r7,#4]
 1426 011a 1344     	 add r3,r3,r2
 1427 011c 1878     	 ldrb r0,[r3]
 1428 011e BB7B     	 ldrb r3,[r7,#14]
 1429 0120 0A4A     	 ldr r2,.L86
 1430 0122 2C21     	 movs r1,#44
 1431 0124 01FB03F3 	 mul r3,r1,r3
 1432 0128 1344     	 add r3,r3,r2
 1433 012a 1033     	 adds r3,r3,#16
 1434 012c 9B68     	 ldr r3,[r3,#8]
 1435 012e 1946     	 mov r1,r3
 1436 0130 A047     	 blx r4
 1437              	.L84:
 267:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		Number = Table[i].Address & ENDPOINT_EPNUM_MASK;
 1438              	 .loc 4 267 0 discriminator 2
 1439 0132 FB7B     	 ldrb r3,[r7,#15]
 1440 0134 0133     	 adds r3,r3,#1
 1441 0136 FB73     	 strb r3,[r7,#15]
 1442              	.L81:
 267:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 		Number = Table[i].Address & ENDPOINT_EPNUM_MASK;
 1443              	 .loc 4 267 0 is_stmt 0 discriminator 1
 1444 0138 FA7B     	 ldrb r2,[r7,#15]
 1445 013a FB78     	 ldrb r3,[r7,#3]
 1446 013c 9A42     	 cmp r2,r3
 1447 013e FFF468AF 	 bcc .L85
 282:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 					device.Endpoints[Number].OutBufferLength);
 283:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	}
 284:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** 	return true;
 1448              	 .loc 4 284 0 is_stmt 1
 1449 0142 0123     	 movs r3,#1
 1450              	.L83:
 285:../Dave/Generated/USBD/usb/core/xmc4000/usbd_endpoint_xmc4000.c **** }
 1451              	 .loc 4 285 0
 1452 0144 1846     	 mov r0,r3
 1453 0146 1437     	 adds r7,r7,#20
 1454              	.LCFI86:
 1455              	 .cfi_def_cfa_offset 12
 1456 0148 BD46     	 mov sp,r7
 1457              	.LCFI87:
 1458              	 .cfi_def_cfa_register 13
 1459              	 
 1460 014a 90BD     	 pop {r4,r7,pc}
 1461              	.L87:
 1462              	 .align 2
 1463              	.L86:
 1464 014c 00000000 	 .word device
 1465              	 .cfi_endproc
 1466              	.LFE188:
 1468              	 .text
 1469              	.Letext0:
 1470              	 .file 5 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 1471              	 .file 6 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 1472              	 .file 7 "../Dave/Generated/USBD/usb/core/xmc4000/../endpoint.h"
 1473              	 .file 8 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Infineon/XMC4700_series/Include/XMC4700.h"
 1474              	 .file 9 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc_usbd_regs.h"
 1475              	 .file 10 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc_usbd.h"
 1476              	 .file 11 "../Dave/Generated/USBD/usb/core/xmc4000/../../../usbd.h"
 1477              	 .file 12 "../Dave/Generated/USBD/usb/core/xmc4000/../device.h"
 1478              	 .file 13 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Infineon/XMC4700_series/Include/system_XMC4700.h"
 1479              	 .file 14 "../Dave/Generated/USBD/usb/core/xmc4000/../../../usbd_extern.h"
 1480              	 .file 15 "../Dave/Generated/USBD/usb/core/xmc4000/../usb_task.h"
DEFINED SYMBOLS
                            *ABS*:00000000 usbd_endpoint_xmc4000.c
    {standard input}:20     .text.NVIC_EnableIRQ:00000000 $t
    {standard input}:24     .text.NVIC_EnableIRQ:00000000 NVIC_EnableIRQ
    {standard input}:69     .text.NVIC_EnableIRQ:0000002c $d
    {standard input}:74     .text.NVIC_DisableIRQ:00000000 $t
    {standard input}:78     .text.NVIC_DisableIRQ:00000000 NVIC_DisableIRQ
    {standard input}:123    .text.NVIC_DisableIRQ:00000030 $d
    {standard input}:128    .text.Endpoint_IsINReady:00000000 $t
    {standard input}:132    .text.Endpoint_IsINReady:00000000 Endpoint_IsINReady
    {standard input}:203    .text.Endpoint_IsINReady:00000054 $d
    {standard input}:208    .text.Endpoint_IsOUTReceived:00000000 $t
    {standard input}:212    .text.Endpoint_IsOUTReceived:00000000 Endpoint_IsOUTReceived
    {standard input}:267    .text.Endpoint_IsOUTReceived:00000040 $d
    {standard input}:272    .text.Endpoint_GetEndpointDirection:00000000 $t
    {standard input}:276    .text.Endpoint_GetEndpointDirection:00000000 Endpoint_GetEndpointDirection
    {standard input}:325    .text.Endpoint_GetEndpointDirection:00000034 $d
    {standard input}:330    .text.Endpoint_IsStalled:00000000 $t
    {standard input}:334    .text.Endpoint_IsStalled:00000000 Endpoint_IsStalled
    {standard input}:391    .text.Endpoint_IsStalled:0000003c $d
    {standard input}:396    .text.USB_Device_GetFrameNumber:00000000 $t
    {standard input}:400    .text.USB_Device_GetFrameNumber:00000000 USB_Device_GetFrameNumber
    {standard input}:427    .text.USB_Device_GetFrameNumber:00000014 $d
    {standard input}:432    .text.Endpoint_WaitUntilReady:00000000 $t
    {standard input}:437    .text.Endpoint_WaitUntilReady:00000000 Endpoint_WaitUntilReady
    {standard input}:555    .text.Endpoint_WaitUntilReady:0000008c $d
    {standard input}:560    .text.Endpoint_ClearOUT:00000000 $t
    {standard input}:565    .text.Endpoint_ClearOUT:00000000 Endpoint_ClearOUT
    {standard input}:669    .text.Endpoint_ClearOUT:00000098 $d
    {standard input}:674    .text.Endpoint_ClearIN:00000000 $t
    {standard input}:679    .text.Endpoint_ClearIN:00000000 Endpoint_ClearIN
    {standard input}:792    .text.Endpoint_ClearIN:000000a0 $d
    {standard input}:797    .text.Endpoint_IsReadWriteAllowed:00000000 $t
    {standard input}:802    .text.Endpoint_IsReadWriteAllowed:00000000 Endpoint_IsReadWriteAllowed
    {standard input}:879    .text.Endpoint_IsReadWriteAllowed:00000060 $d
    {standard input}:884    .text.Endpoint_Write_8:00000000 $t
    {standard input}:889    .text.Endpoint_Write_8:00000000 Endpoint_Write_8
    {standard input}:969    .text.Endpoint_Write_8:00000064 $d
    {standard input}:974    .text.Endpoint_Read_8:00000000 $t
    {standard input}:979    .text.Endpoint_Read_8:00000000 Endpoint_Read_8
    {standard input}:1067   .text.Endpoint_Read_8:0000006c $d
    {standard input}:1072   .text.Endpoint_Write_32_LE:00000000 $t
    {standard input}:1077   .text.Endpoint_Write_32_LE:00000000 Endpoint_Write_32_LE
    {standard input}:1157   .text.Endpoint_Write_32_LE:00000064 $d
    {standard input}:1162   .text.Endpoint_Read_32_LE:00000000 $t
    {standard input}:1167   .text.Endpoint_Read_32_LE:00000000 Endpoint_Read_32_LE
    {standard input}:1255   .text.Endpoint_Read_32_LE:0000006c $d
    {standard input}:1260   .text.Endpoint_ConfigureEndpointTable:00000000 $t
    {standard input}:1265   .text.Endpoint_ConfigureEndpointTable:00000000 Endpoint_ConfigureEndpointTable
    {standard input}:1464   .text.Endpoint_ConfigureEndpointTable:0000014c $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
device
USB_DeviceState
