
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7s100fgga676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s100'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s100'
INFO: [Device 21-403] Loading part xc7s100fgga676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10144 
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/bundles/mDOM_bsum_bundle/mDOM_bsum_bundle_inc.v:8]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/bundles/mDOM_bsum_bundle/mDOM_bsum_bundle_inc.v:17]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/bundles/mDOM_bsum_bundle/mDOM_bsum_bundle_inc.v:26]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/bundles/mDOM_bsum_bundle/mDOM_bsum_bundle_inc.v:29]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/bundles/mDOM_bsum_bundle/mDOM_bsum_bundle_inc.v:30]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 729.012 ; gain = 186.941
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:7]
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_ET bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_GT bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_LT bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_RUN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_DISCR_TRIG_POL bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_THRESH bound to: 12 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_DISC_TRIG_EN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_THRESH_TRIG_EN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_EXT_TRIG_EN bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_ET bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_GT bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_LT bound to: 2 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_RUN bound to: 3 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_DISCR_TRIG_POL bound to: 4 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_THRESH bound to: 5 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_DISC_TRIG_EN bound to: 17 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_THRESH_TRIG_EN bound to: 18 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_EXT_TRIG_EN bound to: 19 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_ET bound to: 0 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_GT bound to: 1 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_LT bound to: 2 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_RUN bound to: 3 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_DISCR_TRIG_POL bound to: 4 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_THRESH bound to: 16 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_DISC_TRIG_EN bound to: 17 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_THRESH_TRIG_EN bound to: 18 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_EXT_TRIG_EN bound to: 19 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE bound to: 20 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_CNST_CONF bound to: 12 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_TEST_CONF bound to: 12 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_POST_CONF bound to: 8 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_PRE_CONF bound to: 5 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_ARM bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_TRIG_MODE bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_CNST_RUN bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_CNST_CONF bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_TEST_CONF bound to: 12 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_POST_CONF bound to: 24 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_PRE_CONF bound to: 32 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_ARM bound to: 37 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_TRIG_MODE bound to: 38 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_CNST_RUN bound to: 39 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_CNST_CONF bound to: 11 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_TEST_CONF bound to: 23 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_POST_CONF bound to: 31 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_PRE_CONF bound to: 36 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_ARM bound to: 37 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_TRIG_MODE bound to: 38 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_CNST_RUN bound to: 39 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE bound to: 40 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_EVT_LTC bound to: 49 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_START_ADDR bound to: 11 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_STOP_ADDR bound to: 11 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_TRIG_SRC bound to: 2 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_CNST_RUN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_PRE_CONF bound to: 5 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_SYNC_RDY bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_BSUM bound to: 19 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_BSUM_LEN_SEL bound to: 3 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_BSUM_VALID bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_EVT_LTC bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_START_ADDR bound to: 49 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_STOP_ADDR bound to: 60 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_TRIG_SRC bound to: 71 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_CNST_RUN bound to: 73 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_PRE_CONF bound to: 74 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_SYNC_RDY bound to: 79 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_BSUM bound to: 80 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_BSUM_LEN_SEL bound to: 99 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_2_BSUM_VALID bound to: 102 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_EVT_LTC bound to: 48 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_START_ADDR bound to: 59 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_STOP_ADDR bound to: 70 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_TRIG_SRC bound to: 72 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_CNST_RUN bound to: 73 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_PRE_CONF bound to: 78 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_SYNC_RDY bound to: 79 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_BSUM bound to: 98 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_BSUM_LEN_SEL bound to: 101 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_2_BSUM_VALID bound to: 102 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_2 bound to: 103 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_PAUSE bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_PAUSE_OVERRIDE bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_SUM_LEN_SEL bound to: 3 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_PAUSE_LEN bound to: 16 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_DEV_LOW bound to: 12 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_DEV_HIGH bound to: 12 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_PAUSE bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_PAUSE_OVERRIDE bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_SUM_LEN_SEL bound to: 2 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_PAUSE_LEN bound to: 5 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_DEV_LOW bound to: 21 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_DEV_HIGH bound to: 33 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_PAUSE bound to: 0 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_PAUSE_OVERRIDE bound to: 1 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_SUM_LEN_SEL bound to: 4 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_PAUSE_LEN bound to: 20 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_DEV_LOW bound to: 32 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_DEV_HIGH bound to: 44 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE bound to: 45 - type: integer 
	Parameter FW_VNUM bound to: 16'b1111101011111010 
	Parameter CLK_SRC bound to: 1 - type: integer 
	Parameter N_CHANNELS bound to: 24 - type: integer 
	Parameter N_ADC_BITS bound to: 12 - type: integer 
	Parameter N_DISCR_BITS bound to: 8 - type: integer 
	Parameter P_WVB_ADR_WIDTH bound to: 11 - type: integer 
	Parameter P_LTC_WIDTH bound to: 49 - type: integer 
	Parameter P_HDR_WIDTH bound to: 103 - type: integer 
	Parameter P_FMT bound to: 1 - type: integer 
	Parameter DEFAULT_DELAY bound to: 5'b00000 
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33335]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33335]
INFO: [Synth 8-6157] synthesizing module 'lclk_adcclk_wiz' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-16124-LAPTOP-GBOUD091/realtime/lclk_adcclk_wiz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'lclk_adcclk_wiz' (2#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-16124-LAPTOP-GBOUD091/realtime/lclk_adcclk_wiz_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'idelay_discr_clk_wiz' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-16124-LAPTOP-GBOUD091/realtime/idelay_discr_clk_wiz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'idelay_discr_clk_wiz' (3#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-16124-LAPTOP-GBOUD091/realtime/idelay_discr_clk_wiz_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ddr3_idelay_clk_wiz' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-16124-LAPTOP-GBOUD091/realtime/ddr3_idelay_clk_wiz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ddr3_idelay_clk_wiz' (4#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-16124-LAPTOP-GBOUD091/realtime/ddr3_idelay_clk_wiz_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34933]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (5#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34933]
INFO: [Synth 8-6157] synthesizing module 'sync' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/sync/sync.v:5]
	Parameter P_DEFVAL bound to: 1'b0 
	Parameter P_NFF bound to: 2 - type: integer 
	Parameter NFF bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/sync/sync.v:22]
INFO: [Synth 8-6155] done synthesizing module 'sync' (6#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/sync/sync.v:5]
INFO: [Synth 8-6157] synthesizing module 'negedge_detector' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/negedge_detector/negedge_detector.v:5]
INFO: [Synth 8-6155] done synthesizing module 'negedge_detector' (7#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/negedge_detector/negedge_detector.v:5]
INFO: [Synth 8-6157] synthesizing module 'xdom' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/xdom/xdom.v:15]
	Parameter N_CHANNELS bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ft232r_proc_buffered' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/ft232r_proc_buffered/ft232r_proc_buffered.v:9]
INFO: [Synth 8-6157] synthesizing module 'ft232r_hs' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/ft232r_hs/ft232r_hs.v:17]
	Parameter P_CLK_FREQ_HZ bound to: 120000000 - type: integer 
	Parameter P_BAUD_RATE bound to: 3000000 - type: integer 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs232_ser' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/rs232_ser/rs232_ser.v:17]
	Parameter P_CLK_FREQ_HZ bound to: 120000000 - type: integer 
	Parameter P_BAUD_RATE bound to: 3000000 - type: integer 
	Parameter S_IDLE bound to: 2'b00 
	Parameter S_START bound to: 2'b01 
	Parameter S_SHIFT bound to: 2'b10 
	Parameter S_STOP bound to: 2'b11 
	Parameter LAUNCH_CNT_MAX bound to: 40 - type: integer 
	Parameter NBITS_LAUNCH_CNT bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/rs232_ser/rs232_ser.v:78]
INFO: [Synth 8-6155] done synthesizing module 'rs232_ser' (8#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/rs232_ser/rs232_ser.v:17]
INFO: [Synth 8-6157] synthesizing module 'posedge_detector' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/posedge_detector/posedge_detector.v:5]
INFO: [Synth 8-6155] done synthesizing module 'posedge_detector' (9#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/posedge_detector/posedge_detector.v:5]
INFO: [Synth 8-6157] synthesizing module 'rs232_des' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/rs232_des/rs232_des.v:16]
	Parameter P_CLK_FREQ_HZ bound to: 120000000 - type: integer 
	Parameter P_BAUD_RATE bound to: 3000000 - type: integer 
	Parameter S_IDLE bound to: 2'b00 
	Parameter S_START bound to: 2'b01 
	Parameter S_SHIFT bound to: 2'b10 
	Parameter S_STOP bound to: 2'b11 
	Parameter START_LATCH_CNT_MAX bound to: 20 - type: integer 
	Parameter SHIFT_LATCH_CNT_MAX bound to: 40 - type: integer 
	Parameter STOP_LATCH_CNT_MAX bound to: 40 - type: integer 
	Parameter NBITS_LATCH_CNT bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/rs232_des/rs232_des.v:78]
INFO: [Synth 8-6155] done synthesizing module 'rs232_des' (10#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/rs232_des/rs232_des.v:16]
INFO: [Synth 8-6155] done synthesizing module 'ft232r_hs' (11#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/ft232r_hs/ft232r_hs.v:17]
INFO: [Synth 8-6157] synthesizing module 'uart_proc_hs' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/uart_proc_hs/uart_proc_hs.v:16]
	Parameter P_TIMEOUT_CNT_MAX bound to: 120000000 - type: integer 
	Parameter L_HDR1 bound to: 8'b10001111 
	Parameter L_HDR0 bound to: 8'b11000111 
	Parameter L_SINGLE bound to: 8'b00000000 
	Parameter L_BURST bound to: 8'b10000000 
	Parameter L_WR bound to: 8'b00000001 
	Parameter L_RD bound to: 8'b00000010 
	Parameter L_ERR_CRC_WR bound to: 1 - type: integer 
	Parameter S_HDR1 bound to: 0 - type: integer 
	Parameter S_HDR0 bound to: 1 - type: integer 
	Parameter S_PID1 bound to: 2 - type: integer 
	Parameter S_PID0 bound to: 3 - type: integer 
	Parameter S_LEN1 bound to: 4 - type: integer 
	Parameter S_LEN0 bound to: 5 - type: integer 
	Parameter S_ADR1 bound to: 6 - type: integer 
	Parameter S_ADR0 bound to: 7 - type: integer 
	Parameter S_WR_DATA0 bound to: 8 - type: integer 
	Parameter S_WR_DATA1 bound to: 9 - type: integer 
	Parameter S_WR_WAIT bound to: 10 - type: integer 
	Parameter S_WR_CRC1 bound to: 11 - type: integer 
	Parameter S_WR_CRC0 bound to: 12 - type: integer 
	Parameter S_BWR_RDREQ bound to: 13 - type: integer 
	Parameter S_BWR_WAIT_0 bound to: 14 - type: integer 
	Parameter S_SWR_HS bound to: 15 - type: integer 
	Parameter S_BWR_HS bound to: 16 - type: integer 
	Parameter S_RD_HS bound to: 17 - type: integer 
	Parameter S_RD_DATA1 bound to: 18 - type: integer 
	Parameter S_RD_DATA0 bound to: 19 - type: integer 
	Parameter S_RD_WAIT bound to: 20 - type: integer 
	Parameter S_RD_CRC1 bound to: 21 - type: integer 
	Parameter S_RD_CRC0 bound to: 22 - type: integer 
	Parameter S_BWR_BUF_CLR bound to: 23 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'crc' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/crc16_8b_parallel/crc16_8b_parallel.v:14]
INFO: [Synth 8-6155] done synthesizing module 'crc' (12#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/crc16_8b_parallel/crc16_8b_parallel.v:14]
INFO: [Synth 8-6157] synthesizing module 'err_mngr' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/err_mngr/err_mngr.v:11]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_HANDSHAKE bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/err_mngr/err_mngr.v:56]
INFO: [Synth 8-6155] done synthesizing module 'err_mngr' (13#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/err_mngr/err_mngr.v:11]
WARNING: [Synth 8-6014] Unused sequential element n_burst_reg was removed.  [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/uart_proc_hs/uart_proc_hs.v:222]
WARNING: [Synth 8-6014] Unused sequential element err_reg was removed.  [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/uart_proc_hs/uart_proc_hs.v:223]
INFO: [Synth 8-6155] done synthesizing module 'uart_proc_hs' (14#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/uart_proc_hs/uart_proc_hs.v:16]
INFO: [Synth 8-6157] synthesizing module 'FIFO_2048_32' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-16124-LAPTOP-GBOUD091/realtime/FIFO_2048_32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_2048_32' (15#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-16124-LAPTOP-GBOUD091/realtime/FIFO_2048_32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ft232r_proc_buffered' (16#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/ft232r_proc_buffered/ft232r_proc_buffered.v:9]
INFO: [Synth 8-6157] synthesizing module 'crs_master' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/crs_master/crs_master.v:16]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_BWR_BUF_EMPTY bound to: 1 - type: integer 
	Parameter S_BWR_WAIT_0 bound to: 2 - type: integer 
	Parameter S_BWR_WRITE bound to: 3 - type: integer 
	Parameter S_ACK bound to: 4 - type: integer 
	Parameter S_RD_WAIT bound to: 5 - type: integer 
	Parameter L_RD_WAIT_CNT_MAX bound to: 2 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'i_buf_wr_data_reg' and it is trimmed from '32' to '28' bits. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/crs_master/crs_master.v:163]
INFO: [Synth 8-6155] done synthesizing module 'crs_master' (17#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/crs_master/crs_master.v:16]
INFO: [Synth 8-6157] synthesizing module 'mDOM_trig_bundle_fan_in' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/bundles/mDOM_trig_bundle/mDOM_trig_bundle_fan_in.v:1]
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_ET bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_GT bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_LT bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_RUN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_DISCR_TRIG_POL bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_THRESH bound to: 12 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_DISC_TRIG_EN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_THRESH_TRIG_EN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_EXT_TRIG_EN bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_ET bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_GT bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_LT bound to: 2 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_RUN bound to: 3 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_DISCR_TRIG_POL bound to: 4 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_THRESH bound to: 5 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_DISC_TRIG_EN bound to: 17 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_THRESH_TRIG_EN bound to: 18 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_EXT_TRIG_EN bound to: 19 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_ET bound to: 0 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_GT bound to: 1 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_LT bound to: 2 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_RUN bound to: 3 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_DISCR_TRIG_POL bound to: 4 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_THRESH bound to: 16 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_DISC_TRIG_EN bound to: 17 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_THRESH_TRIG_EN bound to: 18 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_EXT_TRIG_EN bound to: 19 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mDOM_trig_bundle_fan_in' (18#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/bundles/mDOM_trig_bundle/mDOM_trig_bundle_fan_in.v:1]
INFO: [Synth 8-6157] synthesizing module 'mDOM_wvb_conf_bundle_fan_in' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/bundles/mDOM_wvb_conf_bundle/mDOM_wvb_conf_bundle_fan_in.v:1]
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_CNST_CONF bound to: 12 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_TEST_CONF bound to: 12 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_POST_CONF bound to: 8 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_PRE_CONF bound to: 5 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_ARM bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_TRIG_MODE bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_CNST_RUN bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_CNST_CONF bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_TEST_CONF bound to: 12 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_POST_CONF bound to: 24 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_PRE_CONF bound to: 32 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_ARM bound to: 37 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_TRIG_MODE bound to: 38 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_CNST_RUN bound to: 39 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_CNST_CONF bound to: 11 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_TEST_CONF bound to: 23 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_POST_CONF bound to: 31 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_PRE_CONF bound to: 36 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_ARM bound to: 37 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_TRIG_MODE bound to: 38 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_CNST_RUN bound to: 39 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE bound to: 40 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mDOM_wvb_conf_bundle_fan_in' (19#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/bundles/mDOM_wvb_conf_bundle/mDOM_wvb_conf_bundle_fan_in.v:1]
INFO: [Synth 8-6157] synthesizing module 'mDOM_bsum_bundle_fan_in' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/bundles/mDOM_bsum_bundle/mDOM_bsum_bundle_fan_in.v:1]
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_PAUSE bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_PAUSE_OVERRIDE bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_SUM_LEN_SEL bound to: 3 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_PAUSE_LEN bound to: 16 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_DEV_LOW bound to: 12 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_DEV_HIGH bound to: 12 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_PAUSE bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_PAUSE_OVERRIDE bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_SUM_LEN_SEL bound to: 2 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_PAUSE_LEN bound to: 5 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_DEV_LOW bound to: 21 - type: integer 
	Parameter L_START_POS_MDOM_BSUM_BUNDLE_DEV_HIGH bound to: 33 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_PAUSE bound to: 0 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_PAUSE_OVERRIDE bound to: 1 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_SUM_LEN_SEL bound to: 4 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_PAUSE_LEN bound to: 20 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_DEV_LOW bound to: 32 - type: integer 
	Parameter L_STOP_POS_MDOM_BSUM_BUNDLE_DEV_HIGH bound to: 44 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_BSUM_BUNDLE bound to: 45 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mDOM_bsum_bundle_fan_in' (20#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/bundles/mDOM_bsum_bundle/mDOM_bsum_bundle_fan_in.v:1]
INFO: [Synth 8-6157] synthesizing module 'n_channel_mux' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/n_channel_mux/n_channel_mux.v:13]
	Parameter N_INPUTS bound to: 24 - type: integer 
	Parameter INPUT_WIDTH bound to: 16 - type: integer 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_channel_mux' (21#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/n_channel_mux/n_channel_mux.v:13]
INFO: [Synth 8-6157] synthesizing module 'n_channel_mux__parameterized0' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/n_channel_mux/n_channel_mux.v:13]
	Parameter N_INPUTS bound to: 24 - type: integer 
	Parameter INPUT_WIDTH bound to: 10 - type: integer 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_channel_mux__parameterized0' (21#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/n_channel_mux/n_channel_mux.v:13]
INFO: [Synth 8-6157] synthesizing module 'n_channel_mux__parameterized1' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/n_channel_mux/n_channel_mux.v:13]
	Parameter N_INPUTS bound to: 24 - type: integer 
	Parameter INPUT_WIDTH bound to: 32 - type: integer 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_channel_mux__parameterized1' (21#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/n_channel_mux/n_channel_mux.v:13]
INFO: [Synth 8-6157] synthesizing module 'one_shot' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/one_shot/one_shot.v:2]
	Parameter P_N_WIDTH bound to: 32 - type: integer 
	Parameter P_IO_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'one_shot' (22#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/one_shot/one_shot.v:2]
INFO: [Synth 8-6157] synthesizing module 'task_reg' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/task_reg/task_reg.v:12]
	Parameter P_TASK_ADR bound to: 12'b111111100011 
INFO: [Synth 8-6155] done synthesizing module 'task_reg' (23#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/task_reg/task_reg.v:12]
INFO: [Synth 8-6157] synthesizing module 'task_reg__parameterized0' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/task_reg/task_reg.v:12]
	Parameter P_TASK_ADR bound to: 12'b101111011011 
INFO: [Synth 8-6155] done synthesizing module 'task_reg__parameterized0' (23#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/task_reg/task_reg.v:12]
INFO: [Synth 8-6157] synthesizing module 'task_reg__parameterized1' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/task_reg/task_reg.v:12]
	Parameter P_TASK_ADR bound to: 12'b101111010101 
INFO: [Synth 8-6155] done synthesizing module 'task_reg__parameterized1' (23#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/task_reg/task_reg.v:12]
INFO: [Synth 8-6157] synthesizing module 'task_reg__parameterized2' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/task_reg/task_reg.v:12]
	Parameter P_TASK_ADR bound to: 12'b111011111111 
INFO: [Synth 8-6155] done synthesizing module 'task_reg__parameterized2' (23#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/task_reg/task_reg.v:12]
INFO: [Synth 8-6157] synthesizing module 'task_reg__parameterized3' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/task_reg/task_reg.v:12]
	Parameter P_TASK_ADR bound to: 12'b101110011100 
INFO: [Synth 8-6155] done synthesizing module 'task_reg__parameterized3' (23#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/task_reg/task_reg.v:12]
INFO: [Synth 8-6157] synthesizing module 'periodic_trigger_gen' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/periodic_trigger_gen/periodic_trigger_gen.v:9]
INFO: [Synth 8-6155] done synthesizing module 'periodic_trigger_gen' (24#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/periodic_trigger_gen/periodic_trigger_gen.v:9]
INFO: [Synth 8-6157] synthesizing module 'XDOM_DDR3_PG' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-16124-LAPTOP-GBOUD091/realtime/XDOM_DDR3_PG_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'XDOM_DDR3_PG' (25#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-16124-LAPTOP-GBOUD091/realtime/XDOM_DDR3_PG_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DIRECT_RDOUT_DPRAM' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-16124-LAPTOP-GBOUD091/realtime/DIRECT_RDOUT_DPRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DIRECT_RDOUT_DPRAM' (26#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-16124-LAPTOP-GBOUD091/realtime/DIRECT_RDOUT_DPRAM_stub.v:6]
WARNING: [Synth 8-3848] Net debug_err_ack in module/entity xdom does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/xdom/xdom.v:210]
WARNING: [Synth 8-3848] Net icm_err_ack in module/entity xdom does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/xdom/xdom.v:242]
WARNING: [Synth 8-3848] Net mcu_err_ack in module/entity xdom does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/xdom/xdom.v:275]
INFO: [Synth 8-6155] done synthesizing module 'xdom' (27#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/xdom/xdom.v:15]
INFO: [Synth 8-6157] synthesizing module 'icm_time_transfer' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/icm_time_transfer/icm_time_transfer.v:12]
	Parameter SHIFT_CNT bound to: 40 - type: integer 
	Parameter EXPECTED_LTC_OFFSET bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_NO_SYNC bound to: 1 - type: integer 
	Parameter S_FIRST_SYNC bound to: 2 - type: integer 
	Parameter S_RDY bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'icm_ltc_des' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/icm_time_transfer/icm_ltc_des.v:9]
	Parameter SHIFT_CNT bound to: 40 - type: integer 
	Parameter IDLE_CNT bound to: 4000 - type: integer 
	Parameter STOP_ERR_CNT bound to: 200 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_RDY bound to: 1 - type: integer 
	Parameter S_START_0 bound to: 2 - type: integer 
	Parameter S_START_1 bound to: 3 - type: integer 
	Parameter S_SHIFT bound to: 4 - type: integer 
	Parameter S_STOP bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'icm_ltc_des' (28#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/icm_time_transfer/icm_ltc_des.v:9]
INFO: [Synth 8-6155] done synthesizing module 'icm_time_transfer' (29#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/icm_time_transfer/icm_time_transfer.v:12]
INFO: [Synth 8-6157] synthesizing module 'posedge_counter' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/posedge_counter/posedge_counter.v:10]
INFO: [Synth 8-6155] done synthesizing module 'posedge_counter' (30#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/posedge_counter/posedge_counter.v:10]
INFO: [Synth 8-6157] synthesizing module 'local_time_counter' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/local_time_counter/local_time_counter.v:14]
	Parameter P_LTC_WIDTH bound to: 49 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'local_time_counter' (31#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/local_time_counter/local_time_counter.v:14]
INFO: [Synth 8-6157] synthesizing module 'adc_io_test_ctrl' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/adc_io_test_ctrl/adc_io_test_ctrl.v:6]
	Parameter TOGGLE_PERIOD bound to: 1000 - type: integer 
	Parameter WAIT_PERIOD bound to: 10 - type: integer 
	Parameter RESET_PERIOD bound to: 10 - type: integer 
	Parameter PDN_REG_ADDR bound to: 8'b00010101 
	Parameter PDN_REG_DATA bound to: 8'b00000100 
	Parameter PDN_WR bound to: 24'b010000000001010100000100 
	Parameter PDN_RD bound to: 24'b110000000001010100000000 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_WAIT bound to: 1 - type: integer 
	Parameter S_PULSE_RESET bound to: 2 - type: integer 
	Parameter S_POST_RESET bound to: 3 - type: integer 
	Parameter S_WR_REQ bound to: 4 - type: integer 
	Parameter S_WR_ACK_WAIT bound to: 5 - type: integer 
	Parameter S_RD_REQ bound to: 6 - type: integer 
	Parameter S_RD_ACK_WAIT bound to: 7 - type: integer 
	Parameter S_TOGGLE bound to: 8 - type: integer 
	Parameter S_SPI_ACK_FAILURE bound to: 9 - type: integer 
	Parameter S_RD_DATA_FAILURE bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adc_io_test_ctrl' (32#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/adc_io_test_ctrl/adc_io_test_ctrl.v:6]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:46012]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (33#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:46012]
INFO: [Synth 8-6157] synthesizing module 'spi_master' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/spi_master/spi_master.v:14]
	Parameter P_RD_DATA_WIDTH bound to: 24 - type: integer 
	Parameter P_WR_DATA_WIDTH bound to: 24 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_VALID_MAX_CNT_CHECK bound to: 1 - type: integer 
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter S_ACK bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'iter_integer_linear_calc' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/iter_integer_linear_cal/iter_integer_linear_calc.v:19]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_CALC bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'iter_integer_linear_calc' (34#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/iter_integer_linear_cal/iter_integer_linear_calc.v:19]
INFO: [Synth 8-6157] synthesizing module 'serial_ck' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/serial_ck/serial_ck.v:11]
	Parameter P_Y_INIT bound to: 0 - type: integer 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serial_ck' (35#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/serial_ck/serial_ck.v:11]
INFO: [Synth 8-6157] synthesizing module 'serial_rx' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/serial_rx/serial_rx.v:12]
	Parameter P_Y_INIT bound to: 0 - type: integer 
	Parameter P_DATA_WIDTH bound to: 24 - type: integer 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/serial_rx/serial_rx.v:59]
INFO: [Synth 8-6155] done synthesizing module 'serial_rx' (36#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/serial_rx/serial_rx.v:12]
INFO: [Synth 8-6157] synthesizing module 'serial_tx' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/serial_tx/serial_tx.v:12]
	Parameter P_Y_INIT bound to: 0 - type: integer 
	Parameter P_DATA_WIDTH bound to: 24 - type: integer 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/serial_tx/serial_tx.v:61]
INFO: [Synth 8-6155] done synthesizing module 'serial_tx' (37#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/serial_tx/serial_tx.v:12]
INFO: [Synth 8-226] default block is never used [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/spi_master/spi_master.v:212]
INFO: [Synth 8-6155] done synthesizing module 'spi_master' (38#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/spi_master/spi_master.v:14]
INFO: [Synth 8-6157] synthesizing module 'spi_master__parameterized0' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/spi_master/spi_master.v:14]
	Parameter P_RD_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WR_DATA_WIDTH bound to: 32 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_VALID_MAX_CNT_CHECK bound to: 1 - type: integer 
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter S_ACK bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'serial_rx__parameterized0' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/serial_rx/serial_rx.v:12]
	Parameter P_Y_INIT bound to: 0 - type: integer 
	Parameter P_DATA_WIDTH bound to: 32 - type: integer 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/serial_rx/serial_rx.v:59]
INFO: [Synth 8-6155] done synthesizing module 'serial_rx__parameterized0' (38#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/serial_rx/serial_rx.v:12]
INFO: [Synth 8-6157] synthesizing module 'serial_tx__parameterized0' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/serial_tx/serial_tx.v:12]
	Parameter P_Y_INIT bound to: 0 - type: integer 
	Parameter P_DATA_WIDTH bound to: 32 - type: integer 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/serial_tx/serial_tx.v:61]
INFO: [Synth 8-6155] done synthesizing module 'serial_tx__parameterized0' (38#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/serial_tx/serial_tx.v:12]
INFO: [Synth 8-226] default block is never used [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/spi_master/spi_master.v:212]
INFO: [Synth 8-6155] done synthesizing module 'spi_master__parameterized0' (38#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/spi_master/spi_master.v:14]
INFO: [Synth 8-6157] synthesizing module 'spi_master__parameterized1' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/spi_master/spi_master.v:14]
	Parameter P_RD_DATA_WIDTH bound to: 19 - type: integer 
	Parameter P_WR_DATA_WIDTH bound to: 19 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_VALID_MAX_CNT_CHECK bound to: 1 - type: integer 
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter S_ACK bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'serial_rx__parameterized1' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/serial_rx/serial_rx.v:12]
	Parameter P_Y_INIT bound to: 0 - type: integer 
	Parameter P_DATA_WIDTH bound to: 19 - type: integer 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/serial_rx/serial_rx.v:59]
INFO: [Synth 8-6155] done synthesizing module 'serial_rx__parameterized1' (38#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/serial_rx/serial_rx.v:12]
INFO: [Synth 8-6157] synthesizing module 'serial_tx__parameterized1' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/serial_tx/serial_tx.v:12]
	Parameter P_Y_INIT bound to: 0 - type: integer 
	Parameter P_DATA_WIDTH bound to: 19 - type: integer 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/serial_tx/serial_tx.v:61]
INFO: [Synth 8-6155] done synthesizing module 'serial_tx__parameterized1' (38#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/serial_tx/serial_tx.v:12]
INFO: [Synth 8-226] default block is never used [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/spi_master/spi_master.v:212]
INFO: [Synth 8-6155] done synthesizing module 'spi_master__parameterized1' (38#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/spi_master/spi_master.v:14]
INFO: [Synth 8-6157] synthesizing module 'PULLUP' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:69747]
INFO: [Synth 8-6155] done synthesizing module 'PULLUP' (39#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:69747]
INFO: [Synth 8-6157] synthesizing module 'i2c_master' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/i2c_master/i2c_master.v:12]
	Parameter S_TX_RD_IDLE bound to: 0 - type: integer 
	Parameter S_TX_RD_WAIT bound to: 1 - type: integer 
	Parameter S_TX_RD_CTRL_ACK bound to: 2 - type: integer 
	Parameter S_TX_RD_EX_ACK bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'i2c_byte' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/i2c_byte/i2c_byte.v:29]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_WAIT bound to: 1 - type: integer 
	Parameter S_START_0 bound to: 2 - type: integer 
	Parameter S_START_1 bound to: 3 - type: integer 
	Parameter S_DATA_0 bound to: 4 - type: integer 
	Parameter S_DATA_1 bound to: 5 - type: integer 
	Parameter S_DATA_2 bound to: 6 - type: integer 
	Parameter S_ACK_0 bound to: 7 - type: integer 
	Parameter S_ACK_1 bound to: 8 - type: integer 
	Parameter S_ACK_2 bound to: 9 - type: integer 
	Parameter S_COMPLETE bound to: 10 - type: integer 
	Parameter S_STOP_0 bound to: 11 - type: integer 
	Parameter S_STOP_1 bound to: 12 - type: integer 
	Parameter S_STOP_2 bound to: 13 - type: integer 
	Parameter S_CTRL_ACK bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'i2c_byte' (40#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/i2c_byte/i2c_byte.v:29]
INFO: [Synth 8-6157] synthesizing module 'FIFO_1024_16' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-16124-LAPTOP-GBOUD091/realtime/FIFO_1024_16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_1024_16' (41#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/.Xil/Vivado-16124-LAPTOP-GBOUD091/realtime/FIFO_1024_16_stub.v:6]
INFO: [Synth 8-226] default block is never used [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/i2c_master/i2c_master.v:219]
INFO: [Synth 8-226] default block is never used [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/i2c_master/i2c_master.v:271]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master' (42#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/i2c_master/i2c_master.v:12]
INFO: [Synth 8-6157] synthesizing module 'knight_rider' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/knight_rider/knight_rider.v:6]
	Parameter TICKS_PER_STATE bound to: 40000000 - type: integer 
	Parameter S_LEFT bound to: 1'b0 
	Parameter S_RIGHT bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/knight_rider/knight_rider.v:34]
INFO: [Synth 8-6155] done synthesizing module 'knight_rider' (43#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/knight_rider/knight_rider.v:6]
WARNING: [Synth 8-6014] Unused sequential element xdom_trig_bundle_reg_reg was removed.  [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:1229]
WARNING: [Synth 8-6014] Unused sequential element xdom_wvb_conf_bundle_reg_reg was removed.  [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:1230]
WARNING: [Synth 8-6014] Unused sequential element xdom_bsum_bundle_reg_reg was removed.  [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:1231]
WARNING: [Synth 8-3848] Net AFE0_TPR in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:277]
WARNING: [Synth 8-3848] Net AFE1_TPR in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:278]
WARNING: [Synth 8-3848] Net AFE2_TPR in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:279]
WARNING: [Synth 8-3848] Net AFE3_TPR in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:280]
WARNING: [Synth 8-3848] Net AFE4_TPR in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:281]
WARNING: [Synth 8-3848] Net AFE5_TPR in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:282]
WARNING: [Synth 8-3848] Net wvb_armed in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:758]
WARNING: [Synth 8-3848] Net wvb_overflow in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:759]
WARNING: [Synth 8-3848] Net wvb_hdr_full in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:762]
WARNING: [Synth 8-3848] Net wvb_hdr_empty in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:763]
WARNING: [Synth 8-3848] Net wfms_in_buf in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:760]
WARNING: [Synth 8-3848] Net buf_wds_used in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:761]
WARNING: [Synth 8-3848] Net rdout_dpram_len in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:770]
WARNING: [Synth 8-3848] Net rdout_dpram_run in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:771]
WARNING: [Synth 8-3848] Net rdout_dpram_wren in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:773]
WARNING: [Synth 8-3848] Net rdout_dpram_wr_addr in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:774]
WARNING: [Synth 8-3848] Net rdout_dpram_data in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:775]
WARNING: [Synth 8-3848] Net adc_delay_tap_out_xdom in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:504]
WARNING: [Synth 8-3848] Net ddr3_ui_clk in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:807]
WARNING: [Synth 8-3848] Net xdom_pg_ack in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:811]
WARNING: [Synth 8-3848] Net ddr3_cal_complete in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:813]
WARNING: [Synth 8-3848] Net ddr3_ui_sync_rst in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:814]
WARNING: [Synth 8-3848] Net ddr3_device_temp_xdom in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:815]
WARNING: [Synth 8-3848] Net ddr3_dpram_addr in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:816]
WARNING: [Synth 8-3848] Net xdom_ddr3_dpram_wren in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:817]
WARNING: [Synth 8-3848] Net ddr3_dpram_din in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:818]
WARNING: [Synth 8-3848] Net hbuf_first_pg in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:825]
WARNING: [Synth 8-3848] Net hbuf_last_pg in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:826]
WARNING: [Synth 8-3848] Net hbuf_pg_clr_ack in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:829]
WARNING: [Synth 8-3848] Net hbuf_flush_ack in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:831]
WARNING: [Synth 8-3848] Net hbuf_rd_pg_num in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:832]
WARNING: [Synth 8-3848] Net hbuf_wr_pg_num in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:833]
WARNING: [Synth 8-3848] Net hbuf_n_used_pgs in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:834]
WARNING: [Synth 8-3848] Net hbuf_empty in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:835]
WARNING: [Synth 8-3848] Net hbuf_full in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:836]
WARNING: [Synth 8-3848] Net hbuf_buffered_data in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:837]
WARNING: [Synth 8-3848] Net disc_scaler_out in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:842]
WARNING: [Synth 8-3848] Net thresh_scaler_out in module/entity top does not have driver. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:844]
INFO: [Synth 8-6155] done synthesizing module 'top' (44#1) [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:7]
WARNING: [Synth 8-3917] design top has port FTD_UART_CTSn driven by constant 0
WARNING: [Synth 8-3917] design top has port FMC_IRQ3 driven by constant 0
WARNING: [Synth 8-3917] design top has port FMC_IRQ2 driven by constant 0
WARNING: [Synth 8-3917] design top has port FMC_IRQ1 driven by constant 0
WARNING: [Synth 8-3917] design top has port FMC_IRQ0 driven by constant 0
WARNING: [Synth 8-3917] design top has port TRIG_OUT driven by constant 0
WARNING: [Synth 8-3917] design top has port DDR3_CLK100_OUT driven by constant 0
WARNING: [Synth 8-3331] design i2c_byte has unconnected port scl_i
WARNING: [Synth 8-3331] design crs_master has unconnected port a0_buf_wr_data[31]
WARNING: [Synth 8-3331] design crs_master has unconnected port a0_buf_wr_data[30]
WARNING: [Synth 8-3331] design crs_master has unconnected port a0_buf_wr_data[29]
WARNING: [Synth 8-3331] design crs_master has unconnected port a0_buf_wr_data[28]
WARNING: [Synth 8-3331] design crs_master has unconnected port a1_buf_wr_data[31]
WARNING: [Synth 8-3331] design crs_master has unconnected port a1_buf_wr_data[30]
WARNING: [Synth 8-3331] design crs_master has unconnected port a1_buf_wr_data[29]
WARNING: [Synth 8-3331] design crs_master has unconnected port a1_buf_wr_data[28]
WARNING: [Synth 8-3331] design crs_master has unconnected port a2_buf_wr_data[31]
WARNING: [Synth 8-3331] design crs_master has unconnected port a2_buf_wr_data[30]
WARNING: [Synth 8-3331] design crs_master has unconnected port a2_buf_wr_data[29]
WARNING: [Synth 8-3331] design crs_master has unconnected port a2_buf_wr_data[28]
WARNING: [Synth 8-3331] design crs_master has unconnected port a3_buf_wr_data[31]
WARNING: [Synth 8-3331] design crs_master has unconnected port a3_buf_wr_data[30]
WARNING: [Synth 8-3331] design crs_master has unconnected port a3_buf_wr_data[29]
WARNING: [Synth 8-3331] design crs_master has unconnected port a3_buf_wr_data[28]
WARNING: [Synth 8-3331] design xdom has unconnected port i2cm_0_tx_fifo_full
WARNING: [Synth 8-3331] design xdom has unconnected port i2cm_0_tx_fifo_empty
WARNING: [Synth 8-3331] design top has unconnected port AFE0_TPR
WARNING: [Synth 8-3331] design top has unconnected port AFE1_TPR
WARNING: [Synth 8-3331] design top has unconnected port AFE2_TPR
WARNING: [Synth 8-3331] design top has unconnected port AFE3_TPR
WARNING: [Synth 8-3331] design top has unconnected port AFE4_TPR
WARNING: [Synth 8-3331] design top has unconnected port AFE5_TPR
WARNING: [Synth 8-3331] design top has unconnected port QOSC_CLK_P1V8
WARNING: [Synth 8-3331] design top has unconnected port FTD_UART_RTSn
WARNING: [Synth 8-3331] design top has unconnected port FPGA_GPIO_1
WARNING: [Synth 8-3331] design top has unconnected port MCU_USART6_TX
WARNING: [Synth 8-3331] design top has unconnected port MCU_USART6_RX
WARNING: [Synth 8-3331] design top has unconnected port MCU_CAL_A0
WARNING: [Synth 8-3331] design top has unconnected port MCU_CAL_A1
WARNING: [Synth 8-3331] design top has unconnected port MCU_CAL_A2
WARNING: [Synth 8-3331] design top has unconnected port MCU_CAL_A3
WARNING: [Synth 8-3331] design top has unconnected port MCU_CAL_A4
WARNING: [Synth 8-3331] design top has unconnected port MCU_AFE_SEL
WARNING: [Synth 8-3331] design top has unconnected port MCU_CAL_SS
WARNING: [Synth 8-3331] design top has unconnected port MCU_CAL_MOSI
WARNING: [Synth 8-3331] design top has unconnected port MCU_CAL_MISO
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT0
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT1
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT2
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT3
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT4
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT5
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT6
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT7
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT8
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT9
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT10
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT11
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT12
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT13
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT14
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT15
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT16
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT17
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT18
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT19
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT20
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT21
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT22
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT23
WARNING: [Synth 8-3331] design top has unconnected port TRIG_IN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 839.672 ; gain = 297.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 839.672 ; gain = 297.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 839.672 ; gain = 297.602
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIRECT_RDOUT_DPRAM/DIRECT_RDOUT_DPRAM/DIRECT_RDOUT_DPRAM_in_context.xdc] for cell 'XDOM_0/RDOUT_DPRAM'
Finished Parsing XDC File [c:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIRECT_RDOUT_DPRAM/DIRECT_RDOUT_DPRAM/DIRECT_RDOUT_DPRAM_in_context.xdc] for cell 'XDOM_0/RDOUT_DPRAM'
Parsing XDC File [c:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_2048_32/FIFO_2048_32/FIFO_2048_32_in_context.xdc] for cell 'XDOM_0/UART_DEBUG_0/FIFO_2048_32_0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_2048_32/FIFO_2048_32/FIFO_2048_32_in_context.xdc] for cell 'XDOM_0/UART_DEBUG_0/FIFO_2048_32_0'
Parsing XDC File [c:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_2048_32/FIFO_2048_32/FIFO_2048_32_in_context.xdc] for cell 'XDOM_0/UART_ICM_0/FIFO_2048_32_0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_2048_32/FIFO_2048_32/FIFO_2048_32_in_context.xdc] for cell 'XDOM_0/UART_ICM_0/FIFO_2048_32_0'
Parsing XDC File [c:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_2048_32/FIFO_2048_32/FIFO_2048_32_in_context.xdc] for cell 'XDOM_0/UART_MCU_0/FIFO_2048_32_0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_2048_32/FIFO_2048_32/FIFO_2048_32_in_context.xdc] for cell 'XDOM_0/UART_MCU_0/FIFO_2048_32_0'
Parsing XDC File [c:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/XDOM_DDR3_PG/XDOM_DDR3_PG/XDOM_DDR3_PG_in_context.xdc] for cell 'XDOM_0/PG_DPRAM'
Finished Parsing XDC File [c:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/XDOM_DDR3_PG/XDOM_DDR3_PG/XDOM_DDR3_PG_in_context.xdc] for cell 'XDOM_0/PG_DPRAM'
Parsing XDC File [c:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/lclk_adcclk_wiz/lclk_adcclk_wiz/lclk_adcclk_wiz_in_context.xdc] for cell 'LCLK_ADCCLK_WIZ_0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/lclk_adcclk_wiz/lclk_adcclk_wiz/lclk_adcclk_wiz_in_context.xdc] for cell 'LCLK_ADCCLK_WIZ_0'
Parsing XDC File [c:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/idelay_discr_clk_wiz/idelay_discr_clk_wiz/idelay_discr_clk_wiz_in_context.xdc] for cell 'IDELAY_DISCR_CLK_WIZ_0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/idelay_discr_clk_wiz/idelay_discr_clk_wiz/idelay_discr_clk_wiz_in_context.xdc] for cell 'IDELAY_DISCR_CLK_WIZ_0'
Parsing XDC File [c:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ddr3_idelay_clk_wiz/ddr3_idelay_clk_wiz/ddr3_idelay_clk_wiz_in_context.xdc] for cell 'DDR3_IDELAY_CLK_WIZ_0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ddr3_idelay_clk_wiz/ddr3_idelay_clk_wiz/ddr3_idelay_clk_wiz_in_context.xdc] for cell 'DDR3_IDELAY_CLK_WIZ_0'
Parsing XDC File [c:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_1024_16/FIFO_1024_16/FIFO_1024_16_in_context.xdc] for cell 'I2CM_0/RX_FIFO_0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_1024_16/FIFO_1024_16/FIFO_1024_16_in_context.xdc] for cell 'I2CM_0/RX_FIFO_0'
Parsing XDC File [c:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_1024_16/FIFO_1024_16/FIFO_1024_16_in_context.xdc] for cell 'I2CM_0/TX_FIFO_0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_1024_16/FIFO_1024_16/FIFO_1024_16_in_context.xdc] for cell 'I2CM_0/TX_FIFO_0'
Parsing XDC File [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/constrs/clocks.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'fmc_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/constrs/clocks.xdc:8]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'icm_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/constrs/clocks.xdc:24]
WARNING: [Vivado 12-508] No pins matched 'LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0'. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/constrs/clocks.xdc:37]
WARNING: [Vivado 12-508] No pins matched 'DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/constrs/clocks.xdc:38]
Finished Parsing XDC File [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/constrs/clocks.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/constrs/clocks.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/constrs/clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/constrs/io.xdc]
WARNING: [Vivado 12-584] No ports matched 'ADC0_CLOCK_P'. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/constrs/io.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'ADC0_CLOCK_P'. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/constrs/io.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'ADC0_CLOCK_M'. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/constrs/io.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'ADC1_CLOCK_P'. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/constrs/io.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'ADC1_CLOCK_P'. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/constrs/io.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'ADC1_CLOCK_M'. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/constrs/io.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'ADC2_CLOCK_P'. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/constrs/io.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'ADC2_CLOCK_P'. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/constrs/io.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'ADC2_CLOCK_M'. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/constrs/io.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'ADC3_CLOCK_P'. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/constrs/io.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'ADC3_CLOCK_P'. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/constrs/io.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'ADC3_CLOCK_M'. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/constrs/io.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'ADC4_CLOCK_P'. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/constrs/io.xdc:146]
WARNING: [Vivado 12-584] No ports matched 'ADC4_CLOCK_P'. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/constrs/io.xdc:147]
WARNING: [Vivado 12-584] No ports matched 'ADC4_CLOCK_M'. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/constrs/io.xdc:148]
WARNING: [Vivado 12-584] No ports matched 'ADC5_CLOCK_P'. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/constrs/io.xdc:181]
WARNING: [Vivado 12-584] No ports matched 'ADC5_CLOCK_P'. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/constrs/io.xdc:182]
WARNING: [Vivado 12-584] No ports matched 'ADC5_CLOCK_M'. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/constrs/io.xdc:183]
WARNING: [Vivado 12-584] No ports matched 'FPGA_CAL_TRIG_P'. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/constrs/io.xdc:473]
WARNING: [Vivado 12-584] No ports matched 'FPGA_CAL_TRIG_P'. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/constrs/io.xdc:474]
WARNING: [Vivado 12-584] No ports matched 'FPGA_CAL_TRIG_N'. [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/constrs/io.xdc:475]
Finished Parsing XDC File [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/constrs/io.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/constrs/io.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/constrs/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1001.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 62 instances were transformed.
  IBUFGDS => IBUFDS: 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 60 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1001.543 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'I2CM_0/RX_FIFO_0' at clock pin 'clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'I2CM_0/TX_FIFO_0' at clock pin 'clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'XDOM_0/PG_DPRAM' at clock pin 'clka' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'XDOM_0/RDOUT_DPRAM' at clock pin 'clka' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'XDOM_0/UART_DEBUG_0/FIFO_2048_32_0' at clock pin 'clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'XDOM_0/UART_ICM_0/FIFO_2048_32_0' at clock pin 'clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'XDOM_0/UART_MCU_0/FIFO_2048_32_0' at clock pin 'clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1005.527 ; gain = 463.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s100fgga676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1005.527 ; gain = 463.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for XDOM_0/RDOUT_DPRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for XDOM_0/UART_DEBUG_0/FIFO_2048_32_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for XDOM_0/UART_ICM_0/FIFO_2048_32_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for XDOM_0/UART_MCU_0/FIFO_2048_32_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for XDOM_0/PG_DPRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for LCLK_ADCCLK_WIZ_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for IDELAY_DISCR_CLK_WIZ_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DDR3_IDELAY_CLK_WIZ_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for I2CM_0/RX_FIFO_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for I2CM_0/TX_FIFO_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1005.527 ; gain = 463.457
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'rs232_ser'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'rs232_des'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'ft232r_hs'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'uart_proc_hs'
INFO: [Synth 8-5546] ROM "logic_rd_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "logic_wr_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_rsp_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'i_ack_reg' into 'y_ack_reg' [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/crs_master/crs_master.v:305]
INFO: [Synth 8-802] inferred FSM for state register 'i_index_reg' in module 'crs_master'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'crs_master'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'one_shot'
INFO: [Synth 8-5546] ROM "dpram_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slo_adc_wr_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slo_adc_chip_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_reader_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_reader_dpram_mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icm_fpga_sync_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_trig_et" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_trig_thr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sw_trig_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "trig_arm_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_trig_mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_cnst_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_cnst_config" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_test_config" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_post_config" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_pre_config" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buf_status_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_adc_delay_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_io_reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_delay_reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "discr_io_reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_spi_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_spi_wr_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_spi_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_chip_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_spi_wr_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pulser_width" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pulser_io_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pulser_sw_trig_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pg_req_addr_16b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pg_optype" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ddr3_sys_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hbuf_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hbuf_start_pg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hbuf_stop_pg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hbuf_pg_clr_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scaler_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "afe_pulser_period" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "periodic_pulser_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ddr3_vtt_s3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bsum_pause" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bsum_len_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bsum_pause_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bsum_dev_low" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bsum_dev_high" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fpga_cal_trig_width" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fpga_cal_trig_io_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fpga_cal_trig_period" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fpga_cal_trig_periodic_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcdc_sync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal_trig_sw_trig_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2cm_0_i2c_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'icm_ltc_des'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'icm_time_transfer'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'serial_ck'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/serial_rx/serial_rx.v:59]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/serial_tx/serial_tx.v:61]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'spi_master'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/serial_rx/serial_rx.v:59]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/serial_tx/serial_tx.v:61]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'spi_master__parameterized0'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/serial_rx/serial_rx.v:59]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/hdl/serial_tx/serial_tx.v:61]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'spi_master__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'i2c_byte'
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rx_rd_state_reg' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                 S_START |                               01 |                               01
                 S_SHIFT |                               10 |                               10
                  S_STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'rs232_ser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                 S_START |                               01 |                               01
                 S_SHIFT |                               10 |                               10
                  S_STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'rs232_des'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                               00
                      S1 |                               01 |                               01
                      S2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'ft232r_hs'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_HDR1 |                            00000 |                            00000
                  S_HDR0 |                            00001 |                            00001
                  S_PID1 |                            00010 |                            00010
                  S_PID0 |                            00011 |                            00011
                  S_LEN1 |                            00100 |                            00100
                  S_LEN0 |                            00101 |                            00101
                  S_ADR1 |                            00110 |                            00110
                  S_ADR0 |                            00111 |                            00111
                 S_RD_HS |                            01000 |                            10001
              S_RD_DATA1 |                            01001 |                            10010
              S_RD_DATA0 |                            01010 |                            10011
               S_RD_WAIT |                            01011 |                            10100
               S_RD_CRC1 |                            01100 |                            10101
               S_RD_CRC0 |                            01101 |                            10110
              S_WR_DATA1 |                            01110 |                            01001
              S_WR_DATA0 |                            01111 |                            01000
               S_WR_WAIT |                            10000 |                            01010
               S_WR_CRC1 |                            10001 |                            01011
               S_WR_CRC0 |                            10010 |                            01100
           S_BWR_BUF_CLR |                            10011 |                            10111
             S_BWR_RDREQ |                            10100 |                            01101
            S_BWR_WAIT_0 |                            10101 |                            01110
                S_BWR_HS |                            10110 |                            10000
                S_SWR_HS |                            10111 |                            01111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'uart_proc_hs'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_index_reg' using encoding 'sequential' in module 'crs_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
         S_BWR_BUF_EMPTY |                              001 |                              001
            S_BWR_WAIT_0 |                              010 |                              010
             S_BWR_WRITE |                              011 |                              011
               S_RD_WAIT |                              100 |                              101
                   S_ACK |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'crs_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                               00
                  iSTATE |                              010 |                               01
                 iSTATE0 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'one_shot'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
                   S_RDY |                              001 |                              001
               S_START_0 |                              010 |                              010
               S_START_1 |                              011 |                              011
                 S_SHIFT |                              100 |                              100
                  S_STOP |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'icm_ltc_des'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              000
               S_NO_SYNC |                               01 |                              001
            S_FIRST_SYNC |                               10 |                              010
                   S_RDY |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'icm_time_transfer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                              001 |                               00
                      S1 |                              010 |                               01
                      S2 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'serial_ck'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
   S_VALID_MAX_CNT_CHECK |                               01 |                               01
                 S_COUNT |                               10 |                               10
                   S_ACK |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'spi_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
   S_VALID_MAX_CNT_CHECK |                               01 |                               01
                 S_COUNT |                               10 |                               10
                   S_ACK |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'spi_master__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
   S_VALID_MAX_CNT_CHECK |                               01 |                               01
                 S_COUNT |                               10 |                               10
                   S_ACK |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'spi_master__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0000 |                             0000
                  S_WAIT |                             0001 |                             0001
               S_START_0 |                             0010 |                             0010
               S_START_1 |                             0011 |                             0011
                S_DATA_0 |                             0100 |                             0100
                S_DATA_1 |                             0101 |                             0101
                S_DATA_2 |                             0110 |                             0110
                 S_ACK_0 |                             0111 |                             0111
                 S_ACK_1 |                             1000 |                             1000
                 S_ACK_2 |                             1001 |                             1001
              S_COMPLETE |                             1010 |                             1010
                S_STOP_0 |                             1011 |                             1011
                S_STOP_1 |                             1100 |                             1100
                S_STOP_2 |                             1101 |                             1101
              S_CTRL_ACK |                             1110 |                             1110
                  iSTATE |                             1111 |                             1111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'i2c_byte'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_rd_state_reg' using encoding 'sequential' in module 'i2c_master'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1005.527 ; gain = 463.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |top__GCB0     |           1|     27664|
|2     |top__GCB1     |           1|     23680|
|3     |top__GCB2     |           1|     17262|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     49 Bit       Adders := 1     
	   2 Input     48 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 70    
	   3 Input     32 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 7     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 36    
	   5 Input      1 Bit         XORs := 3     
	   8 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 9     
	   6 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	               50 Bit    Registers := 1     
	               49 Bit    Registers := 2     
	               48 Bit    Registers := 7     
	               32 Bit    Registers := 77    
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 16    
	               19 Bit    Registers := 3     
	               16 Bit    Registers := 43    
	               12 Bit    Registers := 10    
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 19    
	                6 Bit    Registers := 10    
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 193   
+---Muxes : 
	   6 Input     50 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   6 Input     48 Bit        Muxes := 1     
	   4 Input     48 Bit        Muxes := 1     
	  24 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 71    
	   3 Input     32 Bit        Muxes := 11    
	  82 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	  16 Input     32 Bit        Muxes := 1     
	   4 Input     28 Bit        Muxes := 1     
	  82 Input     27 Bit        Muxes := 1     
	  82 Input     24 Bit        Muxes := 9     
	   2 Input     24 Bit        Muxes := 8     
	   4 Input     24 Bit        Muxes := 1     
	  12 Input     24 Bit        Muxes := 1     
	  82 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 3     
	  24 Input     16 Bit        Muxes := 18    
	   4 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 90    
	 129 Input     16 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 3     
	  24 Input     12 Bit        Muxes := 6     
	   4 Input     12 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 3     
	  24 Input      8 Bit        Muxes := 6     
	 129 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 16    
	   4 Input      6 Bit        Muxes := 6     
	  24 Input      5 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 28    
	   3 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 7     
	   6 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 26    
	   4 Input      3 Bit        Muxes := 6     
	   6 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 4     
	  16 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 14    
	   2 Input      2 Bit        Muxes := 52    
	   3 Input      2 Bit        Muxes := 3     
	  81 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 443   
	   4 Input      1 Bit        Muxes := 73    
	   3 Input      1 Bit        Muxes := 47    
	  24 Input      1 Bit        Muxes := 54    
	   6 Input      1 Bit        Muxes := 14    
	  16 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 6     
	  13 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module sync__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module negedge_detector__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module negedge_detector__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rs232_ser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module posedge_detector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sync__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module negedge_detector__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rs232_des 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module negedge_detector__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ft232r_hs 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module negedge_detector__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module negedge_detector__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module crc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module negedge_detector__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module err_mngr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module uart_proc_hs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	  24 Input     32 Bit        Muxes := 1     
	  24 Input     16 Bit        Muxes := 6     
	   3 Input     12 Bit        Muxes := 1     
	  24 Input     12 Bit        Muxes := 2     
	  24 Input      8 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 9     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 18    
Module rs232_ser__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module posedge_detector__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sync__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module negedge_detector__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rs232_des__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module negedge_detector__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ft232r_hs__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module negedge_detector__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module negedge_detector__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module crc__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module negedge_detector__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module err_mngr__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module uart_proc_hs__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	  24 Input     32 Bit        Muxes := 1     
	  24 Input     16 Bit        Muxes := 6     
	   3 Input     12 Bit        Muxes := 1     
	  24 Input     12 Bit        Muxes := 2     
	  24 Input      8 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 9     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 18    
Module rs232_ser__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module posedge_detector__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sync__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module negedge_detector__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rs232_des__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module negedge_detector__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ft232r_hs__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module negedge_detector__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module negedge_detector__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module crc__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module negedge_detector__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module err_mngr__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module uart_proc_hs__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	  24 Input     32 Bit        Muxes := 1     
	  24 Input     16 Bit        Muxes := 6     
	   3 Input     12 Bit        Muxes := 1     
	  24 Input     12 Bit        Muxes := 2     
	  24 Input      8 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 9     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 18    
Module negedge_detector__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module crs_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     28 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 17    
	   6 Input      1 Bit        Muxes := 9     
Module one_shot 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module task_reg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 32    
Module task_reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 32    
Module task_reg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 32    
Module task_reg__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 32    
Module task_reg__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 32    
Module sync__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module periodic_trigger_gen__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module periodic_trigger_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xdom 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 3     
	               32 Bit    Registers := 7     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 12    
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	               12 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	  82 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  82 Input     27 Bit        Muxes := 1     
	  82 Input     24 Bit        Muxes := 9     
	   2 Input     24 Bit        Muxes := 5     
	   4 Input     24 Bit        Muxes := 1     
	  82 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   6 Input     16 Bit        Muxes := 1     
	 129 Input     16 Bit        Muxes := 1     
	 129 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  81 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 26    
	   2 Input      1 Bit        Muxes := 73    
Module sync__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module posedge_detector__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sync__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module icm_ltc_des 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               50 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input     50 Bit        Muxes := 1     
	   6 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
Module icm_time_transfer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     48 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module posedge_detector__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module local_time_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     49 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
Module knight_rider 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module iter_integer_linear_calc__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module iter_integer_linear_calc__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module iter_integer_linear_calc__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module serial_ck__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 6     
Module serial_rx__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module serial_tx__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     19 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
Module spi_master__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
Module iter_integer_linear_calc__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module iter_integer_linear_calc__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module iter_integer_linear_calc__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module serial_ck__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 6     
Module serial_rx__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module serial_tx__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 12    
Module spi_master__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
Module i2c_byte 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 14    
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	  16 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 12    
Module negedge_detector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module i2c_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module iter_integer_linear_calc__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module iter_integer_linear_calc__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module iter_integer_linear_calc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module serial_ck 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 6     
Module serial_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module serial_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
Module spi_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
Module adc_io_test_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  12 Input     24 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:80)
BRAMs: 240 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "wvb_reader_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_reader_dpram_mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_adc_delay_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_spi_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_spi_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_chip_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pulser_io_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "periodic_pulser_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pulser_width" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slo_adc_chip_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pg_optype" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ddr3_sys_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ddr3_vtt_s3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hbuf_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hbuf_start_pg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hbuf_stop_pg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hbuf_pg_clr_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icm_fpga_sync_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fpga_cal_trig_width" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fpga_cal_trig_io_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fpga_cal_trig_periodic_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcdc_sync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2cm_0_i2c_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_trig_et" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_trig_thr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_cnst_config" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_test_config" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_post_config" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_pre_config" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_trig_mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_cnst_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dpram_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buf_status_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scaler_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bsum_pause" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bsum_len_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bsum_pause_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bsum_dev_low" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bsum_dev_high" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design top has port FTD_UART_CTSn driven by constant 0
WARNING: [Synth 8-3917] design top has port FMC_IRQ3 driven by constant 0
WARNING: [Synth 8-3917] design top has port FMC_IRQ2 driven by constant 0
WARNING: [Synth 8-3917] design top has port FMC_IRQ1 driven by constant 0
WARNING: [Synth 8-3917] design top has port FMC_IRQ0 driven by constant 0
WARNING: [Synth 8-3917] design top has port TRIG_OUT driven by constant 0
WARNING: [Synth 8-3917] design top has port DDR3_CLK100_OUT driven by constant 0
WARNING: [Synth 8-3331] design top has unconnected port AFE0_TPR
WARNING: [Synth 8-3331] design top has unconnected port AFE1_TPR
WARNING: [Synth 8-3331] design top has unconnected port AFE2_TPR
WARNING: [Synth 8-3331] design top has unconnected port AFE3_TPR
WARNING: [Synth 8-3331] design top has unconnected port AFE4_TPR
WARNING: [Synth 8-3331] design top has unconnected port AFE5_TPR
WARNING: [Synth 8-3331] design top has unconnected port QOSC_CLK_P1V8
WARNING: [Synth 8-3331] design top has unconnected port FTD_UART_RTSn
WARNING: [Synth 8-3331] design top has unconnected port FPGA_GPIO_1
WARNING: [Synth 8-3331] design top has unconnected port MCU_USART6_TX
WARNING: [Synth 8-3331] design top has unconnected port MCU_USART6_RX
WARNING: [Synth 8-3331] design top has unconnected port MCU_CAL_A0
WARNING: [Synth 8-3331] design top has unconnected port MCU_CAL_A1
WARNING: [Synth 8-3331] design top has unconnected port MCU_CAL_A2
WARNING: [Synth 8-3331] design top has unconnected port MCU_CAL_A3
WARNING: [Synth 8-3331] design top has unconnected port MCU_CAL_A4
WARNING: [Synth 8-3331] design top has unconnected port MCU_AFE_SEL
WARNING: [Synth 8-3331] design top has unconnected port MCU_CAL_SS
WARNING: [Synth 8-3331] design top has unconnected port MCU_CAL_MOSI
WARNING: [Synth 8-3331] design top has unconnected port MCU_CAL_MISO
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT0
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT1
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT2
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT3
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT4
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT5
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT6
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT7
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT8
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT9
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT10
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT11
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT12
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT13
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT14
WARNING: [Synth 8-3331] design top has unconnected port DISCR_OUT15
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/uart_rsp_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/uart_rsp_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/uart_rsp_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/uart_rsp_data_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/uart_rsp_data_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/uart_rsp_data_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/uart_rsp_data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/uart_rsp_data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/NEDGE0/ff_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/rx_fifo_wr_en_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_in_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_in_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_in_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_data_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_data_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_data_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_en_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/FSM_sequential_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/FSM_sequential_fsm_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/shift_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/shift_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/shift_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/latch_cnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/latch_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/latch_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/latch_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/latch_cnt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/latch_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/buf_bwr_rdreq_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/buf_bwr_wrreq_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\FT232R_HS_0/FSM_sequential_fsm_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\FT232R_HS_0/NEDGE_0/ff_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\FT232R_HS_0/FSM_sequential_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/uart_rsp_req_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\FT232R_HS_0/PEDGE_0/ff_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_SER_0/shift_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_SER_0/shift_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_SER_0/shift_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_in_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_in_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_in_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_in_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_in_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_in_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_in_reg[9] )
INFO: [Synth 8-3886] merging instance 'i_0/XDOM_0/UART_MCU_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[10]' (FDSE) to 'i_0/XDOM_0/UART_MCU_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_in_reg[10] )
INFO: [Synth 8-3886] merging instance 'i_0/XDOM_0/UART_MCU_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[11]' (FDSE) to 'i_0/XDOM_0/UART_MCU_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_in_reg[11] )
INFO: [Synth 8-3886] merging instance 'i_0/XDOM_0/UART_MCU_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]' (FDSE) to 'i_0/XDOM_0/UART_MCU_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_in_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_0/XDOM_0/UART_MCU_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[13]' (FDSE) to 'i_0/XDOM_0/UART_MCU_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_in_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_in_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/crc_in_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/is_burst_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/len_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/len_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/len_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/len_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/len_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/len_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/len_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/len_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/len_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/len_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/len_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/len_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/len_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/len_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/len_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/len_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/cur_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/cur_state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/cur_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/cur_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/cur_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/NEDGE_1/ff_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/rx_fifo_data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/rx_fifo_data_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/rx_fifo_data_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/rx_fifo_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/is_rd_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/rx_fifo_data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/rx_fifo_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\FT232R_HS_0/RS232_DES_0/rx_fifo_data_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_0/XDOM_0/UART_MCU_0/FT232R_HS_0/RS232_DES_0/rx_fifo_data_reg[4]' (FDRE) to 'i_0/XDOM_0/UART_MCU_0/FT232R_HS_0/RS232_DES_0/rx_fifo_data_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/UART_MCU_0/\UART_PROC_HS_0/uart_cmd_ack_reg )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_0/LTC_0/ltc_rd_ack_reg' (FDR) to 'i_0/LTC_0/PEDGE_1/ff_reg'
INFO: [Synth 8-3886] merging instance 'i_0/XDOM_0/I2CM_0_TASK_REG_0/ack_prev_reg[2]' (FDR) to 'i_0/XDOM_0/I2CM_0_TASK_REG_0/ack_prev_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/XDOM_0/I2CM_0_TASK_REG_0/ack_prev_reg[1]' (FDR) to 'i_0/XDOM_0/I2CM_0_TASK_REG_0/ack_prev_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/XDOM_0/dpram_len_reg[0]' (FDRE) to 'i_0/XDOM_0/dpram_len_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/XDOM_0/dpram_len_reg[1]' (FDRE) to 'i_0/XDOM_0/dpram_len_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/XDOM_0/dpram_len_reg[2]' (FDRE) to 'i_0/XDOM_0/dpram_len_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/XDOM_0/dpram_len_reg[3]' (FDRE) to 'i_0/XDOM_0/dpram_len_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/XDOM_0/dpram_len_reg[4]' (FDRE) to 'i_0/XDOM_0/dpram_len_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/XDOM_0/dpram_len_reg[5]' (FDRE) to 'i_0/XDOM_0/dpram_len_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/XDOM_0/dpram_len_reg[6]' (FDRE) to 'i_0/XDOM_0/dpram_len_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/XDOM_0/dpram_len_reg[7]' (FDRE) to 'i_0/XDOM_0/dpram_len_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/XDOM_0/dpram_len_reg[8]' (FDRE) to 'i_0/XDOM_0/dpram_len_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/XDOM_0/dpram_len_reg[9]' (FDRE) to 'i_0/XDOM_0/dpram_len_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/XDOM_0/dpram_len_reg[10]' (FDRE) to 'i_0/XDOM_0/dpram_len_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/XDOM_0/dpram_len_reg[11]' (FDRE) to 'i_0/XDOM_0/dpram_len_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/XDOM_0/dpram_len_reg[12]' (FDRE) to 'i_0/XDOM_0/dpram_len_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/XDOM_0/dpram_len_reg[13]' (FDRE) to 'i_0/XDOM_0/dpram_len_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/XDOM_0/dpram_len_reg[14]' (FDRE) to 'i_0/XDOM_0/dpram_len_reg[15]'
WARNING: [Synth 8-3332] Sequential element (FT232R_HS_0/RS232_SER_0/FSM_sequential_fsm_reg[1]) is unused and will be removed from module ft232r_proc_buffered.
WARNING: [Synth 8-3332] Sequential element (FT232R_HS_0/RS232_SER_0/FSM_sequential_fsm_reg[0]) is unused and will be removed from module ft232r_proc_buffered.
WARNING: [Synth 8-3332] Sequential element (FT232R_HS_0/RS232_DES_0/FSM_sequential_fsm_reg[1]) is unused and will be removed from module ft232r_proc_buffered.
WARNING: [Synth 8-3332] Sequential element (FT232R_HS_0/RS232_DES_0/FSM_sequential_fsm_reg[0]) is unused and will be removed from module ft232r_proc_buffered.
WARNING: [Synth 8-3332] Sequential element (FT232R_HS_0/FSM_sequential_fsm_reg[1]) is unused and will be removed from module ft232r_proc_buffered.
WARNING: [Synth 8-3332] Sequential element (FT232R_HS_0/FSM_sequential_fsm_reg[0]) is unused and will be removed from module ft232r_proc_buffered.
WARNING: [Synth 8-3332] Sequential element (UART_PROC_HS_0/FSM_sequential_fsm_reg[4]) is unused and will be removed from module ft232r_proc_buffered.
WARNING: [Synth 8-3332] Sequential element (UART_PROC_HS_0/FSM_sequential_fsm_reg[3]) is unused and will be removed from module ft232r_proc_buffered.
WARNING: [Synth 8-3332] Sequential element (UART_PROC_HS_0/FSM_sequential_fsm_reg[2]) is unused and will be removed from module ft232r_proc_buffered.
WARNING: [Synth 8-3332] Sequential element (UART_PROC_HS_0/FSM_sequential_fsm_reg[1]) is unused and will be removed from module ft232r_proc_buffered.
WARNING: [Synth 8-3332] Sequential element (UART_PROC_HS_0/FSM_sequential_fsm_reg[0]) is unused and will be removed from module ft232r_proc_buffered.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_fsm_reg[1]) is unused and will be removed from module one_shot.
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[0]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[1]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[2]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_SCLK_0/i_x_0_reg[0]' (FDRE) to 'i_1/AD5668_SPI/IILC_SCLK_0/i_x_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_SCLK_0/i_x_0_reg[1]' (FDRE) to 'i_1/AD5668_SPI/IILC_SCLK_0/i_x_0_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_SCLK_0/i_x_0_reg[2]' (FDRE) to 'i_1/AD5668_SPI/IILC_SCLK_0/i_x_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MISO_0/i_x_0_reg[0]' (FDRE) to 'i_1/AD5668_SPI/IILC_MISO_0/i_m_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MISO_0/i_x_0_reg[1]' (FDRE) to 'i_1/AD5668_SPI/IILC_MISO_0/i_m_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MISO_0/i_x_0_reg[2]' (FDRE) to 'i_1/AD5668_SPI/IILC_MISO_0/i_m_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_SCLK_0/i_m_0_reg[1]' (FDRE) to 'i_1/AD5668_SPI/IILC_SCLK_0/i_x_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_SCLK_0/i_m_0_reg[2]' (FDRE) to 'i_1/AD5668_SPI/IILC_SCLK_0/i_x_0_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MISO_0/i_m_0_reg[0]' (FDRE) to 'i_1/AD5668_SPI/IILC_MISO_0/i_m_0_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MISO_0/i_m_0_reg[1]' (FDRE) to 'i_1/AD5668_SPI/IILC_MISO_0/i_m_0_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MISO_0/i_m_0_reg[2]' (FDRE) to 'i_1/AD5668_SPI/IILC_MISO_0/i_m_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_m_0_reg[0]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_m_0_reg[1]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_m_0_reg[2]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[0]' (FDRE) to 'i_1/ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[1]' (FDRE) to 'i_1/ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[2]' (FDRE) to 'i_1/ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/ADS8332_SPI/IILC_SCLK_0/i_x_0_reg[0]' (FDRE) to 'i_1/ADS8332_SPI/IILC_SCLK_0/i_x_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/ADS8332_SPI/IILC_SCLK_0/i_x_0_reg[1]' (FDRE) to 'i_1/ADS8332_SPI/IILC_SCLK_0/i_x_0_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/ADS8332_SPI/IILC_SCLK_0/i_x_0_reg[2]' (FDRE) to 'i_1/ADS8332_SPI/IILC_SCLK_0/i_x_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/ADS8332_SPI/IILC_MISO_0/i_x_0_reg[0]' (FDRE) to 'i_1/ADS8332_SPI/IILC_MISO_0/i_m_0_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/ADS8332_SPI/IILC_MISO_0/i_x_0_reg[1]' (FDRE) to 'i_1/ADS8332_SPI/IILC_MISO_0/i_m_0_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/ADS8332_SPI/IILC_MISO_0/i_x_0_reg[2]' (FDRE) to 'i_1/ADS8332_SPI/IILC_MISO_0/i_m_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/ADS8332_SPI/IILC_SCLK_0/i_m_0_reg[1]' (FDRE) to 'i_1/ADS8332_SPI/IILC_SCLK_0/i_x_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/ADS8332_SPI/IILC_SCLK_0/i_m_0_reg[2]' (FDRE) to 'i_1/ADS8332_SPI/IILC_SCLK_0/i_x_0_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/ADS8332_SPI/IILC_MISO_0/i_m_0_reg[0]' (FDRE) to 'i_1/ADS8332_SPI/IILC_MISO_0/i_m_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/ADS8332_SPI/IILC_MISO_0/i_m_0_reg[1]' (FDRE) to 'i_1/ADS8332_SPI/IILC_MISO_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/ADS8332_SPI/IILC_MISO_0/i_m_0_reg[2]' (FDRE) to 'i_1/ADS8332_SPI/IILC_MISO_0/i_m_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[0]' (FDRE) to 'i_1/ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[1]' (FDRE) to 'i_1/ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/ADS8332_SPI/IILC_MOSI_0/i_m_0_reg[2]' (FDRE) to 'i_1/ADS8332_SPI/IILC_MOSI_0/i_x_0_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[3]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[4]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[5]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[6]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[7]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[8]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[9]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[10]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[11]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[12]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[13]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[14]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[15]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[16]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[17]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[18]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[19]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[20]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[21]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[22]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[23]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[24]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[25]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[26]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[27]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[28]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[29]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[30]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_x_0_reg[31]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_m_0_reg[3]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_m_0_reg[4]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_m_0_reg[5]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_m_0_reg[7]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_m_0_reg[8]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_m_0_reg[9]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_m_0_reg[10]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_m_0_reg[11]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_m_0_reg[12]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_m_0_reg[13]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_m_0_reg[14]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_m_0_reg[15]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_m_0_reg[16]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/AD5668_SPI/IILC_MOSI_0/i_m_0_reg[17]' (FDRE) to 'i_1/AD5668_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 1005.527 ; gain = 463.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------+-----------------+---------------+----------------+
|Module Name          | RTL Object      | Depth x Width | Implemented As | 
+---------------------+-----------------+---------------+----------------+
|ft232r_proc_buffered | UART_PROC_HS_0/ | 32x5          | LUT            | 
|ft232r_proc_buffered | UART_PROC_HS_0/ | 32x5          | LUT            | 
|ft232r_proc_buffered | UART_PROC_HS_0/ | 32x5          | LUT            | 
+---------------------+-----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |top__GCB0     |           1|      9579|
|2     |top__GCB1     |           1|      5412|
|3     |top__GCB2     |           1|      3869|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'LCLK_ADCCLK_WIZ_0/clk_out1' to pin 'LCLK_ADCCLK_WIZ_0/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'LCLK_ADCCLK_WIZ_0/clk_in1' to 'IBUFDGS_FPGACLK/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'LCLK_ADCCLK_WIZ_0/clk_out2' to pin 'LCLK_ADCCLK_WIZ_0/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'LCLK_ADCCLK_WIZ_0/clk_in1' to 'IBUFDGS_FPGACLK/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'IDELAY_DISCR_CLK_WIZ_0/clk_out1' to pin 'IDELAY_DISCR_CLK_WIZ_0/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'IDELAY_DISCR_CLK_WIZ_0/clk_in1' to 'IBUFDGS_FPGACLK/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'IDELAY_DISCR_CLK_WIZ_0/clk_out2' to pin 'IDELAY_DISCR_CLK_WIZ_0/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'IDELAY_DISCR_CLK_WIZ_0/clk_in1' to 'IBUFDGS_FPGACLK/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'DDR3_IDELAY_CLK_WIZ_0/clk_out1' to pin 'DDR3_IDELAY_CLK_WIZ_0/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'DDR3_IDELAY_CLK_WIZ_0/clk_in1' to 'IBUFDGS_FPGACLK/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'DDR3_IDELAY_CLK_WIZ_0/clk_out2' to pin 'DDR3_IDELAY_CLK_WIZ_0/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'DDR3_IDELAY_CLK_WIZ_0/clk_in1' to 'IBUFDGS_FPGACLK/O'
INFO: [Synth 8-5819] Moved 9 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:01:37 . Memory (MB): peak = 1005.527 ; gain = 463.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:01:40 . Memory (MB): peak = 1027.273 ; gain = 485.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |top__GCB0     |           1|      9579|
|2     |top__GCB1     |           1|      5412|
|3     |top__GCB2     |           1|      3869|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:45 ; elapsed = 00:01:47 . Memory (MB): peak = 1083.016 ; gain = 540.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:48 ; elapsed = 00:01:49 . Memory (MB): peak = 1088.613 ; gain = 546.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:48 ; elapsed = 00:01:50 . Memory (MB): peak = 1088.613 ; gain = 546.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:49 ; elapsed = 00:01:51 . Memory (MB): peak = 1088.613 ; gain = 546.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:49 ; elapsed = 00:01:51 . Memory (MB): peak = 1088.613 ; gain = 546.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:49 ; elapsed = 00:01:51 . Memory (MB): peak = 1088.613 ; gain = 546.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:49 ; elapsed = 00:01:51 . Memory (MB): peak = 1088.613 ; gain = 546.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |lclk_adcclk_wiz      |         1|
|2     |idelay_discr_clk_wiz |         1|
|3     |ddr3_idelay_clk_wiz  |         1|
|4     |FIFO_1024_16         |         2|
|5     |XDOM_DDR3_PG         |         1|
|6     |DIRECT_RDOUT_DPRAM   |         1|
|7     |FIFO_2048_32         |         3|
+------+---------------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |DIRECT_RDOUT_DPRAM   |     1|
|2     |FIFO_1024_16         |     1|
|3     |FIFO_1024_16__2      |     1|
|4     |FIFO_2048_32         |     1|
|5     |FIFO_2048_32__3      |     1|
|6     |FIFO_2048_32__4      |     1|
|7     |XDOM_DDR3_PG         |     1|
|8     |ddr3_idelay_clk_wiz  |     1|
|9     |idelay_discr_clk_wiz |     1|
|10    |lclk_adcclk_wiz      |     1|
|11    |CARRY4               |   688|
|12    |IDELAYCTRL           |     1|
|13    |LUT1                 |   104|
|14    |LUT2                 |   743|
|15    |LUT3                 |   885|
|16    |LUT4                 |  1102|
|17    |LUT5                 |   546|
|18    |LUT6                 |  1257|
|19    |MUXF7                |    67|
|20    |MUXF8                |    14|
|21    |PULLUP               |     2|
|22    |FDRE                 |  3578|
|23    |FDSE                 |   140|
|24    |IBUF                 |    22|
|25    |IBUFGDS              |     2|
|26    |IOBUF                |    17|
|27    |OBUF                 |    48|
|28    |OBUFDS               |    60|
|29    |OBUFT                |     7|
+------+---------------------+------+

Report Instance Areas: 
+------+---------------------------+--------------------------------+------+
|      |Instance                   |Module                          |Cells |
+------+---------------------------+--------------------------------+------+
|1     |top                        |                                |  9594|
|2     |  AD5668_SPI               |spi_master__parameterized0      |  1323|
|3     |    IILC_MISO_0            |iter_integer_linear_calc_37     |   256|
|4     |    IILC_MOSI_0            |iter_integer_linear_calc_38     |   250|
|5     |    IILC_SCLK_0            |iter_integer_linear_calc_39     |   176|
|6     |    SERIAL_CK_0            |serial_ck_40                    |   318|
|7     |    SERIAL_TX_0            |serial_tx__parameterized0       |   194|
|8     |  ADC3424_SPI              |spi_master                      |  1474|
|9     |    IILC_MISO_0            |iter_integer_linear_calc_33     |   206|
|10    |    IILC_MOSI_0            |iter_integer_linear_calc_34     |   253|
|11    |    IILC_SCLK_0            |iter_integer_linear_calc_35     |   218|
|12    |    SERIAL_CK_0            |serial_ck_36                    |   317|
|13    |    SERIAL_RX_0            |serial_rx                       |   174|
|14    |    SERIAL_TX_0            |serial_tx                       |   177|
|15    |  ADC_TEST_CTRL            |adc_io_test_ctrl                |   127|
|16    |  ADS8332_SPI              |spi_master__parameterized1      |  1486|
|17    |    IILC_MISO_0            |iter_integer_linear_calc        |   222|
|18    |    IILC_MOSI_0            |iter_integer_linear_calc_31     |   279|
|19    |    IILC_SCLK_0            |iter_integer_linear_calc_32     |   185|
|20    |    SERIAL_CK_0            |serial_ck                       |   317|
|21    |    SERIAL_RX_0            |serial_rx__parameterized1       |   181|
|22    |    SERIAL_TX_0            |serial_tx__parameterized1       |   173|
|23    |  ERR_COUNTER              |posedge_counter                 |    27|
|24    |    PEDGE                  |posedge_detector_30             |     2|
|25    |  FMC_OEN_NE_0             |negedge_detector                |     2|
|26    |  FMC_WE_NE_0              |negedge_detector_0              |     2|
|27    |  I2CM_0                   |i2c_master                      |   408|
|28    |    I2C_BYTE_0             |i2c_byte                        |   330|
|29    |    NEDGE_0                |negedge_detector_29             |     3|
|30    |  ICM_TIME_TRANSFER        |icm_time_transfer               |   640|
|31    |    ICM_LTC_DES            |icm_ltc_des                     |   449|
|32    |      SYNC_ICM_FPGA_SYNC_0 |sync_28                         |    45|
|33    |    PEDGE_ICM_FPGA_SYNC_0  |posedge_detector_26             |     1|
|34    |    SYNC_ICM_FPGA_SYNC_0   |sync_27                         |     3|
|35    |  KR_0                     |knight_rider                    |    57|
|36    |  LTC_0                    |local_time_counter              |   161|
|37    |    PEDGE_0                |posedge_detector_24             |     2|
|38    |    PEDGE_1                |posedge_detector_25             |     1|
|39    |  SYNC_FMC_OEN_0           |sync                            |     2|
|40    |  SYNC_FMC_WEN_0           |sync_1                          |     2|
|41    |  XDOM_0                   |xdom                            |  3643|
|42    |    ADC_SPI_TASK_0         |task_reg__parameterized0        |    33|
|43    |    CALSYNC                |sync_2                          |     2|
|44    |    CRSM_0                 |crs_master                      |  1327|
|45    |      NEDGE_0              |negedge_detector_23             |     7|
|46    |    DAC_SPI_TASK_0         |task_reg__parameterized1        |    44|
|47    |    I2CM_0_TASK_REG_0      |task_reg__parameterized3        |    36|
|48    |    LTC_TASK_REG_0         |task_reg                        |    36|
|49    |    OS_NCONVST             |one_shot                        |   113|
|50    |    PGACKSYNC              |sync_3                          |     4|
|51    |    SLO_ADC_SPI_TASK_0     |task_reg__parameterized2        |    37|
|52    |    UART_DEBUG_0           |ft232r_proc_buffered__xdcDup__1 |   546|
|53    |      FT232R_HS_0          |ft232r_hs_12                    |   127|
|54    |        NEDGE_0            |negedge_detector_17             |     3|
|55    |        PEDGE_0            |posedge_detector_18             |     1|
|56    |        RS232_DES_0        |rs232_des_19                    |    69|
|57    |          NEDGE0           |negedge_detector_21             |     1|
|58    |          SYNC0            |sync_22                         |     7|
|59    |        RS232_SER_0        |rs232_ser_20                    |    51|
|60    |      UART_PROC_HS_0       |uart_proc_hs_13                 |   385|
|61    |        CRC16_8B_P_0       |crc_14                          |    65|
|62    |        NEDGE_0            |negedge_detector_15             |     1|
|63    |        NEDGE_1            |negedge_detector_16             |     2|
|64    |    UART_ICM_0             |ft232r_proc_buffered__xdcDup__2 |   549|
|65    |      FT232R_HS_0          |ft232r_hs_5                     |   131|
|66    |        NEDGE_0            |negedge_detector_8              |     3|
|67    |        PEDGE_0            |posedge_detector                |     1|
|68    |        RS232_DES_0        |rs232_des_9                     |    72|
|69    |          NEDGE0           |negedge_detector_10             |     1|
|70    |          SYNC0            |sync_11                         |     8|
|71    |        RS232_SER_0        |rs232_ser                       |    51|
|72    |      UART_PROC_HS_0       |uart_proc_hs                    |   384|
|73    |        CRC16_8B_P_0       |crc                             |    65|
|74    |        NEDGE_0            |negedge_detector_6              |     1|
|75    |        NEDGE_1            |negedge_detector_7              |     2|
|76    |    UART_MCU_0             |ft232r_proc_buffered            |    36|
|77    |      FT232R_HS_0          |ft232r_hs                       |     2|
|78    |        RS232_DES_0        |rs232_des                       |     2|
|79    |          SYNC0            |sync_4                          |     2|
+------+---------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:49 ; elapsed = 00:01:51 . Memory (MB): peak = 1088.613 ; gain = 546.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 64 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:35 ; elapsed = 00:01:45 . Memory (MB): peak = 1088.613 ; gain = 380.688
Synthesis Optimization Complete : Time (s): cpu = 00:01:49 ; elapsed = 00:01:51 . Memory (MB): peak = 1088.613 ; gain = 546.543
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 848 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1088.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 79 instances were transformed.
  IBUFGDS => IBUFDS: 2 instances
  IOBUF => IOBUF (IBUF, OBUFT): 17 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 60 instances

INFO: [Common 17-83] Releasing license: Synthesis
496 Infos, 210 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:57 ; elapsed = 00:01:59 . Memory (MB): peak = 1088.613 ; gain = 788.297
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1088.613 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/atfie/IceCube/mDOMDevelopment/mdommb_rev1_fw/mDOM_mb_rev1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep  1 18:25:39 2021...
