Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date             : Tue May 13 14:57:03 2014
| Host             : ee-boxer0 running 64-bit Ubuntu 10.04.4 LTS
| Command          : report_power -file zynq_system_wrapper_power_routed.rpt -pb zynq_system_wrapper_power_summary_routed.pb
| Design           : zynq_system_wrapper
| Device           : xc7z045ffg900-2
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.619 |
| Dynamic (W)              | 1.379 |
| Device Static (W)        | 0.239 |
| Total Off-Chip Power (W) | 0.121 |
| Effective TJA (C/W)      | 1.8   |
| Max Ambient (C)          | 82.1  |
| Junction Temperature (C) | 27.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.013 |        2 |       --- |             --- |
| Slice Logic              |     0.005 |    12300 |       --- |             --- |
|   LUT as Logic           |     0.004 |     5169 |    218600 |            2.36 |
|   CARRY4                 |    <0.001 |      396 |     54650 |            0.72 |
|   Register               |    <0.001 |     4723 |    437200 |            1.08 |
|   F7/F8 Muxes            |    <0.001 |      376 |    218600 |            0.17 |
|   LUT as Distributed RAM |    <0.001 |        8 |     70400 |            0.01 |
|   LUT as Shift Register  |    <0.001 |      177 |     70400 |            0.25 |
|   Others                 |     0.000 |      635 |       --- |             --- |
| Signals                  |     0.006 |    10446 |       --- |             --- |
| Block RAM                |    <0.001 |        1 |       545 |            0.18 |
| DSPs                     |     0.009 |       42 |       900 |            4.66 |
| PS7                      |     1.346 |        1 |       --- |             --- |
| Static Power             |     0.239 |          |           |                 |
| Total                    |     1.619 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.090 |       0.033 |      0.057 |
| Vccaux    |       1.800 |     0.054 |       0.000 |      0.054 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.409 |       0.391 |      0.018 |
| Vccpaux   |       1.800 |     0.067 |       0.057 |      0.010 |
| Vccpll    |       1.800 |     0.116 |       0.113 |      0.003 |
| Vcco_ddr  |       1.500 |     0.511 |       0.509 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is completely routed                            |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------------------------------+----------------------------------------------------------------+-----------------+
| Clock                                                          | Domain                                                         | Constraint (ns) |
+----------------------------------------------------------------+----------------------------------------------------------------+-----------------+
| zynq_system_i/processing_system7_0/inst/FCLK_CLK0              | zynq_system_i/processing_system7_0/inst/FCLK_CLK0              |            20.0 |
| zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] | zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
+----------------------------------------------------------------+----------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                                                                                             | Power (W) |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| zynq_system_wrapper                                                                                                                                                                              |     1.379 |
|   zynq_system_i                                                                                                                                                                                  |     1.379 |
|     axi_mem_intercon                                                                                                                                                                             |     0.001 |
|       s00_couplers/auto_pc                                                                                                                                                                       |     0.001 |
|         inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4      |    <0.001 |
|         inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4 |    <0.001 |
|     processing_system7_0                                                                                                                                                                         |     1.347 |
|       inst                                                                                                                                                                                       |     1.347 |
|     processing_system7_0_axi_periph                                                                                                                                                              |     0.002 |
|       s00_couplers/auto_pc                                                                                                                                                                       |     0.002 |
|     rst_processing_system7_0_50M                                                                                                                                                                 |    <0.001 |
|       U0                                                                                                                                                                                         |    <0.001 |
|     vivado_activity_thread_0                                                                                                                                                                     |     0.029 |
|       inst/vivado_activity_thread_U/vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U8/vivado_activity_thread_ap_dexp_13_full_dsp_u/U0/i_synth                                              |     0.012 |
|         EXP_OP.OP/i_calculate_e2A                                                                                                                                                                |    <0.001 |
|         EXP_OP.OP/i_calculate_e2zmzm1                                                                                                                                                            |     0.003 |
|       inst/vivado_activity_thread_U/vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp_U7/vivado_activity_thread_ap_dmul_3_max_dsp_u/U0/i_synth                                                  |     0.003 |
|       inst/vivado_activity_thread_U/vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp_U1/vivado_activity_thread_ap_faddfsub_2_full_dsp_u/U0/i_synth                                        |    <0.001 |
|       inst/vivado_activity_thread_U/vivado_activity_thread_fcmp_32ns_32ns_1_3_U6/vivado_activity_thread_ap_fcmp_1_no_dsp_u/U0/i_synth                                                            |    <0.001 |
|       inst/vivado_activity_thread_U/vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/vivado_activity_thread_ap_fdiv_10_no_dsp_u/U0/i_synth                                                         |     0.005 |
|       inst/vivado_activity_thread_U/vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp_U2/vivado_activity_thread_ap_fmul_1_max_dsp_u/U0/i_synth                                                  |     0.001 |
|       inst/vivado_activity_thread_U/vivado_activity_thread_fpext_32ns_64_3_U5/vivado_activity_thread_ap_fpext_1_no_dsp_u/U0/i_synth                                                              |    <0.001 |
|       inst/vivado_activity_thread_U/vivado_activity_thread_fptrunc_64ns_32_3_U4/vivado_activity_thread_ap_fptrunc_1_no_dsp_u/U0/i_synth                                                          |    <0.001 |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+


