<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2019.2 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7a200t_0" gui_info="dashboard1=hw_ila_1[xc7a200t_0/hw_ila_1/Status=ILA_STATUS_1;xc7a200t_0/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;xc7a200t_0/hw_ila_1/Settings=ILA_SETTINGS_1;xc7a200t_0/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7a200t_0/hw_ila_1/Waveform=ILA_WAVE_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7a200t_0" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/thinpad_top.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/thinpad_top.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/thinpad_top.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="u_ila_0" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="u_ila_1" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="Inst[31:0]" gui_info="hw_vios/hw_vio_1=0"/>
    <Object name="cpu/DataRoad/Inst[31:0]" gui_info="Trigger Setup=0"/>
    <Object name="cpu/DataRoad/pc/Inst[31:0]" gui_info=""/>
    <Object name="cpu/DataRoad/pc/pc_disp[31:0]" gui_info="Trigger Setup=0"/>
    <Object name="reg1[31:0]" gui_info="hw_vios/hw_vio_1=1"/>
    <Object name="reg2[31:0]" gui_info="hw_vios/hw_vio_1=2"/>
    <Object name="reg3[31:0]" gui_info="hw_vios/hw_vio_1=3"/>
    <Object name="reg4[31:0]" gui_info="hw_vios/hw_vio_1=4"/>
  </ObjectList>
  <ObjectList object_type="hw_sysmon" gui_info="">
    <Object name="XADC" gui_info="dashboard_1=[TEMPERATURE=-65281;SCAN_RATE=1000;TRACK_TIME=1;]"/>
  </ObjectList>
  <ObjectList object_type="hw_vio" gui_info="">
    <Object name="hw_vio_1" gui_info="hw_vios/hw_vio_1/TablePreference=5	402	Name	0	2147483647	15	106	106	Value	1	2147483647	15	126	126	Activity	2	2147483647	15	44	44	Direction	3	2147483647	15	58	58	VIO	4	2147483647	15	68	68			1	6	1	Name	Value	Activity	Direction	VIO"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;h3409_0001"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;h3409_0001"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/Inst[31]"/>
        <net name="cpu/DataRoad/Inst[30]"/>
        <net name="cpu/DataRoad/Inst[29]"/>
        <net name="cpu/DataRoad/Inst[28]"/>
        <net name="cpu/DataRoad/Inst[27]"/>
        <net name="cpu/DataRoad/Inst[26]"/>
        <net name="cpu/DataRoad/Inst[25]"/>
        <net name="cpu/DataRoad/Inst[24]"/>
        <net name="cpu/DataRoad/Inst[23]"/>
        <net name="cpu/DataRoad/Inst[22]"/>
        <net name="cpu/DataRoad/Inst[21]"/>
        <net name="cpu/DataRoad/Inst[20]"/>
        <net name="cpu/DataRoad/Inst[19]"/>
        <net name="cpu/DataRoad/Inst[18]"/>
        <net name="cpu/DataRoad/Inst[17]"/>
        <net name="cpu/DataRoad/Inst[16]"/>
        <net name="cpu/DataRoad/Inst[15]"/>
        <net name="cpu/DataRoad/Inst[14]"/>
        <net name="cpu/DataRoad/Inst[13]"/>
        <net name="cpu/DataRoad/Inst[12]"/>
        <net name="cpu/DataRoad/Inst[11]"/>
        <net name="cpu/DataRoad/Inst[10]"/>
        <net name="cpu/DataRoad/Inst[9]"/>
        <net name="cpu/DataRoad/Inst[8]"/>
        <net name="cpu/DataRoad/Inst[7]"/>
        <net name="cpu/DataRoad/Inst[6]"/>
        <net name="cpu/DataRoad/Inst[5]"/>
        <net name="cpu/DataRoad/Inst[4]"/>
        <net name="cpu/DataRoad/Inst[3]"/>
        <net name="cpu/DataRoad/Inst[2]"/>
        <net name="cpu/DataRoad/Inst[1]"/>
        <net name="cpu/DataRoad/Inst[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/RegWr_real"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/alu/Add_Result[31]"/>
        <net name="cpu/DataRoad/alu/Add_Result[30]"/>
        <net name="cpu/DataRoad/alu/Add_Result[29]"/>
        <net name="cpu/DataRoad/alu/Add_Result[28]"/>
        <net name="cpu/DataRoad/alu/Add_Result[27]"/>
        <net name="cpu/DataRoad/alu/Add_Result[26]"/>
        <net name="cpu/DataRoad/alu/Add_Result[25]"/>
        <net name="cpu/DataRoad/alu/Add_Result[24]"/>
        <net name="cpu/DataRoad/alu/Add_Result[23]"/>
        <net name="cpu/DataRoad/alu/Add_Result[22]"/>
        <net name="cpu/DataRoad/alu/Add_Result[21]"/>
        <net name="cpu/DataRoad/alu/Add_Result[20]"/>
        <net name="cpu/DataRoad/alu/Add_Result[19]"/>
        <net name="cpu/DataRoad/alu/Add_Result[18]"/>
        <net name="cpu/DataRoad/alu/Add_Result[17]"/>
        <net name="cpu/DataRoad/alu/Add_Result[16]"/>
        <net name="cpu/DataRoad/alu/Add_Result[15]"/>
        <net name="cpu/DataRoad/alu/Add_Result[14]"/>
        <net name="cpu/DataRoad/alu/Add_Result[13]"/>
        <net name="cpu/DataRoad/alu/Add_Result[12]"/>
        <net name="cpu/DataRoad/alu/Add_Result[11]"/>
        <net name="cpu/DataRoad/alu/Add_Result[10]"/>
        <net name="cpu/DataRoad/alu/Add_Result[9]"/>
        <net name="cpu/DataRoad/alu/Add_Result[8]"/>
        <net name="cpu/DataRoad/alu/Add_Result[7]"/>
        <net name="cpu/DataRoad/alu/Add_Result[6]"/>
        <net name="cpu/DataRoad/alu/Add_Result[5]"/>
        <net name="cpu/DataRoad/alu/Add_Result[4]"/>
        <net name="cpu/DataRoad/alu/Add_Result[3]"/>
        <net name="cpu/DataRoad/alu/Add_Result[2]"/>
        <net name="cpu/DataRoad/alu/Add_Result[1]"/>
        <net name="cpu/DataRoad/alu/Add_Result[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/alu_result[31]"/>
        <net name="cpu/DataRoad/alu_result[30]"/>
        <net name="cpu/DataRoad/alu_result[29]"/>
        <net name="cpu/DataRoad/alu_result[28]"/>
        <net name="cpu/DataRoad/alu_result[27]"/>
        <net name="cpu/DataRoad/alu_result[26]"/>
        <net name="cpu/DataRoad/alu_result[25]"/>
        <net name="cpu/DataRoad/alu_result[24]"/>
        <net name="cpu/DataRoad/alu_result[23]"/>
        <net name="cpu/DataRoad/alu_result[22]"/>
        <net name="cpu/DataRoad/alu_result[21]"/>
        <net name="cpu/DataRoad/alu_result[20]"/>
        <net name="cpu/DataRoad/alu_result[19]"/>
        <net name="cpu/DataRoad/alu_result[18]"/>
        <net name="cpu/DataRoad/alu_result[17]"/>
        <net name="cpu/DataRoad/alu_result[16]"/>
        <net name="cpu/DataRoad/alu_result[15]"/>
        <net name="cpu/DataRoad/alu_result[14]"/>
        <net name="cpu/DataRoad/alu_result[13]"/>
        <net name="cpu/DataRoad/alu_result[12]"/>
        <net name="cpu/DataRoad/alu_result[11]"/>
        <net name="cpu/DataRoad/alu_result[10]"/>
        <net name="cpu/DataRoad/alu_result[9]"/>
        <net name="cpu/DataRoad/alu_result[8]"/>
        <net name="cpu/DataRoad/alu_result[7]"/>
        <net name="cpu/DataRoad/alu_result[6]"/>
        <net name="cpu/DataRoad/alu_result[5]"/>
        <net name="cpu/DataRoad/alu_result[4]"/>
        <net name="cpu/DataRoad/alu_result[3]"/>
        <net name="cpu/DataRoad/alu_result[2]"/>
        <net name="cpu/DataRoad/alu_result[1]"/>
        <net name="cpu/DataRoad/alu_result[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/beq_target_real[31]"/>
        <net name="cpu/DataRoad/beq_target_real[30]"/>
        <net name="cpu/DataRoad/beq_target_real[29]"/>
        <net name="cpu/DataRoad/beq_target_real[28]"/>
        <net name="cpu/DataRoad/beq_target_real[27]"/>
        <net name="cpu/DataRoad/beq_target_real[26]"/>
        <net name="cpu/DataRoad/beq_target_real[25]"/>
        <net name="cpu/DataRoad/beq_target_real[24]"/>
        <net name="cpu/DataRoad/beq_target_real[23]"/>
        <net name="cpu/DataRoad/beq_target_real[22]"/>
        <net name="cpu/DataRoad/beq_target_real[21]"/>
        <net name="cpu/DataRoad/beq_target_real[20]"/>
        <net name="cpu/DataRoad/beq_target_real[19]"/>
        <net name="cpu/DataRoad/beq_target_real[18]"/>
        <net name="cpu/DataRoad/beq_target_real[17]"/>
        <net name="cpu/DataRoad/beq_target_real[16]"/>
        <net name="cpu/DataRoad/beq_target_real[15]"/>
        <net name="cpu/DataRoad/beq_target_real[14]"/>
        <net name="cpu/DataRoad/beq_target_real[13]"/>
        <net name="cpu/DataRoad/beq_target_real[12]"/>
        <net name="cpu/DataRoad/beq_target_real[11]"/>
        <net name="cpu/DataRoad/beq_target_real[10]"/>
        <net name="cpu/DataRoad/beq_target_real[9]"/>
        <net name="cpu/DataRoad/beq_target_real[8]"/>
        <net name="cpu/DataRoad/beq_target_real[7]"/>
        <net name="cpu/DataRoad/beq_target_real[6]"/>
        <net name="cpu/DataRoad/beq_target_real[5]"/>
        <net name="cpu/DataRoad/beq_target_real[4]"/>
        <net name="cpu/DataRoad/beq_target_real[3]"/>
        <net name="cpu/DataRoad/beq_target_real[2]"/>
        <net name="cpu/DataRoad/beq_target_real[1]"/>
        <net name="cpu/DataRoad/beq_target_real[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/branch_real"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe9[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/busA_EX[31]"/>
        <net name="cpu/DataRoad/busA_EX[30]"/>
        <net name="cpu/DataRoad/busA_EX[29]"/>
        <net name="cpu/DataRoad/busA_EX[28]"/>
        <net name="cpu/DataRoad/busA_EX[27]"/>
        <net name="cpu/DataRoad/busA_EX[26]"/>
        <net name="cpu/DataRoad/busA_EX[25]"/>
        <net name="cpu/DataRoad/busA_EX[24]"/>
        <net name="cpu/DataRoad/busA_EX[23]"/>
        <net name="cpu/DataRoad/busA_EX[22]"/>
        <net name="cpu/DataRoad/busA_EX[21]"/>
        <net name="cpu/DataRoad/busA_EX[20]"/>
        <net name="cpu/DataRoad/busA_EX[19]"/>
        <net name="cpu/DataRoad/busA_EX[18]"/>
        <net name="cpu/DataRoad/busA_EX[17]"/>
        <net name="cpu/DataRoad/busA_EX[16]"/>
        <net name="cpu/DataRoad/busA_EX[15]"/>
        <net name="cpu/DataRoad/busA_EX[14]"/>
        <net name="cpu/DataRoad/busA_EX[13]"/>
        <net name="cpu/DataRoad/busA_EX[12]"/>
        <net name="cpu/DataRoad/busA_EX[11]"/>
        <net name="cpu/DataRoad/busA_EX[10]"/>
        <net name="cpu/DataRoad/busA_EX[9]"/>
        <net name="cpu/DataRoad/busA_EX[8]"/>
        <net name="cpu/DataRoad/busA_EX[7]"/>
        <net name="cpu/DataRoad/busA_EX[6]"/>
        <net name="cpu/DataRoad/busA_EX[5]"/>
        <net name="cpu/DataRoad/busA_EX[4]"/>
        <net name="cpu/DataRoad/busA_EX[3]"/>
        <net name="cpu/DataRoad/busA_EX[2]"/>
        <net name="cpu/DataRoad/busA_EX[1]"/>
        <net name="cpu/DataRoad/busA_EX[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/busB_EX[31]"/>
        <net name="cpu/DataRoad/busB_EX[30]"/>
        <net name="cpu/DataRoad/busB_EX[29]"/>
        <net name="cpu/DataRoad/busB_EX[28]"/>
        <net name="cpu/DataRoad/busB_EX[27]"/>
        <net name="cpu/DataRoad/busB_EX[26]"/>
        <net name="cpu/DataRoad/busB_EX[25]"/>
        <net name="cpu/DataRoad/busB_EX[24]"/>
        <net name="cpu/DataRoad/busB_EX[23]"/>
        <net name="cpu/DataRoad/busB_EX[22]"/>
        <net name="cpu/DataRoad/busB_EX[21]"/>
        <net name="cpu/DataRoad/busB_EX[20]"/>
        <net name="cpu/DataRoad/busB_EX[19]"/>
        <net name="cpu/DataRoad/busB_EX[18]"/>
        <net name="cpu/DataRoad/busB_EX[17]"/>
        <net name="cpu/DataRoad/busB_EX[16]"/>
        <net name="cpu/DataRoad/busB_EX[15]"/>
        <net name="cpu/DataRoad/busB_EX[14]"/>
        <net name="cpu/DataRoad/busB_EX[13]"/>
        <net name="cpu/DataRoad/busB_EX[12]"/>
        <net name="cpu/DataRoad/busB_EX[11]"/>
        <net name="cpu/DataRoad/busB_EX[10]"/>
        <net name="cpu/DataRoad/busB_EX[9]"/>
        <net name="cpu/DataRoad/busB_EX[8]"/>
        <net name="cpu/DataRoad/busB_EX[7]"/>
        <net name="cpu/DataRoad/busB_EX[6]"/>
        <net name="cpu/DataRoad/busB_EX[5]"/>
        <net name="cpu/DataRoad/busB_EX[4]"/>
        <net name="cpu/DataRoad/busB_EX[3]"/>
        <net name="cpu/DataRoad/busB_EX[2]"/>
        <net name="cpu/DataRoad/busB_EX[1]"/>
        <net name="cpu/DataRoad/busB_EX[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/pc/Inst[31]"/>
        <net name="cpu/DataRoad/pc/Inst[30]"/>
        <net name="cpu/DataRoad/pc/Inst[29]"/>
        <net name="cpu/DataRoad/pc/Inst[28]"/>
        <net name="cpu/DataRoad/pc/Inst[27]"/>
        <net name="cpu/DataRoad/pc/Inst[26]"/>
        <net name="cpu/DataRoad/pc/Inst[25]"/>
        <net name="cpu/DataRoad/pc/Inst[24]"/>
        <net name="cpu/DataRoad/pc/Inst[23]"/>
        <net name="cpu/DataRoad/pc/Inst[22]"/>
        <net name="cpu/DataRoad/pc/Inst[21]"/>
        <net name="cpu/DataRoad/pc/Inst[20]"/>
        <net name="cpu/DataRoad/pc/Inst[19]"/>
        <net name="cpu/DataRoad/pc/Inst[18]"/>
        <net name="cpu/DataRoad/pc/Inst[17]"/>
        <net name="cpu/DataRoad/pc/Inst[16]"/>
        <net name="cpu/DataRoad/pc/Inst[15]"/>
        <net name="cpu/DataRoad/pc/Inst[14]"/>
        <net name="cpu/DataRoad/pc/Inst[13]"/>
        <net name="cpu/DataRoad/pc/Inst[12]"/>
        <net name="cpu/DataRoad/pc/Inst[11]"/>
        <net name="cpu/DataRoad/pc/Inst[10]"/>
        <net name="cpu/DataRoad/pc/Inst[9]"/>
        <net name="cpu/DataRoad/pc/Inst[8]"/>
        <net name="cpu/DataRoad/pc/Inst[7]"/>
        <net name="cpu/DataRoad/pc/Inst[6]"/>
        <net name="cpu/DataRoad/pc/Inst[5]"/>
        <net name="cpu/DataRoad/pc/Inst[4]"/>
        <net name="cpu/DataRoad/pc/Inst[3]"/>
        <net name="cpu/DataRoad/pc/Inst[2]"/>
        <net name="cpu/DataRoad/pc/Inst[1]"/>
        <net name="cpu/DataRoad/pc/Inst[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;h0000_0004"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;h0000_0004"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/pc/pc_disp[31]"/>
        <net name="cpu/DataRoad/pc/pc_disp[30]"/>
        <net name="cpu/DataRoad/pc/pc_disp[29]"/>
        <net name="cpu/DataRoad/pc/pc_disp[28]"/>
        <net name="cpu/DataRoad/pc/pc_disp[27]"/>
        <net name="cpu/DataRoad/pc/pc_disp[26]"/>
        <net name="cpu/DataRoad/pc/pc_disp[25]"/>
        <net name="cpu/DataRoad/pc/pc_disp[24]"/>
        <net name="cpu/DataRoad/pc/pc_disp[23]"/>
        <net name="cpu/DataRoad/pc/pc_disp[22]"/>
        <net name="cpu/DataRoad/pc/pc_disp[21]"/>
        <net name="cpu/DataRoad/pc/pc_disp[20]"/>
        <net name="cpu/DataRoad/pc/pc_disp[19]"/>
        <net name="cpu/DataRoad/pc/pc_disp[18]"/>
        <net name="cpu/DataRoad/pc/pc_disp[17]"/>
        <net name="cpu/DataRoad/pc/pc_disp[16]"/>
        <net name="cpu/DataRoad/pc/pc_disp[15]"/>
        <net name="cpu/DataRoad/pc/pc_disp[14]"/>
        <net name="cpu/DataRoad/pc/pc_disp[13]"/>
        <net name="cpu/DataRoad/pc/pc_disp[12]"/>
        <net name="cpu/DataRoad/pc/pc_disp[11]"/>
        <net name="cpu/DataRoad/pc/pc_disp[10]"/>
        <net name="cpu/DataRoad/pc/pc_disp[9]"/>
        <net name="cpu/DataRoad/pc/pc_disp[8]"/>
        <net name="cpu/DataRoad/pc/pc_disp[7]"/>
        <net name="cpu/DataRoad/pc/pc_disp[6]"/>
        <net name="cpu/DataRoad/pc/pc_disp[5]"/>
        <net name="cpu/DataRoad/pc/pc_disp[4]"/>
        <net name="cpu/DataRoad/pc/pc_disp[3]"/>
        <net name="cpu/DataRoad/pc/pc_disp[2]"/>
        <net name="cpu/DataRoad/pc/pc_disp[1]"/>
        <net name="cpu/DataRoad/pc/pc_disp[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[1:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/real_ALUSrcA[1]"/>
        <net name="cpu/DataRoad/real_ALUSrcA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[1:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/real_ALUSrcB[1]"/>
        <net name="cpu/DataRoad/real_ALUSrcB[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe9[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/real_busA[31]"/>
        <net name="cpu/DataRoad/real_busA[30]"/>
        <net name="cpu/DataRoad/real_busA[29]"/>
        <net name="cpu/DataRoad/real_busA[28]"/>
        <net name="cpu/DataRoad/real_busA[27]"/>
        <net name="cpu/DataRoad/real_busA[26]"/>
        <net name="cpu/DataRoad/real_busA[25]"/>
        <net name="cpu/DataRoad/real_busA[24]"/>
        <net name="cpu/DataRoad/real_busA[23]"/>
        <net name="cpu/DataRoad/real_busA[22]"/>
        <net name="cpu/DataRoad/real_busA[21]"/>
        <net name="cpu/DataRoad/real_busA[20]"/>
        <net name="cpu/DataRoad/real_busA[19]"/>
        <net name="cpu/DataRoad/real_busA[18]"/>
        <net name="cpu/DataRoad/real_busA[17]"/>
        <net name="cpu/DataRoad/real_busA[16]"/>
        <net name="cpu/DataRoad/real_busA[15]"/>
        <net name="cpu/DataRoad/real_busA[14]"/>
        <net name="cpu/DataRoad/real_busA[13]"/>
        <net name="cpu/DataRoad/real_busA[12]"/>
        <net name="cpu/DataRoad/real_busA[11]"/>
        <net name="cpu/DataRoad/real_busA[10]"/>
        <net name="cpu/DataRoad/real_busA[9]"/>
        <net name="cpu/DataRoad/real_busA[8]"/>
        <net name="cpu/DataRoad/real_busA[7]"/>
        <net name="cpu/DataRoad/real_busA[6]"/>
        <net name="cpu/DataRoad/real_busA[5]"/>
        <net name="cpu/DataRoad/real_busA[4]"/>
        <net name="cpu/DataRoad/real_busA[3]"/>
        <net name="cpu/DataRoad/real_busA[2]"/>
        <net name="cpu/DataRoad/real_busA[1]"/>
        <net name="cpu/DataRoad/real_busA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe10[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/real_busB[31]"/>
        <net name="cpu/DataRoad/real_busB[30]"/>
        <net name="cpu/DataRoad/real_busB[29]"/>
        <net name="cpu/DataRoad/real_busB[28]"/>
        <net name="cpu/DataRoad/real_busB[27]"/>
        <net name="cpu/DataRoad/real_busB[26]"/>
        <net name="cpu/DataRoad/real_busB[25]"/>
        <net name="cpu/DataRoad/real_busB[24]"/>
        <net name="cpu/DataRoad/real_busB[23]"/>
        <net name="cpu/DataRoad/real_busB[22]"/>
        <net name="cpu/DataRoad/real_busB[21]"/>
        <net name="cpu/DataRoad/real_busB[20]"/>
        <net name="cpu/DataRoad/real_busB[19]"/>
        <net name="cpu/DataRoad/real_busB[18]"/>
        <net name="cpu/DataRoad/real_busB[17]"/>
        <net name="cpu/DataRoad/real_busB[16]"/>
        <net name="cpu/DataRoad/real_busB[15]"/>
        <net name="cpu/DataRoad/real_busB[14]"/>
        <net name="cpu/DataRoad/real_busB[13]"/>
        <net name="cpu/DataRoad/real_busB[12]"/>
        <net name="cpu/DataRoad/real_busB[11]"/>
        <net name="cpu/DataRoad/real_busB[10]"/>
        <net name="cpu/DataRoad/real_busB[9]"/>
        <net name="cpu/DataRoad/real_busB[8]"/>
        <net name="cpu/DataRoad/real_busB[7]"/>
        <net name="cpu/DataRoad/real_busB[6]"/>
        <net name="cpu/DataRoad/real_busB[5]"/>
        <net name="cpu/DataRoad/real_busB[4]"/>
        <net name="cpu/DataRoad/real_busB[3]"/>
        <net name="cpu/DataRoad/real_busB[2]"/>
        <net name="cpu/DataRoad/real_busB[1]"/>
        <net name="cpu/DataRoad/real_busB[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/regs/reg1[31]"/>
        <net name="cpu/DataRoad/regs/reg1[30]"/>
        <net name="cpu/DataRoad/regs/reg1[29]"/>
        <net name="cpu/DataRoad/regs/reg1[28]"/>
        <net name="cpu/DataRoad/regs/reg1[27]"/>
        <net name="cpu/DataRoad/regs/reg1[26]"/>
        <net name="cpu/DataRoad/regs/reg1[25]"/>
        <net name="cpu/DataRoad/regs/reg1[24]"/>
        <net name="cpu/DataRoad/regs/reg1[23]"/>
        <net name="cpu/DataRoad/regs/reg1[22]"/>
        <net name="cpu/DataRoad/regs/reg1[21]"/>
        <net name="cpu/DataRoad/regs/reg1[20]"/>
        <net name="cpu/DataRoad/regs/reg1[19]"/>
        <net name="cpu/DataRoad/regs/reg1[18]"/>
        <net name="cpu/DataRoad/regs/reg1[17]"/>
        <net name="cpu/DataRoad/regs/reg1[16]"/>
        <net name="cpu/DataRoad/regs/reg1[15]"/>
        <net name="cpu/DataRoad/regs/reg1[14]"/>
        <net name="cpu/DataRoad/regs/reg1[13]"/>
        <net name="cpu/DataRoad/regs/reg1[12]"/>
        <net name="cpu/DataRoad/regs/reg1[11]"/>
        <net name="cpu/DataRoad/regs/reg1[10]"/>
        <net name="cpu/DataRoad/regs/reg1[9]"/>
        <net name="cpu/DataRoad/regs/reg1[8]"/>
        <net name="cpu/DataRoad/regs/reg1[7]"/>
        <net name="cpu/DataRoad/regs/reg1[6]"/>
        <net name="cpu/DataRoad/regs/reg1[5]"/>
        <net name="cpu/DataRoad/regs/reg1[4]"/>
        <net name="cpu/DataRoad/regs/reg1[3]"/>
        <net name="cpu/DataRoad/regs/reg1[2]"/>
        <net name="cpu/DataRoad/regs/reg1[1]"/>
        <net name="cpu/DataRoad/regs/reg1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/regs/reg2[31]"/>
        <net name="cpu/DataRoad/regs/reg2[30]"/>
        <net name="cpu/DataRoad/regs/reg2[29]"/>
        <net name="cpu/DataRoad/regs/reg2[28]"/>
        <net name="cpu/DataRoad/regs/reg2[27]"/>
        <net name="cpu/DataRoad/regs/reg2[26]"/>
        <net name="cpu/DataRoad/regs/reg2[25]"/>
        <net name="cpu/DataRoad/regs/reg2[24]"/>
        <net name="cpu/DataRoad/regs/reg2[23]"/>
        <net name="cpu/DataRoad/regs/reg2[22]"/>
        <net name="cpu/DataRoad/regs/reg2[21]"/>
        <net name="cpu/DataRoad/regs/reg2[20]"/>
        <net name="cpu/DataRoad/regs/reg2[19]"/>
        <net name="cpu/DataRoad/regs/reg2[18]"/>
        <net name="cpu/DataRoad/regs/reg2[17]"/>
        <net name="cpu/DataRoad/regs/reg2[16]"/>
        <net name="cpu/DataRoad/regs/reg2[15]"/>
        <net name="cpu/DataRoad/regs/reg2[14]"/>
        <net name="cpu/DataRoad/regs/reg2[13]"/>
        <net name="cpu/DataRoad/regs/reg2[12]"/>
        <net name="cpu/DataRoad/regs/reg2[11]"/>
        <net name="cpu/DataRoad/regs/reg2[10]"/>
        <net name="cpu/DataRoad/regs/reg2[9]"/>
        <net name="cpu/DataRoad/regs/reg2[8]"/>
        <net name="cpu/DataRoad/regs/reg2[7]"/>
        <net name="cpu/DataRoad/regs/reg2[6]"/>
        <net name="cpu/DataRoad/regs/reg2[5]"/>
        <net name="cpu/DataRoad/regs/reg2[4]"/>
        <net name="cpu/DataRoad/regs/reg2[3]"/>
        <net name="cpu/DataRoad/regs/reg2[2]"/>
        <net name="cpu/DataRoad/regs/reg2[1]"/>
        <net name="cpu/DataRoad/regs/reg2[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/regs/reg3[31]"/>
        <net name="cpu/DataRoad/regs/reg3[30]"/>
        <net name="cpu/DataRoad/regs/reg3[29]"/>
        <net name="cpu/DataRoad/regs/reg3[28]"/>
        <net name="cpu/DataRoad/regs/reg3[27]"/>
        <net name="cpu/DataRoad/regs/reg3[26]"/>
        <net name="cpu/DataRoad/regs/reg3[25]"/>
        <net name="cpu/DataRoad/regs/reg3[24]"/>
        <net name="cpu/DataRoad/regs/reg3[23]"/>
        <net name="cpu/DataRoad/regs/reg3[22]"/>
        <net name="cpu/DataRoad/regs/reg3[21]"/>
        <net name="cpu/DataRoad/regs/reg3[20]"/>
        <net name="cpu/DataRoad/regs/reg3[19]"/>
        <net name="cpu/DataRoad/regs/reg3[18]"/>
        <net name="cpu/DataRoad/regs/reg3[17]"/>
        <net name="cpu/DataRoad/regs/reg3[16]"/>
        <net name="cpu/DataRoad/regs/reg3[15]"/>
        <net name="cpu/DataRoad/regs/reg3[14]"/>
        <net name="cpu/DataRoad/regs/reg3[13]"/>
        <net name="cpu/DataRoad/regs/reg3[12]"/>
        <net name="cpu/DataRoad/regs/reg3[11]"/>
        <net name="cpu/DataRoad/regs/reg3[10]"/>
        <net name="cpu/DataRoad/regs/reg3[9]"/>
        <net name="cpu/DataRoad/regs/reg3[8]"/>
        <net name="cpu/DataRoad/regs/reg3[7]"/>
        <net name="cpu/DataRoad/regs/reg3[6]"/>
        <net name="cpu/DataRoad/regs/reg3[5]"/>
        <net name="cpu/DataRoad/regs/reg3[4]"/>
        <net name="cpu/DataRoad/regs/reg3[3]"/>
        <net name="cpu/DataRoad/regs/reg3[2]"/>
        <net name="cpu/DataRoad/regs/reg3[1]"/>
        <net name="cpu/DataRoad/regs/reg3[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/regs/reg4[31]"/>
        <net name="cpu/DataRoad/regs/reg4[30]"/>
        <net name="cpu/DataRoad/regs/reg4[29]"/>
        <net name="cpu/DataRoad/regs/reg4[28]"/>
        <net name="cpu/DataRoad/regs/reg4[27]"/>
        <net name="cpu/DataRoad/regs/reg4[26]"/>
        <net name="cpu/DataRoad/regs/reg4[25]"/>
        <net name="cpu/DataRoad/regs/reg4[24]"/>
        <net name="cpu/DataRoad/regs/reg4[23]"/>
        <net name="cpu/DataRoad/regs/reg4[22]"/>
        <net name="cpu/DataRoad/regs/reg4[21]"/>
        <net name="cpu/DataRoad/regs/reg4[20]"/>
        <net name="cpu/DataRoad/regs/reg4[19]"/>
        <net name="cpu/DataRoad/regs/reg4[18]"/>
        <net name="cpu/DataRoad/regs/reg4[17]"/>
        <net name="cpu/DataRoad/regs/reg4[16]"/>
        <net name="cpu/DataRoad/regs/reg4[15]"/>
        <net name="cpu/DataRoad/regs/reg4[14]"/>
        <net name="cpu/DataRoad/regs/reg4[13]"/>
        <net name="cpu/DataRoad/regs/reg4[12]"/>
        <net name="cpu/DataRoad/regs/reg4[11]"/>
        <net name="cpu/DataRoad/regs/reg4[10]"/>
        <net name="cpu/DataRoad/regs/reg4[9]"/>
        <net name="cpu/DataRoad/regs/reg4[8]"/>
        <net name="cpu/DataRoad/regs/reg4[7]"/>
        <net name="cpu/DataRoad/regs/reg4[6]"/>
        <net name="cpu/DataRoad/regs/reg4[5]"/>
        <net name="cpu/DataRoad/regs/reg4[4]"/>
        <net name="cpu/DataRoad/regs/reg4[3]"/>
        <net name="cpu/DataRoad/regs/reg4[2]"/>
        <net name="cpu/DataRoad/regs/reg4[1]"/>
        <net name="cpu/DataRoad/regs/reg4[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/regs/reg_a0[31]"/>
        <net name="cpu/DataRoad/regs/reg_a0[30]"/>
        <net name="cpu/DataRoad/regs/reg_a0[29]"/>
        <net name="cpu/DataRoad/regs/reg_a0[28]"/>
        <net name="cpu/DataRoad/regs/reg_a0[27]"/>
        <net name="cpu/DataRoad/regs/reg_a0[26]"/>
        <net name="cpu/DataRoad/regs/reg_a0[25]"/>
        <net name="cpu/DataRoad/regs/reg_a0[24]"/>
        <net name="cpu/DataRoad/regs/reg_a0[23]"/>
        <net name="cpu/DataRoad/regs/reg_a0[22]"/>
        <net name="cpu/DataRoad/regs/reg_a0[21]"/>
        <net name="cpu/DataRoad/regs/reg_a0[20]"/>
        <net name="cpu/DataRoad/regs/reg_a0[19]"/>
        <net name="cpu/DataRoad/regs/reg_a0[18]"/>
        <net name="cpu/DataRoad/regs/reg_a0[17]"/>
        <net name="cpu/DataRoad/regs/reg_a0[16]"/>
        <net name="cpu/DataRoad/regs/reg_a0[15]"/>
        <net name="cpu/DataRoad/regs/reg_a0[14]"/>
        <net name="cpu/DataRoad/regs/reg_a0[13]"/>
        <net name="cpu/DataRoad/regs/reg_a0[12]"/>
        <net name="cpu/DataRoad/regs/reg_a0[11]"/>
        <net name="cpu/DataRoad/regs/reg_a0[10]"/>
        <net name="cpu/DataRoad/regs/reg_a0[9]"/>
        <net name="cpu/DataRoad/regs/reg_a0[8]"/>
        <net name="cpu/DataRoad/regs/reg_a0[7]"/>
        <net name="cpu/DataRoad/regs/reg_a0[6]"/>
        <net name="cpu/DataRoad/regs/reg_a0[5]"/>
        <net name="cpu/DataRoad/regs/reg_a0[4]"/>
        <net name="cpu/DataRoad/regs/reg_a0[3]"/>
        <net name="cpu/DataRoad/regs/reg_a0[2]"/>
        <net name="cpu/DataRoad/regs/reg_a0[1]"/>
        <net name="cpu/DataRoad/regs/reg_a0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/DataRoad/regs/reg_t5[31]"/>
        <net name="cpu/DataRoad/regs/reg_t5[30]"/>
        <net name="cpu/DataRoad/regs/reg_t5[29]"/>
        <net name="cpu/DataRoad/regs/reg_t5[28]"/>
        <net name="cpu/DataRoad/regs/reg_t5[27]"/>
        <net name="cpu/DataRoad/regs/reg_t5[26]"/>
        <net name="cpu/DataRoad/regs/reg_t5[25]"/>
        <net name="cpu/DataRoad/regs/reg_t5[24]"/>
        <net name="cpu/DataRoad/regs/reg_t5[23]"/>
        <net name="cpu/DataRoad/regs/reg_t5[22]"/>
        <net name="cpu/DataRoad/regs/reg_t5[21]"/>
        <net name="cpu/DataRoad/regs/reg_t5[20]"/>
        <net name="cpu/DataRoad/regs/reg_t5[19]"/>
        <net name="cpu/DataRoad/regs/reg_t5[18]"/>
        <net name="cpu/DataRoad/regs/reg_t5[17]"/>
        <net name="cpu/DataRoad/regs/reg_t5[16]"/>
        <net name="cpu/DataRoad/regs/reg_t5[15]"/>
        <net name="cpu/DataRoad/regs/reg_t5[14]"/>
        <net name="cpu/DataRoad/regs/reg_t5[13]"/>
        <net name="cpu/DataRoad/regs/reg_t5[12]"/>
        <net name="cpu/DataRoad/regs/reg_t5[11]"/>
        <net name="cpu/DataRoad/regs/reg_t5[10]"/>
        <net name="cpu/DataRoad/regs/reg_t5[9]"/>
        <net name="cpu/DataRoad/regs/reg_t5[8]"/>
        <net name="cpu/DataRoad/regs/reg_t5[7]"/>
        <net name="cpu/DataRoad/regs/reg_t5[6]"/>
        <net name="cpu/DataRoad/regs/reg_t5[5]"/>
        <net name="cpu/DataRoad/regs/reg_t5[4]"/>
        <net name="cpu/DataRoad/regs/reg_t5[3]"/>
        <net name="cpu/DataRoad/regs/reg_t5[2]"/>
        <net name="cpu/DataRoad/regs/reg_t5[1]"/>
        <net name="cpu/DataRoad/regs/reg_t5[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="Inst[31]"/>
        <net name="Inst[30]"/>
        <net name="Inst[29]"/>
        <net name="Inst[28]"/>
        <net name="Inst[27]"/>
        <net name="Inst[26]"/>
        <net name="Inst[25]"/>
        <net name="Inst[24]"/>
        <net name="Inst[23]"/>
        <net name="Inst[22]"/>
        <net name="Inst[21]"/>
        <net name="Inst[20]"/>
        <net name="Inst[19]"/>
        <net name="Inst[18]"/>
        <net name="Inst[17]"/>
        <net name="Inst[16]"/>
        <net name="Inst[15]"/>
        <net name="Inst[14]"/>
        <net name="Inst[13]"/>
        <net name="Inst[12]"/>
        <net name="Inst[11]"/>
        <net name="Inst[10]"/>
        <net name="Inst[9]"/>
        <net name="Inst[8]"/>
        <net name="Inst[7]"/>
        <net name="Inst[6]"/>
        <net name="Inst[5]"/>
        <net name="Inst[4]"/>
        <net name="Inst[3]"/>
        <net name="Inst[2]"/>
        <net name="Inst[1]"/>
        <net name="Inst[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="reg1[31]"/>
        <net name="reg1[30]"/>
        <net name="reg1[29]"/>
        <net name="reg1[28]"/>
        <net name="reg1[27]"/>
        <net name="reg1[26]"/>
        <net name="reg1[25]"/>
        <net name="reg1[24]"/>
        <net name="reg1[23]"/>
        <net name="reg1[22]"/>
        <net name="reg1[21]"/>
        <net name="reg1[20]"/>
        <net name="reg1[19]"/>
        <net name="reg1[18]"/>
        <net name="reg1[17]"/>
        <net name="reg1[16]"/>
        <net name="reg1[15]"/>
        <net name="reg1[14]"/>
        <net name="reg1[13]"/>
        <net name="reg1[12]"/>
        <net name="reg1[11]"/>
        <net name="reg1[10]"/>
        <net name="reg1[9]"/>
        <net name="reg1[8]"/>
        <net name="reg1[7]"/>
        <net name="reg1[6]"/>
        <net name="reg1[5]"/>
        <net name="reg1[4]"/>
        <net name="reg1[3]"/>
        <net name="reg1[2]"/>
        <net name="reg1[1]"/>
        <net name="reg1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="reg2[31]"/>
        <net name="reg2[30]"/>
        <net name="reg2[29]"/>
        <net name="reg2[28]"/>
        <net name="reg2[27]"/>
        <net name="reg2[26]"/>
        <net name="reg2[25]"/>
        <net name="reg2[24]"/>
        <net name="reg2[23]"/>
        <net name="reg2[22]"/>
        <net name="reg2[21]"/>
        <net name="reg2[20]"/>
        <net name="reg2[19]"/>
        <net name="reg2[18]"/>
        <net name="reg2[17]"/>
        <net name="reg2[16]"/>
        <net name="reg2[15]"/>
        <net name="reg2[14]"/>
        <net name="reg2[13]"/>
        <net name="reg2[12]"/>
        <net name="reg2[11]"/>
        <net name="reg2[10]"/>
        <net name="reg2[9]"/>
        <net name="reg2[8]"/>
        <net name="reg2[7]"/>
        <net name="reg2[6]"/>
        <net name="reg2[5]"/>
        <net name="reg2[4]"/>
        <net name="reg2[3]"/>
        <net name="reg2[2]"/>
        <net name="reg2[1]"/>
        <net name="reg2[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="reg3[31]"/>
        <net name="reg3[30]"/>
        <net name="reg3[29]"/>
        <net name="reg3[28]"/>
        <net name="reg3[27]"/>
        <net name="reg3[26]"/>
        <net name="reg3[25]"/>
        <net name="reg3[24]"/>
        <net name="reg3[23]"/>
        <net name="reg3[22]"/>
        <net name="reg3[21]"/>
        <net name="reg3[20]"/>
        <net name="reg3[19]"/>
        <net name="reg3[18]"/>
        <net name="reg3[17]"/>
        <net name="reg3[16]"/>
        <net name="reg3[15]"/>
        <net name="reg3[14]"/>
        <net name="reg3[13]"/>
        <net name="reg3[12]"/>
        <net name="reg3[11]"/>
        <net name="reg3[10]"/>
        <net name="reg3[9]"/>
        <net name="reg3[8]"/>
        <net name="reg3[7]"/>
        <net name="reg3[6]"/>
        <net name="reg3[5]"/>
        <net name="reg3[4]"/>
        <net name="reg3[3]"/>
        <net name="reg3[2]"/>
        <net name="reg3[1]"/>
        <net name="reg3[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="reg4[31]"/>
        <net name="reg4[30]"/>
        <net name="reg4[29]"/>
        <net name="reg4[28]"/>
        <net name="reg4[27]"/>
        <net name="reg4[26]"/>
        <net name="reg4[25]"/>
        <net name="reg4[24]"/>
        <net name="reg4[23]"/>
        <net name="reg4[22]"/>
        <net name="reg4[21]"/>
        <net name="reg4[20]"/>
        <net name="reg4[19]"/>
        <net name="reg4[18]"/>
        <net name="reg4[17]"/>
        <net name="reg4[16]"/>
        <net name="reg4[15]"/>
        <net name="reg4[14]"/>
        <net name="reg4[13]"/>
        <net name="reg4[12]"/>
        <net name="reg4[11]"/>
        <net name="reg4[10]"/>
        <net name="reg4[9]"/>
        <net name="reg4[8]"/>
        <net name="reg4[7]"/>
        <net name="reg4[6]"/>
        <net name="reg4[5]"/>
        <net name="reg4[4]"/>
        <net name="reg4[3]"/>
        <net name="reg4[2]"/>
        <net name="reg4[1]"/>
        <net name="reg4[0]"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
