// Seed: 2222912506
module module_0 (
    id_1,
    module_0,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout tri1 id_2;
  inout wire id_1;
  assign id_2 = 1'h0;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    input wire id_2,
    output supply1 id_3,
    input supply1 id_4
    , id_7,
    output supply0 id_5
);
  wire id_8;
  logic ["" : 1] id_9;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_8,
      id_8,
      id_7
  );
  wire id_10, id_11;
  always @(posedge 1) begin : LABEL_0
    if ((-1'b0 || 1 < -1)) id_9 <= id_7;
    else begin : LABEL_1
      deassign id_10;
    end
  end
endmodule
