// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module inference_conv2d (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_0_address0,
        x_0_ce0,
        x_0_q0,
        W_0_address0,
        W_0_ce0,
        W_0_q0,
        b_address0,
        b_ce0,
        b_q0,
        out_feature_address0,
        out_feature_ce0,
        out_feature_we0,
        out_feature_d0
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 20'b1;
parameter    ap_ST_st2_fsm_1 = 20'b10;
parameter    ap_ST_st3_fsm_2 = 20'b100;
parameter    ap_ST_st4_fsm_3 = 20'b1000;
parameter    ap_ST_st5_fsm_4 = 20'b10000;
parameter    ap_ST_st6_fsm_5 = 20'b100000;
parameter    ap_ST_st7_fsm_6 = 20'b1000000;
parameter    ap_ST_st8_fsm_7 = 20'b10000000;
parameter    ap_ST_st9_fsm_8 = 20'b100000000;
parameter    ap_ST_st10_fsm_9 = 20'b1000000000;
parameter    ap_ST_st11_fsm_10 = 20'b10000000000;
parameter    ap_ST_st12_fsm_11 = 20'b100000000000;
parameter    ap_ST_st13_fsm_12 = 20'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 20'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 20'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 20'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 20'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 20'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 20'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 20'b10000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv5_1C = 5'b11100;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv6_1B = 6'b11011;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv23_0 = 23'b00000000000000000000000;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] x_0_address0;
output   x_0_ce0;
input  [31:0] x_0_q0;
output  [7:0] W_0_address0;
output   W_0_ce0;
input  [31:0] W_0_q0;
output  [2:0] b_address0;
output   b_ce0;
input  [31:0] b_q0;
output  [12:0] out_feature_address0;
output   out_feature_ce0;
output   out_feature_we0;
output  [31:0] out_feature_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg x_0_ce0;
reg W_0_ce0;
reg b_ce0;
reg out_feature_ce0;
reg out_feature_we0;
(* fsm_encoding = "none" *) reg   [19:0] ap_CS_fsm = 20'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_38;
wire   [2:0] filter_idx_2_fu_257_p2;
reg   [2:0] filter_idx_2_reg_655;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_75;
wire   [8:0] tmp_cast9_fu_268_p1;
reg   [8:0] tmp_cast9_reg_660;
wire   [0:0] exitcond3_fu_251_p2;
wire   [13:0] tmp_cast_fu_272_p1;
reg   [13:0] tmp_cast_reg_665;
reg   [2:0] b_addr_reg_670;
wire   [5:0] out_r_idx_cast_fu_276_p1;
reg   [5:0] out_r_idx_cast_reg_675;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_94;
wire   [4:0] in_r_idx_fu_286_p2;
reg   [4:0] in_r_idx_reg_683;
wire  signed [11:0] tmp_130_cast_fu_322_p1;
reg  signed [11:0] tmp_130_cast_reg_688;
wire   [0:0] exitcond12_fu_280_p2;
wire   [5:0] out_c_idx_cast_fu_326_p1;
reg   [5:0] out_c_idx_cast_reg_693;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_110;
wire   [4:0] in_c_idx_fu_336_p2;
reg   [4:0] in_c_idx_reg_701;
wire   [13:0] tmp_99_fu_381_p2;
reg   [13:0] tmp_99_reg_706;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_121;
wire   [0:0] in_ch_idx_phi_fu_182_p4;
wire   [2:0] r_idx_4_fu_392_p2;
reg   [2:0] r_idx_4_reg_714;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_134;
wire   [5:0] tmp_101_fu_443_p2;
reg   [5:0] tmp_101_reg_719;
wire   [0:0] exitcond1_fu_386_p2;
wire   [10:0] tmp_104_fu_469_p2;
reg   [10:0] tmp_104_reg_724;
wire   [0:0] tmp3_fu_475_p2;
reg   [0:0] tmp3_reg_729;
wire   [2:0] c_idx_4_fu_487_p2;
reg   [2:0] c_idx_4_reg_737;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_152;
wire   [0:0] or_cond5_fu_528_p2;
reg   [0:0] or_cond5_reg_742;
wire   [0:0] exitcond_fu_481_p2;
wire   [31:0] in_val2_fu_592_p3;
reg   [31:0] in_val2_reg_757;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_170;
reg   [31:0] W_0_load_reg_762;
wire   [31:0] grp_fu_242_p2;
reg   [31:0] tmp_49_reg_767;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_bdd_180;
wire   [31:0] grp_fu_236_p2;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_bdd_189;
reg   [31:0] b_load_reg_777;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_bdd_197;
reg   [31:0] x_assign_reg_782;
reg    ap_sig_cseq_ST_st19_fsm_18;
reg    ap_sig_bdd_205;
reg   [2:0] filter_idx_reg_131;
reg   [4:0] out_r_idx_reg_142;
wire   [0:0] exitcond11_fu_330_p2;
reg   [4:0] out_c_idx_reg_153;
reg    ap_sig_cseq_ST_st20_fsm_19;
reg    ap_sig_bdd_229;
reg   [31:0] out_reg_165;
reg   [0:0] in_ch_idx_reg_177;
reg   [31:0] out_1_reg_190;
reg   [2:0] r_idx_reg_202;
reg   [31:0] out_2_reg_213;
reg   [2:0] c_idx_reg_225;
wire   [63:0] tmp_fu_263_p1;
wire  signed [63:0] tmp_141_cast_fu_542_p1;
wire   [63:0] tmp_146_cast_fu_587_p1;
wire   [63:0] tmp_135_cast_fu_648_p1;
reg   [31:0] grp_fu_236_p0;
reg   [31:0] grp_fu_236_p1;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_bdd_262;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_bdd_269;
wire   [9:0] tmp_s_fu_292_p3;
wire   [6:0] tmp_95_fu_304_p3;
wire   [10:0] p_shl_cast_fu_300_p1;
wire   [10:0] p_shl1_cast_fu_312_p1;
wire   [10:0] tmp_96_fu_316_p2;
wire   [11:0] tmp_41_cast_fu_342_p1;
wire   [11:0] tmp_97_fu_346_p2;
wire   [10:0] tmp_70_fu_351_p1;
wire   [12:0] tmp_71_fu_363_p3;
wire   [13:0] p_shl7_cast_fu_355_p3;
wire  signed [13:0] p_shl8_cast_fu_371_p1;
wire   [13:0] tmp_98_fu_375_p2;
wire   [2:0] tmp1_fu_398_p2;
wire  signed [5:0] tmp1_cast_fu_404_p1;
wire   [5:0] slide_in_r_idx_fu_408_p2;
wire   [4:0] tmp_100_fu_431_p3;
wire   [5:0] tmp_44_cast_fu_427_p1;
wire   [5:0] p_shl4_cast_fu_439_p1;
wire   [7:0] tmp_103_fu_457_p3;
wire   [10:0] tmp_102_fu_449_p3;
wire  signed [10:0] p_shl3_cast_fu_465_p1;
wire   [0:0] tmp_72_fu_413_p3;
wire   [0:0] tmp_43_fu_421_p2;
wire   [2:0] tmp2_fu_493_p2;
wire  signed [5:0] tmp2_cast_fu_499_p1;
wire   [5:0] slide_in_c_idx_fu_503_p2;
wire   [0:0] tmp_73_fu_508_p3;
wire   [0:0] tmp_47_fu_516_p2;
wire   [0:0] tmp4_fu_522_p2;
wire  signed [10:0] tmp_cast_82_fu_533_p1;
wire   [10:0] tmp_105_fu_537_p2;
wire   [5:0] tmp_48_cast_fu_547_p1;
wire   [5:0] tmp_106_fu_551_p2;
wire   [6:0] tmp_74_fu_564_p3;
wire   [8:0] p_shl5_cast_fu_556_p3;
wire   [8:0] p_shl6_cast_fu_572_p1;
wire   [8:0] tmp_107_fu_576_p2;
wire   [8:0] tmp_108_fu_582_p2;
wire   [31:0] x_assign_to_int_fu_599_p1;
wire   [7:0] tmp_33_fu_602_p4;
wire   [22:0] tmp_69_fu_612_p1;
wire   [0:0] notrhs_fu_622_p2;
wire   [0:0] notlhs_fu_616_p2;
wire   [0:0] tmp_35_fu_628_p2;
wire   [0:0] tmp_36_fu_246_p2;
wire   [0:0] tmp_37_fu_634_p2;
wire    grp_fu_236_ce;
wire    grp_fu_242_ce;
wire   [4:0] tmp_36_fu_246_opcode;
reg   [19:0] ap_NS_fsm;


inference_fadd_32ns_32ns_32_4_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
inference_fadd_32ns_32ns_32_4_full_dsp_U1(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_236_p0 ),
    .din1( grp_fu_236_p1 ),
    .ce( grp_fu_236_ce ),
    .dout( grp_fu_236_p2 )
);

inference_fmul_32ns_32ns_32_2_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
inference_fmul_32ns_32ns_32_2_max_dsp_U2(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( in_val2_reg_757 ),
    .din1( W_0_load_reg_762 ),
    .ce( grp_fu_242_ce ),
    .dout( grp_fu_242_p2 )
);

inference_fcmp_32ns_32ns_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
inference_fcmp_32ns_32ns_1_1_U3(
    .din0( x_assign_reg_782 ),
    .din1( ap_const_lv32_0 ),
    .opcode( tmp_36_fu_246_opcode ),
    .dout( tmp_36_fu_246_p2 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_lv1_0 == exitcond1_fu_386_p2))) begin
        c_idx_reg_225 <= ap_const_lv3_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        c_idx_reg_225 <= c_idx_4_reg_737;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == exitcond12_fu_280_p2))) begin
        filter_idx_reg_131 <= filter_idx_2_reg_655;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        filter_idx_reg_131 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(ap_const_lv1_0 == exitcond1_fu_386_p2))) begin
        in_ch_idx_reg_177 <= ap_const_lv1_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_lv1_0 == exitcond11_fu_330_p2))) begin
        in_ch_idx_reg_177 <= ap_const_lv1_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(ap_const_lv1_0 == exitcond_fu_481_p2))) begin
        out_1_reg_190 <= out_2_reg_213;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_lv1_0 == in_ch_idx_phi_fu_182_p4))) begin
        out_1_reg_190 <= out_reg_165;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_lv1_0 == exitcond1_fu_386_p2))) begin
        out_2_reg_213 <= out_1_reg_190;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        out_2_reg_213 <= grp_fu_236_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond12_fu_280_p2))) begin
        out_c_idx_reg_153 <= ap_const_lv5_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        out_c_idx_reg_153 <= in_c_idx_reg_701;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == exitcond11_fu_330_p2))) begin
        out_r_idx_reg_142 <= in_r_idx_reg_683;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond3_fu_251_p2 == ap_const_lv1_0))) begin
        out_r_idx_reg_142 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(ap_const_lv1_0 == exitcond1_fu_386_p2))) begin
        out_reg_165 <= out_1_reg_190;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_lv1_0 == exitcond11_fu_330_p2))) begin
        out_reg_165 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(ap_const_lv1_0 == exitcond_fu_481_p2))) begin
        r_idx_reg_202 <= r_idx_4_reg_714;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_lv1_0 == in_ch_idx_phi_fu_182_p4))) begin
        r_idx_reg_202 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        W_0_load_reg_762 <= W_0_q0;
        in_val2_reg_757 <= in_val2_fu_592_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond3_fu_251_p2 == ap_const_lv1_0))) begin
        b_addr_reg_670 <= tmp_fu_263_p1;
        tmp_cast9_reg_660[2 : 0] <= tmp_cast9_fu_268_p1[2 : 0];
        tmp_cast_reg_665[2 : 0] <= tmp_cast_fu_272_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        b_load_reg_777 <= b_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        c_idx_4_reg_737 <= c_idx_4_fu_487_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        filter_idx_2_reg_655 <= filter_idx_2_fu_257_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        in_c_idx_reg_701 <= in_c_idx_fu_336_p2;
        out_c_idx_cast_reg_693[4 : 0] <= out_c_idx_cast_fu_326_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        in_r_idx_reg_683 <= in_r_idx_fu_286_p2;
        out_r_idx_cast_reg_675[4 : 0] <= out_r_idx_cast_fu_276_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (ap_const_lv1_0 == exitcond_fu_481_p2))) begin
        or_cond5_reg_742 <= or_cond5_fu_528_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        r_idx_4_reg_714 <= r_idx_4_fu_392_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_lv1_0 == exitcond1_fu_386_p2))) begin
        tmp3_reg_729 <= tmp3_fu_475_p2;
        tmp_101_reg_719 <= tmp_101_fu_443_p2;
        tmp_104_reg_724[10 : 2] <= tmp_104_fu_469_p2[10 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond12_fu_280_p2))) begin
        tmp_130_cast_reg_688[11 : 2] <= tmp_130_cast_fu_322_p1[11 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        tmp_49_reg_767 <= grp_fu_242_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(ap_const_lv1_0 == in_ch_idx_phi_fu_182_p4))) begin
        tmp_99_reg_706 <= tmp_99_fu_381_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        x_assign_reg_782 <= grp_fu_236_p2;
    end
end

always @ (ap_sig_cseq_ST_st7_fsm_6) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        W_0_ce0 = ap_const_logic_1;
    end else begin
        W_0_ce0 = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st2_fsm_1 or exitcond3_fu_251_p2) begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond3_fu_251_p2 == ap_const_lv1_0)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st2_fsm_1 or exitcond3_fu_251_p2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond3_fu_251_p2 == ap_const_lv1_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_180) begin
    if (ap_sig_bdd_180) begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_262) begin
    if (ap_sig_bdd_262) begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_189) begin
    if (ap_sig_bdd_189) begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_197) begin
    if (ap_sig_bdd_197) begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_269) begin
    if (ap_sig_bdd_269) begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_205) begin
    if (ap_sig_bdd_205) begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_38) begin
    if (ap_sig_bdd_38) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_229) begin
    if (ap_sig_bdd_229) begin
        ap_sig_cseq_ST_st20_fsm_19 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st20_fsm_19 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_75) begin
    if (ap_sig_bdd_75) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_94) begin
    if (ap_sig_bdd_94) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_110) begin
    if (ap_sig_bdd_110) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_121) begin
    if (ap_sig_bdd_121) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_134) begin
    if (ap_sig_bdd_134) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_152) begin
    if (ap_sig_bdd_152) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_170) begin
    if (ap_sig_bdd_170) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st5_fsm_4) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        b_ce0 = ap_const_logic_1;
    end else begin
        b_ce0 = ap_const_logic_0;
    end
end

always @ (out_reg_165 or out_2_reg_213 or ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st16_fsm_15) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        grp_fu_236_p0 = out_reg_165;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        grp_fu_236_p0 = out_2_reg_213;
    end else begin
        grp_fu_236_p0 = 'bx;
    end
end

always @ (tmp_49_reg_767 or b_load_reg_777 or ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st16_fsm_15) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        grp_fu_236_p1 = b_load_reg_777;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        grp_fu_236_p1 = tmp_49_reg_767;
    end else begin
        grp_fu_236_p1 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st20_fsm_19) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        out_feature_ce0 = ap_const_logic_1;
    end else begin
        out_feature_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st20_fsm_19) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        out_feature_we0 = ap_const_logic_1;
    end else begin
        out_feature_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st7_fsm_6) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        x_0_ce0 = ap_const_logic_1;
    end else begin
        x_0_ce0 = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or exitcond3_fu_251_p2 or exitcond12_fu_280_p2 or in_ch_idx_phi_fu_182_p4 or exitcond1_fu_386_p2 or exitcond_fu_481_p2 or exitcond11_fu_330_p2) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(exitcond3_fu_251_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            if ((ap_const_lv1_0 == exitcond12_fu_280_p2)) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st4_fsm_3 : 
        begin
            if ((ap_const_lv1_0 == exitcond11_fu_330_p2)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st5_fsm_4 : 
        begin
            if (~(ap_const_lv1_0 == in_ch_idx_phi_fu_182_p4)) begin
                ap_NS_fsm = ap_ST_st15_fsm_14;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st6_fsm_5 : 
        begin
            if ((ap_const_lv1_0 == exitcond1_fu_386_p2)) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end
        end
        ap_ST_st7_fsm_6 : 
        begin
            if ((ap_const_lv1_0 == exitcond_fu_481_p2)) begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st15_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st17_fsm_16 : 
        begin
            ap_NS_fsm = ap_ST_st18_fsm_17;
        end
        ap_ST_st18_fsm_17 : 
        begin
            ap_NS_fsm = ap_ST_st19_fsm_18;
        end
        ap_ST_st19_fsm_18 : 
        begin
            ap_NS_fsm = ap_ST_st20_fsm_19;
        end
        ap_ST_st20_fsm_19 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign W_0_address0 = tmp_146_cast_fu_587_p1;


always @ (ap_CS_fsm) begin
    ap_sig_bdd_110 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_121 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_134 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_152 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_170 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_180 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_189 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_197 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_205 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_12]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_229 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_13]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_262 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_269 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_38 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_75 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_94 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

assign b_address0 = b_addr_reg_670;

assign c_idx_4_fu_487_p2 = (c_idx_reg_225 + ap_const_lv3_1);

assign exitcond11_fu_330_p2 = (out_c_idx_reg_153 == ap_const_lv5_1C? 1'b1: 1'b0);

assign exitcond12_fu_280_p2 = (out_r_idx_reg_142 == ap_const_lv5_1C? 1'b1: 1'b0);

assign exitcond1_fu_386_p2 = (r_idx_reg_202 == ap_const_lv3_5? 1'b1: 1'b0);

assign exitcond3_fu_251_p2 = (filter_idx_reg_131 == ap_const_lv3_6? 1'b1: 1'b0);

assign exitcond_fu_481_p2 = (c_idx_reg_225 == ap_const_lv3_5? 1'b1: 1'b0);

assign filter_idx_2_fu_257_p2 = (filter_idx_reg_131 + ap_const_lv3_1);

assign grp_fu_236_ce = ap_const_logic_1;

assign grp_fu_242_ce = ap_const_logic_1;

assign in_c_idx_fu_336_p2 = (out_c_idx_reg_153 + ap_const_lv5_1);

assign in_ch_idx_phi_fu_182_p4 = in_ch_idx_reg_177;

assign in_r_idx_fu_286_p2 = (out_r_idx_reg_142 + ap_const_lv5_1);

assign in_val2_fu_592_p3 = ((or_cond5_reg_742[0:0] === 1'b1) ? ap_const_lv32_0 : x_0_q0);

assign notlhs_fu_616_p2 = (tmp_33_fu_602_p4 != ap_const_lv8_FF? 1'b1: 1'b0);

assign notrhs_fu_622_p2 = (tmp_69_fu_612_p1 == ap_const_lv23_0? 1'b1: 1'b0);

assign or_cond5_fu_528_p2 = (tmp4_fu_522_p2 | tmp3_reg_729);

assign out_c_idx_cast_fu_326_p1 = out_c_idx_reg_153;

assign out_feature_address0 = tmp_135_cast_fu_648_p1;

assign out_feature_d0 = ((tmp_37_fu_634_p2[0:0] === 1'b1) ? x_assign_reg_782 : ap_const_lv32_0);

assign out_r_idx_cast_fu_276_p1 = out_r_idx_reg_142;

assign p_shl1_cast_fu_312_p1 = tmp_95_fu_304_p3;

assign p_shl3_cast_fu_465_p1 = $signed(tmp_103_fu_457_p3);

assign p_shl4_cast_fu_439_p1 = tmp_100_fu_431_p3;

assign p_shl5_cast_fu_556_p3 = {{tmp_106_fu_551_p2}, {ap_const_lv3_0}};

assign p_shl6_cast_fu_572_p1 = tmp_74_fu_564_p3;

assign p_shl7_cast_fu_355_p3 = {{tmp_70_fu_351_p1}, {ap_const_lv3_0}};

assign p_shl8_cast_fu_371_p1 = $signed(tmp_71_fu_363_p3);

assign p_shl_cast_fu_300_p1 = tmp_s_fu_292_p3;

assign r_idx_4_fu_392_p2 = (r_idx_reg_202 + ap_const_lv3_1);

assign slide_in_c_idx_fu_503_p2 = ($signed(tmp2_cast_fu_499_p1) + $signed(out_c_idx_cast_reg_693));

assign slide_in_r_idx_fu_408_p2 = ($signed(out_r_idx_cast_reg_675) + $signed(tmp1_cast_fu_404_p1));

assign tmp1_cast_fu_404_p1 = $signed(tmp1_fu_398_p2);

assign tmp1_fu_398_p2 = ($signed(r_idx_reg_202) + $signed(ap_const_lv3_6));

assign tmp2_cast_fu_499_p1 = $signed(tmp2_fu_493_p2);

assign tmp2_fu_493_p2 = ($signed(c_idx_reg_225) + $signed(ap_const_lv3_6));

assign tmp3_fu_475_p2 = (tmp_72_fu_413_p3 | tmp_43_fu_421_p2);

assign tmp4_fu_522_p2 = (tmp_73_fu_508_p3 | tmp_47_fu_516_p2);

assign tmp_100_fu_431_p3 = {{r_idx_reg_202}, {ap_const_lv2_0}};

assign tmp_101_fu_443_p2 = (tmp_44_cast_fu_427_p1 + p_shl4_cast_fu_439_p1);

assign tmp_102_fu_449_p3 = {{slide_in_r_idx_fu_408_p2}, {ap_const_lv5_0}};

assign tmp_103_fu_457_p3 = {{slide_in_r_idx_fu_408_p2}, {ap_const_lv2_0}};

assign tmp_104_fu_469_p2 = ($signed(tmp_102_fu_449_p3) - $signed(p_shl3_cast_fu_465_p1));

assign tmp_105_fu_537_p2 = ($signed(tmp_cast_82_fu_533_p1) + $signed(tmp_104_reg_724));

assign tmp_106_fu_551_p2 = (tmp_48_cast_fu_547_p1 + tmp_101_reg_719);

assign tmp_107_fu_576_p2 = (p_shl5_cast_fu_556_p3 - p_shl6_cast_fu_572_p1);

assign tmp_108_fu_582_p2 = (tmp_cast9_reg_660 + tmp_107_fu_576_p2);

assign tmp_130_cast_fu_322_p1 = $signed(tmp_96_fu_316_p2);

assign tmp_135_cast_fu_648_p1 = tmp_99_reg_706;

assign tmp_141_cast_fu_542_p1 = $signed(tmp_105_fu_537_p2);

assign tmp_146_cast_fu_587_p1 = tmp_108_fu_582_p2;

assign tmp_33_fu_602_p4 = {{x_assign_to_int_fu_599_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_35_fu_628_p2 = (notrhs_fu_622_p2 | notlhs_fu_616_p2);

assign tmp_36_fu_246_opcode = ap_const_lv5_2;

assign tmp_37_fu_634_p2 = (tmp_35_fu_628_p2 & tmp_36_fu_246_p2);

assign tmp_41_cast_fu_342_p1 = out_c_idx_reg_153;

assign tmp_43_fu_421_p2 = ($signed(slide_in_r_idx_fu_408_p2) > $signed(6'b11011)? 1'b1: 1'b0);

assign tmp_44_cast_fu_427_p1 = r_idx_reg_202;

assign tmp_47_fu_516_p2 = ($signed(slide_in_c_idx_fu_503_p2) > $signed(6'b11011)? 1'b1: 1'b0);

assign tmp_48_cast_fu_547_p1 = c_idx_reg_225;

assign tmp_69_fu_612_p1 = x_assign_to_int_fu_599_p1[22:0];

assign tmp_70_fu_351_p1 = tmp_97_fu_346_p2[10:0];

assign tmp_71_fu_363_p3 = {{tmp_97_fu_346_p2}, {ap_const_lv1_0}};

assign tmp_72_fu_413_p3 = slide_in_r_idx_fu_408_p2[ap_const_lv32_5];

assign tmp_73_fu_508_p3 = slide_in_c_idx_fu_503_p2[ap_const_lv32_5];

assign tmp_74_fu_564_p3 = {{tmp_106_fu_551_p2}, {ap_const_lv1_0}};

assign tmp_95_fu_304_p3 = {{out_r_idx_reg_142}, {ap_const_lv2_0}};

assign tmp_96_fu_316_p2 = (p_shl_cast_fu_300_p1 - p_shl1_cast_fu_312_p1);

assign tmp_97_fu_346_p2 = ($signed(tmp_130_cast_reg_688) + $signed(tmp_41_cast_fu_342_p1));

assign tmp_98_fu_375_p2 = ($signed(p_shl7_cast_fu_355_p3) - $signed(p_shl8_cast_fu_371_p1));

assign tmp_99_fu_381_p2 = (tmp_98_fu_375_p2 + tmp_cast_reg_665);

assign tmp_cast9_fu_268_p1 = filter_idx_reg_131;

assign tmp_cast_82_fu_533_p1 = $signed(slide_in_c_idx_fu_503_p2);

assign tmp_cast_fu_272_p1 = filter_idx_reg_131;

assign tmp_fu_263_p1 = filter_idx_reg_131;

assign tmp_s_fu_292_p3 = {{out_r_idx_reg_142}, {ap_const_lv5_0}};

assign x_0_address0 = tmp_141_cast_fu_542_p1;

assign x_assign_to_int_fu_599_p1 = x_assign_reg_782;
always @ (posedge ap_clk) begin
    tmp_cast9_reg_660[8:3] <= 6'b000000;
    tmp_cast_reg_665[13:3] <= 11'b00000000000;
    out_r_idx_cast_reg_675[5] <= 1'b0;
    tmp_130_cast_reg_688[1:0] <= 2'b00;
    out_c_idx_cast_reg_693[5] <= 1'b0;
    tmp_104_reg_724[1:0] <= 2'b00;
end



endmodule //inference_conv2d

