<profile>

<section name = "Vitis HLS Report for 'Block_split1_proc'" level="0">
<item name = "Date">Thu Mar 31 04:00:17 2022
</item>
<item name = "Version">2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)</item>
<item name = "Project">lab4_saxpy</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.317 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">39, 39, 0.390 us, 0.390 us, 39, 39, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1284, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 26, 1349, 2958, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 557, -</column>
<column name="Register">-, -, 2281, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 11, 3, 9, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U1">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U2">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U3">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U4">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U5">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U6">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U7">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U8">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U9">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln27_1_fu_510_p2">+, 0, 0, 71, 64, 4</column>
<column name="add_ln27_2_fu_535_p2">+, 0, 0, 71, 64, 4</column>
<column name="add_ln27_3_fu_560_p2">+, 0, 0, 71, 64, 5</column>
<column name="add_ln27_4_fu_585_p2">+, 0, 0, 71, 64, 5</column>
<column name="add_ln27_5_fu_610_p2">+, 0, 0, 71, 64, 5</column>
<column name="add_ln27_6_fu_635_p2">+, 0, 0, 71, 64, 5</column>
<column name="add_ln27_7_fu_660_p2">+, 0, 0, 71, 64, 6</column>
<column name="add_ln27_8_fu_685_p2">+, 0, 0, 71, 64, 6</column>
<column name="add_ln27_fu_484_p2">+, 0, 0, 71, 64, 3</column>
<column name="add_ln32_1_fu_757_p2">+, 0, 0, 71, 64, 4</column>
<column name="add_ln32_2_fu_782_p2">+, 0, 0, 71, 64, 4</column>
<column name="add_ln32_3_fu_807_p2">+, 0, 0, 71, 64, 5</column>
<column name="add_ln32_4_fu_832_p2">+, 0, 0, 71, 64, 5</column>
<column name="add_ln32_5_fu_861_p2">+, 0, 0, 71, 64, 5</column>
<column name="add_ln32_6_fu_890_p2">+, 0, 0, 71, 64, 5</column>
<column name="add_ln32_7_fu_947_p2">+, 0, 0, 71, 64, 6</column>
<column name="add_ln32_8_fu_972_p2">+, 0, 0, 71, 64, 6</column>
<column name="add_ln32_fu_731_p2">+, 0, 0, 71, 64, 3</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state20_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state26_io">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">181, 41, 1, 41</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="grp_fu_418_p0">50, 11, 32, 352</column>
<column name="grp_fu_418_p1">50, 11, 32, 352</column>
<column name="grp_fu_422_p0">21, 4, 32, 128</column>
<column name="m_axi_gmem_ARADDR">101, 21, 64, 1344</column>
<column name="m_axi_gmem_AWADDR">50, 11, 64, 704</column>
<column name="m_axi_gmem_WDATA">50, 11, 32, 352</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">40, 0, 40, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="buf_10_reg_1358">32, 0, 32, 0</column>
<column name="buf_11_reg_1373">32, 0, 32, 0</column>
<column name="buf_12_reg_1388">32, 0, 32, 0</column>
<column name="buf_13_reg_1393">32, 0, 32, 0</column>
<column name="buf_14_reg_1398">32, 0, 32, 0</column>
<column name="buf_15_reg_1403">32, 0, 32, 0</column>
<column name="buf_16_reg_1408">32, 0, 32, 0</column>
<column name="buf_17_reg_1413">32, 0, 32, 0</column>
<column name="buf_18_reg_1418">32, 0, 32, 0</column>
<column name="buf_19_reg_1423">32, 0, 32, 0</column>
<column name="gmem_addr_10_read_reg_1353">32, 0, 32, 0</column>
<column name="gmem_addr_10_reg_1191">64, 0, 64, 0</column>
<column name="gmem_addr_11_read_reg_1368">32, 0, 32, 0</column>
<column name="gmem_addr_11_reg_1198">64, 0, 64, 0</column>
<column name="gmem_addr_12_read_reg_1383">32, 0, 32, 0</column>
<column name="gmem_addr_12_reg_1210">64, 0, 64, 0</column>
<column name="gmem_addr_13_read_reg_1433">32, 0, 32, 0</column>
<column name="gmem_addr_13_reg_1222">64, 0, 64, 0</column>
<column name="gmem_addr_14_read_reg_1443">32, 0, 32, 0</column>
<column name="gmem_addr_14_reg_1234">64, 0, 64, 0</column>
<column name="gmem_addr_15_read_reg_1453">32, 0, 32, 0</column>
<column name="gmem_addr_15_reg_1246">64, 0, 64, 0</column>
<column name="gmem_addr_16_read_reg_1463">32, 0, 32, 0</column>
<column name="gmem_addr_16_reg_1275">64, 0, 64, 0</column>
<column name="gmem_addr_17_read_reg_1473">32, 0, 32, 0</column>
<column name="gmem_addr_17_reg_1292">64, 0, 64, 0</column>
<column name="gmem_addr_18_read_reg_1483">32, 0, 32, 0</column>
<column name="gmem_addr_18_reg_1339">64, 0, 64, 0</column>
<column name="gmem_addr_19_read_reg_1493">32, 0, 32, 0</column>
<column name="gmem_addr_19_reg_1346">64, 0, 64, 0</column>
<column name="gmem_addr_1_read_reg_1164">32, 0, 32, 0</column>
<column name="gmem_addr_1_reg_1105">64, 0, 64, 0</column>
<column name="gmem_addr_2_read_reg_1169">32, 0, 32, 0</column>
<column name="gmem_addr_2_reg_1111">64, 0, 64, 0</column>
<column name="gmem_addr_3_read_reg_1186">32, 0, 32, 0</column>
<column name="gmem_addr_3_reg_1117">64, 0, 64, 0</column>
<column name="gmem_addr_4_read_reg_1205">32, 0, 32, 0</column>
<column name="gmem_addr_4_reg_1123">64, 0, 64, 0</column>
<column name="gmem_addr_5_read_reg_1217">32, 0, 32, 0</column>
<column name="gmem_addr_5_reg_1129">64, 0, 64, 0</column>
<column name="gmem_addr_6_read_reg_1229">32, 0, 32, 0</column>
<column name="gmem_addr_6_reg_1135">64, 0, 64, 0</column>
<column name="gmem_addr_7_read_reg_1241">32, 0, 32, 0</column>
<column name="gmem_addr_7_reg_1141">64, 0, 64, 0</column>
<column name="gmem_addr_8_read_reg_1270">32, 0, 32, 0</column>
<column name="gmem_addr_8_reg_1152">64, 0, 64, 0</column>
<column name="gmem_addr_9_read_reg_1287">32, 0, 32, 0</column>
<column name="gmem_addr_9_reg_1158">64, 0, 64, 0</column>
<column name="gmem_addr_read_reg_1147">32, 0, 32, 0</column>
<column name="reg_455">32, 0, 32, 0</column>
<column name="reg_459">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Block_.split1_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Block_.split1_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Block_.split1_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Block_.split1_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Block_.split1_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Block_.split1_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Block_.split1_proc, return value</column>
<column name="x">in, 64, ap_none, x, scalar</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="y">in, 64, ap_none, y, scalar</column>
<column name="a">in, 32, ap_none, a, scalar</column>
</table>
</item>
</section>
</profile>
