$comment
	File created using the following command:
		vcd file letras.msim.vcd -direction
$end
$date
	Sat Sep 01 18:33:54 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module letras_vlg_vec_tst $end
$var reg 1 ! BIT3 $end
$var reg 1 " BIT4 $end
$var reg 1 # BIT5 $end
$var reg 1 $ BIT6 $end
$var reg 1 % CLK $end
$var reg 1 & Entrada $end
$var wire 1 ' OUT0 $end
$var wire 1 ( OUT1 $end
$var wire 1 ) OUT2 $end
$var wire 1 * OUT3 $end
$var wire 1 + OUT4 $end
$var wire 1 , OUT5 $end
$var wire 1 - OUT6 $end

$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 OUT6~output_o $end
$var wire 1 5 OUT5~output_o $end
$var wire 1 6 OUT4~output_o $end
$var wire 1 7 OUT3~output_o $end
$var wire 1 8 OUT2~output_o $end
$var wire 1 9 OUT1~output_o $end
$var wire 1 : OUT0~output_o $end
$var wire 1 ; CLK~input_o $end
$var wire 1 < CLK~inputclkctrl_outclk $end
$var wire 1 = BIT6~input_o $end
$var wire 1 > dff0~feeder_combout $end
$var wire 1 ? dff0~q $end
$var wire 1 @ BIT5~input_o $end
$var wire 1 A dff1~feeder_combout $end
$var wire 1 B dff1~q $end
$var wire 1 C BIT4~input_o $end
$var wire 1 D dff2~feeder_combout $end
$var wire 1 E dff2~q $end
$var wire 1 F BIT3~input_o $end
$var wire 1 G dff3~feeder_combout $end
$var wire 1 H dff3~q $end
$var wire 1 I Entrada~input_o $end
$var wire 1 J or2~0_combout $end
$var wire 1 K dff7~q $end
$var wire 1 L or3~combout $end
$var wire 1 M dff8~q $end
$var wire 1 N or1~combout $end
$var wire 1 O dff4~q $end
$var wire 1 P dff5~0_combout $end
$var wire 1 Q dff5~q $end
$var wire 1 R dff6~0_combout $end
$var wire 1 S dff6~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
1/
x0
11
12
13
04
05
06
07
08
09
0:
0;
0<
1=
1>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
1N
0O
1P
0Q
1R
0S
$end
#40000
1%
1;
1<
1S
1Q
1O
1?
14
18
19
1:
1'
1(
1)
1-
#80000
0%
0;
0<
#120000
1%
1;
1<
#160000
0%
0;
0<
#170000
1&
1I
1J
#200000
1%
1;
1<
1K
0P
0N
1L
0J
#220000
0&
0I
0L
1J
#240000
0%
0;
0<
#280000
1%
1;
1<
0Q
0O
08
09
0(
0)
#320000
0%
0;
0<
#330000
1&
1I
1L
0J
#360000
1%
1;
1<
1M
0K
0R
0L
1P
#370000
0&
0I
1L
#400000
0%
0;
0<
#440000
1%
1;
1<
0S
1Q
19
0:
0'
1(
#480000
0%
0;
0<
#490000
1&
1I
0L
#520000
1%
1;
1<
0M
1R
1N
1J
#550000
0&
0I
0J
#560000
0%
0;
0<
#600000
1%
1;
1<
1S
1O
18
1:
1'
1)
#640000
0%
0;
0<
#680000
1%
1;
1<
#720000
0%
0;
0<
#760000
1%
1;
1<
#800000
0%
0;
0<
#840000
1%
1;
1<
#880000
0%
0;
0<
#920000
1%
1;
1<
#960000
0%
0;
0<
#1000000
