-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pl_kernel_stage1 is
port (
    m_axi_gmem0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem0_AWREADY : IN STD_LOGIC;
    m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_WVALID : OUT STD_LOGIC;
    m_axi_gmem0_WREADY : IN STD_LOGIC;
    m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_WLAST : OUT STD_LOGIC;
    m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem0_ARREADY : IN STD_LOGIC;
    m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RVALID : IN STD_LOGIC;
    m_axi_gmem0_RREADY : OUT STD_LOGIC;
    m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_gmem0_RLAST : IN STD_LOGIC;
    m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RFIFONUM : IN STD_LOGIC_VECTOR (10 downto 0);
    m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BVALID : IN STD_LOGIC;
    m_axi_gmem0_BREADY : OUT STD_LOGIC;
    m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    x_in : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem3_AWVALID : OUT STD_LOGIC;
    m_axi_gmem3_AWREADY : IN STD_LOGIC;
    m_axi_gmem3_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem3_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem3_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_WVALID : OUT STD_LOGIC;
    m_axi_gmem3_WREADY : IN STD_LOGIC;
    m_axi_gmem3_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_gmem3_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem3_WLAST : OUT STD_LOGIC;
    m_axi_gmem3_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_ARVALID : OUT STD_LOGIC;
    m_axi_gmem3_ARREADY : IN STD_LOGIC;
    m_axi_gmem3_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem3_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem3_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_RVALID : IN STD_LOGIC;
    m_axi_gmem3_RREADY : OUT STD_LOGIC;
    m_axi_gmem3_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_gmem3_RLAST : IN STD_LOGIC;
    m_axi_gmem3_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem3_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_BVALID : IN STD_LOGIC;
    m_axi_gmem3_BREADY : OUT STD_LOGIC;
    m_axi_gmem3_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    aty : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem2_AWVALID : OUT STD_LOGIC;
    m_axi_gmem2_AWREADY : IN STD_LOGIC;
    m_axi_gmem2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_WVALID : OUT STD_LOGIC;
    m_axi_gmem2_WREADY : IN STD_LOGIC;
    m_axi_gmem2_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_gmem2_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_WLAST : OUT STD_LOGIC;
    m_axi_gmem2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_ARVALID : OUT STD_LOGIC;
    m_axi_gmem2_ARREADY : IN STD_LOGIC;
    m_axi_gmem2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_RVALID : IN STD_LOGIC;
    m_axi_gmem2_RREADY : OUT STD_LOGIC;
    m_axi_gmem2_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_gmem2_RLAST : IN STD_LOGIC;
    m_axi_gmem2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BVALID : IN STD_LOGIC;
    m_axi_gmem2_BREADY : OUT STD_LOGIC;
    m_axi_gmem2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    cost : IN STD_LOGIC_VECTOR (63 downto 0);
    temp_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    temp_full_n : IN STD_LOGIC;
    temp_write : OUT STD_LOGIC;
    alpha : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read : IN STD_LOGIC_VECTOR (30 downto 0);
    len_assign_loc_c1_din : OUT STD_LOGIC_VECTOR (30 downto 0);
    len_assign_loc_c1_full_n : IN STD_LOGIC;
    len_assign_loc_c1_write : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    alpha_ap_vld : IN STD_LOGIC;
    p_read_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    x_in_ap_vld : IN STD_LOGIC;
    aty_ap_vld : IN STD_LOGIC;
    cost_ap_vld : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of pl_kernel_stage1 is 
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal entry_proc11_U0_ap_start : STD_LOGIC;
    signal entry_proc11_U0_ap_done : STD_LOGIC;
    signal entry_proc11_U0_ap_continue : STD_LOGIC;
    signal entry_proc11_U0_ap_idle : STD_LOGIC;
    signal entry_proc11_U0_ap_ready : STD_LOGIC;
    signal entry_proc11_U0_start_out : STD_LOGIC;
    signal entry_proc11_U0_start_write : STD_LOGIC;
    signal entry_proc11_U0_alpha_c_din : STD_LOGIC_VECTOR (63 downto 0);
    signal entry_proc11_U0_alpha_c_write : STD_LOGIC;
    signal entry_proc11_U0_len_assign_loc_tmp : STD_LOGIC_VECTOR (30 downto 0);
    signal entry_proc11_U0_len_assign_loc_tmp2 : STD_LOGIC_VECTOR (30 downto 0);
    signal entry_proc11_U0_len_assign_loc_tmp3 : STD_LOGIC_VECTOR (30 downto 0);
    signal entry_proc11_U0_len_assign_loc_c1_din : STD_LOGIC_VECTOR (30 downto 0);
    signal entry_proc11_U0_len_assign_loc_c1_write : STD_LOGIC;
    signal ap_channel_done_len_assign_loc_tmp3 : STD_LOGIC;
    signal len_assign_loc_tmp3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_len_assign_loc_tmp3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_len_assign_loc_tmp3 : STD_LOGIC;
    signal ap_channel_done_len_assign_loc_tmp2 : STD_LOGIC;
    signal len_assign_loc_tmp2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_len_assign_loc_tmp2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_len_assign_loc_tmp2 : STD_LOGIC;
    signal ap_channel_done_len_assign_loc_tmp : STD_LOGIC;
    signal len_assign_loc_tmp_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_len_assign_loc_tmp : STD_LOGIC := '0';
    signal ap_sync_channel_write_len_assign_loc_tmp : STD_LOGIC;
    signal read_U0_ap_start : STD_LOGIC;
    signal read_U0_ap_done : STD_LOGIC;
    signal read_U0_ap_continue : STD_LOGIC;
    signal read_U0_ap_idle : STD_LOGIC;
    signal read_U0_ap_ready : STD_LOGIC;
    signal read_U0_m_axi_gmem0_AWVALID : STD_LOGIC;
    signal read_U0_m_axi_gmem0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal read_U0_m_axi_gmem0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal read_U0_m_axi_gmem0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal read_U0_m_axi_gmem0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal read_U0_m_axi_gmem0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal read_U0_m_axi_gmem0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal read_U0_m_axi_gmem0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal read_U0_m_axi_gmem0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal read_U0_m_axi_gmem0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal read_U0_m_axi_gmem0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal read_U0_m_axi_gmem0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal read_U0_m_axi_gmem0_WVALID : STD_LOGIC;
    signal read_U0_m_axi_gmem0_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal read_U0_m_axi_gmem0_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal read_U0_m_axi_gmem0_WLAST : STD_LOGIC;
    signal read_U0_m_axi_gmem0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal read_U0_m_axi_gmem0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal read_U0_m_axi_gmem0_ARVALID : STD_LOGIC;
    signal read_U0_m_axi_gmem0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal read_U0_m_axi_gmem0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal read_U0_m_axi_gmem0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal read_U0_m_axi_gmem0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal read_U0_m_axi_gmem0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal read_U0_m_axi_gmem0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal read_U0_m_axi_gmem0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal read_U0_m_axi_gmem0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal read_U0_m_axi_gmem0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal read_U0_m_axi_gmem0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal read_U0_m_axi_gmem0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal read_U0_m_axi_gmem0_RREADY : STD_LOGIC;
    signal read_U0_m_axi_gmem0_BREADY : STD_LOGIC;
    signal read_U0_xin_i_din : STD_LOGIC_VECTOR (255 downto 0);
    signal read_U0_xin_i_write : STD_LOGIC;
    signal read_U0_len_assign_loc_c_din : STD_LOGIC_VECTOR (30 downto 0);
    signal read_U0_len_assign_loc_c_write : STD_LOGIC;
    signal read_1_U0_ap_start : STD_LOGIC;
    signal read_1_U0_ap_done : STD_LOGIC;
    signal read_1_U0_ap_continue : STD_LOGIC;
    signal read_1_U0_ap_idle : STD_LOGIC;
    signal read_1_U0_ap_ready : STD_LOGIC;
    signal read_1_U0_m_axi_gmem3_AWVALID : STD_LOGIC;
    signal read_1_U0_m_axi_gmem3_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal read_1_U0_m_axi_gmem3_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal read_1_U0_m_axi_gmem3_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal read_1_U0_m_axi_gmem3_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal read_1_U0_m_axi_gmem3_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal read_1_U0_m_axi_gmem3_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal read_1_U0_m_axi_gmem3_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal read_1_U0_m_axi_gmem3_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal read_1_U0_m_axi_gmem3_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal read_1_U0_m_axi_gmem3_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal read_1_U0_m_axi_gmem3_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal read_1_U0_m_axi_gmem3_WVALID : STD_LOGIC;
    signal read_1_U0_m_axi_gmem3_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal read_1_U0_m_axi_gmem3_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal read_1_U0_m_axi_gmem3_WLAST : STD_LOGIC;
    signal read_1_U0_m_axi_gmem3_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal read_1_U0_m_axi_gmem3_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal read_1_U0_m_axi_gmem3_ARVALID : STD_LOGIC;
    signal read_1_U0_m_axi_gmem3_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal read_1_U0_m_axi_gmem3_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal read_1_U0_m_axi_gmem3_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal read_1_U0_m_axi_gmem3_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal read_1_U0_m_axi_gmem3_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal read_1_U0_m_axi_gmem3_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal read_1_U0_m_axi_gmem3_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal read_1_U0_m_axi_gmem3_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal read_1_U0_m_axi_gmem3_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal read_1_U0_m_axi_gmem3_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal read_1_U0_m_axi_gmem3_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal read_1_U0_m_axi_gmem3_RREADY : STD_LOGIC;
    signal read_1_U0_m_axi_gmem3_BREADY : STD_LOGIC;
    signal read_1_U0_aty_s_i_din : STD_LOGIC_VECTOR (255 downto 0);
    signal read_1_U0_aty_s_i_write : STD_LOGIC;
    signal read_2_U0_ap_start : STD_LOGIC;
    signal read_2_U0_ap_done : STD_LOGIC;
    signal read_2_U0_ap_continue : STD_LOGIC;
    signal read_2_U0_ap_idle : STD_LOGIC;
    signal read_2_U0_ap_ready : STD_LOGIC;
    signal read_2_U0_m_axi_gmem2_AWVALID : STD_LOGIC;
    signal read_2_U0_m_axi_gmem2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal read_2_U0_m_axi_gmem2_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal read_2_U0_m_axi_gmem2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal read_2_U0_m_axi_gmem2_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal read_2_U0_m_axi_gmem2_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal read_2_U0_m_axi_gmem2_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal read_2_U0_m_axi_gmem2_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal read_2_U0_m_axi_gmem2_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal read_2_U0_m_axi_gmem2_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal read_2_U0_m_axi_gmem2_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal read_2_U0_m_axi_gmem2_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal read_2_U0_m_axi_gmem2_WVALID : STD_LOGIC;
    signal read_2_U0_m_axi_gmem2_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal read_2_U0_m_axi_gmem2_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal read_2_U0_m_axi_gmem2_WLAST : STD_LOGIC;
    signal read_2_U0_m_axi_gmem2_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal read_2_U0_m_axi_gmem2_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal read_2_U0_m_axi_gmem2_ARVALID : STD_LOGIC;
    signal read_2_U0_m_axi_gmem2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal read_2_U0_m_axi_gmem2_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal read_2_U0_m_axi_gmem2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal read_2_U0_m_axi_gmem2_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal read_2_U0_m_axi_gmem2_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal read_2_U0_m_axi_gmem2_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal read_2_U0_m_axi_gmem2_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal read_2_U0_m_axi_gmem2_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal read_2_U0_m_axi_gmem2_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal read_2_U0_m_axi_gmem2_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal read_2_U0_m_axi_gmem2_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal read_2_U0_m_axi_gmem2_RREADY : STD_LOGIC;
    signal read_2_U0_m_axi_gmem2_BREADY : STD_LOGIC;
    signal read_2_U0_cost_s_i_din : STD_LOGIC_VECTOR (255 downto 0);
    signal read_2_U0_cost_s_i_write : STD_LOGIC;
    signal axpy_U0_ap_start : STD_LOGIC;
    signal axpy_U0_ap_done : STD_LOGIC;
    signal axpy_U0_ap_continue : STD_LOGIC;
    signal axpy_U0_ap_idle : STD_LOGIC;
    signal axpy_U0_ap_ready : STD_LOGIC;
    signal axpy_U0_xin_i_read : STD_LOGIC;
    signal axpy_U0_aty_s_i_read : STD_LOGIC;
    signal axpy_U0_cost_s_i_read : STD_LOGIC;
    signal axpy_U0_temp_din : STD_LOGIC_VECTOR (255 downto 0);
    signal axpy_U0_temp_write : STD_LOGIC;
    signal axpy_U0_alpha_read : STD_LOGIC;
    signal axpy_U0_len_assign_loc_read : STD_LOGIC;
    signal alpha_c_full_n : STD_LOGIC;
    signal alpha_c_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal alpha_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal alpha_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal alpha_c_empty_n : STD_LOGIC;
    signal len_assign_loc_tmp_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal len_assign_loc_tmp_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal len_assign_loc_tmp_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal len_assign_loc_tmp_empty_n : STD_LOGIC;
    signal len_assign_loc_tmp2_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal len_assign_loc_tmp2_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal len_assign_loc_tmp2_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal len_assign_loc_tmp2_empty_n : STD_LOGIC;
    signal len_assign_loc_tmp3_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal len_assign_loc_tmp3_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal len_assign_loc_tmp3_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal len_assign_loc_tmp3_empty_n : STD_LOGIC;
    signal xin_i_full_n : STD_LOGIC;
    signal xin_i_dout : STD_LOGIC_VECTOR (255 downto 0);
    signal xin_i_num_data_valid : STD_LOGIC_VECTOR (6 downto 0);
    signal xin_i_fifo_cap : STD_LOGIC_VECTOR (6 downto 0);
    signal xin_i_empty_n : STD_LOGIC;
    signal len_assign_loc_c_full_n : STD_LOGIC;
    signal len_assign_loc_c_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal len_assign_loc_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal len_assign_loc_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal len_assign_loc_c_empty_n : STD_LOGIC;
    signal aty_s_i_full_n : STD_LOGIC;
    signal aty_s_i_dout : STD_LOGIC_VECTOR (255 downto 0);
    signal aty_s_i_num_data_valid : STD_LOGIC_VECTOR (6 downto 0);
    signal aty_s_i_fifo_cap : STD_LOGIC_VECTOR (6 downto 0);
    signal aty_s_i_empty_n : STD_LOGIC;
    signal cost_s_i_full_n : STD_LOGIC;
    signal cost_s_i_dout : STD_LOGIC_VECTOR (255 downto 0);
    signal cost_s_i_num_data_valid : STD_LOGIC_VECTOR (6 downto 0);
    signal cost_s_i_fifo_cap : STD_LOGIC_VECTOR (6 downto 0);
    signal cost_s_i_empty_n : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_entry_proc11_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_entry_proc11_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_read_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_read_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_read_1_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_read_1_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_read_2_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_read_2_U0_ap_ready : STD_LOGIC;
    signal start_for_axpy_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_axpy_U0_full_n : STD_LOGIC;
    signal start_for_axpy_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_axpy_U0_empty_n : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component pl_kernel_entry_proc11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        alpha : IN STD_LOGIC_VECTOR (63 downto 0);
        alpha_c_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        alpha_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        alpha_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        alpha_c_full_n : IN STD_LOGIC;
        alpha_c_write : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (30 downto 0);
        len_assign_loc_tmp : OUT STD_LOGIC_VECTOR (30 downto 0);
        len_assign_loc_tmp2 : OUT STD_LOGIC_VECTOR (30 downto 0);
        len_assign_loc_tmp3 : OUT STD_LOGIC_VECTOR (30 downto 0);
        len_assign_loc_c1_din : OUT STD_LOGIC_VECTOR (30 downto 0);
        len_assign_loc_c1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        len_assign_loc_c1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        len_assign_loc_c1_full_n : IN STD_LOGIC;
        len_assign_loc_c1_write : OUT STD_LOGIC );
    end component;


    component pl_kernel_read_r IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_gmem0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RFIFONUM : IN STD_LOGIC_VECTOR (10 downto 0);
        m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        x_in : IN STD_LOGIC_VECTOR (63 downto 0);
        xin_i_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        xin_i_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        xin_i_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        xin_i_full_n : IN STD_LOGIC;
        xin_i_write : OUT STD_LOGIC;
        len_assign_loc : IN STD_LOGIC_VECTOR (30 downto 0);
        len_assign_loc_c_din : OUT STD_LOGIC_VECTOR (30 downto 0);
        len_assign_loc_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        len_assign_loc_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        len_assign_loc_c_full_n : IN STD_LOGIC;
        len_assign_loc_c_write : OUT STD_LOGIC );
    end component;


    component pl_kernel_read_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem3_AWVALID : OUT STD_LOGIC;
        m_axi_gmem3_AWREADY : IN STD_LOGIC;
        m_axi_gmem3_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem3_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_WVALID : OUT STD_LOGIC;
        m_axi_gmem3_WREADY : IN STD_LOGIC;
        m_axi_gmem3_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_gmem3_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_WLAST : OUT STD_LOGIC;
        m_axi_gmem3_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_ARVALID : OUT STD_LOGIC;
        m_axi_gmem3_ARREADY : IN STD_LOGIC;
        m_axi_gmem3_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem3_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_RVALID : IN STD_LOGIC;
        m_axi_gmem3_RREADY : OUT STD_LOGIC;
        m_axi_gmem3_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_gmem3_RLAST : IN STD_LOGIC;
        m_axi_gmem3_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem3_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_BVALID : IN STD_LOGIC;
        m_axi_gmem3_BREADY : OUT STD_LOGIC;
        m_axi_gmem3_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        aty_s_i_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        aty_s_i_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        aty_s_i_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        aty_s_i_full_n : IN STD_LOGIC;
        aty_s_i_write : OUT STD_LOGIC;
        aty : IN STD_LOGIC_VECTOR (63 downto 0);
        len_assign_loc : IN STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component pl_kernel_read_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem2_AWVALID : OUT STD_LOGIC;
        m_axi_gmem2_AWREADY : IN STD_LOGIC;
        m_axi_gmem2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_WVALID : OUT STD_LOGIC;
        m_axi_gmem2_WREADY : IN STD_LOGIC;
        m_axi_gmem2_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_gmem2_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_WLAST : OUT STD_LOGIC;
        m_axi_gmem2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_ARVALID : OUT STD_LOGIC;
        m_axi_gmem2_ARREADY : IN STD_LOGIC;
        m_axi_gmem2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RVALID : IN STD_LOGIC;
        m_axi_gmem2_RREADY : OUT STD_LOGIC;
        m_axi_gmem2_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_gmem2_RLAST : IN STD_LOGIC;
        m_axi_gmem2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_BVALID : IN STD_LOGIC;
        m_axi_gmem2_BREADY : OUT STD_LOGIC;
        m_axi_gmem2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        cost_s_i_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        cost_s_i_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        cost_s_i_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        cost_s_i_full_n : IN STD_LOGIC;
        cost_s_i_write : OUT STD_LOGIC;
        cost : IN STD_LOGIC_VECTOR (63 downto 0);
        len_assign_loc : IN STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component pl_kernel_axpy IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        xin_i_dout : IN STD_LOGIC_VECTOR (255 downto 0);
        xin_i_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        xin_i_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        xin_i_empty_n : IN STD_LOGIC;
        xin_i_read : OUT STD_LOGIC;
        aty_s_i_dout : IN STD_LOGIC_VECTOR (255 downto 0);
        aty_s_i_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        aty_s_i_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        aty_s_i_empty_n : IN STD_LOGIC;
        aty_s_i_read : OUT STD_LOGIC;
        cost_s_i_dout : IN STD_LOGIC_VECTOR (255 downto 0);
        cost_s_i_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        cost_s_i_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        cost_s_i_empty_n : IN STD_LOGIC;
        cost_s_i_read : OUT STD_LOGIC;
        temp_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        temp_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        temp_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        temp_full_n : IN STD_LOGIC;
        temp_write : OUT STD_LOGIC;
        alpha_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        alpha_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        alpha_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        alpha_empty_n : IN STD_LOGIC;
        alpha_read : OUT STD_LOGIC;
        len_assign_loc_dout : IN STD_LOGIC_VECTOR (30 downto 0);
        len_assign_loc_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        len_assign_loc_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        len_assign_loc_empty_n : IN STD_LOGIC;
        len_assign_loc_read : OUT STD_LOGIC );
    end component;


    component pl_kernel_fifo_w64_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component pl_kernel_fifo_w31_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (30 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (30 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component pl_kernel_fifo_w256_d64_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (255 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (255 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (6 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (6 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component pl_kernel_start_for_axpy_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    entry_proc11_U0 : component pl_kernel_entry_proc11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => entry_proc11_U0_ap_start,
        start_full_n => start_for_axpy_U0_full_n,
        ap_done => entry_proc11_U0_ap_done,
        ap_continue => entry_proc11_U0_ap_continue,
        ap_idle => entry_proc11_U0_ap_idle,
        ap_ready => entry_proc11_U0_ap_ready,
        start_out => entry_proc11_U0_start_out,
        start_write => entry_proc11_U0_start_write,
        alpha => alpha,
        alpha_c_din => entry_proc11_U0_alpha_c_din,
        alpha_c_num_data_valid => alpha_c_num_data_valid,
        alpha_c_fifo_cap => alpha_c_fifo_cap,
        alpha_c_full_n => alpha_c_full_n,
        alpha_c_write => entry_proc11_U0_alpha_c_write,
        p_read => p_read,
        len_assign_loc_tmp => entry_proc11_U0_len_assign_loc_tmp,
        len_assign_loc_tmp2 => entry_proc11_U0_len_assign_loc_tmp2,
        len_assign_loc_tmp3 => entry_proc11_U0_len_assign_loc_tmp3,
        len_assign_loc_c1_din => entry_proc11_U0_len_assign_loc_c1_din,
        len_assign_loc_c1_num_data_valid => ap_const_lv3_0,
        len_assign_loc_c1_fifo_cap => ap_const_lv3_0,
        len_assign_loc_c1_full_n => len_assign_loc_c1_full_n,
        len_assign_loc_c1_write => entry_proc11_U0_len_assign_loc_c1_write);

    read_U0 : component pl_kernel_read_r
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => read_U0_ap_start,
        ap_done => read_U0_ap_done,
        ap_continue => read_U0_ap_continue,
        ap_idle => read_U0_ap_idle,
        ap_ready => read_U0_ap_ready,
        m_axi_gmem0_AWVALID => read_U0_m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY => ap_const_logic_0,
        m_axi_gmem0_AWADDR => read_U0_m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID => read_U0_m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN => read_U0_m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE => read_U0_m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST => read_U0_m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK => read_U0_m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE => read_U0_m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT => read_U0_m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS => read_U0_m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION => read_U0_m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER => read_U0_m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID => read_U0_m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY => ap_const_logic_0,
        m_axi_gmem0_WDATA => read_U0_m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB => read_U0_m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST => read_U0_m_axi_gmem0_WLAST,
        m_axi_gmem0_WID => read_U0_m_axi_gmem0_WID,
        m_axi_gmem0_WUSER => read_U0_m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID => read_U0_m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR => read_U0_m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID => read_U0_m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN => read_U0_m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE => read_U0_m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST => read_U0_m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK => read_U0_m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE => read_U0_m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT => read_U0_m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS => read_U0_m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION => read_U0_m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER => read_U0_m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID => m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY => read_U0_m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA => m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST => m_axi_gmem0_RLAST,
        m_axi_gmem0_RID => m_axi_gmem0_RID,
        m_axi_gmem0_RFIFONUM => m_axi_gmem0_RFIFONUM,
        m_axi_gmem0_RUSER => m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP => m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID => ap_const_logic_0,
        m_axi_gmem0_BREADY => read_U0_m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_BID => ap_const_lv1_0,
        m_axi_gmem0_BUSER => ap_const_lv1_0,
        x_in => x_in,
        xin_i_din => read_U0_xin_i_din,
        xin_i_num_data_valid => xin_i_num_data_valid,
        xin_i_fifo_cap => xin_i_fifo_cap,
        xin_i_full_n => xin_i_full_n,
        xin_i_write => read_U0_xin_i_write,
        len_assign_loc => len_assign_loc_tmp3_dout,
        len_assign_loc_c_din => read_U0_len_assign_loc_c_din,
        len_assign_loc_c_num_data_valid => len_assign_loc_c_num_data_valid,
        len_assign_loc_c_fifo_cap => len_assign_loc_c_fifo_cap,
        len_assign_loc_c_full_n => len_assign_loc_c_full_n,
        len_assign_loc_c_write => read_U0_len_assign_loc_c_write);

    read_1_U0 : component pl_kernel_read_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => read_1_U0_ap_start,
        ap_done => read_1_U0_ap_done,
        ap_continue => read_1_U0_ap_continue,
        ap_idle => read_1_U0_ap_idle,
        ap_ready => read_1_U0_ap_ready,
        m_axi_gmem3_AWVALID => read_1_U0_m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY => ap_const_logic_0,
        m_axi_gmem3_AWADDR => read_1_U0_m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID => read_1_U0_m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN => read_1_U0_m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE => read_1_U0_m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST => read_1_U0_m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK => read_1_U0_m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE => read_1_U0_m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT => read_1_U0_m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS => read_1_U0_m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION => read_1_U0_m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER => read_1_U0_m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID => read_1_U0_m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY => ap_const_logic_0,
        m_axi_gmem3_WDATA => read_1_U0_m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB => read_1_U0_m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST => read_1_U0_m_axi_gmem3_WLAST,
        m_axi_gmem3_WID => read_1_U0_m_axi_gmem3_WID,
        m_axi_gmem3_WUSER => read_1_U0_m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID => read_1_U0_m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY => m_axi_gmem3_ARREADY,
        m_axi_gmem3_ARADDR => read_1_U0_m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID => read_1_U0_m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN => read_1_U0_m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE => read_1_U0_m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST => read_1_U0_m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK => read_1_U0_m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE => read_1_U0_m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT => read_1_U0_m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS => read_1_U0_m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION => read_1_U0_m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER => read_1_U0_m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID => m_axi_gmem3_RVALID,
        m_axi_gmem3_RREADY => read_1_U0_m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA => m_axi_gmem3_RDATA,
        m_axi_gmem3_RLAST => m_axi_gmem3_RLAST,
        m_axi_gmem3_RID => m_axi_gmem3_RID,
        m_axi_gmem3_RFIFONUM => m_axi_gmem3_RFIFONUM,
        m_axi_gmem3_RUSER => m_axi_gmem3_RUSER,
        m_axi_gmem3_RRESP => m_axi_gmem3_RRESP,
        m_axi_gmem3_BVALID => ap_const_logic_0,
        m_axi_gmem3_BREADY => read_1_U0_m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP => ap_const_lv2_0,
        m_axi_gmem3_BID => ap_const_lv1_0,
        m_axi_gmem3_BUSER => ap_const_lv1_0,
        aty_s_i_din => read_1_U0_aty_s_i_din,
        aty_s_i_num_data_valid => aty_s_i_num_data_valid,
        aty_s_i_fifo_cap => aty_s_i_fifo_cap,
        aty_s_i_full_n => aty_s_i_full_n,
        aty_s_i_write => read_1_U0_aty_s_i_write,
        aty => aty,
        len_assign_loc => len_assign_loc_tmp_dout);

    read_2_U0 : component pl_kernel_read_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => read_2_U0_ap_start,
        ap_done => read_2_U0_ap_done,
        ap_continue => read_2_U0_ap_continue,
        ap_idle => read_2_U0_ap_idle,
        ap_ready => read_2_U0_ap_ready,
        m_axi_gmem2_AWVALID => read_2_U0_m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY => ap_const_logic_0,
        m_axi_gmem2_AWADDR => read_2_U0_m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID => read_2_U0_m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN => read_2_U0_m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE => read_2_U0_m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST => read_2_U0_m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK => read_2_U0_m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE => read_2_U0_m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT => read_2_U0_m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS => read_2_U0_m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION => read_2_U0_m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER => read_2_U0_m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID => read_2_U0_m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY => ap_const_logic_0,
        m_axi_gmem2_WDATA => read_2_U0_m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB => read_2_U0_m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST => read_2_U0_m_axi_gmem2_WLAST,
        m_axi_gmem2_WID => read_2_U0_m_axi_gmem2_WID,
        m_axi_gmem2_WUSER => read_2_U0_m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID => read_2_U0_m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY => m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR => read_2_U0_m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID => read_2_U0_m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN => read_2_U0_m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE => read_2_U0_m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST => read_2_U0_m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK => read_2_U0_m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE => read_2_U0_m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT => read_2_U0_m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS => read_2_U0_m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION => read_2_U0_m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER => read_2_U0_m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID => m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY => read_2_U0_m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA => m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST => m_axi_gmem2_RLAST,
        m_axi_gmem2_RID => m_axi_gmem2_RID,
        m_axi_gmem2_RFIFONUM => m_axi_gmem2_RFIFONUM,
        m_axi_gmem2_RUSER => m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP => m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID => ap_const_logic_0,
        m_axi_gmem2_BREADY => read_2_U0_m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP => ap_const_lv2_0,
        m_axi_gmem2_BID => ap_const_lv1_0,
        m_axi_gmem2_BUSER => ap_const_lv1_0,
        cost_s_i_din => read_2_U0_cost_s_i_din,
        cost_s_i_num_data_valid => cost_s_i_num_data_valid,
        cost_s_i_fifo_cap => cost_s_i_fifo_cap,
        cost_s_i_full_n => cost_s_i_full_n,
        cost_s_i_write => read_2_U0_cost_s_i_write,
        cost => cost,
        len_assign_loc => len_assign_loc_tmp2_dout);

    axpy_U0 : component pl_kernel_axpy
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => axpy_U0_ap_start,
        ap_done => axpy_U0_ap_done,
        ap_continue => axpy_U0_ap_continue,
        ap_idle => axpy_U0_ap_idle,
        ap_ready => axpy_U0_ap_ready,
        xin_i_dout => xin_i_dout,
        xin_i_num_data_valid => xin_i_num_data_valid,
        xin_i_fifo_cap => xin_i_fifo_cap,
        xin_i_empty_n => xin_i_empty_n,
        xin_i_read => axpy_U0_xin_i_read,
        aty_s_i_dout => aty_s_i_dout,
        aty_s_i_num_data_valid => aty_s_i_num_data_valid,
        aty_s_i_fifo_cap => aty_s_i_fifo_cap,
        aty_s_i_empty_n => aty_s_i_empty_n,
        aty_s_i_read => axpy_U0_aty_s_i_read,
        cost_s_i_dout => cost_s_i_dout,
        cost_s_i_num_data_valid => cost_s_i_num_data_valid,
        cost_s_i_fifo_cap => cost_s_i_fifo_cap,
        cost_s_i_empty_n => cost_s_i_empty_n,
        cost_s_i_read => axpy_U0_cost_s_i_read,
        temp_din => axpy_U0_temp_din,
        temp_num_data_valid => ap_const_lv7_0,
        temp_fifo_cap => ap_const_lv7_0,
        temp_full_n => temp_full_n,
        temp_write => axpy_U0_temp_write,
        alpha_dout => alpha_c_dout,
        alpha_num_data_valid => alpha_c_num_data_valid,
        alpha_fifo_cap => alpha_c_fifo_cap,
        alpha_empty_n => alpha_c_empty_n,
        alpha_read => axpy_U0_alpha_read,
        len_assign_loc_dout => len_assign_loc_c_dout,
        len_assign_loc_num_data_valid => len_assign_loc_c_num_data_valid,
        len_assign_loc_fifo_cap => len_assign_loc_c_fifo_cap,
        len_assign_loc_empty_n => len_assign_loc_c_empty_n,
        len_assign_loc_read => axpy_U0_len_assign_loc_read);

    alpha_c_U : component pl_kernel_fifo_w64_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc11_U0_alpha_c_din,
        if_full_n => alpha_c_full_n,
        if_write => entry_proc11_U0_alpha_c_write,
        if_dout => alpha_c_dout,
        if_num_data_valid => alpha_c_num_data_valid,
        if_fifo_cap => alpha_c_fifo_cap,
        if_empty_n => alpha_c_empty_n,
        if_read => axpy_U0_alpha_read);

    len_assign_loc_tmp_U : component pl_kernel_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc11_U0_len_assign_loc_tmp,
        if_full_n => len_assign_loc_tmp_full_n,
        if_write => ap_channel_done_len_assign_loc_tmp,
        if_dout => len_assign_loc_tmp_dout,
        if_num_data_valid => len_assign_loc_tmp_num_data_valid,
        if_fifo_cap => len_assign_loc_tmp_fifo_cap,
        if_empty_n => len_assign_loc_tmp_empty_n,
        if_read => read_1_U0_ap_ready);

    len_assign_loc_tmp2_U : component pl_kernel_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc11_U0_len_assign_loc_tmp2,
        if_full_n => len_assign_loc_tmp2_full_n,
        if_write => ap_channel_done_len_assign_loc_tmp2,
        if_dout => len_assign_loc_tmp2_dout,
        if_num_data_valid => len_assign_loc_tmp2_num_data_valid,
        if_fifo_cap => len_assign_loc_tmp2_fifo_cap,
        if_empty_n => len_assign_loc_tmp2_empty_n,
        if_read => read_2_U0_ap_ready);

    len_assign_loc_tmp3_U : component pl_kernel_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc11_U0_len_assign_loc_tmp3,
        if_full_n => len_assign_loc_tmp3_full_n,
        if_write => ap_channel_done_len_assign_loc_tmp3,
        if_dout => len_assign_loc_tmp3_dout,
        if_num_data_valid => len_assign_loc_tmp3_num_data_valid,
        if_fifo_cap => len_assign_loc_tmp3_fifo_cap,
        if_empty_n => len_assign_loc_tmp3_empty_n,
        if_read => read_U0_ap_ready);

    xin_i_U : component pl_kernel_fifo_w256_d64_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => read_U0_xin_i_din,
        if_full_n => xin_i_full_n,
        if_write => read_U0_xin_i_write,
        if_dout => xin_i_dout,
        if_num_data_valid => xin_i_num_data_valid,
        if_fifo_cap => xin_i_fifo_cap,
        if_empty_n => xin_i_empty_n,
        if_read => axpy_U0_xin_i_read);

    len_assign_loc_c_U : component pl_kernel_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => read_U0_len_assign_loc_c_din,
        if_full_n => len_assign_loc_c_full_n,
        if_write => read_U0_len_assign_loc_c_write,
        if_dout => len_assign_loc_c_dout,
        if_num_data_valid => len_assign_loc_c_num_data_valid,
        if_fifo_cap => len_assign_loc_c_fifo_cap,
        if_empty_n => len_assign_loc_c_empty_n,
        if_read => axpy_U0_len_assign_loc_read);

    aty_s_i_U : component pl_kernel_fifo_w256_d64_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => read_1_U0_aty_s_i_din,
        if_full_n => aty_s_i_full_n,
        if_write => read_1_U0_aty_s_i_write,
        if_dout => aty_s_i_dout,
        if_num_data_valid => aty_s_i_num_data_valid,
        if_fifo_cap => aty_s_i_fifo_cap,
        if_empty_n => aty_s_i_empty_n,
        if_read => axpy_U0_aty_s_i_read);

    cost_s_i_U : component pl_kernel_fifo_w256_d64_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => read_2_U0_cost_s_i_din,
        if_full_n => cost_s_i_full_n,
        if_write => read_2_U0_cost_s_i_write,
        if_dout => cost_s_i_dout,
        if_num_data_valid => cost_s_i_num_data_valid,
        if_fifo_cap => cost_s_i_fifo_cap,
        if_empty_n => cost_s_i_empty_n,
        if_read => axpy_U0_cost_s_i_read);

    start_for_axpy_U0_U : component pl_kernel_start_for_axpy_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_axpy_U0_din,
        if_full_n => start_for_axpy_U0_full_n,
        if_write => entry_proc11_U0_start_write,
        if_dout => start_for_axpy_U0_dout,
        if_empty_n => start_for_axpy_U0_empty_n,
        if_read => axpy_U0_ap_ready);





    ap_sync_reg_channel_write_len_assign_loc_tmp_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_len_assign_loc_tmp <= ap_const_logic_0;
            else
                if (((entry_proc11_U0_ap_done and entry_proc11_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_len_assign_loc_tmp <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_len_assign_loc_tmp <= ap_sync_channel_write_len_assign_loc_tmp;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_len_assign_loc_tmp2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_len_assign_loc_tmp2 <= ap_const_logic_0;
            else
                if (((entry_proc11_U0_ap_done and entry_proc11_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_len_assign_loc_tmp2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_len_assign_loc_tmp2 <= ap_sync_channel_write_len_assign_loc_tmp2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_len_assign_loc_tmp3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_len_assign_loc_tmp3 <= ap_const_logic_0;
            else
                if (((entry_proc11_U0_ap_done and entry_proc11_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_len_assign_loc_tmp3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_len_assign_loc_tmp3 <= ap_sync_channel_write_len_assign_loc_tmp3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_entry_proc11_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_entry_proc11_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_entry_proc11_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_entry_proc11_U0_ap_ready <= ap_sync_entry_proc11_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_read_1_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_read_1_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_read_1_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_read_1_U0_ap_ready <= ap_sync_read_1_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_read_2_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_read_2_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_read_2_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_read_2_U0_ap_ready <= ap_sync_read_2_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_read_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_read_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_read_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_read_U0_ap_ready <= ap_sync_read_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;

    ap_channel_done_len_assign_loc_tmp <= ((ap_sync_reg_channel_write_len_assign_loc_tmp xor ap_const_logic_1) and entry_proc11_U0_ap_done);
    ap_channel_done_len_assign_loc_tmp2 <= ((ap_sync_reg_channel_write_len_assign_loc_tmp2 xor ap_const_logic_1) and entry_proc11_U0_ap_done);
    ap_channel_done_len_assign_loc_tmp3 <= ((ap_sync_reg_channel_write_len_assign_loc_tmp3 xor ap_const_logic_1) and entry_proc11_U0_ap_done);
    ap_done <= axpy_U0_ap_done;
    ap_idle <= (read_U0_ap_idle and read_2_U0_ap_idle and read_1_U0_ap_idle and (len_assign_loc_tmp3_empty_n xor ap_const_logic_1) and (len_assign_loc_tmp2_empty_n xor ap_const_logic_1) and (len_assign_loc_tmp_empty_n xor ap_const_logic_1) and entry_proc11_U0_ap_idle and axpy_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_channel_write_len_assign_loc_tmp <= ((len_assign_loc_tmp_full_n and ap_channel_done_len_assign_loc_tmp) or ap_sync_reg_channel_write_len_assign_loc_tmp);
    ap_sync_channel_write_len_assign_loc_tmp2 <= ((len_assign_loc_tmp2_full_n and ap_channel_done_len_assign_loc_tmp2) or ap_sync_reg_channel_write_len_assign_loc_tmp2);
    ap_sync_channel_write_len_assign_loc_tmp3 <= ((len_assign_loc_tmp3_full_n and ap_channel_done_len_assign_loc_tmp3) or ap_sync_reg_channel_write_len_assign_loc_tmp3);
    ap_sync_entry_proc11_U0_ap_ready <= (entry_proc11_U0_ap_ready or ap_sync_reg_entry_proc11_U0_ap_ready);
    ap_sync_read_1_U0_ap_ready <= (read_1_U0_ap_ready or ap_sync_reg_read_1_U0_ap_ready);
    ap_sync_read_2_U0_ap_ready <= (read_2_U0_ap_ready or ap_sync_reg_read_2_U0_ap_ready);
    ap_sync_read_U0_ap_ready <= (read_U0_ap_ready or ap_sync_reg_read_U0_ap_ready);
    ap_sync_ready <= (ap_sync_read_U0_ap_ready and ap_sync_read_2_U0_ap_ready and ap_sync_read_1_U0_ap_ready and ap_sync_entry_proc11_U0_ap_ready);
    axpy_U0_ap_continue <= ap_continue;
    axpy_U0_ap_start <= start_for_axpy_U0_empty_n;
    entry_proc11_U0_ap_continue <= (ap_sync_channel_write_len_assign_loc_tmp3 and ap_sync_channel_write_len_assign_loc_tmp2 and ap_sync_channel_write_len_assign_loc_tmp);
    entry_proc11_U0_ap_start <= ((ap_sync_reg_entry_proc11_U0_ap_ready xor ap_const_logic_1) and ap_start);
    len_assign_loc_c1_din <= entry_proc11_U0_len_assign_loc_c1_din;
    len_assign_loc_c1_write <= entry_proc11_U0_len_assign_loc_c1_write;
    m_axi_gmem0_ARADDR <= read_U0_m_axi_gmem0_ARADDR;
    m_axi_gmem0_ARBURST <= read_U0_m_axi_gmem0_ARBURST;
    m_axi_gmem0_ARCACHE <= read_U0_m_axi_gmem0_ARCACHE;
    m_axi_gmem0_ARID <= read_U0_m_axi_gmem0_ARID;
    m_axi_gmem0_ARLEN <= read_U0_m_axi_gmem0_ARLEN;
    m_axi_gmem0_ARLOCK <= read_U0_m_axi_gmem0_ARLOCK;
    m_axi_gmem0_ARPROT <= read_U0_m_axi_gmem0_ARPROT;
    m_axi_gmem0_ARQOS <= read_U0_m_axi_gmem0_ARQOS;
    m_axi_gmem0_ARREGION <= read_U0_m_axi_gmem0_ARREGION;
    m_axi_gmem0_ARSIZE <= read_U0_m_axi_gmem0_ARSIZE;
    m_axi_gmem0_ARUSER <= read_U0_m_axi_gmem0_ARUSER;
    m_axi_gmem0_ARVALID <= read_U0_m_axi_gmem0_ARVALID;
    m_axi_gmem0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem0_AWID <= ap_const_lv1_0;
    m_axi_gmem0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem0_AWVALID <= ap_const_logic_0;
    m_axi_gmem0_BREADY <= ap_const_logic_0;
    m_axi_gmem0_RREADY <= read_U0_m_axi_gmem0_RREADY;
    m_axi_gmem0_WDATA <= ap_const_lv256_lc_1;
    m_axi_gmem0_WID <= ap_const_lv1_0;
    m_axi_gmem0_WLAST <= ap_const_logic_0;
    m_axi_gmem0_WSTRB <= ap_const_lv32_0;
    m_axi_gmem0_WUSER <= ap_const_lv1_0;
    m_axi_gmem0_WVALID <= ap_const_logic_0;
    m_axi_gmem2_ARADDR <= read_2_U0_m_axi_gmem2_ARADDR;
    m_axi_gmem2_ARBURST <= read_2_U0_m_axi_gmem2_ARBURST;
    m_axi_gmem2_ARCACHE <= read_2_U0_m_axi_gmem2_ARCACHE;
    m_axi_gmem2_ARID <= read_2_U0_m_axi_gmem2_ARID;
    m_axi_gmem2_ARLEN <= read_2_U0_m_axi_gmem2_ARLEN;
    m_axi_gmem2_ARLOCK <= read_2_U0_m_axi_gmem2_ARLOCK;
    m_axi_gmem2_ARPROT <= read_2_U0_m_axi_gmem2_ARPROT;
    m_axi_gmem2_ARQOS <= read_2_U0_m_axi_gmem2_ARQOS;
    m_axi_gmem2_ARREGION <= read_2_U0_m_axi_gmem2_ARREGION;
    m_axi_gmem2_ARSIZE <= read_2_U0_m_axi_gmem2_ARSIZE;
    m_axi_gmem2_ARUSER <= read_2_U0_m_axi_gmem2_ARUSER;
    m_axi_gmem2_ARVALID <= read_2_U0_m_axi_gmem2_ARVALID;
    m_axi_gmem2_AWADDR <= ap_const_lv64_0;
    m_axi_gmem2_AWBURST <= ap_const_lv2_0;
    m_axi_gmem2_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem2_AWID <= ap_const_lv1_0;
    m_axi_gmem2_AWLEN <= ap_const_lv32_0;
    m_axi_gmem2_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem2_AWPROT <= ap_const_lv3_0;
    m_axi_gmem2_AWQOS <= ap_const_lv4_0;
    m_axi_gmem2_AWREGION <= ap_const_lv4_0;
    m_axi_gmem2_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem2_AWUSER <= ap_const_lv1_0;
    m_axi_gmem2_AWVALID <= ap_const_logic_0;
    m_axi_gmem2_BREADY <= ap_const_logic_0;
    m_axi_gmem2_RREADY <= read_2_U0_m_axi_gmem2_RREADY;
    m_axi_gmem2_WDATA <= ap_const_lv256_lc_1;
    m_axi_gmem2_WID <= ap_const_lv1_0;
    m_axi_gmem2_WLAST <= ap_const_logic_0;
    m_axi_gmem2_WSTRB <= ap_const_lv32_0;
    m_axi_gmem2_WUSER <= ap_const_lv1_0;
    m_axi_gmem2_WVALID <= ap_const_logic_0;
    m_axi_gmem3_ARADDR <= read_1_U0_m_axi_gmem3_ARADDR;
    m_axi_gmem3_ARBURST <= read_1_U0_m_axi_gmem3_ARBURST;
    m_axi_gmem3_ARCACHE <= read_1_U0_m_axi_gmem3_ARCACHE;
    m_axi_gmem3_ARID <= read_1_U0_m_axi_gmem3_ARID;
    m_axi_gmem3_ARLEN <= read_1_U0_m_axi_gmem3_ARLEN;
    m_axi_gmem3_ARLOCK <= read_1_U0_m_axi_gmem3_ARLOCK;
    m_axi_gmem3_ARPROT <= read_1_U0_m_axi_gmem3_ARPROT;
    m_axi_gmem3_ARQOS <= read_1_U0_m_axi_gmem3_ARQOS;
    m_axi_gmem3_ARREGION <= read_1_U0_m_axi_gmem3_ARREGION;
    m_axi_gmem3_ARSIZE <= read_1_U0_m_axi_gmem3_ARSIZE;
    m_axi_gmem3_ARUSER <= read_1_U0_m_axi_gmem3_ARUSER;
    m_axi_gmem3_ARVALID <= read_1_U0_m_axi_gmem3_ARVALID;
    m_axi_gmem3_AWADDR <= ap_const_lv64_0;
    m_axi_gmem3_AWBURST <= ap_const_lv2_0;
    m_axi_gmem3_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem3_AWID <= ap_const_lv1_0;
    m_axi_gmem3_AWLEN <= ap_const_lv32_0;
    m_axi_gmem3_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem3_AWPROT <= ap_const_lv3_0;
    m_axi_gmem3_AWQOS <= ap_const_lv4_0;
    m_axi_gmem3_AWREGION <= ap_const_lv4_0;
    m_axi_gmem3_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem3_AWUSER <= ap_const_lv1_0;
    m_axi_gmem3_AWVALID <= ap_const_logic_0;
    m_axi_gmem3_BREADY <= ap_const_logic_0;
    m_axi_gmem3_RREADY <= read_1_U0_m_axi_gmem3_RREADY;
    m_axi_gmem3_WDATA <= ap_const_lv256_lc_1;
    m_axi_gmem3_WID <= ap_const_lv1_0;
    m_axi_gmem3_WLAST <= ap_const_logic_0;
    m_axi_gmem3_WSTRB <= ap_const_lv32_0;
    m_axi_gmem3_WUSER <= ap_const_lv1_0;
    m_axi_gmem3_WVALID <= ap_const_logic_0;
    read_1_U0_ap_continue <= ap_const_logic_1;
    read_1_U0_ap_start <= (len_assign_loc_tmp_empty_n and (ap_sync_reg_read_1_U0_ap_ready xor ap_const_logic_1) and ap_start);
    read_2_U0_ap_continue <= ap_const_logic_1;
    read_2_U0_ap_start <= (len_assign_loc_tmp2_empty_n and (ap_sync_reg_read_2_U0_ap_ready xor ap_const_logic_1) and ap_start);
    read_U0_ap_continue <= ap_const_logic_1;
    read_U0_ap_start <= (len_assign_loc_tmp3_empty_n and (ap_sync_reg_read_U0_ap_ready xor ap_const_logic_1) and ap_start);
    start_for_axpy_U0_din <= (0=>ap_const_logic_1, others=>'-');
    temp_din <= axpy_U0_temp_din;
    temp_write <= axpy_U0_temp_write;
end behav;
