

================================================================
== Vivado HLS Report for 'copy_i'
================================================================
* Date:           Wed Nov  7 23:47:55 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        lenet
* Solution:       lenet_accelerator
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10305|  10305|  10305|  10305|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  10304|  10304|       322|          -|          -|    32|    no    |
        | + Loop 1.1  |    320|    320|        10|          -|          -|    32|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     185|     83|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    110|
|Register         |        -|      -|     116|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     301|    193|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |j_10_fu_113_p2       |     +    |      0|  23|  11|           6|           1|
    |k_7_fu_162_p2        |     +    |      0|  23|  11|           6|           1|
    |sum_fu_140_p2        |     +    |      0|  98|  36|          31|          31|
    |tmp_s_fu_123_p2      |     +    |      0|  41|  17|          12|          12|
    |exitcond1_fu_107_p2  |   icmp   |      0|   0|   4|           6|           7|
    |exitcond_fu_156_p2   |   icmp   |      0|   0|   4|           6|           7|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 185|  83|          67|          59|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  65|         13|    1|         13|
    |ap_sig_ioackin_m_axi_in_r_ARREADY  |   9|          2|    1|          2|
    |in_r_blk_n_AR                      |   9|          2|    1|          2|
    |in_r_blk_n_R                       |   9|          2|    1|          2|
    |j_reg_73                           |   9|          2|    6|         12|
    |k_reg_84                           |   9|          2|    6|         12|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 110|         23|   16|         43|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |  12|   0|   12|          0|
    |ap_reg_ioackin_m_axi_in_r_ARREADY  |   1|   0|    1|          0|
    |in_addr_read_reg_205               |  32|   0|   32|          0|
    |in_addr_reg_186                    |  31|   0|   32|          1|
    |j_10_reg_181                       |   6|   0|    6|          0|
    |j_reg_73                           |   6|   0|    6|          0|
    |k_7_reg_200                        |   6|   0|    6|          0|
    |k_reg_84                           |   6|   0|    6|          0|
    |out_0_addr_reg_192                 |  10|   0|   10|          0|
    |tmp_147_cast_reg_173               |   6|   0|   12|          6|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 116|   0|  123|          7|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    copy_i    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    copy_i    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    copy_i    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    copy_i    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    copy_i    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    copy_i    | return value |
|m_axi_in_r_AWVALID   | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWREADY   |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWADDR    | out |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWID      | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWLEN     | out |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWSIZE    | out |    3|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWBURST   | out |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWLOCK    | out |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWCACHE   | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWPROT    | out |    3|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWQOS     | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWREGION  | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWUSER    | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WVALID    | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WREADY    |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WDATA     | out |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WSTRB     | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WLAST     | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WID       | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WUSER     | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARVALID   | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARREADY   |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARADDR    | out |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARID      | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARLEN     | out |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARSIZE    | out |    3|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARBURST   | out |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARLOCK    | out |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARCACHE   | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARPROT    | out |    3|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARQOS     | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARREGION  | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARUSER    | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RVALID    |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RREADY    | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RDATA     |  in |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RLAST     |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RID       |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RUSER     |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RRESP     |  in |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_BVALID    |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_BREADY    | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_BRESP     |  in |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_BID       |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_BUSER     |  in |    1|    m_axi   |     in_r     |    pointer   |
|image_in_i1          |  in |   30|   ap_none  |  image_in_i1 |    scalar    |
|out_0_address0       | out |   10|  ap_memory |     out_0    |     array    |
|out_0_ce0            | out |    1|  ap_memory |     out_0    |     array    |
|out_0_we0            | out |    1|  ap_memory |     out_0    |     array    |
|out_0_d0             | out |   32|  ap_memory |     out_0    |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: image_in_i1_read (4)  [1/1] 0.00ns
:0  %image_in_i1_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %image_in_i1)

ST_1: StgValue_14 (5)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(float* %in_r, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1024, [16 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_15 (6)  [1/1] 1.59ns  loc: lenet/lenet_hls.c:30
:2  br label %.loopexit


 <State 2>: 3.88ns
ST_2: j (8)  [1/1] 0.00ns
.loopexit:0  %j = phi i6 [ 0, %0 ], [ %j_10, %.loopexit.loopexit ]

ST_2: tmp (9)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:30
.loopexit:1  %tmp = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %j, i5 0)

ST_2: tmp_147_cast (10)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:30
.loopexit:2  %tmp_147_cast = zext i11 %tmp to i12

ST_2: exitcond1 (11)  [1/1] 3.88ns  loc: lenet/lenet_hls.c:30
.loopexit:3  %exitcond1 = icmp eq i6 %j, -32

ST_2: empty (12)  [1/1] 0.00ns
.loopexit:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_2: j_10 (13)  [1/1] 2.31ns  loc: lenet/lenet_hls.c:30
.loopexit:5  %j_10 = add i6 %j, 1

ST_2: StgValue_22 (14)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:30
.loopexit:6  br i1 %exitcond1, label %2, label %.preheader.preheader

ST_2: StgValue_23 (16)  [1/1] 1.59ns  loc: lenet/lenet_hls.c:32
.preheader.preheader:0  br label %.preheader

ST_2: StgValue_24 (40)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:35
:0  ret void


 <State 3>: 5.15ns
ST_3: k (18)  [1/1] 0.00ns
.preheader:0  %k = phi i6 [ %k_7, %1 ], [ 0, %.preheader.preheader ]

ST_3: k_cast1_cast (19)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:32
.preheader:1  %k_cast1_cast = zext i6 %k to i12

ST_3: tmp_s (20)  [1/1] 2.33ns  loc: lenet/lenet_hls.c:32
.preheader:2  %tmp_s = add i12 %tmp_147_cast, %k_cast1_cast

ST_3: tmp_148_cast6 (21)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:32
.preheader:3  %tmp_148_cast6 = zext i12 %tmp_s to i31

ST_3: tmp_148_cast (22)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:32
.preheader:4  %tmp_148_cast = zext i12 %tmp_s to i32

ST_3: image_in_i1_cast (23)  [1/1] 0.00ns
.preheader:5  %image_in_i1_cast = zext i30 %image_in_i1_read to i31

ST_3: sum (24)  [1/1] 2.82ns  loc: lenet/lenet_hls.c:32
.preheader:6  %sum = add i31 %image_in_i1_cast, %tmp_148_cast6

ST_3: sum_cast (25)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:32
.preheader:7  %sum_cast = zext i31 %sum to i32

ST_3: in_addr (26)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:32
.preheader:8  %in_addr = getelementptr float* %in_r, i32 %sum_cast

ST_3: out_0_addr (27)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:32
.preheader:9  %out_0_addr = getelementptr [1024 x float]* %out_0, i32 0, i32 %tmp_148_cast

ST_3: exitcond (28)  [1/1] 3.88ns  loc: lenet/lenet_hls.c:31
.preheader:10  %exitcond = icmp eq i6 %k, -32

ST_3: empty_75 (29)  [1/1] 0.00ns
.preheader:11  %empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_3: k_7 (30)  [1/1] 2.31ns  loc: lenet/lenet_hls.c:31
.preheader:12  %k_7 = add i6 %k, 1

ST_3: StgValue_38 (31)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:31
.preheader:13  br i1 %exitcond, label %.loopexit.loopexit, label %1

ST_3: StgValue_39 (38)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 8.75ns
ST_4: in_load_req (33)  [7/7] 8.75ns  loc: lenet/lenet_hls.c:32
:0  %in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 1)


 <State 5>: 8.75ns
ST_5: in_load_req (33)  [6/7] 8.75ns  loc: lenet/lenet_hls.c:32
:0  %in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 1)


 <State 6>: 8.75ns
ST_6: in_load_req (33)  [5/7] 8.75ns  loc: lenet/lenet_hls.c:32
:0  %in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 1)


 <State 7>: 8.75ns
ST_7: in_load_req (33)  [4/7] 8.75ns  loc: lenet/lenet_hls.c:32
:0  %in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 1)


 <State 8>: 8.75ns
ST_8: in_load_req (33)  [3/7] 8.75ns  loc: lenet/lenet_hls.c:32
:0  %in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 1)


 <State 9>: 8.75ns
ST_9: in_load_req (33)  [2/7] 8.75ns  loc: lenet/lenet_hls.c:32
:0  %in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 1)


 <State 10>: 8.75ns
ST_10: in_load_req (33)  [1/7] 8.75ns  loc: lenet/lenet_hls.c:32
:0  %in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 1)


 <State 11>: 8.75ns
ST_11: in_addr_read (34)  [1/1] 8.75ns  loc: lenet/lenet_hls.c:32
:1  %in_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %in_addr)


 <State 12>: 3.25ns
ST_12: StgValue_48 (35)  [1/1] 3.25ns  loc: lenet/lenet_hls.c:32
:2  store float %in_addr_read, float* %out_0_addr, align 4

ST_12: StgValue_49 (36)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:31
:3  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ image_in_i1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
image_in_i1_read (read             ) [ 0011111111111]
StgValue_14      (specinterface    ) [ 0000000000000]
StgValue_15      (br               ) [ 0111111111111]
j                (phi              ) [ 0010000000000]
tmp              (bitconcatenate   ) [ 0000000000000]
tmp_147_cast     (zext             ) [ 0001111111111]
exitcond1        (icmp             ) [ 0011111111111]
empty            (speclooptripcount) [ 0000000000000]
j_10             (add              ) [ 0111111111111]
StgValue_22      (br               ) [ 0000000000000]
StgValue_23      (br               ) [ 0011111111111]
StgValue_24      (ret              ) [ 0000000000000]
k                (phi              ) [ 0001000000000]
k_cast1_cast     (zext             ) [ 0000000000000]
tmp_s            (add              ) [ 0000000000000]
tmp_148_cast6    (zext             ) [ 0000000000000]
tmp_148_cast     (zext             ) [ 0000000000000]
image_in_i1_cast (zext             ) [ 0000000000000]
sum              (add              ) [ 0000000000000]
sum_cast         (zext             ) [ 0000000000000]
in_addr          (getelementptr    ) [ 0000111111110]
out_0_addr       (getelementptr    ) [ 0000111111111]
exitcond         (icmp             ) [ 0011111111111]
empty_75         (speclooptripcount) [ 0000000000000]
k_7              (add              ) [ 0011111111111]
StgValue_38      (br               ) [ 0000000000000]
StgValue_39      (br               ) [ 0111111111111]
in_load_req      (readreq          ) [ 0000000000000]
in_addr_read     (read             ) [ 0000000000001]
StgValue_48      (store            ) [ 0000000000000]
StgValue_49      (br               ) [ 0011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_in_i1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in_i1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="image_in_i1_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="30" slack="0"/>
<pin id="46" dir="0" index="1" bw="30" slack="0"/>
<pin id="47" dir="1" index="2" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_in_i1_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_readreq_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="1"/>
<pin id="53" dir="0" index="2" bw="1" slack="0"/>
<pin id="54" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="in_load_req/4 "/>
</bind>
</comp>

<comp id="57" class="1004" name="in_addr_read_read_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="0"/>
<pin id="59" dir="0" index="1" bw="32" slack="8"/>
<pin id="60" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_addr_read/11 "/>
</bind>
</comp>

<comp id="62" class="1004" name="out_0_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="12" slack="0"/>
<pin id="66" dir="1" index="3" bw="10" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_addr/3 "/>
</bind>
</comp>

<comp id="69" class="1004" name="StgValue_48_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="10" slack="9"/>
<pin id="71" dir="0" index="1" bw="32" slack="1"/>
<pin id="72" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_48/12 "/>
</bind>
</comp>

<comp id="73" class="1005" name="j_reg_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="6" slack="1"/>
<pin id="75" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="77" class="1004" name="j_phi_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="1"/>
<pin id="79" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="6" slack="0"/>
<pin id="81" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="84" class="1005" name="k_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="1"/>
<pin id="86" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="k_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="6" slack="0"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="1" slack="1"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="tmp_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="11" slack="0"/>
<pin id="97" dir="0" index="1" bw="6" slack="0"/>
<pin id="98" dir="0" index="2" bw="1" slack="0"/>
<pin id="99" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="tmp_147_cast_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="11" slack="0"/>
<pin id="105" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_147_cast/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="exitcond1_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="6" slack="0"/>
<pin id="109" dir="0" index="1" bw="6" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="j_10_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="6" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_10/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="k_cast1_cast_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="6" slack="0"/>
<pin id="121" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast1_cast/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp_s_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="11" slack="1"/>
<pin id="125" dir="0" index="1" bw="6" slack="0"/>
<pin id="126" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_148_cast6_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="12" slack="0"/>
<pin id="130" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_148_cast6/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_148_cast_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="12" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_148_cast/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="image_in_i1_cast_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="30" slack="2"/>
<pin id="139" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="image_in_i1_cast/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sum_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="30" slack="0"/>
<pin id="142" dir="0" index="1" bw="12" slack="0"/>
<pin id="143" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="sum_cast_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="31" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="in_addr_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="exitcond_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="0"/>
<pin id="158" dir="0" index="1" bw="6" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="k_7_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="6" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_7/3 "/>
</bind>
</comp>

<comp id="168" class="1005" name="image_in_i1_read_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="30" slack="2"/>
<pin id="170" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="image_in_i1_read "/>
</bind>
</comp>

<comp id="173" class="1005" name="tmp_147_cast_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="12" slack="1"/>
<pin id="175" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_147_cast "/>
</bind>
</comp>

<comp id="181" class="1005" name="j_10_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="0"/>
<pin id="183" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_10 "/>
</bind>
</comp>

<comp id="186" class="1005" name="in_addr_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="192" class="1005" name="out_0_addr_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="9"/>
<pin id="194" dir="1" index="1" bw="10" slack="9"/>
</pin_list>
<bind>
<opset="out_0_addr "/>
</bind>
</comp>

<comp id="200" class="1005" name="k_7_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="0"/>
<pin id="202" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="k_7 "/>
</bind>
</comp>

<comp id="205" class="1005" name="in_addr_read_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="38" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="40" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="61"><net_src comp="42" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="73" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="100"><net_src comp="26" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="77" pin="4"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="106"><net_src comp="95" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="77" pin="4"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="77" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="36" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="122"><net_src comp="88" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="119" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="131"><net_src comp="123" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="123" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="144"><net_src comp="137" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="128" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="140" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="0" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="146" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="88" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="30" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="88" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="36" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="44" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="176"><net_src comp="103" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="184"><net_src comp="113" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="189"><net_src comp="150" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="50" pin=1"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="57" pin=1"/></net>

<net id="195"><net_src comp="62" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="203"><net_src comp="162" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="208"><net_src comp="57" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="69" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_r | {}
	Port: out_0 | {12 }
 - Input state : 
	Port: copy_i : in_r | {4 5 6 7 8 9 10 11 }
	Port: copy_i : image_in_i1 | {1 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		tmp_147_cast : 2
		exitcond1 : 1
		j_10 : 1
		StgValue_22 : 2
	State 3
		k_cast1_cast : 1
		tmp_s : 2
		tmp_148_cast6 : 3
		tmp_148_cast : 3
		sum : 4
		sum_cast : 5
		in_addr : 6
		out_0_addr : 4
		exitcond : 1
		k_7 : 1
		StgValue_38 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |         j_10_fu_113         |    23   |    11   |
|    add   |         tmp_s_fu_123        |    38   |    16   |
|          |          sum_fu_140         |    95   |    35   |
|          |          k_7_fu_162         |    23   |    11   |
|----------|-----------------------------|---------|---------|
|   icmp   |       exitcond1_fu_107      |    0    |    3    |
|          |       exitcond_fu_156       |    0    |    3    |
|----------|-----------------------------|---------|---------|
|   read   | image_in_i1_read_read_fu_44 |    0    |    0    |
|          |   in_addr_read_read_fu_57   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  readreq |      grp_readreq_fu_50      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|          tmp_fu_95          |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |     tmp_147_cast_fu_103     |    0    |    0    |
|          |     k_cast1_cast_fu_119     |    0    |    0    |
|   zext   |     tmp_148_cast6_fu_128    |    0    |    0    |
|          |     tmp_148_cast_fu_132     |    0    |    0    |
|          |   image_in_i1_cast_fu_137   |    0    |    0    |
|          |       sum_cast_fu_146       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |   179   |    79   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|image_in_i1_read_reg_168|   30   |
|  in_addr_read_reg_205  |   32   |
|     in_addr_reg_186    |   32   |
|      j_10_reg_181      |    6   |
|        j_reg_73        |    6   |
|       k_7_reg_200      |    6   |
|        k_reg_84        |    6   |
|   out_0_addr_reg_192   |   10   |
|  tmp_147_cast_reg_173  |   12   |
+------------------------+--------+
|          Total         |   140  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   179  |   79   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   140  |    -   |
+-----------+--------+--------+
|   Total   |   319  |   79   |
+-----------+--------+--------+
