<dec f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='268' type='llvm::SDValue llvm::SITargetLowering::LowerFormalArguments(llvm::SDValue Chain, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt;ISD::InputArg&gt; &amp; Ins, const llvm::SDLoc &amp; DL, llvm::SelectionDAG &amp; DAG, SmallVectorImpl&lt;llvm::SDValue&gt; &amp; InVals) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3357' c='_ZNK4llvm14TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1914' ll='2135' type='llvm::SDValue llvm::SITargetLowering::LowerFormalArguments(llvm::SDValue Chain, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt;ISD::InputArg&gt; &amp; Ins, const llvm::SDLoc &amp; DL, llvm::SelectionDAG &amp; DAG, SmallVectorImpl&lt;llvm::SDValue&gt; &amp; InVals) const'/>
