$comment
	File created using the following command:
		vcd file regd.msim.vcd -direction
$end
$date
	Sat Dec 02 17:20:24 2017
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module regd_vlg_vec_tst $end
$var reg 1 ! CLOCK $end
$var reg 1 " D $end
$var wire 1 # Q $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * Q~output_o $end
$var wire 1 + CLOCK~input_o $end
$var wire 1 , D~input_o $end
$var wire 1 - Q~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
x&
1'
1(
1)
0*
0+
0,
0-
$end
#500000
1!
1+
#1000000
1"
0!
1,
0+
#1500000
1!
1+
1-
1*
1#
#2000000
0"
0!
0,
0+
#2500000
1!
1+
0-
0*
0#
#3000000
1"
0!
1,
0+
#3500000
1!
1+
1-
1*
1#
#4000000
0"
0!
0,
0+
#4500000
1!
1+
0-
0*
0#
#5000000
1"
0!
1,
0+
#5500000
1!
1+
1-
1*
1#
#6000000
0"
0!
0,
0+
#6500000
1!
1+
0-
0*
0#
#7000000
1"
0!
1,
0+
#7500000
1!
1+
1-
1*
1#
#8000000
0"
0!
0,
0+
#8500000
1!
1+
0-
0*
0#
#9000000
1"
0!
1,
0+
#9500000
1!
1+
1-
1*
1#
#10000000
0"
0!
0,
0+
#10500000
1!
1+
0-
0*
0#
#11000000
1"
0!
1,
0+
#11500000
1!
1+
1-
1*
1#
#12000000
0"
0!
0,
0+
#12500000
1!
1+
0-
0*
0#
#13000000
1"
0!
1,
0+
#13500000
1!
1+
1-
1*
1#
#14000000
0"
0!
0,
0+
#14500000
1!
1+
0-
0*
0#
#15000000
1"
0!
1,
0+
#15500000
1!
1+
1-
1*
1#
#16000000
