
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000847    0.000424    0.000424 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002686    0.023629    0.152662    0.153085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023629    0.000000    0.153086 ^ fanout73/A (sg13g2_buf_2)
     5    0.020182    0.050907    0.087849    0.240935 ^ fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.050907    0.000009    0.240944 ^ fanout72/A (sg13g2_buf_2)
     5    0.021963    0.055090    0.103835    0.344779 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.055090    0.000066    0.344845 ^ fanout71/A (sg13g2_buf_4)
     8    0.037153    0.052770    0.120052    0.464897 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.052770    0.000140    0.465037 ^ _226_/A (sg13g2_xor2_1)
     3    0.010042    0.111923    0.141880    0.606917 ^ _226_/X (sg13g2_xor2_1)
                                                         _051_ (net)
                      0.111923    0.000006    0.606923 ^ _240_/B (sg13g2_nand2_1)
     3    0.008640    0.069556    0.099607    0.706530 v _240_/Y (sg13g2_nand2_1)
                                                         _065_ (net)
                      0.069556    0.000006    0.706536 v _268_/A1 (sg13g2_a21oi_1)
     1    0.003084    0.067069    0.076395    0.782931 ^ _268_/Y (sg13g2_a21oi_1)
                                                         _092_ (net)
                      0.067069    0.000001    0.782932 ^ _269_/B1 (sg13g2_a21oi_1)
     1    0.003350    0.046729    0.042854    0.825786 v _269_/Y (sg13g2_a21oi_1)
                                                         _093_ (net)
                      0.046729    0.000004    0.825790 v _270_/A2 (sg13g2_a21oi_1)
     1    0.003400    0.057602    0.079388    0.905178 ^ _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.057602    0.000004    0.905183 ^ _273_/A (sg13g2_nor2_1)
     1    0.003223    0.028684    0.044412    0.949595 v _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.028684    0.000004    0.949599 v _274_/B1 (sg13g2_a22oi_1)
     1    0.085155    0.722455    0.549463    1.499061 ^ _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.722460    0.001541    1.500603 ^ sine_out[1] (out)
                                              1.500603   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.500603   data arrival time
---------------------------------------------------------------------------------------------
                                              2.349397   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
