// Seed: 4119447738
module module_0 (
    output tri0 id_0,
    output tri  id_1,
    output tri  id_2
);
  wire  id_4;
  wire  id_5;
  logic id_6;
  assign id_2 = -1;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    output tri id_2,
    input uwire id_3,
    input tri0 id_4,
    output tri0 id_5,
    input tri id_6,
    input supply1 id_7,
    input tri id_8,
    input wire id_9,
    input supply0 id_10,
    output uwire id_11,
    input wor id_12,
    output tri id_13,
    input tri id_14,
    input tri0 id_15,
    output tri0 id_16
);
  assign id_2  = id_14;
  assign id_11 = id_15;
  module_0 modCall_1 (
      id_13,
      id_11,
      id_13
  );
  assign modCall_1.id_1 = 0;
  wire id_18;
  ;
endmodule
