0.6
2017.4
Dec 15 2017
21:07:18
E:/codetest/Verilogtest/lab30_Risc5CPU/src/ALU.v,1576757677,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/src/Branch.v,,ALU,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/src/Branch.v,1576717504,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/src/Decode.v,,Branch,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/src/Decode.v,1576764457,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/src/EX.v,,Decode,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/src/EX.v,1576908797,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/src/ID.v,,EX,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/src/ID.v,1576860051,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/src/IF.v,,ID,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/src/IF.v,1576766625,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/src/InstructionROM.v,,IF,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/src/InstructionROM.v,1570776346,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/src/RBWRegisters.v,,InstructionROM,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/src/RBWRegisters.v,1576506865,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/src/Register.v,,RBWRegisters,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/src/Register.v,1576768664,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/src/Risc5CPU.v,,Register,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/src/Risc5CPU.v,1576861560,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/TMDSencode.v,,Risc5CPU,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/src/adder.v,1573225484,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/src/adder_32bits.v,,adder,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/src/adder_32bits.v,1573225484,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/src/adder_4bits.v,,adder_32bits,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/src/adder_4bits.v,1573225484,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/src/adder_4bitsx2.v,,adder_4bits,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/src/adder_4bitsx2.v,1573225484,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/button_process_unit.v,,adder_4bitsx2,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/src/dffre.v,1576670091,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/src/mux.v,,dffre,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/src/mux.v,1576671441,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/src/mux32.v,,mux,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/src/mux32.v,1576671611,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/syncGenarator.v,,mux32,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/PipelineCPUTest.v,1576558242,verilog,,,,PipelineCPUTest,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/TMDSencode.v,1576558241,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/src/adder.v,,TMDSencode,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/button_process_unit.v,1576558242,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/src/dffre.v,,button_process_unit,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/syncGenarator.v,1576558242,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/vga_data.v,,syncGenarator,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/vga_data.v,1576558241,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/PipelineCPUTest.v,,vga_data,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/sources_1/ip/DCM_PLL/DCM_PLL.v,1576558618,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/src/ALU.v,,DCM_PLL,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/sources_1/ip/DCM_PLL/DCM_PLL_clk_wiz.v,1576558618,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/sources_1/ip/DCM_PLL/DCM_PLL.v,,DCM_PLL_clk_wiz,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/sources_1/ip/DataRAM_1/sim/DataRAM.v,1576863091,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/sources_1/ip/DCM_PLL/DCM_PLL_clk_wiz.v,,DataRAM,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/sources_1/ip/DisplayROM/sim/DisplayROM.v,1576558642,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/sources_1/ip/DataRAM_1/sim/DataRAM.v,,DisplayROM,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
