<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7k160tffg676-2L" LaunchTime="1705242360">
  <File Type="ROUTE-PWR" Name="Top_module_power_routed.rpt"/>
  <File Type="PA-TCL" Name="Top_module.tcl"/>
  <File Type="ROUTE-PWR-SUM" Name="Top_module_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="Top_module_reports.tcl"/>
  <File Type="OPT-RQA-PB" Name="Top_module_rqa_opted.pb"/>
  <File Type="BITSTR-MMI" Name="Top_module.mmi"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="Top_module_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="Top_module_timing_summary_init.rpt"/>
  <File Type="OPT-TIMING" Name="Top_module_timing_summary_opted.rpt"/>
  <File Type="OPT-DCP" Name="Top_module_opt.dcp"/>
  <File Type="OPT-DRC" Name="Top_module_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="Top_module.hwdef"/>
  <File Type="PWROPT-DCP" Name="Top_module_pwropt.dcp"/>
  <File Type="PWROPT-DRC" Name="Top_module_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="Top_module_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="Top_module_placed.dcp"/>
  <File Type="PLACE-IO" Name="Top_module_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="Top_module_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="Top_module_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="Top_module_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="Top_module_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="Top_module_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="Top_module_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BIN" Name="Top_module.bin"/>
  <File Type="PLACE-TIMING" Name="Top_module_timing_summary_placed.rpt"/>
  <File Type="ROUTE-PWR-RPX" Name="Top_module_power_routed.rpx"/>
  <File Type="PLACE-RQA-PB" Name="Top_module_rqa_placed.pb"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="Top_module_postplace_pwropt.dcp"/>
  <File Type="BITSTR-MSK" Name="Top_module.msk"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="Top_module_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="Top_module_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="Top_module_drc_physopted.rpt"/>
  <File Type="BITSTR-RBT" Name="Top_module.rbt"/>
  <File Type="PHYSOPT-TIMING" Name="Top_module_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="Top_module_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="Top_module_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="Top_module_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="Top_module_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="Top_module_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="Top_module_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="Top_module_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="Top_module_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="Top_module_methodology_drc_routed.pb"/>
  <File Type="ROUTE-RQS-PB" Name="Top_module_rqs_routed.pb"/>
  <File Type="ROUTE-STATUS" Name="Top_module_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="Top_module_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="Top_module_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="Top_module_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="Top_module_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="Top_module_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="Top_module_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="Top_module_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="Top_module_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="Top_module_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="Top_module_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="Top_module_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="Top_module_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="Top_module_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="Top_module_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="Top_module_bus_skew_postroute_physopted.rpt"/>
  <File Type="BG-BIT" Name="Top_module.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="Top_module_bus_skew_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="Top_module_bus_skew_postroute_physopted.rpx"/>
  <File Type="BITSTR-NKY" Name="Top_module.nky"/>
  <File Type="BITSTR-BMM" Name="Top_module_bd.bmm"/>
  <File Type="PDI-FILE" Name="Top_module.pdi"/>
  <File Type="BOOT-PDI-FILE" Name="Top_module_soc.pdi"/>
  <File Type="PL-PDI-FILE" Name="Top_module_pld.pdi"/>
  <File Type="RCFI_FILE" Name="Top_module.rcfi"/>
  <File Type="CFI_FILE" Name="Top_module.cfi"/>
  <File Type="RNPI_FILE" Name="Top_module.rnpi"/>
  <File Type="NPI_FILE" Name="Top_module.npi"/>
  <File Type="RBD_FILE" Name="Top_module.rbd"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="Top_module.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="Top_module.sysdef"/>
  <File Type="BG-BGN" Name="Top_module.bgn"/>
  <File Type="BG-DRC" Name="Top_module.drc"/>
  <File Type="RDI-RDI" Name="Top_module.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="ROUTE-RQS" Name="Top_module_routed.rqs"/>
  <File Type="POSTROUTE-PHYSOPT-RQS" Name="Top_module_postroute_physopted.rqs"/>
  <File Type="ROUTE-RQS-RPT" Name="route_report_qor_suggestions_0.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-RQS-RPT" Name="postroute_physopt_report_qor_suggestions_0.rpt"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/ip/cover_blk_mem/cover_blk_mem.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/logisim_evolution_workspace/lab7/DisplayNumber/verilog/gates/AND_GATE.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../logisim_evolution_workspace/lab7/DisplayNumber/verilog/gates/AND_GATE.v"/>
        <Attr Name="ImportTime" Val="1699783045"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/logisim_evolution_workspace/lab7/DisplayNumber/verilog/gates/AND_GATE_3_INPUTS.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../logisim_evolution_workspace/lab7/DisplayNumber/verilog/gates/AND_GATE_3_INPUTS.v"/>
        <Attr Name="ImportTime" Val="1699783045"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/logisim_evolution_workspace/lab7/DisplayNumber/verilog/gates/AND_GATE_4_INPUTS.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../logisim_evolution_workspace/lab7/DisplayNumber/verilog/gates/AND_GATE_4_INPUTS.v"/>
        <Attr Name="ImportTime" Val="1699783045"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/FPGA-project-STG/STG/Framework/DisplayNumber.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../STG/Framework/DisplayNumber.v"/>
        <Attr Name="ImportTime" Val="1699783045"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/FPGA-project-STG/STG/Framework/DisplaySync.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../STG/Framework/DisplaySync.v"/>
        <Attr Name="ImportTime" Val="1699783045"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/FPGA-project-STG/STG/Code/FSM.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../STG/Code/FSM.v"/>
        <Attr Name="ImportTime" Val="1705238804"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/lab5-8/lab7/Mux4to1b1.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../lab5-8/lab7/Mux4to1b1.v"/>
        <Attr Name="ImportTime" Val="1699783045"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/lab5-8/lab7/Mux4to1b4.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../lab5-8/lab7/Mux4to1b4.v"/>
        <Attr Name="ImportTime" Val="1699783045"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/FPGA-project-STG/STG/Framework/MyMC14495.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../STG/Framework/MyMC14495.v"/>
        <Attr Name="ImportTime" Val="1699783045"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/logisim_evolution_workspace/lab7/DisplayNumber/verilog/gates/OR_GATE.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../logisim_evolution_workspace/lab7/DisplayNumber/verilog/gates/OR_GATE.v"/>
        <Attr Name="ImportTime" Val="1699783045"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/logisim_evolution_workspace/lab7/DisplayNumber/verilog/gates/OR_GATE_3_INPUTS.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../logisim_evolution_workspace/lab7/DisplayNumber/verilog/gates/OR_GATE_3_INPUTS.v"/>
        <Attr Name="ImportTime" Val="1699783045"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/logisim_evolution_workspace/lab7/DisplayNumber/verilog/gates/OR_GATE_4_INPUTS.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../logisim_evolution_workspace/lab7/DisplayNumber/verilog/gates/OR_GATE_4_INPUTS.v"/>
        <Attr Name="ImportTime" Val="1699783045"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/FPGA-project-STG/STG/Code/background.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../STG/Code/background.v"/>
        <Attr Name="ImportTime" Val="1705203620"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/lab5-8/lab7/clkdiv.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../lab5-8/lab7/clkdiv.v"/>
        <Attr Name="ImportTime" Val="1699783308"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/FPGA-project-STG/STG/Framework/clkdiv_25MHz.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../STG/Framework/clkdiv_25MHz.v"/>
        <Attr Name="ImportTime" Val="1704182190"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/FPGA-project-STG/STG/Code/cover.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../STG/Code/cover.v"/>
        <Attr Name="ImportTime" Val="1705203876"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/FPGA-project-STG/STG/Code/health.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../STG/Code/health.v"/>
        <Attr Name="ImportTime" Val="1705242351"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/FPGA-project-STG/STG/Code/hecatia.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../STG/Code/hecatia.v"/>
        <Attr Name="ImportTime" Val="1705231690"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/FPGA-project-STG/STG/Code/judge_collision.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../STG/Code/judge_collision.v"/>
        <Attr Name="ImportTime" Val="1705233439"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/FPGA-project-STG/STG/Framework/keyboard.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../STG/Framework/keyboard.v"/>
        <Attr Name="ImportTime" Val="1705237652"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/FPGA-project-STG/STG/Code/laser.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../STG/Code/laser.v"/>
        <Attr Name="ImportTime" Val="1705224775"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/FPGA-project-STG/STG/Code/moon.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../STG/Code/moon.v"/>
        <Attr Name="ImportTime" Val="1705226317"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/FPGA-project-STG/STG/Framework/music_room.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../STG/Framework/music_room.v"/>
        <Attr Name="ImportTime" Val="1704964008"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/FPGA-project-STG/STG/Code/player.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../STG/Code/player.v"/>
        <Attr Name="ImportTime" Val="1705233647"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/FPGA-project-STG/STG/Code/success.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../STG/Code/success.v"/>
        <Attr Name="ImportTime" Val="1705207346"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/FPGA-project-STG/STG/Framework/vgac.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../STG/Framework/vgac.v"/>
        <Attr Name="ImportTime" Val="1705124222"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/FPGA-project-STG/STG/Code/top.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../STG/Code/top.v"/>
        <Attr Name="ImportTime" Val="1705238719"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/FPGA-project-STG/Rom Process/moon/moon.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Rom Process/moon/moon.coe"/>
        <Attr Name="ImportTime" Val="1704270494"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/FPGA-project-STG/Rom Process/hecatia/hecatia.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Rom Process/hecatia/hecatia.coe"/>
        <Attr Name="ImportTime" Val="1704543816"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/FPGA-project-STG/Rom Process/player/player.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Rom Process/player/player.coe"/>
        <Attr Name="ImportTime" Val="1704272348"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/FPGA-project-STG/Rom Process/laser/laser.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Rom Process/laser/laser.coe"/>
        <Attr Name="ImportTime" Val="1704272861"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/FPGA-project-STG/Rom Process/background/background.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Rom Process/background/background.coe"/>
        <Attr Name="ImportTime" Val="1705204432"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/FPGA-project-STG/Rom Process/gameover/gameover.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Rom Process/gameover/gameover.coe"/>
        <Attr Name="ImportTime" Val="1704959015"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/FPGA-project-STG/Rom Process/cover/cover.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Rom Process/cover/cover.coe"/>
        <Attr Name="ImportTime" Val="1704958885"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/FPGA-project-STG/Rom Process/success/success.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Rom Process/success/success.coe"/>
        <Attr Name="ImportTime" Val="1704959113"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/FPGA-project-STG/Rom Process/playerhit/playerhit.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Rom Process/playerhit/playerhit.coe"/>
        <Attr Name="ImportTime" Val="1705150439"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DL/FPGA-project-STG/Rom Process/cover/sky.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Rom Process/cover/sky.coe"/>
        <Attr Name="ImportTime" Val="1705214309"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Top_module"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/Code/constraint.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../STG/Code/constraint.xdc"/>
        <Attr Name="ImportTime" Val="1705229032"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/Top_module.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="player_dist_mem"/>
  <BlockFileSet Type="BlockSrcs" Name="hecatia_dist_mem"/>
  <BlockFileSet Type="BlockSrcs" Name="moon_dist_mem"/>
  <BlockFileSet Type="BlockSrcs" Name="laser_dist_mem"/>
  <BlockFileSet Type="BlockSrcs" Name="background_blk_mem"/>
  <BlockFileSet Type="BlockSrcs" Name="playerhit_dist_mem"/>
  <BlockFileSet Type="BlockSrcs" Name="success_blk_mem"/>
</GenRun>
