#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Mar 13 13:10:05 2019
# Process ID: 24956
# Current directory: /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/necryotiks/Documents/Repos/WSU-CPTE/IP_REPOS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24991 
WARNING: [Synth 8-2507] parameter declaration becomes local in encode with formal parameter declaration list [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/encode.v:145]
WARNING: [Synth 8-2507] parameter declaration becomes local in encode with formal parameter declaration list [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/encode.v:146]
WARNING: [Synth 8-2507] parameter declaration becomes local in encode with formal parameter declaration list [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/encode.v:147]
WARNING: [Synth 8-2507] parameter declaration becomes local in encode with formal parameter declaration list [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/encode.v:148]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1361.309 ; gain = 9.297 ; free physical = 363 ; free virtual = 10934
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:21]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:29]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/synth/design_1.vhd:25]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at '/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:71' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/synth/design_1.vhd:75]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' (4#1) [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (5#1) [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:71]
INFO: [Synth 8-3491] module 'design_1_hdmi_tx_0_0' declared at '/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ip/design_1_hdmi_tx_0_0/synth/design_1_hdmi_tx_0_0.v:57' bound to instance 'hdmi_tx_0' of component 'design_1_hdmi_tx_0_0' [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/synth/design_1.vhd:83]
INFO: [Synth 8-6157] synthesizing module 'design_1_hdmi_tx_0_0' [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ip/design_1_hdmi_tx_0_0/synth/design_1_hdmi_tx_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_v1_0' [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/hdmi_tx_v1_0.v:70]
	Parameter MODE bound to: HDMI - type: string 
	Parameter C_RED_WIDTH bound to: 8 - type: integer 
	Parameter C_GREEN_WIDTH bound to: 8 - type: integer 
	Parameter C_BLUE_WIDTH bound to: 8 - type: integer 
	Parameter DILNDPREAM bound to: 4'b1010 
	Parameter VIDEOPREAM bound to: 4'b1000 
	Parameter NULLCONTRL bound to: 4'b0000 
	Parameter SRL_DELAY bound to: 4'b1010 
INFO: [Synth 8-6157] synthesizing module 'srldelay' [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/srldelay.v:70]
	Parameter WIDTH bound to: 40 - type: integer 
	Parameter TAPS bound to: 4'b1010 
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (6#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
INFO: [Synth 8-6155] done synthesizing module 'srldelay' (7#1) [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/srldelay.v:70]
INFO: [Synth 8-6157] synthesizing module 'encode' [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/encode.v:79]
	Parameter CHANNEL bound to: BLUE - type: string 
	Parameter MODE bound to: HDMI - type: string 
	Parameter VIDEOGBND bound to: 10'b1011001100 
	Parameter DILNDGBND bound to: 10'bxxxxxxxxxx 
	Parameter CTRLTOKEN0 bound to: 10'b1101010100 
	Parameter CTRLTOKEN1 bound to: 10'b0010101011 
	Parameter CTRLTOKEN2 bound to: 10'b0101010100 
	Parameter CTRLTOKEN3 bound to: 10'b1010101011 
INFO: [Synth 8-6155] done synthesizing module 'encode' (8#1) [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/encode.v:79]
INFO: [Synth 8-6157] synthesizing module 'encode__parameterized0' [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/encode.v:79]
	Parameter CHANNEL bound to: GREEN - type: string 
	Parameter MODE bound to: HDMI - type: string 
	Parameter VIDEOGBND bound to: 10'b0100110011 
	Parameter DILNDGBND bound to: 10'b0100110011 
	Parameter CTRLTOKEN0 bound to: 10'b1101010100 
	Parameter CTRLTOKEN1 bound to: 10'b0010101011 
	Parameter CTRLTOKEN2 bound to: 10'b0101010100 
	Parameter CTRLTOKEN3 bound to: 10'b1010101011 
INFO: [Synth 8-6155] done synthesizing module 'encode__parameterized0' (8#1) [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/encode.v:79]
INFO: [Synth 8-6157] synthesizing module 'encode__parameterized1' [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/encode.v:79]
	Parameter CHANNEL bound to: RED - type: string 
	Parameter MODE bound to: HDMI - type: string 
	Parameter VIDEOGBND bound to: 10'b1011001100 
	Parameter DILNDGBND bound to: 10'b0100110011 
	Parameter CTRLTOKEN0 bound to: 10'b1101010100 
	Parameter CTRLTOKEN1 bound to: 10'b0010101011 
	Parameter CTRLTOKEN2 bound to: 10'b0101010100 
	Parameter CTRLTOKEN3 bound to: 10'b1010101011 
INFO: [Synth 8-6155] done synthesizing module 'encode__parameterized1' (8#1) [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/encode.v:79]
INFO: [Synth 8-6157] synthesizing module 'serdes_10_to_1' [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/serdes_10_to_1.v:43]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:32215]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (9#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:32215]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:32215]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (9#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:32215]
INFO: [Synth 8-6155] done synthesizing module 'serdes_10_to_1' (10#1) [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/serdes_10_to_1.v:43]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28244]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (11#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28244]
INFO: [Synth 8-4471] merging register 'hdmi_ctl1_reg' into 'hdmi_ctl3_reg' [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/hdmi_tx_v1_0.v:148]
WARNING: [Synth 8-6014] Unused sequential element hdmi_ctl1_reg was removed.  [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/hdmi_tx_v1_0.v:148]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_v1_0' (12#1) [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/hdmi_tx_v1_0.v:70]
INFO: [Synth 8-6155] done synthesizing module 'design_1_hdmi_tx_0_0' (13#1) [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ip/design_1_hdmi_tx_0_0/synth/design_1_hdmi_tx_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1' (14#1) [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/synth/design_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (15#1) [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1394.559 ; gain = 42.547 ; free physical = 378 ; free virtual = 10949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1394.559 ; gain = 42.547 ; free physical = 379 ; free virtual = 10950
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1394.559 ; gain = 42.547 ; free physical = 379 ; free virtual = 10950
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1753.215 ; gain = 0.000 ; free physical = 132 ; free virtual = 10703
Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1753.215 ; gain = 0.000 ; free physical = 132 ; free virtual = 10703
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1753.215 ; gain = 0.000 ; free physical = 133 ; free virtual = 10705
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1753.215 ; gain = 0.000 ; free physical = 133 ; free virtual = 10705
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1753.215 ; gain = 0.000 ; free physical = 133 ; free virtual = 10705
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1753.215 ; gain = 401.203 ; free physical = 212 ; free virtual = 10779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1753.215 ; gain = 401.203 ; free physical = 212 ; free virtual = 10779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0/inst. (constraint file  /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.runs/synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hdmi_tx_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1753.215 ; gain = 401.203 ; free physical = 214 ; free virtual = 10781
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/encode.v:222]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/encode.v:222]
INFO: [Synth 8-5544] ROM "dout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dout" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/encode.v:222]
INFO: [Synth 8-5544] ROM "dout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dout" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1753.215 ; gain = 401.203 ; free physical = 204 ; free virtual = 10771
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      5 Bit       Adders := 6     
	   4 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 15    
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 6     
	  22 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module encode 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	  22 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module encode__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module encode__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module hdmi_tx_v1_0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'inst/encg/vde_q_reg' into 'inst/encb/vde_q_reg' [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/encode.v:171]
INFO: [Synth 8-4471] merging register 'inst/encg/vde_reg_reg' into 'inst/encb/vde_reg_reg' [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/encode.v:172]
INFO: [Synth 8-4471] merging register 'inst/encg/ade_q_reg' into 'inst/encb/ade_q_reg' [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/encode.v:174]
INFO: [Synth 8-4471] merging register 'inst/encg/ade_reg_reg' into 'inst/encb/ade_reg_reg' [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/encode.v:175]
INFO: [Synth 8-4471] merging register 'inst/encg/ade_reg_q_reg' into 'inst/encb/ade_reg_q_reg' [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/encode.v:176]
INFO: [Synth 8-4471] merging register 'inst/encg/ade_reg_qq_reg' into 'inst/encb/ade_reg_qq_reg' [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/encode.v:177]
INFO: [Synth 8-4471] merging register 'inst/encr/vde_q_reg' into 'inst/encb/vde_q_reg' [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/encode.v:171]
INFO: [Synth 8-4471] merging register 'inst/encr/vde_reg_reg' into 'inst/encb/vde_reg_reg' [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/encode.v:172]
INFO: [Synth 8-4471] merging register 'inst/encr/c1_q_reg' into 'inst/encg/c1_q_reg' [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/encode.v:181]
INFO: [Synth 8-4471] merging register 'inst/encr/c1_reg_reg' into 'inst/encg/c1_reg_reg' [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/encode.v:182]
INFO: [Synth 8-4471] merging register 'inst/encr/ade_q_reg' into 'inst/encb/ade_q_reg' [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/encode.v:174]
INFO: [Synth 8-4471] merging register 'inst/encr/ade_reg_reg' into 'inst/encb/ade_reg_reg' [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/encode.v:175]
INFO: [Synth 8-4471] merging register 'inst/encr/ade_reg_q_reg' into 'inst/encb/ade_reg_q_reg' [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/encode.v:176]
INFO: [Synth 8-4471] merging register 'inst/encr/ade_reg_qq_reg' into 'inst/encb/ade_reg_qq_reg' [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/encode.v:177]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/hdmi_tx_0/\inst/hdmi_ctl3_reg )
INFO: [Synth 8-3886] merging instance 'design_1_i/hdmi_tx_0/inst/encg/c1_q_reg' (FD) to 'design_1_i/hdmi_tx_0/inst/hdmi_ctl3_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/hdmi_tx_0/inst/encb/n0q_m_reg[0]' (FD) to 'design_1_i/hdmi_tx_0/inst/encb/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hdmi_tx_0/inst/encg/n0q_m_reg[0]' (FD) to 'design_1_i/hdmi_tx_0/inst/encg/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hdmi_tx_0/inst/encr/n0q_m_reg[0]' (FD) to 'design_1_i/hdmi_tx_0/inst/encr/n1q_m_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/hdmi_tx_0/\inst/hdmi_ctl3_reg )
INFO: [Synth 8-3886] merging instance 'design_1_i/hdmi_tx_0/inst/encg/c1_reg_reg' (FD) to 'design_1_i/hdmi_tx_0/inst/hdmi_ctl3_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/hdmi_tx_0/\inst/hdmi_ctl3_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1753.215 ; gain = 401.203 ; free physical = 180 ; free virtual = 10749
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1753.215 ; gain = 401.203 ; free physical = 128 ; free virtual = 10630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1753.215 ; gain = 401.203 ; free physical = 163 ; free virtual = 10624
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1753.215 ; gain = 401.203 ; free physical = 161 ; free virtual = 10622
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1753.215 ; gain = 401.203 ; free physical = 161 ; free virtual = 10623
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1753.215 ; gain = 401.203 ; free physical = 161 ; free virtual = 10623
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1753.215 ; gain = 401.203 ; free physical = 161 ; free virtual = 10623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1753.215 ; gain = 401.203 ; free physical = 161 ; free virtual = 10623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1753.215 ; gain = 401.203 ; free physical = 161 ; free virtual = 10623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1753.215 ; gain = 401.203 ; free physical = 161 ; free virtual = 10623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     3|
|2     |LUT1        |     1|
|3     |LUT2        |     8|
|4     |LUT3        |    40|
|5     |LUT4        |    31|
|6     |LUT5        |    77|
|7     |LUT6        |   119|
|8     |MMCME2_ADV  |     1|
|9     |MUXF7       |     1|
|10    |OSERDESE2   |     4|
|11    |OSERDESE2_1 |     4|
|12    |SRL16E      |    38|
|13    |FDCE        |    42|
|14    |FDRE        |   116|
|15    |FDSE        |     1|
|16    |IBUF        |     2|
|17    |OBUFDS      |     4|
+------+------------+------+

Report Instance Areas: 
+------+-------------------+-----------------------------+------+
|      |Instance           |Module                       |Cells |
+------+-------------------+-----------------------------+------+
|1     |top                |                             |   492|
|2     |  design_1_i       |design_1                     |   491|
|3     |    clk_wiz_0      |design_1_clk_wiz_0_0         |     5|
|4     |      inst         |design_1_clk_wiz_0_0_clk_wiz |     5|
|5     |    hdmi_tx_0      |design_1_hdmi_tx_0_0         |   486|
|6     |      inst         |hdmi_tx_v1_0                 |   486|
|7     |        encb       |encode                       |   163|
|8     |        encg       |encode__parameterized0       |   135|
|9     |        encr       |encode__parameterized1       |   136|
|10    |        serial_b   |serdes_10_to_1               |     2|
|11    |        serial_clk |serdes_10_to_1_0             |     2|
|12    |        serial_g   |serdes_10_to_1_1             |     2|
|13    |        serial_r   |serdes_10_to_1_2             |     2|
|14    |        srldly_0   |srldelay                     |    38|
+------+-------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1753.215 ; gain = 401.203 ; free physical = 161 ; free virtual = 10623
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1753.215 ; gain = 42.547 ; free physical = 220 ; free virtual = 10681
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1753.215 ; gain = 401.203 ; free physical = 220 ; free virtual = 10681
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'design_1_i/hdmi_tx_0/inst/OBUFDS_B' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'design_1_i/hdmi_tx_0/inst/OBUFDS_B' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'design_1_i/hdmi_tx_0/inst/OBUFDS_CLK' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'design_1_i/hdmi_tx_0/inst/OBUFDS_CLK' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'design_1_i/hdmi_tx_0/inst/OBUFDS_G' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'design_1_i/hdmi_tx_0/inst/OBUFDS_G' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'design_1_i/hdmi_tx_0/inst/OBUFDS_R' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'design_1_i/hdmi_tx_0/inst/OBUFDS_R' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1754.215 ; gain = 0.000 ; free physical = 161 ; free virtual = 10622
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1754.215 ; gain = 402.406 ; free physical = 216 ; free virtual = 10678
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1754.215 ; gain = 0.000 ; free physical = 216 ; free virtual = 10678
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/clk_wiz_test/clk_wiz_test.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 13 13:10:33 2019...
