{
  "version": "0.1.0",
  "types": {
    "peripherals": {
      "FUSE": {
        "description": "Fuses",
        "children": {
          "registers": {
            "EXTENDED": {
              "offset": 2,
              "size": 8,
              "reset_value": 255,
              "children": {
                "fields": {
                  "BOOTSZ": {
                    "description": "Select boot size",
                    "offset": 1,
                    "size": 2,
                    "enum": "types.peripherals.FUSE.children.enums.ENUM_BOOTSZ"
                  },
                  "BOOTRST": {
                    "description": "Boot Reset vector Enabled",
                    "offset": 0,
                    "size": 1
                  },
                  "BODPD": {
                    "description": "BOD mode of operation when the device is in sleep mode",
                    "offset": 6,
                    "size": 2,
                    "enum": "types.peripherals.FUSE.children.enums.ENUM_BODMODE"
                  },
                  "BODACT": {
                    "description": "BOD mode of operation when the device is active or idle",
                    "offset": 4,
                    "size": 2,
                    "enum": "types.peripherals.FUSE.children.enums.ENUM_BODMODE"
                  }
                }
              }
            },
            "HIGH": {
              "offset": 1,
              "size": 8,
              "reset_value": 223,
              "children": {
                "fields": {
                  "RSTDISBL": {
                    "description": "Reset Disabled (Enable PC6 as i/o pin)]",
                    "offset": 7,
                    "size": 1
                  },
                  "DWEN": {
                    "description": "Debug Wire enable",
                    "offset": 6,
                    "size": 1
                  },
                  "SPIEN": {
                    "description": "Serial program downloading (SPI) enabled",
                    "offset": 5,
                    "size": 1
                  },
                  "WDTON": {
                    "description": "Watch-dog Timer always on",
                    "offset": 4,
                    "size": 1
                  },
                  "EESAVE": {
                    "description": "Preserve EEPROM through the Chip Erase cycle",
                    "offset": 3,
                    "size": 1
                  },
                  "BODLEVEL": {
                    "description": "Brown-out Detector trigger level",
                    "offset": 0,
                    "size": 3,
                    "enum": "types.peripherals.FUSE.children.enums.ENUM_BODLEVEL"
                  }
                }
              }
            },
            "LOW": {
              "offset": 0,
              "size": 8,
              "reset_value": 110,
              "children": {
                "fields": {
                  "CKDIV8": {
                    "description": "Divide clock by 8 internally",
                    "offset": 7,
                    "size": 1
                  },
                  "CKOUT": {
                    "description": "Clock output on PORTB0",
                    "offset": 6,
                    "size": 1
                  },
                  "SUT_CKSEL_bit0": {
                    "description": "Select Clock Source",
                    "offset": 0,
                    "size": 1
                  },
                  "SUT_CKSEL_bit1": {
                    "description": "Select Clock Source",
                    "offset": 1,
                    "size": 1
                  },
                  "SUT_CKSEL_bit2": {
                    "description": "Select Clock Source",
                    "offset": 4,
                    "size": 1
                  },
                  "SUT_CKSEL_bit3": {
                    "description": "Select Clock Source",
                    "offset": 5,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "ENUM_SUT_CKSEL": {
              "size": 6,
              "children": {
                "enum_fields": {
                  "EXTCLK_6CK_14CK_0MS": {
                    "description": "Ext. Clock; Start-up time PWRDWN/RESET: 6 + 14 CK + 0 ms",
                    "value": 1
                  },
                  "EXTCLK_6CK_14CK_4MS1": {
                    "description": "Ext. Clock; Start-up time PWRDWN/RESET: 6 + 14 CK + 4.1 ms",
                    "value": 17
                  },
                  "EXTCLK_6CK_14CK_65MS": {
                    "description": "Ext. Clock; Start-up time PWRDWN/RESET: 6 + 14 CK + 65 ms",
                    "value": 49
                  },
                  "INTRCOSC_8MHZ_6CK_14CK_0MS": {
                    "description": "Int. RC Osc. 8 MHz; Start-up time PWRDWN/RESET: 6 + 14 CK + 0 ms",
                    "value": 2
                  },
                  "INTRCOSC_8MHZ_6CK_14CK_4MS1": {
                    "description": "Int. RC Osc. 8 MHz; Start-up time PWRDWN/RESET: 6 + 14 CK + 4.1 ms",
                    "value": 18
                  },
                  "INTRCOSC_8MHZ_6CK_14CK_65MS": {
                    "description": "Int. RC Osc. 8 MHz; Start-up time PWRDWN/RESET: 6 + 14 CK + 65 ms",
                    "value": 50
                  },
                  "INTULPOSC_32KHZ_6CK_14CK_0MS": {
                    "description": "Int. ULP Osc. 32kHz; Start-up time PWRDWN/RESET: 6 + 14 CK + 0 ms",
                    "value": 3
                  },
                  "INTULPOSC_32KHZ_6CK_14CK_4MS1": {
                    "description": "Int. ULP Osc. 32kHz; Start-up time PWRDWN/RESET: 6 + 14 CK + 4.1 ms",
                    "value": 19
                  },
                  "INTULPOSC_32KHZ_6CK_14CK_65MS": {
                    "description": "Int. ULP Osc. 32kHz; Start-up time PWRDWN/RESET: 6 + 14 CK + 65 ms",
                    "value": 51
                  }
                }
              }
            },
            "ENUM_BODLEVEL": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "DISABLED": {
                    "description": "Brown-out detection disabled",
                    "value": 7
                  },
                  "4V3": {
                    "description": "Brown-out detection at VCC=4.3 V",
                    "value": 4
                  },
                  "2V7": {
                    "description": "Brown-out detection at VCC=2.7 V",
                    "value": 5
                  },
                  "1V8": {
                    "description": "Brown-out detection at VCC=1.8 V",
                    "value": 6
                  }
                }
              }
            },
            "ENUM_BOOTSZ": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "128W_0F80": {
                    "description": "Boot Flash size=128 words Boot address=$0F80",
                    "value": 3
                  },
                  "256W_0F00": {
                    "description": "Boot Flash size=256 words Boot address=$0F00",
                    "value": 2
                  },
                  "512W_0E00": {
                    "description": "Boot Flash size=512 words Boot address=$0E00",
                    "value": 1
                  },
                  "1024W_0C00": {
                    "description": "Boot Flash size=1024 words Boot address=$0C00",
                    "value": 0
                  }
                }
              }
            },
            "ENUM_BODMODE": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "BOD_SAMPLED": {
                    "description": "Sampled",
                    "value": 1
                  },
                  "BOD_ENABLED": {
                    "description": "Enabled",
                    "value": 2
                  },
                  "BOD_DISABLED": {
                    "description": "Disabled",
                    "value": 3
                  }
                }
              }
            }
          }
        }
      },
      "LOCKBIT": {
        "description": "Lockbits",
        "children": {
          "registers": {
            "LOCKBIT": {
              "offset": 0,
              "size": 8,
              "reset_value": 255,
              "children": {
                "fields": {
                  "LB": {
                    "description": "Memory Lock",
                    "offset": 0,
                    "size": 2,
                    "enum": "types.peripherals.LOCKBIT.children.enums.ENUM_LB"
                  },
                  "BLB0": {
                    "description": "Boot Loader Protection Mode",
                    "offset": 2,
                    "size": 2,
                    "enum": "types.peripherals.LOCKBIT.children.enums.ENUM_BLB"
                  },
                  "BLB1": {
                    "description": "Boot Loader Protection Mode",
                    "offset": 4,
                    "size": 2,
                    "enum": "types.peripherals.LOCKBIT.children.enums.ENUM_BLB2"
                  }
                }
              }
            }
          },
          "enums": {
            "ENUM_LB": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "PROG_VER_DISABLED": {
                    "description": "Further programming and verification disabled",
                    "value": 0
                  },
                  "PROG_DISABLED": {
                    "description": "Further programming disabled",
                    "value": 2
                  },
                  "NO_LOCK": {
                    "description": "No memory lock features enabled",
                    "value": 3
                  }
                }
              }
            },
            "ENUM_BLB": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "LPM_SPM_DISABLE": {
                    "description": "LPM and SPM prohibited in Application Section",
                    "value": 0
                  },
                  "LPM_DISABLE": {
                    "description": "LPM prohibited in Application Section",
                    "value": 1
                  },
                  "SPM_DISABLE": {
                    "description": "SPM prohibited in Application Section",
                    "value": 2
                  },
                  "NO_LOCK": {
                    "description": "No lock on SPM and LPM in Application Section",
                    "value": 3
                  }
                }
              }
            },
            "ENUM_BLB2": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "LPM_SPM_DISABLE": {
                    "description": "LPM and SPM prohibited in Boot Section",
                    "value": 0
                  },
                  "LPM_DISABLE": {
                    "description": "LPM prohibited in Boot Section",
                    "value": 1
                  },
                  "SPM_DISABLE": {
                    "description": "SPM prohibited in Boot Section",
                    "value": 2
                  },
                  "NO_LOCK": {
                    "description": "No lock on SPM and LPM in Boot Section",
                    "value": 3
                  }
                }
              }
            }
          }
        }
      },
      "SPI": {
        "description": "Serial Peripheral Interface",
        "children": {
          "registers": {
            "SPDR": {
              "description": "SPI Data Register",
              "offset": 2,
              "size": 8
            },
            "SPSR": {
              "description": "SPI Status Register",
              "offset": 1,
              "size": 8,
              "children": {
                "fields": {
                  "SPIF": {
                    "description": "SPI Interrupt Flag",
                    "offset": 7,
                    "size": 1
                  },
                  "WCOL": {
                    "description": "Write Collision Flag",
                    "offset": 6,
                    "size": 1
                  },
                  "SPI2X": {
                    "description": "Double SPI Speed Bit",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "SPCR": {
              "description": "SPI Control Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "SPIE": {
                    "description": "SPI Interrupt Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "SPE": {
                    "description": "SPI Enable",
                    "offset": 6,
                    "size": 1
                  },
                  "DORD": {
                    "description": "Data Order",
                    "offset": 5,
                    "size": 1
                  },
                  "MSTR": {
                    "description": "Master/Slave Select",
                    "offset": 4,
                    "size": 1
                  },
                  "CPOL": {
                    "description": "Clock polarity",
                    "offset": 3,
                    "size": 1
                  },
                  "CPHA": {
                    "description": "Clock Phase",
                    "offset": 2,
                    "size": 1
                  },
                  "SPR": {
                    "description": "SPI Clock Rate Selects",
                    "offset": 0,
                    "size": 2,
                    "enum": "types.peripherals.SPI.children.enums.COMM_SCK_RATE_3BIT"
                  }
                }
              }
            }
          },
          "enums": {
            "COMM_SCK_RATE_3BIT": {
              "children": {
                "enum_fields": {
                  "FOSC_4": {
                    "description": "fosc/4",
                    "value": 0
                  },
                  "FOSC_16": {
                    "description": "fosc/16",
                    "value": 1
                  },
                  "FOSC_64": {
                    "description": "fosc/64",
                    "value": 7
                  },
                  "FOSC_128": {
                    "description": "fosc/128",
                    "value": 3
                  },
                  "FOSC_2": {
                    "description": "fosc/2",
                    "value": 4
                  },
                  "FOSC_8": {
                    "description": "fosc/8",
                    "value": 5
                  },
                  "FOSC_32": {
                    "description": "fosc/32",
                    "value": 6
                  }
                }
              }
            }
          }
        }
      },
      "PORT": {
        "description": "I/O Port",
        "children": {
          "register_groups": {
            "PORTA": {
              "description": "I/O Port",
              "children": {
                "registers": {
                  "PUEA": {
                    "description": "Pull-up Enable Control Register",
                    "offset": 3,
                    "size": 8
                  },
                  "PORTA": {
                    "description": "Port A Data Register",
                    "offset": 2,
                    "size": 8
                  },
                  "DDRA": {
                    "description": "Data Direction Register, Port A",
                    "offset": 1,
                    "size": 8
                  },
                  "PINA": {
                    "description": "Port A Input Pins",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "PORTB": {
              "description": "I/O Port",
              "children": {
                "registers": {
                  "PUEB": {
                    "description": "Pull-up Enable Control Register",
                    "offset": 3,
                    "size": 8
                  },
                  "PORTB": {
                    "description": "Port B Data Register",
                    "offset": 2,
                    "size": 8
                  },
                  "DDRB": {
                    "description": "Data Direction Register, Port B",
                    "offset": 1,
                    "size": 8
                  },
                  "PINB": {
                    "description": "Port B Input Pins",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "PORTC": {
              "description": "I/O Port",
              "children": {
                "registers": {
                  "PHDE": {
                    "description": "Port High Drive Enable Register",
                    "offset": 12,
                    "size": 8,
                    "children": {
                      "fields": {
                        "PHDEC": {
                          "description": "Port C High Drive Enable",
                          "offset": 2,
                          "size": 1
                        }
                      }
                    }
                  },
                  "PUEC": {
                    "description": "Pull-up Enable Control Register",
                    "offset": 3,
                    "size": 8
                  },
                  "PORTC": {
                    "description": "Port C Data Register",
                    "offset": 2,
                    "size": 8
                  },
                  "DDRC": {
                    "description": "Data Direction Register, Port C",
                    "offset": 1,
                    "size": 8
                  },
                  "PINC": {
                    "description": "Port C Input Pins",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "PORTD": {
              "description": "I/O Port",
              "children": {
                "registers": {
                  "PUED": {
                    "description": "Pull-up Enable Control Register",
                    "offset": 3,
                    "size": 8
                  },
                  "PORTD": {
                    "description": "Port D Data Register",
                    "offset": 2,
                    "size": 8
                  },
                  "DDRD": {
                    "description": "Data Direction Register, Port D",
                    "offset": 1,
                    "size": 8
                  },
                  "PIND": {
                    "description": "Port D Input Pins",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            }
          }
        }
      },
      "CPU": {
        "description": "CPU Registers",
        "children": {
          "registers": {
            "PRR": {
              "description": "Power Reduction Register",
              "offset": 38,
              "size": 8,
              "children": {
                "fields": {
                  "PRTWI": {
                    "description": "Power Reduction TWI",
                    "offset": 7,
                    "size": 1
                  },
                  "PRTIM0": {
                    "description": "Power Reduction Timer/Counter0",
                    "offset": 5,
                    "size": 1
                  },
                  "PRTIM1": {
                    "description": "Power Reduction Timer/Counter1",
                    "offset": 3,
                    "size": 1
                  },
                  "PRSPI": {
                    "description": "Power Reduction SPI",
                    "offset": 2,
                    "size": 1
                  },
                  "PRUSART0": {
                    "description": "Power Reduction USART 0",
                    "offset": 1,
                    "size": 1
                  },
                  "PRADC": {
                    "description": "Power Reduction ADC",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CCP": {
              "description": "Configuration Change Protection",
              "offset": 24,
              "size": 8
            },
            "CLKPR": {
              "description": "Clock Prescale Register",
              "offset": 35,
              "size": 8,
              "children": {
                "fields": {
                  "CLKPS": {
                    "description": "Clock Prescaler Select Bits",
                    "offset": 0,
                    "size": 4,
                    "enum": "types.peripherals.CPU.children.enums.CPU_CLK_PRESCALE_4_BITS_SMALL"
                  }
                }
              }
            },
            "SREG": {
              "description": "Status Register",
              "offset": 33,
              "size": 8,
              "children": {
                "fields": {
                  "I": {
                    "description": "Global Interrupt Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "T": {
                    "description": "Bit Copy Storage",
                    "offset": 6,
                    "size": 1
                  },
                  "H": {
                    "description": "Half Carry Flag",
                    "offset": 5,
                    "size": 1
                  },
                  "S": {
                    "description": "Sign Bit",
                    "offset": 4,
                    "size": 1
                  },
                  "V": {
                    "description": "Two's Complement Overflow Flag",
                    "offset": 3,
                    "size": 1
                  },
                  "N": {
                    "description": "Negative Flag",
                    "offset": 2,
                    "size": 1
                  },
                  "Z": {
                    "description": "Zero Flag",
                    "offset": 1,
                    "size": 1
                  },
                  "C": {
                    "description": "Carry Flag",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "SP": {
              "description": "Stack Pointer ",
              "offset": 31,
              "size": 16
            },
            "MCUCR": {
              "description": "MCU Control Register",
              "offset": 23,
              "size": 8,
              "children": {
                "fields": {
                  "IVSEL": {
                    "description": "Interrupt Vector Select",
                    "offset": 1,
                    "size": 1
                  }
                }
              }
            },
            "MCUSR": {
              "description": "MCU Status Register",
              "offset": 22,
              "size": 8,
              "children": {
                "fields": {
                  "WDRF": {
                    "description": "Watchdog Reset Flag",
                    "offset": 3,
                    "size": 1
                  },
                  "BORF": {
                    "description": "Brown-out Reset Flag",
                    "offset": 2,
                    "size": 1
                  },
                  "EXTRF": {
                    "description": "External Reset Flag",
                    "offset": 1,
                    "size": 1
                  },
                  "PORF": {
                    "description": "Power-on reset flag",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "GPIOR2": {
              "description": "General Purpose I/O Register 2",
              "offset": 13,
              "size": 8
            },
            "GPIOR1": {
              "description": "General Purpose I/O Register 1",
              "offset": 12,
              "size": 8
            },
            "GPIOR0": {
              "description": "General Purpose I/O Register 0",
              "offset": 0,
              "size": 8
            },
            "SMCR": {
              "description": "Sleep Mode Control Register",
              "offset": 21,
              "size": 8,
              "children": {
                "fields": {
                  "SM": {
                    "description": "Sleep Mode Select Bits",
                    "offset": 1,
                    "size": 2,
                    "enum": "types.peripherals.CPU.children.enums.CPU_SLEEP_MODE2"
                  },
                  "SE": {
                    "description": "Sleep Enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "SPMCSR": {
              "description": "Store Program Memory Control and Status Register",
              "offset": 25,
              "size": 8,
              "children": {
                "fields": {
                  "SPMIE": {
                    "description": "SPM Interrupt Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "RWWSB": {
                    "description": "Read-While-Write Section Busy",
                    "offset": 6,
                    "size": 1
                  },
                  "RSIG": {
                    "description": "Read Device Signature Imprint Table",
                    "offset": 5,
                    "size": 1
                  },
                  "RWWSRE": {
                    "description": "Read-While-Write section read enable",
                    "offset": 4,
                    "size": 1
                  },
                  "RWFLB": {
                    "description": "Read/Write Fuse and Lock Bits",
                    "offset": 3,
                    "size": 1
                  },
                  "PGWRT": {
                    "description": "Page Write",
                    "offset": 2,
                    "size": 1
                  },
                  "PGERS": {
                    "description": "Page Erase",
                    "offset": 1,
                    "size": 1
                  },
                  "SPMEN": {
                    "description": "Store Program Memory Enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "OSCCAL0": {
              "description": "Oscillator Calibration Register 8MHz",
              "offset": 40,
              "size": 8
            },
            "OSCCAL1": {
              "description": "Oscillator Calibration Register 32kHz",
              "offset": 41,
              "size": 8
            },
            "OSCTCAL0A": {
              "description": "Oscillator Temperature Calibration Register A",
              "offset": 178,
              "size": 8
            },
            "OSCTCAL0B": {
              "description": "Oscillator Temperature Calibration Register B",
              "offset": 179,
              "size": 8
            }
          },
          "enums": {
            "OSCCAL_VALUE_ADDRESSES": {
              "description": "Oscillator Calibration Values",
              "size": 2,
              "children": {
                "enum_fields": {
                  "8_0_MHz": {
                    "description": "8.0 MHz",
                    "value": 0
                  },
                  "32_kHz": {
                    "description": "32 kHz",
                    "value": 3
                  }
                }
              }
            },
            "CPU_CLK_PRESCALE_4_BITS_SMALL": {
              "size": 4,
              "children": {
                "enum_fields": {
                  "1": {
                    "description": "1",
                    "value": 0
                  },
                  "2": {
                    "description": "2",
                    "value": 1
                  },
                  "4": {
                    "description": "4",
                    "value": 2
                  },
                  "8": {
                    "description": "8",
                    "value": 3
                  },
                  "16": {
                    "description": "16",
                    "value": 4
                  },
                  "32": {
                    "description": "32",
                    "value": 5
                  },
                  "64": {
                    "description": "64",
                    "value": 6
                  },
                  "128": {
                    "description": "128",
                    "value": 7
                  },
                  "256": {
                    "description": "256",
                    "value": 8
                  }
                }
              }
            },
            "CPU_SLEEP_MODE2": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "IDLE": {
                    "description": "Idle",
                    "value": 0
                  },
                  "ADC": {
                    "description": "ADC Noise Reduction (If Available)",
                    "value": 1
                  },
                  "PDOWN": {
                    "description": "Power Down",
                    "value": 2
                  },
                  "VAL_0x03": {
                    "description": "Reserved",
                    "value": 3
                  }
                }
              }
            }
          }
        }
      },
      "TC8": {
        "description": "Timer/Counter, 8-bit",
        "children": {
          "register_groups": {
            "TC0": {
              "description": "Timer/Counter, 8-bit",
              "children": {
                "registers": {
                  "OCR0B": {
                    "description": "Timer/Counter0 Output Compare Register",
                    "offset": 19,
                    "size": 8
                  },
                  "OCR0A": {
                    "description": "Timer/Counter0 Output Compare Register",
                    "offset": 18,
                    "size": 8
                  },
                  "TCNT0": {
                    "description": "Timer/Counter0",
                    "offset": 17,
                    "size": 8
                  },
                  "TCCR0B": {
                    "description": "Timer/Counter Control Register B",
                    "offset": 16,
                    "size": 8,
                    "children": {
                      "fields": {
                        "FOC0A": {
                          "description": "Force Output Compare A",
                          "offset": 7,
                          "size": 1
                        },
                        "FOC0B": {
                          "description": "Force Output Compare B",
                          "offset": 6,
                          "size": 1
                        },
                        "WGM02": {
                          "offset": 3,
                          "size": 1
                        },
                        "CS0": {
                          "description": "Clock Select",
                          "offset": 0,
                          "size": 3,
                          "enum": "types.peripherals.TC8.children.enums.CLK_SEL_3BIT_EXT"
                        }
                      }
                    }
                  },
                  "TCCR0A": {
                    "description": "Timer/Counter  Control Register A",
                    "offset": 15,
                    "size": 8,
                    "children": {
                      "fields": {
                        "COM0A": {
                          "description": "Compare Output Mode, Phase Correct PWM Mode",
                          "offset": 6,
                          "size": 2
                        },
                        "COM0B": {
                          "description": "Compare Output Mode, Fast PWm",
                          "offset": 4,
                          "size": 2
                        },
                        "WGM0": {
                          "description": "Waveform Generation Mode",
                          "offset": 0,
                          "size": 2
                        }
                      }
                    }
                  },
                  "TIMSK0": {
                    "description": "Timer/Counter0 Interrupt Mask Register",
                    "offset": 57,
                    "size": 8,
                    "children": {
                      "fields": {
                        "OCIE0B": {
                          "description": "Timer/Counter0 Output Compare Match B Interrupt Enable",
                          "offset": 2,
                          "size": 1
                        },
                        "OCIE0A": {
                          "description": "Timer/Counter0 Output Compare Match A Interrupt Enable",
                          "offset": 1,
                          "size": 1
                        },
                        "TOIE0": {
                          "description": "Timer/Counter0 Overflow Interrupt Enable",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TIFR0": {
                    "description": "Timer/Counter0 Interrupt Flag register",
                    "offset": 0,
                    "size": 8,
                    "children": {
                      "fields": {
                        "OCF0B": {
                          "description": "Timer/Counter0 Output Compare Flag 0B",
                          "offset": 2,
                          "size": 1
                        },
                        "OCF0A": {
                          "description": "Timer/Counter0 Output Compare Flag 0A",
                          "offset": 1,
                          "size": 1
                        },
                        "TOV0": {
                          "description": "Timer/Counter0 Overflow Flag",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "GTCCR": {
                    "description": "General Timer/Counter Control Register",
                    "offset": 14,
                    "size": 8,
                    "children": {
                      "fields": {
                        "TSM": {
                          "description": "Timer/Counter Synchronization Mode",
                          "offset": 7,
                          "size": 1
                        },
                        "PSRSYNC": {
                          "description": "Prescaler Reset Timer/Counter1 and Timer/Counter0",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  }
                }
              }
            }
          },
          "enums": {
            "CLK_SEL_3BIT_EXT": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "NO_CLOCK_SOURCE_STOPPED": {
                    "description": "No Clock Source (Stopped)",
                    "value": 0
                  },
                  "RUNNING_NO_PRESCALING": {
                    "description": "Running, No Prescaling",
                    "value": 1
                  },
                  "RUNNING_CLK_8": {
                    "description": "Running, CLK/8",
                    "value": 2
                  },
                  "RUNNING_CLK_64": {
                    "description": "Running, CLK/64",
                    "value": 3
                  },
                  "RUNNING_CLK_256": {
                    "description": "Running, CLK/256",
                    "value": 4
                  },
                  "RUNNING_CLK_1024": {
                    "description": "Running, CLK/1024",
                    "value": 5
                  },
                  "RUNNING_EXTCLK_TN_FALLING_EDGE": {
                    "description": "Running, ExtClk Tn Falling Edge",
                    "value": 6
                  },
                  "RUNNING_EXTCLK_TN_RISING_EDGE": {
                    "description": "Running, ExtClk Tn Rising Edge",
                    "value": 7
                  }
                }
              }
            }
          }
        }
      },
      "TC16": {
        "description": "Timer/Counter, 16-bit",
        "children": {
          "register_groups": {
            "TC1": {
              "description": "Timer/Counter, 16-bit",
              "children": {
                "registers": {
                  "TIMSK1": {
                    "description": "Timer/Counter Interrupt Mask Register",
                    "offset": 57,
                    "size": 8,
                    "children": {
                      "fields": {
                        "ICIE1": {
                          "description": "Timer/Counter1 Input Capture Interrupt Enable",
                          "offset": 5,
                          "size": 1
                        },
                        "OCIE1B": {
                          "description": "Timer/Counter1 Output CompareB Match Interrupt Enable",
                          "offset": 2,
                          "size": 1
                        },
                        "OCIE1A": {
                          "description": "Timer/Counter1 Output CompareA Match Interrupt Enable",
                          "offset": 1,
                          "size": 1
                        },
                        "TOIE1": {
                          "description": "Timer/Counter1 Overflow Interrupt Enable",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TIFR1": {
                    "description": "Timer/Counter Interrupt Flag register",
                    "offset": 0,
                    "size": 8,
                    "children": {
                      "fields": {
                        "ICF1": {
                          "description": "Input Capture Flag 1",
                          "offset": 5,
                          "size": 1
                        },
                        "OCF1B": {
                          "description": "Output Compare Flag 1B",
                          "offset": 2,
                          "size": 1
                        },
                        "OCF1A": {
                          "description": "Output Compare Flag 1A",
                          "offset": 1,
                          "size": 1
                        },
                        "TOV1": {
                          "description": "Timer/Counter1 Overflow Flag",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TCCR1A": {
                    "description": "Timer/Counter1 Control Register A",
                    "offset": 74,
                    "size": 8,
                    "children": {
                      "fields": {
                        "COM1A": {
                          "description": "Compare Output Mode 1A, bits",
                          "offset": 6,
                          "size": 2
                        },
                        "COM1B": {
                          "description": "Compare Output Mode 1B, bits",
                          "offset": 4,
                          "size": 2
                        },
                        "WGM1": {
                          "description": "Waveform Generation Mode",
                          "offset": 0,
                          "size": 2
                        }
                      }
                    }
                  },
                  "TCCR1B": {
                    "description": "Timer/Counter1 Control Register B",
                    "offset": 75,
                    "size": 8,
                    "children": {
                      "fields": {
                        "ICNC1": {
                          "description": "Input Capture 1 Noise Canceler",
                          "offset": 7,
                          "size": 1
                        },
                        "ICES1": {
                          "description": "Input Capture 1 Edge Select",
                          "offset": 6,
                          "size": 1
                        },
                        "WGM1": {
                          "description": "Waveform Generation Mode",
                          "offset": 3,
                          "size": 2
                        },
                        "CS1": {
                          "description": "Prescaler source of Timer/Counter 1",
                          "offset": 0,
                          "size": 3,
                          "enum": "types.peripherals.TC8.children.enums.CLK_SEL_3BIT_EXT"
                        }
                      }
                    }
                  },
                  "TCCR1C": {
                    "description": "Timer/Counter1 Control Register C",
                    "offset": 76,
                    "size": 8,
                    "children": {
                      "fields": {
                        "FOC1A": {
                          "offset": 7,
                          "size": 1
                        },
                        "FOC1B": {
                          "offset": 6,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TCNT1": {
                    "description": "Timer/Counter1  Bytes",
                    "offset": 78,
                    "size": 16
                  },
                  "OCR1A": {
                    "description": "Timer/Counter1 Output Compare Register  Bytes",
                    "offset": 82,
                    "size": 16
                  },
                  "OCR1B": {
                    "description": "Timer/Counter1 Output Compare Register  Bytes",
                    "offset": 84,
                    "size": 16
                  },
                  "ICR1": {
                    "description": "Timer/Counter1 Input Capture Register  Bytes",
                    "offset": 80,
                    "size": 16
                  },
                  "GTCCR": {
                    "description": "General Timer/Counter Control Register",
                    "offset": 13,
                    "size": 8,
                    "children": {
                      "fields": {
                        "TSM": {
                          "description": "Timer/Counter Synchronization Mode",
                          "offset": 7,
                          "size": 1
                        },
                        "PSRSYNC": {
                          "description": "Prescaler Reset Timer/Counter1 and Timer/Counter0",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  }
                }
              }
            }
          },
          "enums": {
            "CLK_SEL_3BIT_EXT": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "NO_CLOCK_SOURCE_STOPPED": {
                    "description": "No Clock Source (Stopped)",
                    "value": 0
                  },
                  "RUNNING_NO_PRESCALING": {
                    "description": "Running, No Prescaling",
                    "value": 1
                  },
                  "RUNNING_CLK_8": {
                    "description": "Running, CLK/8",
                    "value": 2
                  },
                  "RUNNING_CLK_64": {
                    "description": "Running, CLK/64",
                    "value": 3
                  },
                  "RUNNING_CLK_256": {
                    "description": "Running, CLK/256",
                    "value": 4
                  },
                  "RUNNING_CLK_1024": {
                    "description": "Running, CLK/1024",
                    "value": 5
                  },
                  "RUNNING_EXTCLK_TN_FALLING_EDGE": {
                    "description": "Running, ExtClk Tn Falling Edge",
                    "value": 6
                  },
                  "RUNNING_EXTCLK_TN_RISING_EDGE": {
                    "description": "Running, ExtClk Tn Rising Edge",
                    "value": 7
                  }
                }
              }
            }
          }
        }
      },
      "TOCPM": {
        "description": "Timer/Counter Output Compare Pin",
        "children": {
          "registers": {
            "TOCPMSA1": {
              "description": "Timer Output Compare Pin Mux Selection 1",
              "offset": 7,
              "size": 8,
              "children": {
                "fields": {
                  "TOCC7S": {
                    "description": "Timer Output Compare Channel 7 Selection Bits",
                    "offset": 6,
                    "size": 2
                  },
                  "TOCC6S": {
                    "description": "Timer Output Compare Channel 6 Selection Bits",
                    "offset": 4,
                    "size": 2
                  },
                  "TOCC5S": {
                    "description": "Timer Output Compare Channel 5 Selection Bits",
                    "offset": 2,
                    "size": 2
                  },
                  "TOCC4S": {
                    "description": "Timer Output Compare Channel 4 Selection Bits",
                    "offset": 0,
                    "size": 2
                  }
                }
              }
            },
            "TOCPMSA0": {
              "description": "Timer Output Compare Pin Mux Selection 0",
              "offset": 6,
              "size": 8,
              "children": {
                "fields": {
                  "TOCC3S": {
                    "description": "Timer Output Compare Channel 3 Selection Bits",
                    "offset": 6,
                    "size": 2
                  },
                  "TOCC2S": {
                    "description": "Timer Output Compare Channel 2 Selection Bits",
                    "offset": 4,
                    "size": 2
                  },
                  "TOCC1S": {
                    "description": "Timer Output Compare Channel 1 Selection Bits",
                    "offset": 2,
                    "size": 2
                  },
                  "TOCC0S": {
                    "description": "Timer Output Compare Channel 0 Selection Bits",
                    "offset": 0,
                    "size": 2
                  }
                }
              }
            },
            "TOCPMCOE": {
              "description": "Timer Output Compare Pin Mux Channel Output Enable",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "TOCC7OE": {
                    "description": "Timer Output Compare Channel 7 Output Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "TOCC6OE": {
                    "description": "Timer Output Compare Channel 6 Output Enable",
                    "offset": 6,
                    "size": 1
                  },
                  "TOCC5OE": {
                    "description": "Timer Output Compare Channel 5 Output Enable",
                    "offset": 5,
                    "size": 1
                  },
                  "TOCC4OE": {
                    "description": "Timer Output Compare Channel 4 Output Enable",
                    "offset": 4,
                    "size": 1
                  },
                  "TOCC3OE": {
                    "description": "Timer Output Compare Channel 3 Output Enable",
                    "offset": 3,
                    "size": 1
                  },
                  "TOCC2OE": {
                    "description": "Timer Output Compare Channel 2 Output Enable",
                    "offset": 2,
                    "size": 1
                  },
                  "TOCC1OE": {
                    "description": "Timer Output Compare Channel 1 Output Enable",
                    "offset": 1,
                    "size": 1
                  },
                  "TOCC0OE": {
                    "description": "Timer Output Compare Channel 0 Output Enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          }
        }
      },
      "ADC": {
        "description": "Analog-to-Digital Converter",
        "children": {
          "registers": {
            "ADMUXA": {
              "description": "The ADC multiplexer Selection Register A",
              "offset": 4,
              "size": 8,
              "children": {
                "fields": {
                  "MUX": {
                    "description": "Analog Channel Selection Bits 4:0",
                    "offset": 0,
                    "size": 5
                  }
                }
              }
            },
            "ADMUXB": {
              "description": "The ADC multiplexer Selection Register B",
              "offset": 5,
              "size": 8,
              "children": {
                "fields": {
                  "REFS": {
                    "description": "Reference Selection Bit",
                    "offset": 5,
                    "size": 1
                  },
                  "MUX5": {
                    "description": "Analog Channel Selection Bit 5",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "ADCSRA": {
              "description": "The ADC Control and Status register",
              "offset": 2,
              "size": 8,
              "children": {
                "fields": {
                  "ADEN": {
                    "description": "ADC Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "ADSC": {
                    "description": "ADC Start Conversion",
                    "offset": 6,
                    "size": 1
                  },
                  "ADATE": {
                    "description": "ADC Auto Trigger Enable",
                    "offset": 5,
                    "size": 1
                  },
                  "ADIF": {
                    "description": "ADC Interrupt Flag",
                    "offset": 4,
                    "size": 1
                  },
                  "ADIE": {
                    "description": "ADC Interrupt Enable",
                    "offset": 3,
                    "size": 1
                  },
                  "ADPS": {
                    "description": "ADC Prescaler Select Bits",
                    "offset": 0,
                    "size": 3,
                    "enum": "types.peripherals.ADC.children.enums.ANALOG_ADC_PRESCALER"
                  }
                }
              }
            },
            "ADC": {
              "description": "ADC Data Register  Bytes",
              "offset": 0,
              "size": 16
            },
            "ADCSRB": {
              "description": "ADC Control and Status Register B",
              "offset": 3,
              "size": 8,
              "children": {
                "fields": {
                  "ADLAR": {
                    "offset": 3,
                    "size": 1
                  },
                  "ADTS": {
                    "description": "ADC Auto Trigger Sources",
                    "offset": 0,
                    "size": 3,
                    "enum": "types.peripherals.ADC.children.enums.ANALOG_ADC_AUTO_TRIGGER"
                  }
                }
              }
            },
            "DIDR3": {
              "description": "Digital Input Disable Register 2",
              "offset": 103,
              "size": 8,
              "children": {
                "fields": {
                  "ADC27D": {
                    "description": "ADC27 Digital input Disable",
                    "offset": 3,
                    "size": 1
                  },
                  "ADC26D": {
                    "description": "ADC26 Digital input Disable",
                    "offset": 2,
                    "size": 1
                  },
                  "ADC25D": {
                    "description": "ADC25 Digital input Disable",
                    "offset": 1,
                    "size": 1
                  },
                  "ADC24D": {
                    "description": "ADC24 Digital input Disable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "DIDR2": {
              "description": "Digital Input Disable Register 2",
              "offset": 102,
              "size": 8,
              "children": {
                "fields": {
                  "ADC23D": {
                    "description": "ADC23 Digital input Disable",
                    "offset": 7,
                    "size": 1
                  },
                  "ADC22D": {
                    "description": "ADC22 Digital input Disable",
                    "offset": 6,
                    "size": 1
                  },
                  "ADC21D": {
                    "description": "ADC21 Digital input Disable",
                    "offset": 5,
                    "size": 1
                  },
                  "ADC20D": {
                    "description": "ADC20 Digital input Disable",
                    "offset": 4,
                    "size": 1
                  },
                  "ADC19D": {
                    "description": "ADC19 Digital input Disable",
                    "offset": 3,
                    "size": 1
                  },
                  "ADC18D": {
                    "description": "ADC18 Digital input Disable",
                    "offset": 2,
                    "size": 1
                  },
                  "ADC17D": {
                    "description": "ADC17 Digital input Disable",
                    "offset": 1,
                    "size": 1
                  },
                  "ADC16D": {
                    "description": "ADC16 Digital input Disable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "DIDR1": {
              "description": "Digital Input Disable Register 1",
              "offset": 7,
              "size": 8,
              "children": {
                "fields": {
                  "ADC15D": {
                    "description": "ADC15 Digital input Disable",
                    "offset": 7,
                    "size": 1
                  },
                  "ADC14D": {
                    "description": "ADC14 Digital input Disable",
                    "offset": 6,
                    "size": 1
                  },
                  "ADC13D": {
                    "description": "ADC13 Digital input Disable",
                    "offset": 5,
                    "size": 1
                  },
                  "ADC12D": {
                    "description": "ADC12 Digital input Disable",
                    "offset": 4,
                    "size": 1
                  },
                  "ADC11D": {
                    "description": "ADC11 Digital input Disable",
                    "offset": 3,
                    "size": 1
                  },
                  "ADC10D": {
                    "description": "ADC10 Digital input Disable",
                    "offset": 2,
                    "size": 1
                  },
                  "ADC9D": {
                    "description": "ADC9 Digital input Disable",
                    "offset": 1,
                    "size": 1
                  },
                  "ADC8D": {
                    "description": "ADC8 Digital input Disable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "DIDR0": {
              "description": "Digital Input Disable Register 0",
              "offset": 6,
              "size": 8,
              "children": {
                "fields": {
                  "ADC7D": {
                    "description": "ADC7 Digital input Disable",
                    "offset": 7,
                    "size": 1
                  },
                  "ADC6D": {
                    "description": "ADC6 Digital input Disable",
                    "offset": 6,
                    "size": 1
                  },
                  "ADC5D": {
                    "description": "ADC5 Digital input Disable",
                    "offset": 5,
                    "size": 1
                  },
                  "ADC4D": {
                    "description": "ADC4 Digital input Disable",
                    "offset": 4,
                    "size": 1
                  },
                  "ADC3D": {
                    "description": "ADC3 Digital input Disable",
                    "offset": 3,
                    "size": 1
                  },
                  "ADC2D": {
                    "description": "ADC2 Digital input Disable",
                    "offset": 2,
                    "size": 1
                  },
                  "ADC1D": {
                    "description": "ADC1 Digital input Disable",
                    "offset": 1,
                    "size": 1
                  },
                  "ADC0D": {
                    "description": "ADC0 Digital input Disable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "ANALOG_ADC_PRESCALER": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "2": {
                    "description": "2",
                    "value": 1
                  },
                  "4": {
                    "description": "4",
                    "value": 2
                  },
                  "8": {
                    "description": "8",
                    "value": 3
                  },
                  "16": {
                    "description": "16",
                    "value": 4
                  },
                  "32": {
                    "description": "32",
                    "value": 5
                  },
                  "64": {
                    "description": "64",
                    "value": 6
                  },
                  "128": {
                    "description": "128",
                    "value": 7
                  }
                }
              }
            },
            "ANALOG_ADC_AUTO_TRIGGER": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "FREE_RUNNING_MODE": {
                    "description": "Free Running mode",
                    "value": 0
                  },
                  "ANALOG_COMPARATOR": {
                    "description": "Analog Comparator",
                    "value": 1
                  },
                  "EXTERNAL_INTERRUPT_REQUEST_0": {
                    "description": "External Interrupt Request 0",
                    "value": 2
                  },
                  "TIMER_COUNTER0_COMPARE_MATCH_A": {
                    "description": "Timer/Counter0 Compare Match A",
                    "value": 3
                  },
                  "TIMER_COUNTER0_OVERFLOW": {
                    "description": "Timer/Counter0 Overflow",
                    "value": 4
                  },
                  "TIMER_COUNTER1_COMPARE_MATCH_B": {
                    "description": "Timer/Counter1 Compare Match B",
                    "value": 5
                  },
                  "TIMER_COUNTER1_OVERFLOW": {
                    "description": "Timer/Counter1 Overflow",
                    "value": 6
                  },
                  "TIMER_COUNTER1_CAPTURE_EVENT": {
                    "description": "Timer/Counter1 Capture Event",
                    "value": 7
                  }
                }
              }
            }
          }
        }
      },
      "AC": {
        "description": "Analog Comparator",
        "children": {
          "registers": {
            "ACSRB": {
              "description": "Analog Comparator Control And Status Register B",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "HSEL": {
                    "description": "Hysteresis Select",
                    "offset": 7,
                    "size": 1
                  },
                  "HLEV": {
                    "description": "Hysteresis Level",
                    "offset": 6,
                    "size": 1
                  },
                  "ACNMUX": {
                    "description": "Analog Comparator Negative Input Multiplexer",
                    "offset": 2,
                    "size": 2
                  },
                  "ACPMUX": {
                    "description": "Analog Comparator Positive Input Multiplexer Bits 1:0",
                    "offset": 0,
                    "size": 2
                  }
                }
              }
            },
            "ACSRA": {
              "description": "Analog Comparator Control And Status Register A",
              "offset": 1,
              "size": 8,
              "children": {
                "fields": {
                  "ACD": {
                    "description": "Analog Comparator Disable",
                    "offset": 7,
                    "size": 1
                  },
                  "ACPMUX2": {
                    "description": "Analog Comparator Positive Input Multiplexer Bit 2",
                    "offset": 6,
                    "size": 1
                  },
                  "ACO": {
                    "description": "Analog Compare Output",
                    "offset": 5,
                    "size": 1
                  },
                  "ACI": {
                    "description": "Analog Comparator Interrupt Flag",
                    "offset": 4,
                    "size": 1
                  },
                  "ACIE": {
                    "description": "Analog Comparator Interrupt Enable",
                    "offset": 3,
                    "size": 1
                  },
                  "ACIC": {
                    "description": "Analog Comparator Input Capture Enable",
                    "offset": 2,
                    "size": 1
                  },
                  "ACIS": {
                    "description": "Analog Comparator Interrupt Mode Select bits",
                    "offset": 0,
                    "size": 2,
                    "enum": "types.peripherals.AC.children.enums.ANALOG_COMP_INTERRUPT"
                  }
                }
              }
            }
          },
          "enums": {
            "ANALOG_COMP_INTERRUPT": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "INTERRUPT_ON_TOGGLE": {
                    "description": "Interrupt on Toggle",
                    "value": 0
                  },
                  "RESERVED": {
                    "description": "Reserved",
                    "value": 1
                  },
                  "INTERRUPT_ON_FALLING_EDGE": {
                    "description": "Interrupt on Falling Edge",
                    "value": 2
                  },
                  "INTERRUPT_ON_RISING_EDGE": {
                    "description": "Interrupt on Rising Edge",
                    "value": 3
                  }
                }
              }
            }
          }
        }
      },
      "EXINT": {
        "description": "External Interrupts",
        "children": {
          "registers": {
            "EICRA": {
              "description": "External Interrupt Control Register",
              "offset": 46,
              "size": 8,
              "children": {
                "fields": {
                  "ISC1": {
                    "description": "External Interrupt Sense Control 1 Bits",
                    "offset": 2,
                    "size": 2,
                    "enum": "types.peripherals.EXINT.children.enums.INTERRUPT_SENSE_CONTROL"
                  },
                  "ISC0": {
                    "description": "External Interrupt Sense Control 0 Bits",
                    "offset": 0,
                    "size": 2,
                    "enum": "types.peripherals.EXINT.children.enums.INTERRUPT_SENSE_CONTROL"
                  }
                }
              }
            },
            "EIMSK": {
              "description": "External Interrupt Mask Register",
              "offset": 2,
              "size": 8,
              "children": {
                "fields": {
                  "INT": {
                    "description": "External Interrupt Request Enables",
                    "offset": 0,
                    "size": 2
                  }
                }
              }
            },
            "EIFR": {
              "description": "External Interrupt Flag Register",
              "offset": 1,
              "size": 8,
              "children": {
                "fields": {
                  "INTF": {
                    "description": "External Interrupt Flags",
                    "offset": 0,
                    "size": 2
                  }
                }
              }
            },
            "PCICR": {
              "description": "Pin Change Interrupt Control Register",
              "offset": 45,
              "size": 8,
              "children": {
                "fields": {
                  "PCIE": {
                    "description": "Pin Change Interrupt Enables",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "PCMSK3": {
              "description": "Pin Change Mask Register 3",
              "offset": 56,
              "size": 8,
              "children": {
                "fields": {
                  "PCINT": {
                    "description": "Pin Change Enable Masks",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "PCMSK2": {
              "description": "Pin Change Mask Register 2",
              "offset": 50,
              "size": 8,
              "children": {
                "fields": {
                  "PCINT": {
                    "description": "Pin Change Enable Masks",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "PCMSK1": {
              "description": "Pin Change Mask Register 1",
              "offset": 49,
              "size": 8,
              "children": {
                "fields": {
                  "PCINT": {
                    "description": "Pin Change Enable Masks",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "PCMSK0": {
              "description": "Pin Change Mask Register 0",
              "offset": 48,
              "size": 8,
              "children": {
                "fields": {
                  "PCINT": {
                    "description": "Pin Change Enable Masks",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "PCIFR": {
              "description": "Pin Change Interrupt Flag Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "PCIF": {
                    "description": "Pin Change Interrupt Flags",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            }
          },
          "enums": {
            "INTERRUPT_SENSE_CONTROL": {
              "description": "Interrupt Sense Control",
              "size": 2,
              "children": {
                "enum_fields": {
                  "LOW_LEVEL_OF_INTX": {
                    "description": "Low Level of INTX",
                    "value": 0
                  },
                  "ANY_LOGICAL_CHANGE_OF_INTX": {
                    "description": "Any Logical Change of INTX",
                    "value": 1
                  },
                  "FALLING_EDGE_OF_INTX": {
                    "description": "Falling Edge of INTX",
                    "value": 2
                  },
                  "RISING_EDGE_OF_INTX": {
                    "description": "Rising Edge of INTX",
                    "value": 3
                  }
                }
              }
            }
          }
        }
      },
      "WDT": {
        "description": "Watchdog Timer",
        "children": {
          "registers": {
            "WDTCSR": {
              "description": "Watchdog Timer Control and Status Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "WDIF": {
                    "description": "Watchdog Timer Interrupt Flag",
                    "offset": 7,
                    "size": 1
                  },
                  "WDIE": {
                    "description": "Watchdog Timer Interrupt Enable",
                    "offset": 6,
                    "size": 1
                  },
                  "WDP_bit0": {
                    "description": "Watchdog Timer Prescaler Bits",
                    "offset": 0,
                    "size": 1
                  },
                  "WDP_bit1": {
                    "description": "Watchdog Timer Prescaler Bits",
                    "offset": 1,
                    "size": 1
                  },
                  "WDP_bit2": {
                    "description": "Watchdog Timer Prescaler Bits",
                    "offset": 2,
                    "size": 1
                  },
                  "WDP_bit3": {
                    "description": "Watchdog Timer Prescaler Bits",
                    "offset": 5,
                    "size": 1
                  },
                  "WDE": {
                    "description": "Watch Dog Enable",
                    "offset": 3,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "WDOG_TIMER_PRESCALE_4BITS_32KHZ": {
              "size": 4,
              "children": {
                "enum_fields": {
                  "OSCILLATOR_CYCLES_512_16_MS": {
                    "description": "Oscillator Cycles 512 (16 ms)",
                    "value": 0
                  },
                  "OSCILLATOR_CYCLES_1K_32_MS": {
                    "description": "Oscillator Cycles 1K (32 ms)",
                    "value": 1
                  },
                  "OSCILLATOR_CYCLES_2K_64_MS": {
                    "description": "Oscillator Cycles 2K (64 ms)",
                    "value": 2
                  },
                  "OSCILLATOR_CYCLES_4K_0_125_S": {
                    "description": "Oscillator Cycles 4K (0.125 s)",
                    "value": 3
                  },
                  "OSCILLATOR_CYCLES_8K_0_25_S": {
                    "description": "Oscillator Cycles 8K (0.25 s)",
                    "value": 4
                  },
                  "OSCILLATOR_CYCLES_16K_0_5_S": {
                    "description": "Oscillator Cycles 16K (0.5 s)",
                    "value": 5
                  },
                  "OSCILLATOR_CYCLES_32K_1_0_S": {
                    "description": "Oscillator Cycles 32K (1.0 s)",
                    "value": 6
                  },
                  "OSCILLATOR_CYCLES_64K_2_0_S": {
                    "description": "Oscillator Cycles 64K (2.0 s)",
                    "value": 7
                  },
                  "OSCILLATOR_CYCLES_128K_4_0_S": {
                    "description": "Oscillator Cycles 128K (4.0 s)",
                    "value": 8
                  },
                  "OSCILLATOR_CYCLES_256K_8_0_S": {
                    "description": "Oscillator Cycles 256K (8.0 s)",
                    "value": 9
                  }
                }
              }
            }
          }
        }
      },
      "EEPROM": {
        "description": "EEPROM",
        "children": {
          "registers": {
            "EEAR": {
              "description": "EEPROM Read/Write Access",
              "offset": 2,
              "size": 8
            },
            "EEARL": {
              "description": "EEPROM Read/Write Access",
              "offset": 2,
              "size": 8
            },
            "EEDR": {
              "description": "EEPROM Data Register",
              "offset": 1,
              "size": 8
            },
            "EECR": {
              "description": "EEPROM Control Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "EEPM": {
                    "description": "EEPROM Programming Mode Bits",
                    "offset": 4,
                    "size": 2,
                    "enum": "types.peripherals.EEPROM.children.enums.EEP_MODE"
                  },
                  "EERIE": {
                    "description": "EEProm Ready Interrupt Enable",
                    "offset": 3,
                    "size": 1
                  },
                  "EEMPE": {
                    "description": "EEPROM Master Write Enable",
                    "offset": 2,
                    "size": 1
                  },
                  "EEPE": {
                    "description": "EEPROM Write Enable",
                    "offset": 1,
                    "size": 1
                  },
                  "EERE": {
                    "description": "EEPROM Read Enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "EEP_MODE": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "ERASE_AND_WRITE_IN_ONE_OPERATION": {
                    "description": "Erase and Write in one operation",
                    "value": 0
                  },
                  "ERASE_ONLY": {
                    "description": "Erase Only",
                    "value": 1
                  },
                  "WRITE_ONLY": {
                    "description": "Write Only",
                    "value": 2
                  }
                }
              }
            }
          }
        }
      },
      "TWI": {
        "description": "Two Wire Serial Interface",
        "children": {
          "registers": {
            "TWSCRA": {
              "description": "TWI Slave Control Register A",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "TWSHE": {
                    "description": "TWI SDA Hold Time Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "TWDIE": {
                    "description": "TWI Data Interrupt Enable",
                    "offset": 5,
                    "size": 1
                  },
                  "TWASIE": {
                    "description": "TWI Address/Stop Interrupt Enable",
                    "offset": 4,
                    "size": 1
                  },
                  "TWEN": {
                    "description": "Two-Wire Interface Enable",
                    "offset": 3,
                    "size": 1
                  },
                  "TWSIE": {
                    "description": "TWI Stop Interrupt Enable",
                    "offset": 2,
                    "size": 1
                  },
                  "TWPME": {
                    "description": "TWI Promiscuous Mode Enable",
                    "offset": 1,
                    "size": 1
                  },
                  "TWSME": {
                    "description": "TWI Smart Mode Enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "TWSCRB": {
              "description": "TWI Slave Control Register B",
              "offset": 1,
              "size": 8,
              "children": {
                "fields": {
                  "TWHNM": {
                    "description": "TWI High Noise Mode",
                    "offset": 3,
                    "size": 1
                  },
                  "TWAA": {
                    "description": "TWI Acknowledge Action",
                    "offset": 2,
                    "size": 1
                  },
                  "TWCMD": {
                    "offset": 0,
                    "size": 2
                  }
                }
              }
            },
            "TWSSRA": {
              "description": "TWI Slave Status Register A",
              "offset": 2,
              "size": 8,
              "children": {
                "fields": {
                  "TWDIF": {
                    "description": "TWI Data Interrupt Flag.",
                    "offset": 7,
                    "size": 1
                  },
                  "TWASIF": {
                    "description": "TWI Address/Stop Interrupt Flag",
                    "offset": 6,
                    "size": 1
                  },
                  "TWCH": {
                    "description": "TWI Clock Hold",
                    "offset": 5,
                    "size": 1
                  },
                  "TWRA": {
                    "description": "TWI Receive Acknowledge",
                    "offset": 4,
                    "size": 1
                  },
                  "TWC": {
                    "description": "TWI Collision",
                    "offset": 3,
                    "size": 1
                  },
                  "TWBE": {
                    "description": "TWI Bus Error",
                    "offset": 2,
                    "size": 1
                  },
                  "TWDIR": {
                    "description": "TWI Read/Write Direction",
                    "offset": 1,
                    "size": 1
                  },
                  "TWAS": {
                    "description": "TWI Address or Stop",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "TWSA": {
              "description": "TWI Slave Address Register",
              "offset": 4,
              "size": 8
            },
            "TWSD": {
              "description": "TWI Slave Data Register",
              "offset": 5,
              "size": 8,
              "children": {
                "fields": {
                  "TWSD": {
                    "description": "TWI slave data bit",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "TWSAM": {
              "description": "TWI Slave Address Mask Register",
              "offset": 3,
              "size": 8,
              "children": {
                "fields": {
                  "TWSAM": {
                    "description": "TWI Address Mask Bits",
                    "offset": 1,
                    "size": 7
                  },
                  "TWAE": {
                    "description": "TWI Address Enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          }
        }
      },
      "USART": {
        "description": "USART",
        "children": {
          "registers": {
            "UDR": {
              "description": "USART I/O Data Register",
              "offset": 6,
              "size": 8
            },
            "UCSRA": {
              "description": "USART Control and Status Register A",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "RXC": {
                    "description": "USART Receive Complete",
                    "offset": 7,
                    "size": 1
                  },
                  "TXC": {
                    "description": "USART Transmitt Complete",
                    "offset": 6,
                    "size": 1
                  },
                  "UDRE": {
                    "description": "USART Data Register Empty",
                    "offset": 5,
                    "size": 1
                  },
                  "FE": {
                    "description": "Framing Error",
                    "offset": 4,
                    "size": 1
                  },
                  "DOR": {
                    "description": "Data overRun",
                    "offset": 3,
                    "size": 1
                  },
                  "UPE": {
                    "description": "Parity Error",
                    "offset": 2,
                    "size": 1
                  },
                  "U2X": {
                    "description": "Double the USART transmission speed",
                    "offset": 1,
                    "size": 1
                  },
                  "MPCM": {
                    "description": "Multi-processor Communication Mode",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "UCSRB": {
              "description": "USART Control and Status Register B",
              "offset": 1,
              "size": 8,
              "children": {
                "fields": {
                  "RXCIE": {
                    "description": "RX Complete Interrupt Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "TXCIE": {
                    "description": "TX Complete Interrupt Enable",
                    "offset": 6,
                    "size": 1
                  },
                  "UDRIE": {
                    "description": "USART Data register Empty Interrupt Enable",
                    "offset": 5,
                    "size": 1
                  },
                  "RXEN": {
                    "description": "Receiver Enable",
                    "offset": 4,
                    "size": 1
                  },
                  "TXEN": {
                    "description": "Transmitter Enable",
                    "offset": 3,
                    "size": 1
                  },
                  "UCSZ2": {
                    "description": "Character Size",
                    "offset": 2,
                    "size": 1
                  },
                  "RXB8": {
                    "description": "Receive Data Bit 8",
                    "offset": 1,
                    "size": 1
                  },
                  "TXB8": {
                    "description": "Transmit Data Bit 8",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "UCSRC": {
              "description": "USART Control and Status Register C",
              "offset": 2,
              "size": 8,
              "children": {
                "fields": {
                  "UMSEL": {
                    "description": "USART Mode Select",
                    "offset": 6,
                    "size": 2,
                    "enum": "types.peripherals.USART.children.enums.COMM_USART_MODE"
                  },
                  "UPM": {
                    "description": "Parity Mode Bits",
                    "offset": 4,
                    "size": 2,
                    "enum": "types.peripherals.USART.children.enums.COMM_UPM_PARITY_MODE"
                  },
                  "USBS": {
                    "description": "Stop Bit Select",
                    "offset": 3,
                    "size": 1,
                    "enum": "types.peripherals.USART.children.enums.COMM_STOP_BIT_SEL"
                  },
                  "UCSZ": {
                    "description": "Character Size",
                    "offset": 1,
                    "size": 2
                  },
                  "UCPOL": {
                    "description": "Clock Polarity",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "UCSRD": {
              "description": "USART Control and Status Register D",
              "offset": 3,
              "size": 8,
              "children": {
                "fields": {
                  "RXSIE": {
                    "description": "USART RX Start Interrupt Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "RXS": {
                    "description": "USART RX Start Flag",
                    "offset": 6,
                    "size": 1
                  },
                  "SFDE": {
                    "description": "USART RX Start Frame Detection Enable",
                    "offset": 5,
                    "size": 1
                  }
                }
              }
            },
            "UBRR": {
              "description": "USART Baud Rate Register  Bytes",
              "offset": 4,
              "size": 16
            }
          },
          "enums": {
            "COMM_USART_MODE": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "ASYNCHRONOUS_OPERATION": {
                    "description": "Asynchronous Operation",
                    "value": 0
                  },
                  "SYNCHRONOUS_OPERATION": {
                    "description": "Synchronous Operation",
                    "value": 1
                  }
                }
              }
            },
            "COMM_UPM_PARITY_MODE": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "DISABLED": {
                    "description": "Disabled",
                    "value": 0
                  },
                  "RESERVED": {
                    "description": "Reserved",
                    "value": 1
                  },
                  "ENABLED_EVEN_PARITY": {
                    "description": "Enabled, Even Parity",
                    "value": 2
                  },
                  "ENABLED_ODD_PARITY": {
                    "description": "Enabled, Odd Parity",
                    "value": 3
                  }
                }
              }
            },
            "COMM_STOP_BIT_SEL": {
              "size": 1,
              "children": {
                "enum_fields": {
                  "1_BIT": {
                    "description": "1-bit",
                    "value": 0
                  },
                  "2_BIT": {
                    "description": "2-bit",
                    "value": 1
                  }
                }
              }
            }
          }
        }
      }
    }
  },
  "devices": {
    "ATtiny828": {
      "arch": "avr8",
      "properties": {
        "family": "tinyAVR",
        "arch": "AVR8"
      },
      "children": {
        "interrupts": {
          "RESET": {
            "index": 0,
            "description": "External Pin, Power-on Reset, Brown-out Reset and Watchdog Reset"
          },
          "INT0": {
            "index": 1,
            "description": "External Interrupt Request 0"
          },
          "INT1": {
            "index": 2,
            "description": "External Interrupt Request 1"
          },
          "PCINT0": {
            "index": 3,
            "description": "Pin Change Interrupt Request 0"
          },
          "PCINT1": {
            "index": 4,
            "description": "Pin Change Interrupt Request 1"
          },
          "PCINT2": {
            "index": 5,
            "description": "Pin Change Interrupt Request 2"
          },
          "PCINT3": {
            "index": 6,
            "description": "Pin Change Interrupt Request 3"
          },
          "WDT": {
            "index": 7,
            "description": "Watchdog Time-out Interrupt"
          },
          "TIMER1_CAPT": {
            "index": 8,
            "description": "Timer/Counter1 Capture Event"
          },
          "TIMER1_COMPA": {
            "index": 9,
            "description": "Timer/Counter1 Compare Match A"
          },
          "TIMER1_COMPB": {
            "index": 10,
            "description": "Timer/Counter1 Compare Match B"
          },
          "TIMER1_OVF": {
            "index": 11,
            "description": "Timer/Counter1 Overflow"
          },
          "TIMER0_COMPA": {
            "index": 12,
            "description": "Timer/Counter0 Compare Match A"
          },
          "TIMER0_COMPB": {
            "index": 13,
            "description": "Timer/Counter0 Compare Match B"
          },
          "TIMER0_OVF": {
            "index": 14,
            "description": "Timer/Counter0 Overflow"
          },
          "SPI_STC": {
            "index": 15,
            "description": "SPI Serial Transfer Complete"
          },
          "USART_START": {
            "index": 16,
            "description": "USART, Start"
          },
          "USART_RX": {
            "index": 17,
            "description": "USART Rx Complete"
          },
          "USART_UDRE": {
            "index": 18,
            "description": "USART, Data Register Empty"
          },
          "USART_TX": {
            "index": 19,
            "description": "USART Tx Complete"
          },
          "ADC": {
            "index": 20,
            "description": "ADC Conversion Complete"
          },
          "EE_READY": {
            "index": 21,
            "description": "EEPROM Ready"
          },
          "ANALOG_COMP": {
            "index": 22,
            "description": "Analog Comparator"
          },
          "TWI_SLAVE": {
            "index": 23,
            "description": "Two-wire Serial Interface"
          },
          "SPM_Ready": {
            "index": 24,
            "description": "Store Program Memory Read"
          },
          "QTRIP": {
            "index": 25,
            "description": "Touch Sensing"
          }
        },
        "peripheral_instances": {
          "SPI": {
            "description": "Serial Peripheral Interface",
            "offset": 76,
            "type": "types.peripherals.SPI"
          },
          "PORTA": {
            "description": "I/O Port",
            "offset": 32,
            "type": "types.peripherals.PORT.children.register_groups.PORTA"
          },
          "PORTB": {
            "description": "I/O Port",
            "offset": 36,
            "type": "types.peripherals.PORT.children.register_groups.PORTB"
          },
          "PORTC": {
            "description": "I/O Port",
            "offset": 40,
            "type": "types.peripherals.PORT.children.register_groups.PORTC"
          },
          "PORTD": {
            "description": "I/O Port",
            "offset": 44,
            "type": "types.peripherals.PORT.children.register_groups.PORTD"
          },
          "CPU": {
            "description": "CPU Registers",
            "offset": 62,
            "type": "types.peripherals.CPU"
          },
          "TC0": {
            "description": "Timer/Counter, 8-bit",
            "offset": 53,
            "type": "types.peripherals.TC8.children.register_groups.TC0"
          },
          "TC1": {
            "description": "Timer/Counter, 16-bit",
            "offset": 54,
            "type": "types.peripherals.TC16.children.register_groups.TC1"
          },
          "TOCPM": {
            "description": "Timer/Counter Output Compare Pin",
            "offset": 226,
            "type": "types.peripherals.TOCPM"
          },
          "ADC": {
            "description": "Analog-to-Digital Converter",
            "offset": 120,
            "type": "types.peripherals.ADC"
          },
          "AC": {
            "description": "Analog Comparator",
            "offset": 79,
            "type": "types.peripherals.AC"
          },
          "EXINT": {
            "description": "External Interrupts",
            "offset": 59,
            "type": "types.peripherals.EXINT"
          },
          "WDT": {
            "description": "Watchdog Timer",
            "offset": 96,
            "type": "types.peripherals.WDT"
          },
          "EEPROM": {
            "description": "EEPROM",
            "offset": 63,
            "type": "types.peripherals.EEPROM"
          },
          "TWI": {
            "description": "Two Wire Serial Interface",
            "offset": 184,
            "type": "types.peripherals.TWI"
          },
          "USART": {
            "description": "USART",
            "offset": 192,
            "type": "types.peripherals.USART"
          },
          "FUSE": {
            "description": "Fuses",
            "offset": 0,
            "type": "types.peripherals.FUSE"
          },
          "LOCKBIT": {
            "description": "Lockbits",
            "offset": 0,
            "type": "types.peripherals.LOCKBIT"
          }
        }
      }
    }
  }
}