library ieee;
use ieee.std_logic_1164.all;	

entity REGISTERS is
	port(i_CLOCK         : in std_logic;
		  i_REGWRITE      : in  std_logic;
		  i_READREGISTER1 : in  std_logic_vector(4 downto 0);
		  i_READREGISTER2 : in  std_logic_vector(4 downto 0);
		  i_WRITEREGISTER : in  std_logic_vector(4 downto 0);
		  i_WRITEDATA     : in  std_logic_vector(31 downto 0);
		  o_READDATA1     : out std_logic_vector(31 downto 0);
		  o_READDATA2     : out std_logic_vector(31 downto 0));
end entity REGISTERS;

