Analysis & Synthesis report for main
Mon Jun 13 22:08:25 2016
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |main|software_control_interface:b2|mSetup_ST
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: PLL:b1|altpll:altpll_component
 16. Parameter Settings for User Entity Instance: software_control_interface:b2
 17. Parameter Settings for User Entity Instance: audio_codec:b4
 18. Parameter Settings for Inferred Entity Instance: ranging_module:range|lpm_divide:Div0
 19. altpll Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "audio_codec:b4|wave_gen_sin:b1"
 21. Port Connectivity Checks: "audio_codec:b4"
 22. Port Connectivity Checks: "software_control_interface:b2|I2C_Controller:u0"
 23. Port Connectivity Checks: "software_control_interface:b2"
 24. Port Connectivity Checks: "button:btn"
 25. Port Connectivity Checks: "PLL:b1"
 26. Port Connectivity Checks: "bin2bcd:decoder|add3_ge5:A22"
 27. Port Connectivity Checks: "bin2bcd:decoder|add3_ge5:A10"
 28. Port Connectivity Checks: "bin2bcd:decoder|add3_ge5:A4"
 29. Port Connectivity Checks: "bin2bcd:decoder|add3_ge5:A1"
 30. Port Connectivity Checks: "bin2bcd:decoder"
 31. Port Connectivity Checks: "ranging_module:range"
 32. Analysis & Synthesis Messages
 33. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jun 13 22:08:25 2016        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; main                                         ;
; Top-level Entity Name              ; main                                         ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 649                                          ;
;     Total combinational functions  ; 624                                          ;
;     Dedicated logic registers      ; 153                                          ;
; Total registers                    ; 153                                          ;
; Total pins                         ; 142                                          ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0                                            ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 1                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; main               ; main               ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                      ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------+
; hex_7seg.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Alexander/Desktop/Course_v4/hex_7seg.v                   ;
; add3_ge5.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Alexander/Desktop/Course_v4/add3_ge5.v                   ;
; button.v                         ; yes             ; User Verilog HDL File        ; C:/Users/Alexander/Desktop/Course_v4/button.v                     ;
; bin2bcd.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Alexander/Desktop/Course_v4/bin2bcd.v                    ;
; I2C_Controller.v                 ; yes             ; User Verilog HDL File        ; C:/Users/Alexander/Desktop/Course_v4/I2C_Controller.v             ;
; wave_gen_sin.v                   ; yes             ; User Verilog HDL File        ; C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v               ;
; main.v                           ; yes             ; User Verilog HDL File        ; C:/Users/Alexander/Desktop/Course_v4/main.v                       ;
; software_control_interface.v     ; yes             ; User Verilog HDL File        ; C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v ;
; ranging_module.v                 ; yes             ; User Verilog HDL File        ; C:/Users/Alexander/Desktop/Course_v4/ranging_module.v             ;
; PLL.v                            ; yes             ; User Wizard-Generated File   ; C:/Users/Alexander/Desktop/Course_v4/PLL.v                        ;
; audio_codec.v                    ; yes             ; User Verilog HDL File        ; C:/Users/Alexander/Desktop/Course_v4/audio_codec.v                ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf        ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_divide.tdf    ;
; db/lpm_divide_cem.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Alexander/Desktop/Course_v4/db/lpm_divide_cem.tdf        ;
; db/sign_div_unsign_mlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Alexander/Desktop/Course_v4/db/sign_div_unsign_mlh.tdf   ;
; db/alt_u_div_e2f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf         ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Alexander/Desktop/Course_v4/db/add_sub_lkc.tdf           ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Alexander/Desktop/Course_v4/db/add_sub_mkc.tdf           ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                          ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Estimated Total logic elements              ; 649                    ;
;                                             ;                        ;
; Total combinational functions               ; 624                    ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 325                    ;
;     -- 3 input functions                    ; 111                    ;
;     -- <=2 input functions                  ; 188                    ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 485                    ;
;     -- arithmetic mode                      ; 139                    ;
;                                             ;                        ;
; Total registers                             ; 153                    ;
;     -- Dedicated logic registers            ; 153                    ;
;     -- I/O registers                        ; 0                      ;
;                                             ;                        ;
; I/O pins                                    ; 142                    ;
; Total PLLs                                  ; 1                      ;
; Maximum fan-out node                        ; audio_codec:b4|ramp[7] ;
; Maximum fan-out                             ; 91                     ;
; Total fan-out                               ; 2444                   ;
; Average fan-out                             ; 2.66                   ;
+---------------------------------------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                               ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                        ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
; |main                                     ; 624 (25)          ; 153 (13)     ; 0           ; 0            ; 0       ; 0         ; 142  ; 0            ; |main                                                                                                                      ; work         ;
;    |PLL:b1|                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PLL:b1                                                                                                               ;              ;
;       |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PLL:b1|altpll:altpll_component                                                                                       ;              ;
;    |audio_codec:b4|                       ; 277 (78)          ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|audio_codec:b4                                                                                                       ;              ;
;       |wave_gen_sin:b1|                   ; 199 (199)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|audio_codec:b4|wave_gen_sin:b1                                                                                       ;              ;
;    |bin2bcd:decoder|                      ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|bin2bcd:decoder                                                                                                      ;              ;
;       |add3_ge5:A12|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|bin2bcd:decoder|add3_ge5:A12                                                                                         ;              ;
;       |add3_ge5:A15|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|bin2bcd:decoder|add3_ge5:A15                                                                                         ;              ;
;       |add3_ge5:A17|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|bin2bcd:decoder|add3_ge5:A17                                                                                         ;              ;
;       |add3_ge5:A18|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|bin2bcd:decoder|add3_ge5:A18                                                                                         ;              ;
;       |add3_ge5:A20|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|bin2bcd:decoder|add3_ge5:A20                                                                                         ;              ;
;       |add3_ge5:A21|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|bin2bcd:decoder|add3_ge5:A21                                                                                         ;              ;
;       |add3_ge5:A24|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|bin2bcd:decoder|add3_ge5:A24                                                                                         ;              ;
;       |add3_ge5:A25|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|bin2bcd:decoder|add3_ge5:A25                                                                                         ;              ;
;       |add3_ge5:A9|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|bin2bcd:decoder|add3_ge5:A9                                                                                          ;              ;
;    |hex_7seg:decoder2|                    ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|hex_7seg:decoder2                                                                                                    ;              ;
;    |ranging_module:range|                 ; 191 (83)          ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ranging_module:range                                                                                                 ;              ;
;       |lpm_divide:Div0|                   ; 108 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ranging_module:range|lpm_divide:Div0                                                                                 ;              ;
;          |lpm_divide_cem:auto_generated|  ; 108 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated                                                   ;              ;
;             |sign_div_unsign_mlh:divider| ; 108 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider                       ;              ;
;                |alt_u_div_e2f:divider|    ; 108 (108)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider ;              ;
;    |software_control_interface:b2|        ; 75 (35)           ; 46 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|software_control_interface:b2                                                                                        ;              ;
;       |I2C_Controller:u0|                 ; 40 (40)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|software_control_interface:b2|I2C_Controller:u0                                                                      ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |main|software_control_interface:b2|mSetup_ST ;
+--------------+--------------+--------------+------------------+
; Name         ; mSetup_ST.00 ; mSetup_ST.10 ; mSetup_ST.01     ;
+--------------+--------------+--------------+------------------+
; mSetup_ST.00 ; 0            ; 0            ; 0                ;
; mSetup_ST.01 ; 1            ; 0            ; 1                ;
; mSetup_ST.10 ; 1            ; 1            ; 0                ;
+--------------+--------------+--------------+------------------+


+------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                    ;
+-----------------------------------------------------+-----------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                     ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------------------------+------------------------+
; audio_codec:b4|wave_gen_sin:b1|music[9]             ; audio_codec:b4|wave_gen_sin:b1|Mux11    ; yes                    ;
; audio_codec:b4|wave_gen_sin:b1|music[5]             ; audio_codec:b4|wave_gen_sin:b1|Mux11    ; yes                    ;
; audio_codec:b4|wave_gen_sin:b1|music[13]            ; audio_codec:b4|wave_gen_sin:b1|Mux11    ; yes                    ;
; audio_codec:b4|wave_gen_sin:b1|music[1]             ; audio_codec:b4|wave_gen_sin:b1|Mux11    ; yes                    ;
; audio_codec:b4|wave_gen_sin:b1|music[6]             ; audio_codec:b4|wave_gen_sin:b1|Mux11    ; yes                    ;
; audio_codec:b4|wave_gen_sin:b1|music[10]            ; audio_codec:b4|wave_gen_sin:b1|Mux11    ; yes                    ;
; audio_codec:b4|wave_gen_sin:b1|music[14]            ; audio_codec:b4|wave_gen_sin:b1|Mux11    ; yes                    ;
; audio_codec:b4|wave_gen_sin:b1|music[2]             ; audio_codec:b4|wave_gen_sin:b1|Mux11    ; yes                    ;
; audio_codec:b4|wave_gen_sin:b1|music[7]             ; audio_codec:b4|wave_gen_sin:b1|Mux11    ; yes                    ;
; audio_codec:b4|wave_gen_sin:b1|music[11]            ; audio_codec:b4|wave_gen_sin:b1|Mux11    ; yes                    ;
; audio_codec:b4|wave_gen_sin:b1|music[15]            ; audio_codec:b4|wave_gen_sin:b1|Mux11    ; yes                    ;
; audio_codec:b4|wave_gen_sin:b1|music[3]             ; audio_codec:b4|wave_gen_sin:b1|Mux11    ; yes                    ;
; audio_codec:b4|wave_gen_sin:b1|music[8]             ; audio_codec:b4|wave_gen_sin:b1|Mux11    ; yes                    ;
; audio_codec:b4|wave_gen_sin:b1|music[4]             ; audio_codec:b4|wave_gen_sin:b1|Mux11    ; yes                    ;
; audio_codec:b4|wave_gen_sin:b1|music[12]            ; audio_codec:b4|wave_gen_sin:b1|Mux11    ; yes                    ;
; audio_codec:b4|wave_gen_sin:b1|music[0]             ; audio_codec:b4|wave_gen_sin:b1|Mux11    ; yes                    ;
; software_control_interface:b2|LUT_DATA[9]           ; software_control_interface:b2|LessThan1 ; yes                    ;
; software_control_interface:b2|LUT_DATA[2]           ; software_control_interface:b2|LessThan1 ; yes                    ;
; software_control_interface:b2|LUT_DATA[6]           ; software_control_interface:b2|LessThan1 ; yes                    ;
; software_control_interface:b2|LUT_DATA[3]           ; software_control_interface:b2|LessThan1 ; yes                    ;
; software_control_interface:b2|LUT_DATA[4]           ; software_control_interface:b2|LessThan1 ; yes                    ;
; software_control_interface:b2|LUT_DATA[0]           ; software_control_interface:b2|LessThan1 ; yes                    ;
; software_control_interface:b2|LUT_DATA[1]           ; software_control_interface:b2|LessThan1 ; yes                    ;
; software_control_interface:b2|LUT_DATA[5]           ; software_control_interface:b2|LessThan1 ; yes                    ;
; Number of user-specified and inferred latches = 24  ;                                         ;                        ;
+-----------------------------------------------------+-----------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                              ;
+-------------------------------------------------------------+-------------------------------------------------------------------+
; Register name                                               ; Reason for Removal                                                ;
+-------------------------------------------------------------+-------------------------------------------------------------------+
; software_control_interface:b2|mI2C_DATA[22..23]             ; Stuck at GND due to stuck port data_in                            ;
; software_control_interface:b2|mI2C_DATA[20..21]             ; Stuck at VCC due to stuck port data_in                            ;
; software_control_interface:b2|mI2C_DATA[19]                 ; Stuck at GND due to stuck port data_in                            ;
; software_control_interface:b2|mI2C_DATA[18]                 ; Stuck at VCC due to stuck port data_in                            ;
; software_control_interface:b2|mI2C_DATA[11..17]             ; Stuck at GND due to stuck port data_in                            ;
; software_control_interface:b2|mI2C_DATA[7..8,10]            ; Stuck at VCC due to stuck port data_in                            ;
; software_control_interface:b2|I2C_Controller:u0|SD[22..23]  ; Stuck at GND due to stuck port data_in                            ;
; software_control_interface:b2|I2C_Controller:u0|SD[20..21]  ; Stuck at VCC due to stuck port data_in                            ;
; software_control_interface:b2|I2C_Controller:u0|SD[19]      ; Stuck at GND due to stuck port data_in                            ;
; software_control_interface:b2|I2C_Controller:u0|SD[18]      ; Stuck at VCC due to stuck port data_in                            ;
; software_control_interface:b2|I2C_Controller:u0|SD[11..17]  ; Stuck at GND due to stuck port data_in                            ;
; software_control_interface:b2|I2C_Controller:u0|SD[7..8,10] ; Stuck at VCC due to stuck port data_in                            ;
; volume[2]                                                   ; Merged with volume[5]                                             ;
; volume[3]                                                   ; Merged with volume[0]                                             ;
; volume[1]                                                   ; Merged with volume[4]                                             ;
; volume_sync[2]                                              ; Merged with volume_sync[5]                                        ;
; volume_sync[1]                                              ; Merged with volume_sync[4]                                        ;
; volume_sync[0]                                              ; Merged with volume_sync[3]                                        ;
; volume_sync[9]                                              ; Merged with volume_sync[12]                                       ;
; volume_sync[8]                                              ; Merged with volume_sync[11]                                       ;
; volume_sync[7]                                              ; Merged with volume_sync[10]                                       ;
; ranging_module:range|distance_output[0]                     ; Lost fanout                                                       ;
; software_control_interface:b2|mI2C_DATA[5]                  ; Merged with software_control_interface:b2|mI2C_DATA[2]            ;
; software_control_interface:b2|mI2C_DATA[0]                  ; Merged with software_control_interface:b2|mI2C_DATA[3]            ;
; software_control_interface:b2|mI2C_DATA[1]                  ; Merged with software_control_interface:b2|mI2C_DATA[4]            ;
; software_control_interface:b2|I2C_Controller:u0|SD[5]       ; Merged with software_control_interface:b2|I2C_Controller:u0|SD[2] ;
; software_control_interface:b2|I2C_Controller:u0|SD[0]       ; Merged with software_control_interface:b2|I2C_Controller:u0|SD[3] ;
; software_control_interface:b2|I2C_Controller:u0|SD[1]       ; Merged with software_control_interface:b2|I2C_Controller:u0|SD[4] ;
; software_control_interface:b2|LUT_INDEX[3]                  ; Stuck at GND due to stuck port data_in                            ;
; audio_codec:b4|BCK_DIV[3]                                   ; Stuck at GND due to stuck port data_in                            ;
; software_control_interface:b2|LUT_INDEX[2]                  ; Stuck at GND due to stuck port data_in                            ;
; Total Number of Removed Registers = 51                      ;                                                                   ;
+-------------------------------------------------------------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                      ;
+---------------------------------------------+---------------------------+--------------------------------------------------------+
; Register name                               ; Reason for Removal        ; Registers Removed due to This Register                 ;
+---------------------------------------------+---------------------------+--------------------------------------------------------+
; software_control_interface:b2|mI2C_DATA[23] ; Stuck at GND              ; software_control_interface:b2|I2C_Controller:u0|SD[23] ;
;                                             ; due to stuck port data_in ;                                                        ;
; software_control_interface:b2|mI2C_DATA[22] ; Stuck at GND              ; software_control_interface:b2|I2C_Controller:u0|SD[22] ;
;                                             ; due to stuck port data_in ;                                                        ;
; software_control_interface:b2|mI2C_DATA[21] ; Stuck at VCC              ; software_control_interface:b2|I2C_Controller:u0|SD[21] ;
;                                             ; due to stuck port data_in ;                                                        ;
; software_control_interface:b2|mI2C_DATA[20] ; Stuck at VCC              ; software_control_interface:b2|I2C_Controller:u0|SD[20] ;
;                                             ; due to stuck port data_in ;                                                        ;
; software_control_interface:b2|mI2C_DATA[19] ; Stuck at GND              ; software_control_interface:b2|I2C_Controller:u0|SD[19] ;
;                                             ; due to stuck port data_in ;                                                        ;
; software_control_interface:b2|mI2C_DATA[18] ; Stuck at VCC              ; software_control_interface:b2|I2C_Controller:u0|SD[18] ;
;                                             ; due to stuck port data_in ;                                                        ;
; software_control_interface:b2|mI2C_DATA[17] ; Stuck at GND              ; software_control_interface:b2|I2C_Controller:u0|SD[17] ;
;                                             ; due to stuck port data_in ;                                                        ;
; software_control_interface:b2|mI2C_DATA[16] ; Stuck at GND              ; software_control_interface:b2|I2C_Controller:u0|SD[16] ;
;                                             ; due to stuck port data_in ;                                                        ;
; software_control_interface:b2|mI2C_DATA[15] ; Stuck at GND              ; software_control_interface:b2|I2C_Controller:u0|SD[15] ;
;                                             ; due to stuck port data_in ;                                                        ;
; software_control_interface:b2|mI2C_DATA[14] ; Stuck at GND              ; software_control_interface:b2|I2C_Controller:u0|SD[14] ;
;                                             ; due to stuck port data_in ;                                                        ;
; software_control_interface:b2|mI2C_DATA[13] ; Stuck at GND              ; software_control_interface:b2|I2C_Controller:u0|SD[13] ;
;                                             ; due to stuck port data_in ;                                                        ;
; software_control_interface:b2|mI2C_DATA[12] ; Stuck at GND              ; software_control_interface:b2|I2C_Controller:u0|SD[12] ;
;                                             ; due to stuck port data_in ;                                                        ;
; software_control_interface:b2|mI2C_DATA[11] ; Stuck at GND              ; software_control_interface:b2|I2C_Controller:u0|SD[11] ;
;                                             ; due to stuck port data_in ;                                                        ;
; software_control_interface:b2|mI2C_DATA[10] ; Stuck at VCC              ; software_control_interface:b2|I2C_Controller:u0|SD[10] ;
;                                             ; due to stuck port data_in ;                                                        ;
; software_control_interface:b2|mI2C_DATA[8]  ; Stuck at VCC              ; software_control_interface:b2|I2C_Controller:u0|SD[8]  ;
;                                             ; due to stuck port data_in ;                                                        ;
; software_control_interface:b2|mI2C_DATA[7]  ; Stuck at VCC              ; software_control_interface:b2|I2C_Controller:u0|SD[7]  ;
;                                             ; due to stuck port data_in ;                                                        ;
+---------------------------------------------+---------------------------+--------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 153   ;
; Number of registers using Synchronous Clear  ; 65    ;
; Number of registers using Synchronous Load   ; 6     ;
; Number of registers using Asynchronous Clear ; 18    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 30    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------+
; Inverted Register Statistics                                            ;
+---------------------------------------------------------------+---------+
; Inverted Register                                             ; Fan out ;
+---------------------------------------------------------------+---------+
; software_control_interface:b2|I2C_Controller:u0|SD_COUNTER[0] ; 14      ;
; software_control_interface:b2|I2C_Controller:u0|SD_COUNTER[1] ; 12      ;
; software_control_interface:b2|I2C_Controller:u0|SD_COUNTER[2] ; 16      ;
; software_control_interface:b2|I2C_Controller:u0|SD_COUNTER[3] ; 17      ;
; software_control_interface:b2|I2C_Controller:u0|SD_COUNTER[4] ; 11      ;
; software_control_interface:b2|I2C_Controller:u0|SD_COUNTER[5] ; 11      ;
; software_control_interface:b2|I2C_Controller:u0|SCLK          ; 3       ;
; software_control_interface:b2|I2C_Controller:u0|END           ; 5       ;
; software_control_interface:b2|I2C_Controller:u0|SDO           ; 4       ;
; Total number of inverted registers = 9                        ;         ;
+---------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |main|volume[0]            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:b1|altpll:altpll_component ;
+-------------------------------+-------------------+-------------------------+
; Parameter Name                ; Value             ; Type                    ;
+-------------------------------+-------------------+-------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                 ;
; PLL_TYPE                      ; AUTO              ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                 ;
; SCAN_CHAIN                    ; LONG              ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                 ;
; LOCK_HIGH                     ; 1                 ; Untyped                 ;
; LOCK_LOW                      ; 1                 ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                 ;
; SKIP_VCO                      ; OFF               ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                 ;
; BANDWIDTH                     ; 0                 ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                 ;
; DOWN_SPREAD                   ; 0                 ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer          ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 3                 ; Signed Integer          ;
; CLK0_DIVIDE_BY                ; 15                ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer          ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                 ;
; DPA_DIVIDER                   ; 0                 ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                 ;
; VCO_MIN                       ; 0                 ; Untyped                 ;
; VCO_MAX                       ; 0                 ; Untyped                 ;
; VCO_CENTER                    ; 0                 ; Untyped                 ;
; PFD_MIN                       ; 0                 ; Untyped                 ;
; PFD_MAX                       ; 0                 ; Untyped                 ;
; M_INITIAL                     ; 0                 ; Untyped                 ;
; M                             ; 0                 ; Untyped                 ;
; N                             ; 1                 ; Untyped                 ;
; M2                            ; 1                 ; Untyped                 ;
; N2                            ; 1                 ; Untyped                 ;
; SS                            ; 1                 ; Untyped                 ;
; C0_HIGH                       ; 0                 ; Untyped                 ;
; C1_HIGH                       ; 0                 ; Untyped                 ;
; C2_HIGH                       ; 0                 ; Untyped                 ;
; C3_HIGH                       ; 0                 ; Untyped                 ;
; C4_HIGH                       ; 0                 ; Untyped                 ;
; C5_HIGH                       ; 0                 ; Untyped                 ;
; C6_HIGH                       ; 0                 ; Untyped                 ;
; C7_HIGH                       ; 0                 ; Untyped                 ;
; C8_HIGH                       ; 0                 ; Untyped                 ;
; C9_HIGH                       ; 0                 ; Untyped                 ;
; C0_LOW                        ; 0                 ; Untyped                 ;
; C1_LOW                        ; 0                 ; Untyped                 ;
; C2_LOW                        ; 0                 ; Untyped                 ;
; C3_LOW                        ; 0                 ; Untyped                 ;
; C4_LOW                        ; 0                 ; Untyped                 ;
; C5_LOW                        ; 0                 ; Untyped                 ;
; C6_LOW                        ; 0                 ; Untyped                 ;
; C7_LOW                        ; 0                 ; Untyped                 ;
; C8_LOW                        ; 0                 ; Untyped                 ;
; C9_LOW                        ; 0                 ; Untyped                 ;
; C0_INITIAL                    ; 0                 ; Untyped                 ;
; C1_INITIAL                    ; 0                 ; Untyped                 ;
; C2_INITIAL                    ; 0                 ; Untyped                 ;
; C3_INITIAL                    ; 0                 ; Untyped                 ;
; C4_INITIAL                    ; 0                 ; Untyped                 ;
; C5_INITIAL                    ; 0                 ; Untyped                 ;
; C6_INITIAL                    ; 0                 ; Untyped                 ;
; C7_INITIAL                    ; 0                 ; Untyped                 ;
; C8_INITIAL                    ; 0                 ; Untyped                 ;
; C9_INITIAL                    ; 0                 ; Untyped                 ;
; C0_MODE                       ; BYPASS            ; Untyped                 ;
; C1_MODE                       ; BYPASS            ; Untyped                 ;
; C2_MODE                       ; BYPASS            ; Untyped                 ;
; C3_MODE                       ; BYPASS            ; Untyped                 ;
; C4_MODE                       ; BYPASS            ; Untyped                 ;
; C5_MODE                       ; BYPASS            ; Untyped                 ;
; C6_MODE                       ; BYPASS            ; Untyped                 ;
; C7_MODE                       ; BYPASS            ; Untyped                 ;
; C8_MODE                       ; BYPASS            ; Untyped                 ;
; C9_MODE                       ; BYPASS            ; Untyped                 ;
; C0_PH                         ; 0                 ; Untyped                 ;
; C1_PH                         ; 0                 ; Untyped                 ;
; C2_PH                         ; 0                 ; Untyped                 ;
; C3_PH                         ; 0                 ; Untyped                 ;
; C4_PH                         ; 0                 ; Untyped                 ;
; C5_PH                         ; 0                 ; Untyped                 ;
; C6_PH                         ; 0                 ; Untyped                 ;
; C7_PH                         ; 0                 ; Untyped                 ;
; C8_PH                         ; 0                 ; Untyped                 ;
; C9_PH                         ; 0                 ; Untyped                 ;
; L0_HIGH                       ; 1                 ; Untyped                 ;
; L1_HIGH                       ; 1                 ; Untyped                 ;
; G0_HIGH                       ; 1                 ; Untyped                 ;
; G1_HIGH                       ; 1                 ; Untyped                 ;
; G2_HIGH                       ; 1                 ; Untyped                 ;
; G3_HIGH                       ; 1                 ; Untyped                 ;
; E0_HIGH                       ; 1                 ; Untyped                 ;
; E1_HIGH                       ; 1                 ; Untyped                 ;
; E2_HIGH                       ; 1                 ; Untyped                 ;
; E3_HIGH                       ; 1                 ; Untyped                 ;
; L0_LOW                        ; 1                 ; Untyped                 ;
; L1_LOW                        ; 1                 ; Untyped                 ;
; G0_LOW                        ; 1                 ; Untyped                 ;
; G1_LOW                        ; 1                 ; Untyped                 ;
; G2_LOW                        ; 1                 ; Untyped                 ;
; G3_LOW                        ; 1                 ; Untyped                 ;
; E0_LOW                        ; 1                 ; Untyped                 ;
; E1_LOW                        ; 1                 ; Untyped                 ;
; E2_LOW                        ; 1                 ; Untyped                 ;
; E3_LOW                        ; 1                 ; Untyped                 ;
; L0_INITIAL                    ; 1                 ; Untyped                 ;
; L1_INITIAL                    ; 1                 ; Untyped                 ;
; G0_INITIAL                    ; 1                 ; Untyped                 ;
; G1_INITIAL                    ; 1                 ; Untyped                 ;
; G2_INITIAL                    ; 1                 ; Untyped                 ;
; G3_INITIAL                    ; 1                 ; Untyped                 ;
; E0_INITIAL                    ; 1                 ; Untyped                 ;
; E1_INITIAL                    ; 1                 ; Untyped                 ;
; E2_INITIAL                    ; 1                 ; Untyped                 ;
; E3_INITIAL                    ; 1                 ; Untyped                 ;
; L0_MODE                       ; BYPASS            ; Untyped                 ;
; L1_MODE                       ; BYPASS            ; Untyped                 ;
; G0_MODE                       ; BYPASS            ; Untyped                 ;
; G1_MODE                       ; BYPASS            ; Untyped                 ;
; G2_MODE                       ; BYPASS            ; Untyped                 ;
; G3_MODE                       ; BYPASS            ; Untyped                 ;
; E0_MODE                       ; BYPASS            ; Untyped                 ;
; E1_MODE                       ; BYPASS            ; Untyped                 ;
; E2_MODE                       ; BYPASS            ; Untyped                 ;
; E3_MODE                       ; BYPASS            ; Untyped                 ;
; L0_PH                         ; 0                 ; Untyped                 ;
; L1_PH                         ; 0                 ; Untyped                 ;
; G0_PH                         ; 0                 ; Untyped                 ;
; G1_PH                         ; 0                 ; Untyped                 ;
; G2_PH                         ; 0                 ; Untyped                 ;
; G3_PH                         ; 0                 ; Untyped                 ;
; E0_PH                         ; 0                 ; Untyped                 ;
; E1_PH                         ; 0                 ; Untyped                 ;
; E2_PH                         ; 0                 ; Untyped                 ;
; E3_PH                         ; 0                 ; Untyped                 ;
; M_PH                          ; 0                 ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                 ;
; CLK0_COUNTER                  ; G0                ; Untyped                 ;
; CLK1_COUNTER                  ; G0                ; Untyped                 ;
; CLK2_COUNTER                  ; G0                ; Untyped                 ;
; CLK3_COUNTER                  ; G0                ; Untyped                 ;
; CLK4_COUNTER                  ; G0                ; Untyped                 ;
; CLK5_COUNTER                  ; G0                ; Untyped                 ;
; CLK6_COUNTER                  ; E0                ; Untyped                 ;
; CLK7_COUNTER                  ; E1                ; Untyped                 ;
; CLK8_COUNTER                  ; E2                ; Untyped                 ;
; CLK9_COUNTER                  ; E3                ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                 ;
; M_TIME_DELAY                  ; 0                 ; Untyped                 ;
; N_TIME_DELAY                  ; 0                 ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                 ;
; VCO_POST_SCALE                ; 0                 ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                 ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                 ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                 ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                 ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                 ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE          ;
+-------------------------------+-------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: software_control_interface:b2 ;
+----------------+----------+------------------------------------------------+
; Parameter Name ; Value    ; Type                                           ;
+----------------+----------+------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                 ;
; I2C_Freq       ; 100000   ; Signed Integer                                 ;
; LUT_SIZE       ; 2        ; Signed Integer                                 ;
; Dummy_DATA     ; 0        ; Signed Integer                                 ;
; REG_REST       ; 1        ; Signed Integer                                 ;
; SET_LIN_L      ; 2        ; Signed Integer                                 ;
; SET_LIN_R      ; 3        ; Signed Integer                                 ;
; SET_HEAD_L     ; 0        ; Signed Integer                                 ;
; SET_HEAD_R     ; 1        ; Signed Integer                                 ;
; A_PATH_CTRL    ; 6        ; Signed Integer                                 ;
; D_PATH_CTRL    ; 7        ; Signed Integer                                 ;
; POWER_ON       ; 8        ; Signed Integer                                 ;
; SET_FORMAT     ; 9        ; Signed Integer                                 ;
; SAMPLE_CTRL    ; 10       ; Signed Integer                                 ;
; SET_ACTIVE     ; 11       ; Signed Integer                                 ;
+----------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:b4 ;
+-----------------+----------+--------------------------------+
; Parameter Name  ; Value    ; Type                           ;
+-----------------+----------+--------------------------------+
; REF_CLK         ; 18432000 ; Signed Integer                 ;
; SAMPLE_RATE     ; 48000    ; Signed Integer                 ;
; DATA_WIDTH      ; 16       ; Signed Integer                 ;
; CHANNEL_NUM     ; 2        ; Signed Integer                 ;
; SIN_SAMPLE_DATA ; 48       ; Signed Integer                 ;
; SIN_SANPLE      ; 0        ; Signed Integer                 ;
+-----------------+----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ranging_module:range|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_cem ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                   ;
+-------------------------------+--------------------------------+
; Name                          ; Value                          ;
+-------------------------------+--------------------------------+
; Number of entity instances    ; 1                              ;
; Entity Instance               ; PLL:b1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                         ;
;     -- PLL_TYPE               ; AUTO                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                              ;
;     -- VCO_MULTIPLY_BY        ; 0                              ;
;     -- VCO_DIVIDE_BY          ; 0                              ;
+-------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_codec:b4|wave_gen_sin:b1"                                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; clk  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_codec:b4"                                                                                                                              ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; sound ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "software_control_interface:b2|I2C_Controller:u0"                                                                                                   ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "software_control_interface:b2"                                                                                                                    ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset_flag ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "button:btn"                                                                                ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; btn_pressed ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL:b1"                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c0   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd:decoder|add3_ge5:A22"                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; a[3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd:decoder|add3_ge5:A10" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; w[3] ; Input ; Info     ; Stuck at GND                   ;
+------+-------+----------+--------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd:decoder|add3_ge5:A4" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; w[3] ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd:decoder|add3_ge5:A1" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; w[3] ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "bin2bcd:decoder" ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; B[13..12] ; Input ; Info     ; Stuck at GND ;
+-----------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ranging_module:range"                                                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; flag              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; period_cnt_output ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Jun 13 22:08:20 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main
Info: Found 1 design units, including 1 entities, in source file hex_7seg.v
    Info: Found entity 1: hex_7seg
Info: Found 1 design units, including 1 entities, in source file add3_ge5.v
    Info: Found entity 1: add3_ge5
Info: Found 1 design units, including 1 entities, in source file button.v
    Info: Found entity 1: button
Info: Found 1 design units, including 1 entities, in source file bin2bcd.v
    Info: Found entity 1: bin2bcd
Info: Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info: Found entity 1: I2C_Controller
Info: Found 1 design units, including 1 entities, in source file wave_gen_sin.v
    Info: Found entity 1: wave_gen_sin
Warning (10275): Verilog HDL Module Instantiation warning at main.v(182): ignored dangling comma in List of Port Connections
Info: Found 1 design units, including 1 entities, in source file main.v
    Info: Found entity 1: main
Info: Found 1 design units, including 1 entities, in source file software_control_interface.v
    Info: Found entity 1: software_control_interface
Info: Found 1 design units, including 1 entities, in source file ranging_module.v
    Info: Found entity 1: ranging_module
Info: Found 1 design units, including 1 entities, in source file pll.v
    Info: Found entity 1: PLL
Info: Found 1 design units, including 1 entities, in source file generate_sound.v
    Info: Found entity 1: generate_sound
Info: Found 1 design units, including 1 entities, in source file audio_codec.v
    Info: Found entity 1: audio_codec
Warning (10236): Verilog HDL Implicit Net warning at main.v(30): created implicit net for "echo"
Warning (10236): Verilog HDL Implicit Net warning at main.v(38): created implicit net for "reset"
Warning (10236): Verilog HDL Implicit Net warning at main.v(40): created implicit net for "trigger"
Warning (10236): Verilog HDL Implicit Net warning at main.v(86): created implicit net for "AUD_CTRL_CLK"
Warning (10236): Verilog HDL Implicit Net warning at generate_sound.v(102): created implicit net for "sound_code"
Info: Elaborating entity "main" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at main.v(160): object "sound_clock" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at main.v(93): truncated value with size 32 to match size of target (8)
Warning (10034): Output port "GPIO_1[35..1]" at main.v(10) has no driver
Warning (10034): Output port "LEDG[7]" at main.v(13) has no driver
Warning (10034): Output port "LEDR" at main.v(14) has no driver
Info: Elaborating entity "ranging_module" for hierarchy "ranging_module:range"
Warning (10230): Verilog HDL assignment warning at ranging_module.v(25): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at ranging_module.v(55): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at ranging_module.v(71): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at ranging_module.v(86): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at ranging_module.v(87): truncated value with size 32 to match size of target (1)
Info: Elaborating entity "bin2bcd" for hierarchy "bin2bcd:decoder"
Info: Elaborating entity "add3_ge5" for hierarchy "bin2bcd:decoder|add3_ge5:A1"
Info: Elaborating entity "hex_7seg" for hierarchy "hex_7seg:decoder2"
Info: Elaborating entity "PLL" for hierarchy "PLL:b1"
Info: Elaborating entity "altpll" for hierarchy "PLL:b1|altpll:altpll_component"
Warning: Variable or input pin "configupdate" is defined but never used
Info: Elaborated megafunction instantiation "PLL:b1|altpll:altpll_component"
Info: Instantiated megafunction "PLL:b1|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "15"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "14"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "3"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "2"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "37037"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
Info: Elaborating entity "button" for hierarchy "button:btn"
Info: Elaborating entity "software_control_interface" for hierarchy "software_control_interface:b2"
Warning (10230): Verilog HDL assignment warning at software_control_interface.v(47): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at software_control_interface.v(90): truncated value with size 32 to match size of target (4)
Warning (10270): Verilog HDL Case Statement warning at software_control_interface.v(101): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at software_control_interface.v(101): inferring latch(es) for variable "LUT_DATA", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "LUT_DATA[0]" at software_control_interface.v(101)
Info (10041): Inferred latch for "LUT_DATA[1]" at software_control_interface.v(101)
Info (10041): Inferred latch for "LUT_DATA[2]" at software_control_interface.v(101)
Info (10041): Inferred latch for "LUT_DATA[3]" at software_control_interface.v(101)
Info (10041): Inferred latch for "LUT_DATA[4]" at software_control_interface.v(101)
Info (10041): Inferred latch for "LUT_DATA[5]" at software_control_interface.v(101)
Info (10041): Inferred latch for "LUT_DATA[6]" at software_control_interface.v(101)
Info (10041): Inferred latch for "LUT_DATA[7]" at software_control_interface.v(101)
Info (10041): Inferred latch for "LUT_DATA[8]" at software_control_interface.v(101)
Info (10041): Inferred latch for "LUT_DATA[9]" at software_control_interface.v(101)
Info (10041): Inferred latch for "LUT_DATA[10]" at software_control_interface.v(101)
Info (10041): Inferred latch for "LUT_DATA[11]" at software_control_interface.v(101)
Info (10041): Inferred latch for "LUT_DATA[12]" at software_control_interface.v(101)
Info (10041): Inferred latch for "LUT_DATA[13]" at software_control_interface.v(101)
Info (10041): Inferred latch for "LUT_DATA[14]" at software_control_interface.v(101)
Info (10041): Inferred latch for "LUT_DATA[15]" at software_control_interface.v(101)
Info: Elaborating entity "I2C_Controller" for hierarchy "software_control_interface:b2|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)
Info: Elaborating entity "audio_codec" for hierarchy "audio_codec:b4"
Warning (10230): Verilog HDL assignment warning at audio_codec.v(36): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at audio_codec.v(45): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at audio_codec.v(51): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at audio_codec.v(57): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at audio_codec.v(66): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at audio_codec.v(78): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at audio_codec.v(81): truncated value with size 9 to match size of target (8)
Info: Elaborating entity "wave_gen_sin" for hierarchy "audio_codec:b4|wave_gen_sin:b1"
Warning (10270): Verilog HDL Case Statement warning at wave_gen_sin.v(9): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at wave_gen_sin.v(8): inferring latch(es) for variable "music", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "music[0]" at wave_gen_sin.v(8)
Info (10041): Inferred latch for "music[1]" at wave_gen_sin.v(8)
Info (10041): Inferred latch for "music[2]" at wave_gen_sin.v(8)
Info (10041): Inferred latch for "music[3]" at wave_gen_sin.v(8)
Info (10041): Inferred latch for "music[4]" at wave_gen_sin.v(8)
Info (10041): Inferred latch for "music[5]" at wave_gen_sin.v(8)
Info (10041): Inferred latch for "music[6]" at wave_gen_sin.v(8)
Info (10041): Inferred latch for "music[7]" at wave_gen_sin.v(8)
Info (10041): Inferred latch for "music[8]" at wave_gen_sin.v(8)
Info (10041): Inferred latch for "music[9]" at wave_gen_sin.v(8)
Info (10041): Inferred latch for "music[10]" at wave_gen_sin.v(8)
Info (10041): Inferred latch for "music[11]" at wave_gen_sin.v(8)
Info (10041): Inferred latch for "music[12]" at wave_gen_sin.v(8)
Info (10041): Inferred latch for "music[13]" at wave_gen_sin.v(8)
Info (10041): Inferred latch for "music[14]" at wave_gen_sin.v(8)
Info (10041): Inferred latch for "music[15]" at wave_gen_sin.v(8)
Info: Inferred 1 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ranging_module:range|Div0"
Info: Elaborated megafunction instantiation "ranging_module:range|lpm_divide:Div0"
Info: Instantiated megafunction "ranging_module:range|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "12"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_cem.tdf
    Info: Found entity 1: lpm_divide_cem
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info: Found entity 1: sign_div_unsign_mlh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_e2f.tdf
    Info: Found entity 1: alt_u_div_e2f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Warning: Ignored assignment(s) for "CLOCK_27[0]" because "CLOCK_27" is not a bus or array
Warning: Ignored assignment(s) for "CLOCK_27[1]" because "CLOCK_27" is not a bus or array
Warning: 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: The following nodes have both tri-state and non-tri-state drivers
    Warning: Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver.
Warning: Removed fan-outs from the following always-disabled I/O buffers
    Warning: Removed fan-out from the always-disabled I/O buffer "I2C_SDAT" to the node "I2C_SDAT"
Info: Duplicate LATCH primitives merged into single LATCH primitive
    Info: Duplicate LATCH primitive "audio_codec:b4|wave_gen_sin:b1|music[15]" merged with LATCH primitive "audio_codec:b4|wave_gen_sin:b1|music[13]"
    Info: Duplicate LATCH primitive "audio_codec:b4|wave_gen_sin:b1|music[14]" merged with LATCH primitive "audio_codec:b4|wave_gen_sin:b1|music[13]"
    Info: Duplicate LATCH primitive "audio_codec:b4|wave_gen_sin:b1|music[12]" merged with LATCH primitive "audio_codec:b4|wave_gen_sin:b1|music[13]"
    Info: Duplicate LATCH primitive "audio_codec:b4|wave_gen_sin:b1|music[11]" merged with LATCH primitive "audio_codec:b4|wave_gen_sin:b1|music[13]"
    Info: Duplicate LATCH primitive "audio_codec:b4|wave_gen_sin:b1|music[10]" merged with LATCH primitive "audio_codec:b4|wave_gen_sin:b1|music[13]"
    Info: Duplicate LATCH primitive "software_control_interface:b2|LUT_DATA[5]" merged with LATCH primitive "software_control_interface:b2|LUT_DATA[2]"
    Info: Duplicate LATCH primitive "software_control_interface:b2|LUT_DATA[0]" merged with LATCH primitive "software_control_interface:b2|LUT_DATA[3]"
    Info: Duplicate LATCH primitive "software_control_interface:b2|LUT_DATA[1]" merged with LATCH primitive "software_control_interface:b2|LUT_DATA[4]"
Warning: Latch audio_codec:b4|wave_gen_sin:b1|music[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal audio_codec:b4|ramp[12]
Warning: Latch audio_codec:b4|wave_gen_sin:b1|music[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal audio_codec:b4|ramp[12]
Warning: Latch audio_codec:b4|wave_gen_sin:b1|music[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal audio_codec:b4|ramp[12]
Warning: Latch audio_codec:b4|wave_gen_sin:b1|music[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal audio_codec:b4|ramp[12]
Warning: Latch audio_codec:b4|wave_gen_sin:b1|music[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal audio_codec:b4|ramp[13]
Warning: Latch audio_codec:b4|wave_gen_sin:b1|music[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal audio_codec:b4|ramp[12]
Warning: Latch audio_codec:b4|wave_gen_sin:b1|music[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal audio_codec:b4|ramp[13]
Warning: Latch audio_codec:b4|wave_gen_sin:b1|music[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal audio_codec:b4|ramp[12]
Warning: Latch audio_codec:b4|wave_gen_sin:b1|music[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal audio_codec:b4|ramp[13]
Warning: Latch audio_codec:b4|wave_gen_sin:b1|music[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal audio_codec:b4|ramp[13]
Warning: Latch audio_codec:b4|wave_gen_sin:b1|music[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal audio_codec:b4|ramp[13]
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "AUD_BCLK~synth"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "GPIO_1[1]" is stuck at GND
    Warning (13410): Pin "GPIO_1[2]" is stuck at GND
    Warning (13410): Pin "GPIO_1[3]" is stuck at GND
    Warning (13410): Pin "GPIO_1[4]" is stuck at GND
    Warning (13410): Pin "GPIO_1[5]" is stuck at GND
    Warning (13410): Pin "GPIO_1[6]" is stuck at GND
    Warning (13410): Pin "GPIO_1[7]" is stuck at GND
    Warning (13410): Pin "GPIO_1[8]" is stuck at GND
    Warning (13410): Pin "GPIO_1[9]" is stuck at GND
    Warning (13410): Pin "GPIO_1[10]" is stuck at GND
    Warning (13410): Pin "GPIO_1[11]" is stuck at GND
    Warning (13410): Pin "GPIO_1[12]" is stuck at GND
    Warning (13410): Pin "GPIO_1[13]" is stuck at GND
    Warning (13410): Pin "GPIO_1[14]" is stuck at GND
    Warning (13410): Pin "GPIO_1[15]" is stuck at GND
    Warning (13410): Pin "GPIO_1[16]" is stuck at GND
    Warning (13410): Pin "GPIO_1[17]" is stuck at GND
    Warning (13410): Pin "GPIO_1[18]" is stuck at GND
    Warning (13410): Pin "GPIO_1[19]" is stuck at GND
    Warning (13410): Pin "GPIO_1[20]" is stuck at GND
    Warning (13410): Pin "GPIO_1[21]" is stuck at GND
    Warning (13410): Pin "GPIO_1[22]" is stuck at GND
    Warning (13410): Pin "GPIO_1[23]" is stuck at GND
    Warning (13410): Pin "GPIO_1[24]" is stuck at GND
    Warning (13410): Pin "GPIO_1[25]" is stuck at GND
    Warning (13410): Pin "GPIO_1[26]" is stuck at GND
    Warning (13410): Pin "GPIO_1[27]" is stuck at GND
    Warning (13410): Pin "GPIO_1[28]" is stuck at GND
    Warning (13410): Pin "GPIO_1[29]" is stuck at GND
    Warning (13410): Pin "GPIO_1[30]" is stuck at GND
    Warning (13410): Pin "GPIO_1[31]" is stuck at GND
    Warning (13410): Pin "GPIO_1[32]" is stuck at GND
    Warning (13410): Pin "GPIO_1[33]" is stuck at GND
    Warning (13410): Pin "GPIO_1[34]" is stuck at GND
    Warning (13410): Pin "GPIO_1[35]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below.
    Info: Register "ranging_module:range|distance_output[0]" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/Users/Alexander/Desktop/Course_v4/main.map.smsg
Warning: Design contains 50 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "GPIO_0[1]"
    Warning (15610): No output dependent on input pin "GPIO_0[2]"
    Warning (15610): No output dependent on input pin "GPIO_0[3]"
    Warning (15610): No output dependent on input pin "GPIO_0[4]"
    Warning (15610): No output dependent on input pin "GPIO_0[5]"
    Warning (15610): No output dependent on input pin "GPIO_0[6]"
    Warning (15610): No output dependent on input pin "GPIO_0[7]"
    Warning (15610): No output dependent on input pin "GPIO_0[8]"
    Warning (15610): No output dependent on input pin "GPIO_0[9]"
    Warning (15610): No output dependent on input pin "GPIO_0[10]"
    Warning (15610): No output dependent on input pin "GPIO_0[11]"
    Warning (15610): No output dependent on input pin "GPIO_0[12]"
    Warning (15610): No output dependent on input pin "GPIO_0[13]"
    Warning (15610): No output dependent on input pin "GPIO_0[14]"
    Warning (15610): No output dependent on input pin "GPIO_0[15]"
    Warning (15610): No output dependent on input pin "GPIO_0[16]"
    Warning (15610): No output dependent on input pin "GPIO_0[17]"
    Warning (15610): No output dependent on input pin "GPIO_0[18]"
    Warning (15610): No output dependent on input pin "GPIO_0[19]"
    Warning (15610): No output dependent on input pin "GPIO_0[20]"
    Warning (15610): No output dependent on input pin "GPIO_0[21]"
    Warning (15610): No output dependent on input pin "GPIO_0[22]"
    Warning (15610): No output dependent on input pin "GPIO_0[23]"
    Warning (15610): No output dependent on input pin "GPIO_0[24]"
    Warning (15610): No output dependent on input pin "GPIO_0[25]"
    Warning (15610): No output dependent on input pin "GPIO_0[26]"
    Warning (15610): No output dependent on input pin "GPIO_0[27]"
    Warning (15610): No output dependent on input pin "GPIO_0[28]"
    Warning (15610): No output dependent on input pin "GPIO_0[29]"
    Warning (15610): No output dependent on input pin "GPIO_0[30]"
    Warning (15610): No output dependent on input pin "GPIO_0[31]"
    Warning (15610): No output dependent on input pin "GPIO_0[32]"
    Warning (15610): No output dependent on input pin "GPIO_0[33]"
    Warning (15610): No output dependent on input pin "GPIO_0[34]"
    Warning (15610): No output dependent on input pin "GPIO_0[35]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
Info: Implemented 798 device resources after synthesis - the final resource count might be different
    Info: Implemented 53 input pins
    Info: Implemented 87 output pins
    Info: Implemented 2 bidirectional pins
    Info: Implemented 655 logic cells
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 169 warnings
    Info: Peak virtual memory: 243 megabytes
    Info: Processing ended: Mon Jun 13 22:08:25 2016
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Alexander/Desktop/Course_v4/main.map.smsg.


