# vsim -c -do "run -all;exit;" tb 
# Start time: 10:17:29 on Aug 08,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.testbench_sv_unit(fast)
# Loading work.tb(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_if(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test backdoor_test...
# UVM_INFO reg_seq.sv(11) @ 0: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] ====== CNTRL ======
# UVM_ERROR: Unable to deposit value into 'tb.DUT.cntrl'
#  Either the path is incorrect, or you may not have PLI/ACC visibility to that object.
# UVM_INFO reg_seq.sv(15) @ 0: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] POKE-->CNTRL:Write -> Desired: f Mirrored: f
# -----------------------------------------------
# UVM_ERROR: Unable to read value from 'tb.DUT.cntrl'
#  Either the path is incorrect, or you may not have PLI/ACC visibility to that object.
# UVM_INFO reg_seq.sv(20) @ 0: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] AFTER PEEK CNTRL--->Desired: 0 Mirrored: 0
# UVM_INFO reg_seq.sv(22) @ 0: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] ====== REG1 ======
# UVM_ERROR: Unable to deposit value into 'tb.DUT.reg1'
#  Either the path is incorrect, or you may not have PLI/ACC visibility to that object.
# UVM_INFO reg_seq.sv(26) @ 0: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] POKE-->REG1:Write -> Desired: f Mirrored: f
# -----------------------------------------------
# UVM_ERROR: Unable to read value from 'tb.DUT.reg1'
#  Either the path is incorrect, or you may not have PLI/ACC visibility to that object.
# UVM_INFO reg_seq.sv(31) @ 0: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] AFTER PEEK REG1--->Desired: 0 Mirrored: 0
# UVM_INFO reg_seq.sv(33) @ 0: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] ====== REG2 ======
# UVM_ERROR: Unable to deposit value into 'tb.DUT.reg2'
#  Either the path is incorrect, or you may not have PLI/ACC visibility to that object.
# UVM_INFO reg_seq.sv(37) @ 0: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] POKE-->REG2:Write -> Desired: f Mirrored: f
# -----------------------------------------------
# UVM_ERROR: Unable to read value from 'tb.DUT.reg2'
#  Either the path is incorrect, or you may not have PLI/ACC visibility to that object.
# UVM_INFO reg_seq.sv(42) @ 0: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] AFTER PEEK REG2--->Desired: 0 Mirrored: 0
# UVM_INFO reg_seq.sv(44) @ 0: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] ====== REG 3 ======
# UVM_ERROR: Unable to deposit value into 'tb.DUT.reg3'
#  Either the path is incorrect, or you may not have PLI/ACC visibility to that object.
# UVM_INFO reg_seq.sv(48) @ 0: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] POKE-->REG3:Write -> Desired: f Mirrored: f
# -----------------------------------------------
# UVM_ERROR: Unable to read value from 'tb.DUT.reg3'
#  Either the path is incorrect, or you may not have PLI/ACC visibility to that object.
# UVM_INFO reg_seq.sv(53) @ 0: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] AFTER PEEK REG3--->Desired: 0 Mirrored: 0
# UVM_INFO reg_seq.sv(55) @ 0: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] ====== REG4 ======
# UVM_ERROR: Unable to deposit value into 'tb.DUT.reg4'
#  Either the path is incorrect, or you may not have PLI/ACC visibility to that object.
# UVM_INFO reg_seq.sv(59) @ 0: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] POKE-->REG4:Write -> Desired: f Mirrored: f
# -----------------------------------------------
# UVM_ERROR: Unable to read value from 'tb.DUT.reg4'
#  Either the path is incorrect, or you may not have PLI/ACC visibility to that object.
# UVM_INFO reg_seq.sv(64) @ 0: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] AFTER PEEK REG4--->Desired: 0 Mirrored: 0
# -------------monitor begin----------
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 20: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO scoreboard.sv(200) @ 20: uvm_test_top.env.scb [SCOREBOARD] ------------------ FINAL SCOREBOARD REPORT ------------------
# UVM_INFO scoreboard.sv(201) @ 20: uvm_test_top.env.scb [SCOREBOARD] Total Matches   : 0
# UVM_INFO scoreboard.sv(202) @ 20: uvm_test_top.env.scb [SCOREBOARD] Total Mismatches: 0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   22
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     3
# [SEQ]    15
# [TEST_DONE]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 20 ns  Iteration: 53  Instance: /tb
# End time: 10:17:33 on Aug 08,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
