Running: /opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "/media/sf_SharedWork/mmips/workspace/testbench_isim_beh.exe" -prj "/media/sf_SharedWork/mmips/workspace/testbench_beh.prj" "work.testbench" "work.glbl" 
ISim P.28xd (signature 0x54af6ca1)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/media/sf_SharedWork/mmips/workspace/../verilog/signextend.v" into library work
Analyzing Verilog file "/media/sf_SharedWork/mmips/workspace/../verilog/shift.v" into library work
Analyzing Verilog file "/media/sf_SharedWork/mmips/workspace/../verilog/register.v" into library work
Analyzing Verilog file "/media/sf_SharedWork/mmips/workspace/../verilog/regfile16.v" into library work
Analyzing Verilog file "/media/sf_SharedWork/mmips/workspace/../verilog/mux.v" into library work
Analyzing Verilog file "/media/sf_SharedWork/mmips/workspace/../verilog/memdev.v" into library work
Analyzing Verilog file "/media/sf_SharedWork/mmips/workspace/../verilog/imm2word.v" into library work
Analyzing Verilog file "/media/sf_SharedWork/mmips/workspace/../verilog/hazard_ctrl.v" into library work
Analyzing Verilog file "/media/sf_SharedWork/mmips/workspace/../verilog/hazard.v" into library work
Analyzing Verilog file "/media/sf_SharedWork/mmips/workspace/../verilog/decoder.v" into library work
Analyzing Verilog file "/media/sf_SharedWork/mmips/workspace/../verilog/ctrl.v" into library work
Analyzing Verilog file "/media/sf_SharedWork/mmips/workspace/../verilog/branch_ctrl.v" into library work
Analyzing Verilog file "/media/sf_SharedWork/mmips/workspace/../verilog/aluctrl.v" into library work
Analyzing Verilog file "/media/sf_SharedWork/mmips/workspace/../verilog/alu.v" into library work
Analyzing Verilog file "/media/sf_SharedWork/mmips/workspace/../verilog/add.v" into library work
Analyzing Verilog file "/media/sf_SharedWork/mmips/workspace/../verilog/rom.v" into library work
Analyzing Verilog file "/media/sf_SharedWork/mmips/workspace/../verilog/ram.v" into library work
Analyzing Verilog file "/media/sf_SharedWork/mmips/workspace/../verilog/mmips.v" into library work
Analyzing Verilog file "/media/sf_SharedWork/mmips/workspace/../verilog/mMIPS_sim.v" into library work
Analyzing Verilog file "/media/sf_SharedWork/mmips/workspace/../verilog/testbench.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/media/sf_SharedWork/mmips/workspace/../verilog/testbench.v" Line 33: Port dev_dout is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 227980 KB
Fuse CPU Usage: 6270 ms
Compiling module MUX2
Compiling module MUX3
Compiling module MUX3(WIDTH=5)
Compiling module MUX4
Compiling module DECODER
Compiling module CTRL
Compiling module SHIFTLEFT
Compiling module SIGNEXTEND_BYTE
Compiling module IMM2WORD
Compiling module ALUCTRL
Compiling module ALU
Compiling module REGFILE16
Compiling module ADD
Compiling module BRANCH_CTRL
Compiling module HAZARD_CTRL
Compiling module HAZARD
Compiling module REGISTER
Compiling module REGISTER(WIDTH=5)
Compiling module REGISTER(WIDTH=6)
Compiling module REGISTER(WIDTH=1)
Compiling module REGISTER(WIDTH=2)
Compiling module MEMDEV
Compiling module mMIPS
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module ram
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module rom(ROM_BRAM=48)
Compiling module mMIPS_sim
Compiling module testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 140 Verilog Units
Built simulation executable /media/sf_SharedWork/mmips/workspace/testbench_isim_beh.exe
Fuse Memory Usage: 810368 KB
Fuse CPU Usage: 24880 ms
GCC CPU Usage: 1750 ms
