{"tags": ["VHDL"], "context": "\u53c2\u8003: VHDL\u306b\u3088\u308bFPGA\u8a2d\u8a08 & \u30c7\u30d0\u30c3\u30b0 by \u677e\u6751\u8b19 & \u5742\u5dfb \u4f73\u58fd\u7f8e\nhttp://www.edaplayground.com/x/diW\n\n\u5185\u5bb9\n\u30c7\u30d0\u30c3\u30b0\u30b3\u30f3\u30bd\u30fc\u30eb\u306b\u4efb\u610f\u306e\u6587\u5b57\u5217\u3092\u51fa\u529b\u3059\u308b\n\u4f7f\u3046\u306e\u306f\u4ee5\u4e0b\u306e\uff12\u70b9\u3002\n\nwrite()\nwriteline()\n\n\u4e0a\u8a18\u3092\u4f7f\u3046\u306b\u306f\u30c6\u30b9\u30c8\u30d9\u30f3\u30c1\u3067\u306f\u4ee5\u4e0b\u304c\u5fc5\u8981\u306b\u306a\u308b\u3088\u3046\u3060\u3002\nuse IEEE.std_logic_textio.all;\nlibrary STD;\nuse STD.textio.all;\n\n\ncode\nhttp://www.edaplayground.com/x/diW\n\ndesign.vhd\nlibrary IEEE;\nuse IEEE.std_logic_1164.all;\n\nentity CLOCK is\nport ( CLK: in std_logic;\n       Q : out std_logic);\nend CLOCK;\n\narchitecture RTL of CLOCK is\n    signal FLIP : std_logic := '0';\nbegin\n  Q <= FLIP;\n  process(CLK)\n  begin\n    if (CLK'event and CLK = '1') then\n      if (FLIP = '0') then\n        FLIP <= '1';\n      else\n        FLIP <= '0';\n      end if;\n    end if;\n  end process;\nend;\n\n\n\ntestbench.vhd\nlibrary IEEE;\nuse IEEE.std_logic_1164.all;\n-- for write(), writeline()\nuse IEEE.std_logic_textio.all;\nlibrary STD;\nuse STD.textio.all;\n\nentity testbench is\nend testbench;\n\narchitecture SIM of testbench is\n    signal I_CLK : std_logic := '1';\n    signal I_Q : std_logic := '0';\ncomponent CLOCK\n    port ( CLK: in std_logic;\n       Q : out std_logic);\nend component;\n\nbegin\n    process begin\n        I_CLK <= '1';\n        wait for 10 ns;\n        I_CLK <= '0';\n        wait for 10 ns;\n    end process;\n\n    process \n        variable lout : line;\n    begin\n        wait for 100 ns;\n\n        -- output to debug console\n        write(lout, string'(\"testline\"));\n        writeline(output, lout);\n\n        -- to end the testbench\n        assert false\n        report \"end.\" severity FAILURE;\n    end process;\n\n    U1: CLOCK port map(CLK => I_CLK, Q => I_Q);\nend SIM;\n\n\ntestline\u3068\u3044\u3046\u6587\u5b57\u5217\u3092\u51fa\u529b\u3059\u308b\u3002\nline\u578b\u306elout\u306bwrite()\u3067\u66f8\u304d\u51fa\u3057\u3066\u304b\u3089\u3001\u305d\u308c\u3092output\u306bwriteline()\u3067\u66f8\u304f\u3001\u3068\u3044\u3046\u6d41\u308c\u3002\n\n\u7d50\u679c\nEDA Playground\u3067\u306f\u4ee5\u4e0b\u306e\u3088\u3046\u306a\u51fa\u529b\u3068\u306a\u3063\u305f\u3002\n# KERNEL:\u306e\u884c\u304c\u5bfe\u5fdc\u3059\u308b\u51fa\u529b\u3002\n# KERNEL: testline\n# EXECUTION:: FAILURE: end.\n# EXECUTION:: Time: 100 ns,  Iteration: 0,  Instance: /testbench,  Process: line__27.\n# KERNEL: Stopped at time 100 ns + 0.\nexit\n# VSIM: Simulation has finished.\n\n\u53c2\u8003: VHDL\u306b\u3088\u308bFPGA\u8a2d\u8a08 & \u30c7\u30d0\u30c3\u30b0 by \u677e\u6751\u8b19 & \u5742\u5dfb \u4f73\u58fd\u7f8e\n\nhttp://www.edaplayground.com/x/diW\n\n## \u5185\u5bb9\n\u30c7\u30d0\u30c3\u30b0\u30b3\u30f3\u30bd\u30fc\u30eb\u306b\u4efb\u610f\u306e\u6587\u5b57\u5217\u3092\u51fa\u529b\u3059\u308b\n\n\u4f7f\u3046\u306e\u306f\u4ee5\u4e0b\u306e\uff12\u70b9\u3002\n\n- write()\n- writeline()\n\n\u4e0a\u8a18\u3092\u4f7f\u3046\u306b\u306f\u30c6\u30b9\u30c8\u30d9\u30f3\u30c1\u3067\u306f\u4ee5\u4e0b\u304c\u5fc5\u8981\u306b\u306a\u308b\u3088\u3046\u3060\u3002\n\n```\nuse IEEE.std_logic_textio.all;\nlibrary STD;\nuse STD.textio.all;\n```\n\n## code\n\nhttp://www.edaplayground.com/x/diW\n\n```design.vhd\nlibrary IEEE;\nuse IEEE.std_logic_1164.all;\n\nentity CLOCK is\nport ( CLK: in std_logic;\n       Q : out std_logic);\nend CLOCK;\n\narchitecture RTL of CLOCK is\n    signal FLIP : std_logic := '0';\nbegin\n  Q <= FLIP;\n  process(CLK)\n  begin\n    if (CLK'event and CLK = '1') then\n      if (FLIP = '0') then\n        FLIP <= '1';\n   \t  else\n        FLIP <= '0';\n      end if;\n    end if;\n  end process;\nend;\n```\n\n```testbench.vhd\nlibrary IEEE;\nuse IEEE.std_logic_1164.all;\n-- for write(), writeline()\nuse IEEE.std_logic_textio.all;\nlibrary STD;\nuse STD.textio.all;\n\nentity testbench is\nend testbench;\n\narchitecture SIM of testbench is\n    signal I_CLK : std_logic := '1';\n    signal I_Q : std_logic := '0';\ncomponent CLOCK\n    port ( CLK: in std_logic;\n       Q : out std_logic);\nend component;\n\nbegin\n\tprocess begin\n        I_CLK <= '1';\n        wait for 10 ns;\n        I_CLK <= '0';\n        wait for 10 ns;\n    end process;\n\n    process \n\t\tvariable lout : line;\n    begin\n        wait for 100 ns;\n\n\t\t-- output to debug console\n        write(lout, string'(\"testline\"));\n        writeline(output, lout);\n        \n        -- to end the testbench\n        assert false\n        report \"end.\" severity FAILURE;\n    end process;\n\n    U1: CLOCK port map(CLK => I_CLK, Q => I_Q);\nend SIM;\n```\n\ntestline\u3068\u3044\u3046\u6587\u5b57\u5217\u3092\u51fa\u529b\u3059\u308b\u3002\nline\u578b\u306elout\u306bwrite()\u3067\u66f8\u304d\u51fa\u3057\u3066\u304b\u3089\u3001\u305d\u308c\u3092output\u306bwriteline()\u3067\u66f8\u304f\u3001\u3068\u3044\u3046\u6d41\u308c\u3002\n\n## \u7d50\u679c\n\nEDA Playground\u3067\u306f\u4ee5\u4e0b\u306e\u3088\u3046\u306a\u51fa\u529b\u3068\u306a\u3063\u305f\u3002\n`# KERNEL:`\u306e\u884c\u304c\u5bfe\u5fdc\u3059\u308b\u51fa\u529b\u3002\n\n```txt:\n# KERNEL: testline\n# EXECUTION:: FAILURE: end.\n# EXECUTION:: Time: 100 ns,  Iteration: 0,  Instance: /testbench,  Process: line__27.\n# KERNEL: Stopped at time 100 ns + 0.\nexit\n# VSIM: Simulation has finished.\n```\n"}