
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (4 5)  (142 533)  (142 533)  routing T_3_33.span4_horz_r_4 <X> T_3_33.lc_trk_g0_4
 (5 5)  (143 533)  (143 533)  routing T_3_33.span4_horz_r_4 <X> T_3_33.lc_trk_g0_4
 (7 5)  (145 533)  (145 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (5 6)  (143 535)  (143 535)  routing T_3_33.span4_horz_r_7 <X> T_3_33.lc_trk_g0_7
 (7 6)  (145 535)  (145 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_7 lc_trk_g0_7
 (8 7)  (146 534)  (146 534)  routing T_3_33.span4_horz_r_7 <X> T_3_33.lc_trk_g0_7
 (16 8)  (130 536)  (130 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (10 10)  (158 539)  (158 539)  routing T_3_33.lc_trk_g0_4 <X> T_3_33.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (161 539)  (161 539)  routing T_3_33.lc_trk_g0_7 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (11 11)  (159 538)  (159 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (160 538)  (160 538)  routing T_3_33.lc_trk_g0_7 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (17 14)  (131 543)  (131 543)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (4 0)  (196 528)  (196 528)  routing T_4_33.span4_horz_r_8 <X> T_4_33.lc_trk_g0_0
 (5 0)  (197 528)  (197 528)  routing T_4_33.span4_horz_r_9 <X> T_4_33.lc_trk_g0_1
 (7 0)  (199 528)  (199 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (200 528)  (200 528)  routing T_4_33.span4_horz_r_9 <X> T_4_33.lc_trk_g0_1
 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (5 1)  (197 529)  (197 529)  routing T_4_33.span4_horz_r_8 <X> T_4_33.lc_trk_g0_0
 (7 1)  (199 529)  (199 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (17 1)  (185 529)  (185 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 2)  (185 531)  (185 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (11 4)  (213 532)  (213 532)  routing T_4_33.lc_trk_g1_0 <X> T_4_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (214 532)  (214 532)  routing T_4_33.lc_trk_g1_5 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (215 532)  (215 532)  routing T_4_33.lc_trk_g1_5 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (185 532)  (185 532)  IOB_0 IO Functioning bit
 (11 5)  (213 533)  (213 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (4 8)  (196 536)  (196 536)  routing T_4_33.span4_horz_r_8 <X> T_4_33.lc_trk_g1_0
 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (5 9)  (197 537)  (197 537)  routing T_4_33.span4_horz_r_8 <X> T_4_33.lc_trk_g1_0
 (7 9)  (199 537)  (199 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (16 9)  (184 537)  (184 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (16 10)  (184 539)  (184 539)  IOB_1 IO Functioning bit
 (11 11)  (213 538)  (213 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (215 538)  (215 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (197 540)  (197 540)  routing T_4_33.span12_vert_5 <X> T_4_33.lc_trk_g1_5
 (7 12)  (199 540)  (199 540)  Enable bit of Mux _local_links/g1_mux_5 => span12_vert_5 lc_trk_g1_5
 (8 12)  (200 540)  (200 540)  routing T_4_33.span12_vert_5 <X> T_4_33.lc_trk_g1_5
 (8 13)  (200 541)  (200 541)  routing T_4_33.span12_vert_5 <X> T_4_33.lc_trk_g1_5
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit
 (17 14)  (185 543)  (185 543)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (17 1)  (239 529)  (239 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 2)  (239 531)  (239 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (10 4)  (266 532)  (266 532)  routing T_5_33.lc_trk_g1_4 <X> T_5_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (267 532)  (267 532)  routing T_5_33.lc_trk_g1_4 <X> T_5_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (268 532)  (268 532)  routing T_5_33.lc_trk_g1_3 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (239 532)  (239 532)  IOB_0 IO Functioning bit
 (11 5)  (267 533)  (267 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g1_3 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (3 9)  (261 537)  (261 537)  IO control bit: BIOUP_IE_0

 (5 10)  (251 539)  (251 539)  routing T_5_33.span12_vert_3 <X> T_5_33.lc_trk_g1_3
 (7 10)  (253 539)  (253 539)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_3 lc_trk_g1_3
 (8 10)  (254 539)  (254 539)  routing T_5_33.span12_vert_3 <X> T_5_33.lc_trk_g1_3
 (8 11)  (254 538)  (254 538)  routing T_5_33.span12_vert_3 <X> T_5_33.lc_trk_g1_3
 (4 12)  (250 540)  (250 540)  routing T_5_33.span4_horz_r_12 <X> T_5_33.lc_trk_g1_4
 (5 13)  (251 541)  (251 541)  routing T_5_33.span4_horz_r_12 <X> T_5_33.lc_trk_g1_4
 (7 13)  (253 541)  (253 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4


IO_Tile_6_33

 (11 0)  (321 528)  (321 528)  routing T_6_33.span4_horz_r_0 <X> T_6_33.span4_horz_l_12
 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (4 1)  (304 529)  (304 529)  routing T_6_33.span4_horz_r_0 <X> T_6_33.lc_trk_g0_0
 (5 1)  (305 529)  (305 529)  routing T_6_33.span4_horz_r_0 <X> T_6_33.lc_trk_g0_0
 (7 1)  (307 529)  (307 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_0 lc_trk_g0_0
 (17 1)  (293 529)  (293 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (11 2)  (321 531)  (321 531)  routing T_6_33.span4_vert_7 <X> T_6_33.span4_horz_l_13
 (12 2)  (322 531)  (322 531)  routing T_6_33.span4_vert_7 <X> T_6_33.span4_horz_l_13
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (11 4)  (321 532)  (321 532)  routing T_6_33.lc_trk_g1_0 <X> T_6_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (322 532)  (322 532)  routing T_6_33.lc_trk_g1_7 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (323 532)  (323 532)  routing T_6_33.lc_trk_g1_7 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (293 532)  (293 532)  IOB_0 IO Functioning bit
 (11 5)  (321 533)  (321 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (322 533)  (322 533)  routing T_6_33.lc_trk_g1_7 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (323 533)  (323 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (4 9)  (304 537)  (304 537)  routing T_6_33.span4_horz_r_0 <X> T_6_33.lc_trk_g1_0
 (5 9)  (305 537)  (305 537)  routing T_6_33.span4_horz_r_0 <X> T_6_33.lc_trk_g1_0
 (7 9)  (307 537)  (307 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_0 lc_trk_g1_0
 (16 9)  (292 537)  (292 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (12 10)  (322 539)  (322 539)  routing T_6_33.lc_trk_g1_4 <X> T_6_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (323 539)  (323 539)  routing T_6_33.lc_trk_g1_4 <X> T_6_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 539)  (292 539)  IOB_1 IO Functioning bit
 (11 11)  (321 538)  (321 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (323 538)  (323 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (321 540)  (321 540)  routing T_6_33.span4_horz_r_3 <X> T_6_33.span4_horz_l_15
 (4 13)  (304 541)  (304 541)  routing T_6_33.span4_horz_r_4 <X> T_6_33.lc_trk_g1_4
 (5 13)  (305 541)  (305 541)  routing T_6_33.span4_horz_r_4 <X> T_6_33.lc_trk_g1_4
 (7 13)  (307 541)  (307 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit
 (6 14)  (306 543)  (306 543)  routing T_6_33.span4_vert_15 <X> T_6_33.lc_trk_g1_7
 (7 14)  (307 543)  (307 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_15 lc_trk_g1_7
 (8 14)  (308 543)  (308 543)  routing T_6_33.span4_vert_15 <X> T_6_33.lc_trk_g1_7
 (17 14)  (293 543)  (293 543)  IOB_1 IO Functioning bit
 (8 15)  (308 542)  (308 542)  routing T_6_33.span4_vert_15 <X> T_6_33.lc_trk_g1_7


IO_Tile_7_33

 (6 0)  (360 528)  (360 528)  routing T_7_33.span4_vert_9 <X> T_7_33.lc_trk_g0_1
 (7 0)  (361 528)  (361 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (362 528)  (362 528)  routing T_7_33.span4_vert_9 <X> T_7_33.lc_trk_g0_1
 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (4 1)  (358 529)  (358 529)  routing T_7_33.span4_horz_r_0 <X> T_7_33.lc_trk_g0_0
 (5 1)  (359 529)  (359 529)  routing T_7_33.span4_horz_r_0 <X> T_7_33.lc_trk_g0_0
 (7 1)  (361 529)  (361 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_0 lc_trk_g0_0
 (8 1)  (362 529)  (362 529)  routing T_7_33.span4_vert_9 <X> T_7_33.lc_trk_g0_1
 (17 2)  (347 531)  (347 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (10 4)  (374 532)  (374 532)  routing T_7_33.lc_trk_g1_4 <X> T_7_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (375 532)  (375 532)  routing T_7_33.lc_trk_g1_4 <X> T_7_33.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (347 532)  (347 532)  IOB_0 IO Functioning bit
 (11 5)  (375 533)  (375 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (347 533)  (347 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (3 9)  (369 537)  (369 537)  IO control bit: BIOUP_IE_0

 (16 10)  (346 539)  (346 539)  IOB_1 IO Functioning bit
 (13 11)  (377 538)  (377 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (358 541)  (358 541)  routing T_7_33.span4_horz_r_4 <X> T_7_33.lc_trk_g1_4
 (5 13)  (359 541)  (359 541)  routing T_7_33.span4_horz_r_4 <X> T_7_33.lc_trk_g1_4
 (7 13)  (361 541)  (361 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit
 (16 14)  (346 543)  (346 543)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (12 4)  (430 532)  (430 532)  routing T_8_33.lc_trk_g1_7 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (431 532)  (431 532)  routing T_8_33.lc_trk_g1_7 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (12 5)  (430 533)  (430 533)  routing T_8_33.lc_trk_g1_7 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (5 6)  (413 535)  (413 535)  routing T_8_33.span4_vert_47 <X> T_8_33.lc_trk_g0_7
 (6 6)  (414 535)  (414 535)  routing T_8_33.span4_vert_47 <X> T_8_33.lc_trk_g0_7
 (7 6)  (415 535)  (415 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_47 lc_trk_g0_7
 (8 6)  (416 535)  (416 535)  routing T_8_33.span4_vert_47 <X> T_8_33.lc_trk_g0_7
 (8 7)  (416 534)  (416 534)  routing T_8_33.span4_vert_47 <X> T_8_33.lc_trk_g0_7
 (13 10)  (431 539)  (431 539)  routing T_8_33.lc_trk_g0_7 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (12 11)  (430 538)  (430 538)  routing T_8_33.lc_trk_g0_7 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (5 14)  (413 543)  (413 543)  routing T_8_33.span4_horz_r_7 <X> T_8_33.lc_trk_g1_7
 (7 14)  (415 543)  (415 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_7 lc_trk_g1_7
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit
 (8 15)  (416 542)  (416 542)  routing T_8_33.span4_horz_r_7 <X> T_8_33.lc_trk_g1_7


IO_Tile_9_33

 (11 0)  (471 528)  (471 528)  routing T_9_33.span4_horz_r_0 <X> T_9_33.span4_horz_l_12
 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (12 0)  (526 528)  (526 528)  routing T_10_33.span4_vert_25 <X> T_10_33.span4_horz_l_12
 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0

 (11 12)  (525 540)  (525 540)  routing T_10_33.span4_vert_19 <X> T_10_33.span4_horz_l_15
 (12 12)  (526 540)  (526 540)  routing T_10_33.span4_vert_19 <X> T_10_33.span4_horz_l_15


IO_Tile_11_33

 (11 0)  (579 528)  (579 528)  routing T_11_33.span4_horz_r_0 <X> T_11_33.span4_horz_l_12
 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (11 12)  (579 540)  (579 540)  routing T_11_33.span4_horz_r_3 <X> T_11_33.span4_horz_l_15


IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0



IO_Tile_13_33

 (11 0)  (687 528)  (687 528)  routing T_13_33.span4_vert_1 <X> T_13_33.span4_horz_l_12
 (12 0)  (688 528)  (688 528)  routing T_13_33.span4_vert_1 <X> T_13_33.span4_horz_l_12
 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (3 2)  (735 531)  (735 531)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_5

 (2 4)  (734 532)  (734 532)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_7

 (3 4)  (735 532)  (735 532)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_8

 (3 5)  (735 533)  (735 533)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_6

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (11 0)  (795 528)  (795 528)  routing T_15_33.span4_vert_1 <X> T_15_33.span4_horz_l_12
 (12 0)  (796 528)  (796 528)  routing T_15_33.span4_vert_1 <X> T_15_33.span4_horz_l_12
 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 2)  (788 531)  (788 531)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_4

 (3 3)  (789 530)  (789 530)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_3

 (2 4)  (788 532)  (788 532)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_7

 (3 5)  (789 533)  (789 533)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_6

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0

 (11 12)  (795 540)  (795 540)  routing T_15_33.span4_vert_19 <X> T_15_33.span4_horz_l_15
 (12 12)  (796 540)  (796 540)  routing T_15_33.span4_vert_19 <X> T_15_33.span4_horz_l_15


IO_Tile_16_33

 (3 0)  (843 528)  (843 528)  PLL config bit: CLOCK_T_16_33_IOUP_cf_bit_2

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0



IO_Tile_18_33

 (2 0)  (954 528)  (954 528)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_1

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (3 2)  (955 531)  (955 531)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_5

 (3 3)  (955 530)  (955 530)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_3

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (13 3)  (1017 530)  (1017 530)  routing T_19_33.span4_vert_7 <X> T_19_33.span4_horz_r_1
 (14 3)  (1018 530)  (1018 530)  routing T_19_33.span4_vert_7 <X> T_19_33.span4_horz_r_1
 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0

 (3 6)  (1009 535)  (1009 535)  IO control bit: BIOUP_IE_1

 (16 9)  (986 537)  (986 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (17 2)  (1041 531)  (1041 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (10 4)  (1068 532)  (1068 532)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1069 532)  (1069 532)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1070 532)  (1070 532)  routing T_20_33.lc_trk_g1_5 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1071 532)  (1071 532)  routing T_20_33.lc_trk_g1_5 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (14 4)  (1072 532)  (1072 532)  routing T_20_33.lc_trk_g0_7 <X> T_20_33.fabout
 (15 4)  (1073 532)  (1073 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 fabout
 (17 4)  (1041 532)  (1041 532)  IOB_0 IO Functioning bit
 (10 5)  (1068 533)  (1068 533)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1069 533)  (1069 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (15 5)  (1073 533)  (1073 533)  routing T_20_33.lc_trk_g0_7 <X> T_20_33.fabout
 (5 6)  (1053 535)  (1053 535)  routing T_20_33.span4_vert_39 <X> T_20_33.lc_trk_g0_7
 (6 6)  (1054 535)  (1054 535)  routing T_20_33.span4_vert_39 <X> T_20_33.lc_trk_g0_7
 (7 6)  (1055 535)  (1055 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_39 lc_trk_g0_7
 (8 6)  (1056 535)  (1056 535)  routing T_20_33.span4_vert_39 <X> T_20_33.lc_trk_g0_7
 (3 9)  (1063 537)  (1063 537)  IO control bit: BIOUP_IE_0

 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g0_7 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (12 11)  (1070 538)  (1070 538)  routing T_20_33.lc_trk_g0_7 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1053 540)  (1053 540)  routing T_20_33.span4_horz_r_5 <X> T_20_33.lc_trk_g1_5
 (7 12)  (1055 540)  (1055 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (8 13)  (1056 541)  (1056 541)  routing T_20_33.span4_horz_r_5 <X> T_20_33.lc_trk_g1_5
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (4 14)  (1052 543)  (1052 543)  routing T_20_33.span4_vert_14 <X> T_20_33.lc_trk_g1_6
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit
 (4 15)  (1052 542)  (1052 542)  routing T_20_33.span4_vert_14 <X> T_20_33.lc_trk_g1_6
 (6 15)  (1054 542)  (1054 542)  routing T_20_33.span4_vert_14 <X> T_20_33.lc_trk_g1_6
 (7 15)  (1055 542)  (1055 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_14 lc_trk_g1_6


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0



IO_Tile_25_33

 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (17 2)  (1311 531)  (1311 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (3 9)  (1333 537)  (1333 537)  IO control bit: IOUP_IE_0



IO_Tile_26_33

 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (17 2)  (1353 531)  (1353 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (3 6)  (1375 535)  (1375 535)  IO control bit: IOUP_IE_1

 (6 8)  (1366 536)  (1366 536)  routing T_26_33.span4_vert_9 <X> T_26_33.lc_trk_g1_1
 (7 8)  (1367 536)  (1367 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_9 lc_trk_g1_1
 (8 8)  (1368 536)  (1368 536)  routing T_26_33.span4_vert_9 <X> T_26_33.lc_trk_g1_1
 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0

 (8 9)  (1368 537)  (1368 537)  routing T_26_33.span4_vert_9 <X> T_26_33.lc_trk_g1_1
 (17 9)  (1353 537)  (1353 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (11 10)  (1381 539)  (1381 539)  routing T_26_33.lc_trk_g1_1 <X> T_26_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1382 539)  (1382 539)  routing T_26_33.lc_trk_g1_4 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1383 539)  (1383 539)  routing T_26_33.lc_trk_g1_4 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (11 11)  (1381 538)  (1381 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1364 540)  (1364 540)  routing T_26_33.span4_vert_12 <X> T_26_33.lc_trk_g1_4
 (4 13)  (1364 541)  (1364 541)  routing T_26_33.span4_vert_12 <X> T_26_33.lc_trk_g1_4
 (6 13)  (1366 541)  (1366 541)  routing T_26_33.span4_vert_12 <X> T_26_33.lc_trk_g1_4
 (7 13)  (1367 541)  (1367 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_12 lc_trk_g1_4
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (17 14)  (1353 543)  (1353 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (5 4)  (1419 532)  (1419 532)  routing T_27_33.span4_horz_r_5 <X> T_27_33.lc_trk_g0_5
 (7 4)  (1421 532)  (1421 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (10 4)  (1434 532)  (1434 532)  routing T_27_33.lc_trk_g0_5 <X> T_27_33.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g0_6 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1407 532)  (1407 532)  IOB_0 IO Functioning bit
 (8 5)  (1422 533)  (1422 533)  routing T_27_33.span4_horz_r_5 <X> T_27_33.lc_trk_g0_5
 (11 5)  (1435 533)  (1435 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g0_6 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1407 533)  (1407 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (4 6)  (1418 535)  (1418 535)  routing T_27_33.span12_vert_6 <X> T_27_33.lc_trk_g0_6
 (4 7)  (1418 534)  (1418 534)  routing T_27_33.span12_vert_6 <X> T_27_33.lc_trk_g0_6
 (5 7)  (1419 534)  (1419 534)  routing T_27_33.span12_vert_6 <X> T_27_33.lc_trk_g0_6
 (7 7)  (1421 534)  (1421 534)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_6 lc_trk_g0_6
 (3 9)  (1429 537)  (1429 537)  IO control bit: IOUP_IE_0



IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (6 2)  (1474 531)  (1474 531)  routing T_28_33.span4_vert_3 <X> T_28_33.lc_trk_g0_3
 (7 2)  (1475 531)  (1475 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (1476 531)  (1476 531)  routing T_28_33.span4_vert_3 <X> T_28_33.lc_trk_g0_3
 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (5 8)  (1473 536)  (1473 536)  routing T_28_33.span4_horz_r_9 <X> T_28_33.lc_trk_g1_1
 (7 8)  (1475 536)  (1475 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (1476 536)  (1476 536)  routing T_28_33.span4_horz_r_9 <X> T_28_33.lc_trk_g1_1
 (17 9)  (1461 537)  (1461 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (11 10)  (1489 539)  (1489 539)  routing T_28_33.lc_trk_g1_1 <X> T_28_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (11 11)  (1489 538)  (1489 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g0_3 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (17 14)  (1461 543)  (1461 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (5 2)  (1527 531)  (1527 531)  routing T_29_33.span4_vert_19 <X> T_29_33.lc_trk_g0_3
 (6 2)  (1528 531)  (1528 531)  routing T_29_33.span4_vert_19 <X> T_29_33.lc_trk_g0_3
 (7 2)  (1529 531)  (1529 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_19 lc_trk_g0_3
 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (5 4)  (1527 532)  (1527 532)  routing T_29_33.span4_horz_r_13 <X> T_29_33.lc_trk_g0_5
 (7 4)  (1529 532)  (1529 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (1530 532)  (1530 532)  routing T_29_33.span4_horz_r_13 <X> T_29_33.lc_trk_g0_5
 (10 4)  (1542 532)  (1542 532)  routing T_29_33.lc_trk_g0_5 <X> T_29_33.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1545 532)  (1545 532)  routing T_29_33.lc_trk_g0_6 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1515 532)  (1515 532)  IOB_0 IO Functioning bit
 (11 5)  (1543 533)  (1543 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1544 533)  (1544 533)  routing T_29_33.lc_trk_g0_6 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1515 533)  (1515 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (3 6)  (1537 535)  (1537 535)  IO control bit: IOUP_IE_1

 (4 6)  (1526 535)  (1526 535)  routing T_29_33.span4_vert_38 <X> T_29_33.lc_trk_g0_6
 (5 7)  (1527 534)  (1527 534)  routing T_29_33.span4_vert_38 <X> T_29_33.lc_trk_g0_6
 (6 7)  (1528 534)  (1528 534)  routing T_29_33.span4_vert_38 <X> T_29_33.lc_trk_g0_6
 (7 7)  (1529 534)  (1529 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_38 lc_trk_g0_6
 (3 9)  (1537 537)  (1537 537)  IO control bit: IOUP_IE_0

 (17 9)  (1515 537)  (1515 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (10 10)  (1542 539)  (1542 539)  routing T_29_33.lc_trk_g1_5 <X> T_29_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1543 539)  (1543 539)  routing T_29_33.lc_trk_g1_5 <X> T_29_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (11 11)  (1543 538)  (1543 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1544 538)  (1544 538)  routing T_29_33.lc_trk_g0_3 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1527 540)  (1527 540)  routing T_29_33.span4_horz_r_13 <X> T_29_33.lc_trk_g1_5
 (7 12)  (1529 540)  (1529 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (1530 540)  (1530 540)  routing T_29_33.span4_horz_r_13 <X> T_29_33.lc_trk_g1_5
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (17 14)  (1515 543)  (1515 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (4 0)  (1580 528)  (1580 528)  routing T_30_33.span12_vert_0 <X> T_30_33.lc_trk_g0_0
 (16 0)  (1568 528)  (1568 528)  IOB_0 IO Functioning bit
 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (4 1)  (1580 529)  (1580 529)  routing T_30_33.span12_vert_0 <X> T_30_33.lc_trk_g0_0
 (5 1)  (1581 529)  (1581 529)  routing T_30_33.span12_vert_0 <X> T_30_33.lc_trk_g0_0
 (7 1)  (1583 529)  (1583 529)  Enable bit of Mux _local_links/g0_mux_0 => span12_vert_0 lc_trk_g0_0
 (6 2)  (1582 531)  (1582 531)  routing T_30_33.span4_vert_11 <X> T_30_33.lc_trk_g0_3
 (7 2)  (1583 531)  (1583 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_11 lc_trk_g0_3
 (8 2)  (1584 531)  (1584 531)  routing T_30_33.span4_vert_11 <X> T_30_33.lc_trk_g0_3
 (11 2)  (1597 531)  (1597 531)  routing T_30_33.span4_vert_7 <X> T_30_33.span4_horz_l_13
 (12 2)  (1598 531)  (1598 531)  routing T_30_33.span4_vert_7 <X> T_30_33.span4_horz_l_13
 (17 2)  (1569 531)  (1569 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (8 3)  (1584 530)  (1584 530)  routing T_30_33.span4_vert_11 <X> T_30_33.lc_trk_g0_3
 (14 3)  (1600 530)  (1600 530)  routing T_30_33.span4_horz_l_13 <X> T_30_33.span4_horz_r_1
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (11 4)  (1597 532)  (1597 532)  routing T_30_33.lc_trk_g1_0 <X> T_30_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1598 532)  (1598 532)  routing T_30_33.lc_trk_g1_7 <X> T_30_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1599 532)  (1599 532)  routing T_30_33.lc_trk_g1_7 <X> T_30_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1569 532)  (1569 532)  IOB_0 IO Functioning bit
 (11 5)  (1597 533)  (1597 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1598 533)  (1598 533)  routing T_30_33.lc_trk_g1_7 <X> T_30_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1599 533)  (1599 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (3 6)  (1591 535)  (1591 535)  IO control bit: IOUP_IE_1

 (4 8)  (1580 536)  (1580 536)  routing T_30_33.span12_vert_0 <X> T_30_33.lc_trk_g1_0
 (16 8)  (1568 536)  (1568 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0

 (4 9)  (1580 537)  (1580 537)  routing T_30_33.span12_vert_0 <X> T_30_33.lc_trk_g1_0
 (5 9)  (1581 537)  (1581 537)  routing T_30_33.span12_vert_0 <X> T_30_33.lc_trk_g1_0
 (7 9)  (1583 537)  (1583 537)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_0 lc_trk_g1_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (11 11)  (1597 538)  (1597 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1598 538)  (1598 538)  routing T_30_33.lc_trk_g0_3 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (6 14)  (1582 543)  (1582 543)  routing T_30_33.span4_vert_15 <X> T_30_33.lc_trk_g1_7
 (7 14)  (1583 543)  (1583 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_15 lc_trk_g1_7
 (8 14)  (1584 543)  (1584 543)  routing T_30_33.span4_vert_15 <X> T_30_33.lc_trk_g1_7
 (17 14)  (1569 543)  (1569 543)  IOB_1 IO Functioning bit
 (8 15)  (1584 542)  (1584 542)  routing T_30_33.span4_vert_15 <X> T_30_33.lc_trk_g1_7


IO_Tile_31_33

 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (5 4)  (1635 532)  (1635 532)  routing T_31_33.span4_horz_r_5 <X> T_31_33.lc_trk_g0_5
 (7 4)  (1637 532)  (1637 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (10 4)  (1650 532)  (1650 532)  routing T_31_33.lc_trk_g0_5 <X> T_31_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1652 532)  (1652 532)  routing T_31_33.lc_trk_g1_7 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1653 532)  (1653 532)  routing T_31_33.lc_trk_g1_7 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1623 532)  (1623 532)  IOB_0 IO Functioning bit
 (8 5)  (1638 533)  (1638 533)  routing T_31_33.span4_horz_r_5 <X> T_31_33.lc_trk_g0_5
 (11 5)  (1651 533)  (1651 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1652 533)  (1652 533)  routing T_31_33.lc_trk_g1_7 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1623 533)  (1623 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (3 6)  (1645 535)  (1645 535)  IO control bit: IOUP_IE_1

 (16 8)  (1622 536)  (1622 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (1645 537)  (1645 537)  IO control bit: IOUP_IE_0

 (10 10)  (1650 539)  (1650 539)  routing T_31_33.lc_trk_g1_5 <X> T_31_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1651 539)  (1651 539)  routing T_31_33.lc_trk_g1_5 <X> T_31_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1652 539)  (1652 539)  routing T_31_33.lc_trk_g1_4 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1653 539)  (1653 539)  routing T_31_33.lc_trk_g1_4 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (11 11)  (1651 538)  (1651 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1634 540)  (1634 540)  routing T_31_33.span4_horz_r_12 <X> T_31_33.lc_trk_g1_4
 (5 12)  (1635 540)  (1635 540)  routing T_31_33.span4_horz_r_5 <X> T_31_33.lc_trk_g1_5
 (7 12)  (1637 540)  (1637 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (5 13)  (1635 541)  (1635 541)  routing T_31_33.span4_horz_r_12 <X> T_31_33.lc_trk_g1_4
 (7 13)  (1637 541)  (1637 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (8 13)  (1638 541)  (1638 541)  routing T_31_33.span4_horz_r_5 <X> T_31_33.lc_trk_g1_5
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (6 14)  (1636 543)  (1636 543)  routing T_31_33.span12_vert_23 <X> T_31_33.lc_trk_g1_7
 (7 14)  (1637 543)  (1637 543)  Enable bit of Mux _local_links/g1_mux_7 => span12_vert_23 lc_trk_g1_7
 (17 14)  (1623 543)  (1623 543)  IOB_1 IO Functioning bit
 (8 15)  (1638 542)  (1638 542)  routing T_31_33.span12_vert_23 <X> T_31_33.lc_trk_g1_7


IO_Tile_32_33

 (11 0)  (1705 528)  (1705 528)  routing T_32_33.span4_vert_1 <X> T_32_33.span4_horz_l_12
 (12 0)  (1706 528)  (1706 528)  routing T_32_33.span4_vert_1 <X> T_32_33.span4_horz_l_12
 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_6_32

 (19 7)  (307 519)  (307 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


RAM_Tile_8_32

 (8 15)  (404 527)  (404 527)  routing T_8_32.sp4_h_r_10 <X> T_8_32.sp4_v_t_47
 (9 15)  (405 527)  (405 527)  routing T_8_32.sp4_h_r_10 <X> T_8_32.sp4_v_t_47


LogicTile_12_32

 (8 14)  (608 526)  (608 526)  routing T_12_32.sp4_h_r_2 <X> T_12_32.sp4_h_l_47
 (10 14)  (610 526)  (610 526)  routing T_12_32.sp4_h_r_2 <X> T_12_32.sp4_h_l_47


LogicTile_16_32

 (12 0)  (828 512)  (828 512)  routing T_16_32.sp4_v_b_2 <X> T_16_32.sp4_h_r_2
 (11 1)  (827 513)  (827 513)  routing T_16_32.sp4_v_b_2 <X> T_16_32.sp4_h_r_2
 (12 2)  (828 514)  (828 514)  routing T_16_32.sp4_v_b_2 <X> T_16_32.sp4_h_l_39


LogicTile_19_32

 (3 4)  (985 516)  (985 516)  routing T_19_32.sp12_v_b_0 <X> T_19_32.sp12_h_r_0
 (3 5)  (985 517)  (985 517)  routing T_19_32.sp12_v_b_0 <X> T_19_32.sp12_h_r_0


LogicTile_20_32

 (12 3)  (1048 515)  (1048 515)  routing T_20_32.sp4_h_l_39 <X> T_20_32.sp4_v_t_39


LogicTile_29_32

 (6 6)  (1516 518)  (1516 518)  routing T_29_32.sp4_v_b_0 <X> T_29_32.sp4_v_t_38
 (5 7)  (1515 519)  (1515 519)  routing T_29_32.sp4_v_b_0 <X> T_29_32.sp4_v_t_38


LogicTile_31_32

 (3 7)  (1621 519)  (1621 519)  routing T_31_32.sp12_h_l_23 <X> T_31_32.sp12_v_t_23


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (13 3)  (4 499)  (4 499)  routing T_0_31.span4_horz_7 <X> T_0_31.span4_vert_b_1
 (14 3)  (3 499)  (3 499)  routing T_0_31.span4_horz_7 <X> T_0_31.span4_vert_b_1
 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_1_31

 (2 4)  (20 500)  (20 500)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_3_31

 (3 4)  (129 500)  (129 500)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_h_r_0


LogicTile_7_31

 (3 3)  (345 499)  (345 499)  routing T_7_31.sp12_v_b_0 <X> T_7_31.sp12_h_l_23


LogicTile_10_31

 (9 3)  (501 499)  (501 499)  routing T_10_31.sp4_v_b_5 <X> T_10_31.sp4_v_t_36
 (10 3)  (502 499)  (502 499)  routing T_10_31.sp4_v_b_5 <X> T_10_31.sp4_v_t_36


LogicTile_15_31

 (3 1)  (765 497)  (765 497)  routing T_15_31.sp12_h_l_23 <X> T_15_31.sp12_v_b_0


LogicTile_16_31

 (3 0)  (819 496)  (819 496)  routing T_16_31.sp12_h_r_0 <X> T_16_31.sp12_v_b_0
 (3 1)  (819 497)  (819 497)  routing T_16_31.sp12_h_r_0 <X> T_16_31.sp12_v_b_0


LogicTile_17_31

 (8 1)  (882 497)  (882 497)  routing T_17_31.sp4_h_r_1 <X> T_17_31.sp4_v_b_1


LogicTile_18_31

 (19 13)  (947 509)  (947 509)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_31

 (3 0)  (985 496)  (985 496)  routing T_19_31.sp12_h_r_0 <X> T_19_31.sp12_v_b_0
 (3 1)  (985 497)  (985 497)  routing T_19_31.sp12_h_r_0 <X> T_19_31.sp12_v_b_0


LogicTile_28_31

 (3 2)  (1459 498)  (1459 498)  routing T_28_31.sp12_h_r_0 <X> T_28_31.sp12_h_l_23
 (3 3)  (1459 499)  (1459 499)  routing T_28_31.sp12_h_r_0 <X> T_28_31.sp12_h_l_23


LogicTile_30_31

 (3 2)  (1567 498)  (1567 498)  routing T_30_31.sp12_v_t_23 <X> T_30_31.sp12_h_l_23


LogicTile_31_31

 (3 2)  (1621 498)  (1621 498)  routing T_31_31.sp12_v_t_23 <X> T_31_31.sp12_h_l_23


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 498)  (1731 498)  routing T_33_31.span4_vert_b_3 <X> T_33_31.lc_trk_g0_3
 (7 2)  (1733 498)  (1733 498)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_3 lc_trk_g0_3
 (17 2)  (1743 498)  (1743 498)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (8 3)  (1734 499)  (1734 499)  routing T_33_31.span4_vert_b_3 <X> T_33_31.lc_trk_g0_3
 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (13 4)  (1739 500)  (1739 500)  routing T_33_31.lc_trk_g0_6 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 500)  (1743 500)  IOB_0 IO Functioning bit
 (10 5)  (1736 501)  (1736 501)  routing T_33_31.lc_trk_g0_3 <X> T_33_31.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 501)  (1737 501)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 501)  (1738 501)  routing T_33_31.lc_trk_g0_6 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0

 (4 6)  (1730 502)  (1730 502)  routing T_33_31.span4_vert_b_14 <X> T_33_31.lc_trk_g0_6
 (5 7)  (1731 503)  (1731 503)  routing T_33_31.span4_vert_b_14 <X> T_33_31.lc_trk_g0_6
 (7 7)  (1733 503)  (1733 503)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_14 lc_trk_g0_6
 (3 9)  (1729 505)  (1729 505)  IO control bit: IORIGHT_IE_0



IO_Tile_0_30

 (6 0)  (11 480)  (11 480)  routing T_0_30.span4_horz_9 <X> T_0_30.lc_trk_g0_1
 (7 0)  (10 480)  (10 480)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_9 lc_trk_g0_1
 (8 0)  (9 480)  (9 480)  routing T_0_30.span4_horz_9 <X> T_0_30.lc_trk_g0_1
 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (8 1)  (9 481)  (9 481)  routing T_0_30.span4_horz_9 <X> T_0_30.lc_trk_g0_1
 (17 1)  (0 481)  (0 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (4 4)  (13 484)  (13 484)  routing T_0_30.span12_horz_4 <X> T_0_30.lc_trk_g0_4
 (10 4)  (7 484)  (7 484)  routing T_0_30.lc_trk_g1_4 <X> T_0_30.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 484)  (6 484)  routing T_0_30.lc_trk_g1_4 <X> T_0_30.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 484)  (5 484)  routing T_0_30.lc_trk_g1_5 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 484)  (4 484)  routing T_0_30.lc_trk_g1_5 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 484)  (0 484)  IOB_0 IO Functioning bit
 (4 5)  (13 485)  (13 485)  routing T_0_30.span12_horz_4 <X> T_0_30.lc_trk_g0_4
 (5 5)  (12 485)  (12 485)  routing T_0_30.span12_horz_4 <X> T_0_30.lc_trk_g0_4
 (7 5)  (10 485)  (10 485)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_4 lc_trk_g0_4
 (11 5)  (6 485)  (6 485)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 488)  (1 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (10 10)  (7 490)  (7 490)  routing T_0_30.lc_trk_g0_4 <X> T_0_30.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (11 11)  (6 491)  (6 491)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 491)  (4 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 492)  (13 492)  routing T_0_30.span12_horz_4 <X> T_0_30.lc_trk_g1_4
 (5 12)  (12 492)  (12 492)  routing T_0_30.span4_vert_b_5 <X> T_0_30.lc_trk_g1_5
 (7 12)  (10 492)  (10 492)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (4 13)  (13 493)  (13 493)  routing T_0_30.span12_horz_4 <X> T_0_30.lc_trk_g1_4
 (5 13)  (12 493)  (12 493)  routing T_0_30.span12_horz_4 <X> T_0_30.lc_trk_g1_4
 (7 13)  (10 493)  (10 493)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_4 lc_trk_g1_4
 (8 13)  (9 493)  (9 493)  routing T_0_30.span4_vert_b_5 <X> T_0_30.lc_trk_g1_5
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (17 14)  (0 494)  (0 494)  IOB_1 IO Functioning bit


LogicTile_2_30

 (3 1)  (75 481)  (75 481)  routing T_2_30.sp12_h_l_23 <X> T_2_30.sp12_v_b_0


LogicTile_4_30

 (4 15)  (184 495)  (184 495)  routing T_4_30.sp4_v_b_4 <X> T_4_30.sp4_h_l_44


LogicTile_6_30

 (13 2)  (301 482)  (301 482)  routing T_6_30.sp4_v_b_2 <X> T_6_30.sp4_v_t_39


LogicTile_10_30

 (3 3)  (495 483)  (495 483)  routing T_10_30.sp12_v_b_0 <X> T_10_30.sp12_h_l_23
 (4 10)  (496 490)  (496 490)  routing T_10_30.sp4_h_r_6 <X> T_10_30.sp4_v_t_43
 (5 11)  (497 491)  (497 491)  routing T_10_30.sp4_h_r_6 <X> T_10_30.sp4_v_t_43


LogicTile_12_30

 (3 1)  (603 481)  (603 481)  routing T_12_30.sp12_h_l_23 <X> T_12_30.sp12_v_b_0


LogicTile_14_30

 (3 0)  (711 480)  (711 480)  routing T_14_30.sp12_h_r_0 <X> T_14_30.sp12_v_b_0
 (3 1)  (711 481)  (711 481)  routing T_14_30.sp12_h_r_0 <X> T_14_30.sp12_v_b_0
 (4 11)  (712 491)  (712 491)  routing T_14_30.sp4_v_b_1 <X> T_14_30.sp4_h_l_43


LogicTile_15_30

 (8 1)  (770 481)  (770 481)  routing T_15_30.sp4_h_r_1 <X> T_15_30.sp4_v_b_1
 (4 10)  (766 490)  (766 490)  routing T_15_30.sp4_v_b_10 <X> T_15_30.sp4_v_t_43
 (6 10)  (768 490)  (768 490)  routing T_15_30.sp4_v_b_10 <X> T_15_30.sp4_v_t_43


LogicTile_16_30

 (19 13)  (835 493)  (835 493)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_18_30

 (3 4)  (931 484)  (931 484)  routing T_18_30.sp12_v_b_0 <X> T_18_30.sp12_h_r_0
 (3 5)  (931 485)  (931 485)  routing T_18_30.sp12_v_b_0 <X> T_18_30.sp12_h_r_0


LogicTile_19_30

 (3 4)  (985 484)  (985 484)  routing T_19_30.sp12_v_b_0 <X> T_19_30.sp12_h_r_0
 (3 5)  (985 485)  (985 485)  routing T_19_30.sp12_v_b_0 <X> T_19_30.sp12_h_r_0


LogicTile_20_30

 (3 4)  (1039 484)  (1039 484)  routing T_20_30.sp12_v_b_0 <X> T_20_30.sp12_h_r_0
 (3 5)  (1039 485)  (1039 485)  routing T_20_30.sp12_v_b_0 <X> T_20_30.sp12_h_r_0
 (6 6)  (1042 486)  (1042 486)  routing T_20_30.sp4_v_b_0 <X> T_20_30.sp4_v_t_38
 (5 7)  (1041 487)  (1041 487)  routing T_20_30.sp4_v_b_0 <X> T_20_30.sp4_v_t_38


LogicTile_22_30

 (12 8)  (1156 488)  (1156 488)  routing T_22_30.sp4_v_b_2 <X> T_22_30.sp4_h_r_8
 (11 9)  (1155 489)  (1155 489)  routing T_22_30.sp4_v_b_2 <X> T_22_30.sp4_h_r_8
 (13 9)  (1157 489)  (1157 489)  routing T_22_30.sp4_v_b_2 <X> T_22_30.sp4_h_r_8


RAM_Tile_25_30

 (5 8)  (1311 488)  (1311 488)  routing T_25_30.sp4_v_b_6 <X> T_25_30.sp4_h_r_6
 (6 9)  (1312 489)  (1312 489)  routing T_25_30.sp4_v_b_6 <X> T_25_30.sp4_h_r_6


LogicTile_26_30

 (3 2)  (1351 482)  (1351 482)  routing T_26_30.sp12_h_r_0 <X> T_26_30.sp12_h_l_23
 (3 3)  (1351 483)  (1351 483)  routing T_26_30.sp12_h_r_0 <X> T_26_30.sp12_h_l_23
 (10 3)  (1358 483)  (1358 483)  routing T_26_30.sp4_h_l_45 <X> T_26_30.sp4_v_t_36
 (2 8)  (1350 488)  (1350 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_27_30

 (2 8)  (1404 488)  (1404 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_28_30

 (3 2)  (1459 482)  (1459 482)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23
 (3 3)  (1459 483)  (1459 483)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23


LogicTile_29_30

 (5 0)  (1515 480)  (1515 480)  routing T_29_30.sp4_h_l_44 <X> T_29_30.sp4_h_r_0
 (4 1)  (1514 481)  (1514 481)  routing T_29_30.sp4_h_l_44 <X> T_29_30.sp4_h_r_0
 (5 11)  (1515 491)  (1515 491)  routing T_29_30.sp4_h_l_43 <X> T_29_30.sp4_v_t_43


LogicTile_30_30

 (11 2)  (1575 482)  (1575 482)  routing T_30_30.sp4_h_l_44 <X> T_30_30.sp4_v_t_39
 (2 12)  (1566 492)  (1566 492)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


IO_Tile_33_30

 (16 0)  (1742 480)  (1742 480)  IOB_0 IO Functioning bit
 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 482)  (1743 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (10 4)  (1736 484)  (1736 484)  routing T_33_30.lc_trk_g0_7 <X> T_33_30.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1739 484)  (1739 484)  routing T_33_30.lc_trk_g0_6 <X> T_33_30.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 484)  (1743 484)  IOB_0 IO Functioning bit
 (10 5)  (1736 485)  (1736 485)  routing T_33_30.lc_trk_g0_7 <X> T_33_30.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 485)  (1737 485)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 485)  (1738 485)  routing T_33_30.lc_trk_g0_6 <X> T_33_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 485)  (1739 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (4 6)  (1730 486)  (1730 486)  routing T_33_30.span4_horz_46 <X> T_33_30.lc_trk_g0_6
 (5 6)  (1731 486)  (1731 486)  routing T_33_30.span4_vert_b_7 <X> T_33_30.lc_trk_g0_7
 (7 6)  (1733 486)  (1733 486)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (12 6)  (1738 486)  (1738 486)  routing T_33_30.span4_horz_37 <X> T_33_30.span4_vert_t_14
 (4 7)  (1730 487)  (1730 487)  routing T_33_30.span4_horz_46 <X> T_33_30.lc_trk_g0_6
 (5 7)  (1731 487)  (1731 487)  routing T_33_30.span4_horz_46 <X> T_33_30.lc_trk_g0_6
 (6 7)  (1732 487)  (1732 487)  routing T_33_30.span4_horz_46 <X> T_33_30.lc_trk_g0_6
 (7 7)  (1733 487)  (1733 487)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_46 lc_trk_g0_6
 (8 7)  (1734 487)  (1734 487)  routing T_33_30.span4_vert_b_7 <X> T_33_30.lc_trk_g0_7
 (4 8)  (1730 488)  (1730 488)  routing T_33_30.span4_vert_b_8 <X> T_33_30.lc_trk_g1_0
 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (5 9)  (1731 489)  (1731 489)  routing T_33_30.span4_vert_b_8 <X> T_33_30.lc_trk_g1_0
 (7 9)  (1733 489)  (1733 489)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (17 9)  (1743 489)  (1743 489)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 490)  (1736 490)  routing T_33_30.lc_trk_g1_7 <X> T_33_30.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 490)  (1737 490)  routing T_33_30.lc_trk_g1_7 <X> T_33_30.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 490)  (1738 490)  routing T_33_30.lc_trk_g1_0 <X> T_33_30.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 490)  (1742 490)  IOB_1 IO Functioning bit
 (10 11)  (1736 491)  (1736 491)  routing T_33_30.lc_trk_g1_7 <X> T_33_30.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 491)  (1737 491)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 491)  (1739 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit
 (5 14)  (1731 494)  (1731 494)  routing T_33_30.span4_vert_b_7 <X> T_33_30.lc_trk_g1_7
 (7 14)  (1733 494)  (1733 494)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (1743 494)  (1743 494)  IOB_1 IO Functioning bit
 (8 15)  (1734 495)  (1734 495)  routing T_33_30.span4_vert_b_7 <X> T_33_30.lc_trk_g1_7


IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_4_29

 (19 4)  (199 468)  (199 468)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_7_29

 (3 0)  (345 464)  (345 464)  routing T_7_29.sp12_v_t_23 <X> T_7_29.sp12_v_b_0
 (4 14)  (346 478)  (346 478)  routing T_7_29.sp4_h_r_3 <X> T_7_29.sp4_v_t_44
 (6 14)  (348 478)  (348 478)  routing T_7_29.sp4_h_r_3 <X> T_7_29.sp4_v_t_44
 (5 15)  (347 479)  (347 479)  routing T_7_29.sp4_h_r_3 <X> T_7_29.sp4_v_t_44


LogicTile_11_29

 (5 6)  (551 470)  (551 470)  routing T_11_29.sp4_v_b_3 <X> T_11_29.sp4_h_l_38


LogicTile_13_29

 (9 3)  (663 467)  (663 467)  routing T_13_29.sp4_v_b_5 <X> T_13_29.sp4_v_t_36
 (10 3)  (664 467)  (664 467)  routing T_13_29.sp4_v_b_5 <X> T_13_29.sp4_v_t_36
 (6 8)  (660 472)  (660 472)  routing T_13_29.sp4_h_r_1 <X> T_13_29.sp4_v_b_6


LogicTile_14_29

 (19 13)  (727 477)  (727 477)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_15_29

 (3 0)  (765 464)  (765 464)  routing T_15_29.sp12_h_r_0 <X> T_15_29.sp12_v_b_0
 (3 1)  (765 465)  (765 465)  routing T_15_29.sp12_h_r_0 <X> T_15_29.sp12_v_b_0
 (9 3)  (771 467)  (771 467)  routing T_15_29.sp4_v_b_1 <X> T_15_29.sp4_v_t_36


LogicTile_16_29

 (6 8)  (822 472)  (822 472)  routing T_16_29.sp4_h_r_1 <X> T_16_29.sp4_v_b_6


LogicTile_17_29

 (19 13)  (893 477)  (893 477)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_18_29

 (8 1)  (936 465)  (936 465)  routing T_18_29.sp4_h_r_1 <X> T_18_29.sp4_v_b_1


LogicTile_19_29

 (9 11)  (991 475)  (991 475)  routing T_19_29.sp4_v_b_7 <X> T_19_29.sp4_v_t_42
 (19 13)  (1001 477)  (1001 477)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_20_29

 (5 4)  (1041 468)  (1041 468)  routing T_20_29.sp4_v_b_9 <X> T_20_29.sp4_h_r_3
 (4 5)  (1040 469)  (1040 469)  routing T_20_29.sp4_v_b_9 <X> T_20_29.sp4_h_r_3
 (6 5)  (1042 469)  (1042 469)  routing T_20_29.sp4_v_b_9 <X> T_20_29.sp4_h_r_3
 (3 12)  (1039 476)  (1039 476)  routing T_20_29.sp12_v_b_1 <X> T_20_29.sp12_h_r_1
 (3 13)  (1039 477)  (1039 477)  routing T_20_29.sp12_v_b_1 <X> T_20_29.sp12_h_r_1


LogicTile_22_29

 (3 0)  (1147 464)  (1147 464)  routing T_22_29.sp12_h_r_0 <X> T_22_29.sp12_v_b_0
 (3 1)  (1147 465)  (1147 465)  routing T_22_29.sp12_h_r_0 <X> T_22_29.sp12_v_b_0


LogicTile_24_29

 (6 5)  (1258 469)  (1258 469)  routing T_24_29.sp4_h_l_38 <X> T_24_29.sp4_h_r_3


RAM_Tile_25_29

 (19 6)  (1325 470)  (1325 470)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_t_6


LogicTile_26_29

 (3 3)  (1351 467)  (1351 467)  routing T_26_29.sp12_v_b_0 <X> T_26_29.sp12_h_l_23
 (4 14)  (1352 478)  (1352 478)  routing T_26_29.sp4_h_r_9 <X> T_26_29.sp4_v_t_44
 (5 15)  (1353 479)  (1353 479)  routing T_26_29.sp4_h_r_9 <X> T_26_29.sp4_v_t_44


LogicTile_27_29

 (3 2)  (1405 466)  (1405 466)  routing T_27_29.sp12_v_t_23 <X> T_27_29.sp12_h_l_23


LogicTile_28_29

 (5 7)  (1461 471)  (1461 471)  routing T_28_29.sp4_h_l_38 <X> T_28_29.sp4_v_t_38


LogicTile_29_29

 (8 0)  (1518 464)  (1518 464)  routing T_29_29.sp4_v_b_7 <X> T_29_29.sp4_h_r_1
 (9 0)  (1519 464)  (1519 464)  routing T_29_29.sp4_v_b_7 <X> T_29_29.sp4_h_r_1
 (10 0)  (1520 464)  (1520 464)  routing T_29_29.sp4_v_b_7 <X> T_29_29.sp4_h_r_1
 (3 2)  (1513 466)  (1513 466)  routing T_29_29.sp12_v_t_23 <X> T_29_29.sp12_h_l_23
 (2 10)  (1512 474)  (1512 474)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_30_29

 (8 11)  (1572 475)  (1572 475)  routing T_30_29.sp4_v_b_4 <X> T_30_29.sp4_v_t_42
 (10 11)  (1574 475)  (1574 475)  routing T_30_29.sp4_v_b_4 <X> T_30_29.sp4_v_t_42
 (8 12)  (1572 476)  (1572 476)  routing T_30_29.sp4_v_b_4 <X> T_30_29.sp4_h_r_10
 (9 12)  (1573 476)  (1573 476)  routing T_30_29.sp4_v_b_4 <X> T_30_29.sp4_h_r_10
 (10 12)  (1574 476)  (1574 476)  routing T_30_29.sp4_v_b_4 <X> T_30_29.sp4_h_r_10
 (13 14)  (1577 478)  (1577 478)  routing T_30_29.sp4_v_b_11 <X> T_30_29.sp4_v_t_46
 (4 15)  (1568 479)  (1568 479)  routing T_30_29.sp4_v_b_4 <X> T_30_29.sp4_h_l_44


LogicTile_31_29

 (3 2)  (1621 466)  (1621 466)  routing T_31_29.sp12_v_t_23 <X> T_31_29.sp12_h_l_23


LogicTile_32_29

 (10 3)  (1682 467)  (1682 467)  routing T_32_29.sp4_h_l_45 <X> T_32_29.sp4_v_t_36


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (4 2)  (1730 466)  (1730 466)  routing T_33_29.span4_horz_34 <X> T_33_29.lc_trk_g0_2
 (5 3)  (1731 467)  (1731 467)  routing T_33_29.span4_horz_34 <X> T_33_29.lc_trk_g0_2
 (6 3)  (1732 467)  (1732 467)  routing T_33_29.span4_horz_34 <X> T_33_29.lc_trk_g0_2
 (7 3)  (1733 467)  (1733 467)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_34 lc_trk_g0_2
 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 472)  (1742 472)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (12 10)  (1738 474)  (1738 474)  routing T_33_29.lc_trk_g1_4 <X> T_33_29.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 474)  (1739 474)  routing T_33_29.lc_trk_g1_4 <X> T_33_29.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 474)  (1742 474)  IOB_1 IO Functioning bit
 (10 11)  (1736 475)  (1736 475)  routing T_33_29.lc_trk_g0_2 <X> T_33_29.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 475)  (1737 475)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 475)  (1739 475)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 476)  (1730 476)  routing T_33_29.span4_horz_36 <X> T_33_29.lc_trk_g1_4
 (5 13)  (1731 477)  (1731 477)  routing T_33_29.span4_horz_36 <X> T_33_29.lc_trk_g1_4
 (6 13)  (1732 477)  (1732 477)  routing T_33_29.span4_horz_36 <X> T_33_29.lc_trk_g1_4
 (7 13)  (1733 477)  (1733 477)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_36 lc_trk_g1_4
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit
 (17 14)  (1743 478)  (1743 478)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (6 0)  (11 448)  (11 448)  routing T_0_28.span12_horz_17 <X> T_0_28.lc_trk_g0_1
 (7 0)  (10 448)  (10 448)  Enable bit of Mux _local_links/g0_mux_1 => span12_horz_17 lc_trk_g0_1
 (16 0)  (1 448)  (1 448)  IOB_0 IO Functioning bit
 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (8 1)  (9 449)  (9 449)  routing T_0_28.span12_horz_17 <X> T_0_28.lc_trk_g0_1
 (17 2)  (0 450)  (0 450)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (12 3)  (5 451)  (5 451)  routing T_0_28.span4_vert_b_1 <X> T_0_28.span4_horz_31
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (10 4)  (7 452)  (7 452)  routing T_0_28.lc_trk_g0_7 <X> T_0_28.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 452)  (5 452)  routing T_0_28.lc_trk_g1_5 <X> T_0_28.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 452)  (4 452)  routing T_0_28.lc_trk_g1_5 <X> T_0_28.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 452)  (0 452)  IOB_0 IO Functioning bit
 (10 5)  (7 453)  (7 453)  routing T_0_28.lc_trk_g0_7 <X> T_0_28.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 453)  (6 453)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 453)  (4 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 453)  (0 453)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 454)  (14 454)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 454)  (12 454)  routing T_0_28.span4_horz_31 <X> T_0_28.lc_trk_g0_7
 (6 6)  (11 454)  (11 454)  routing T_0_28.span4_horz_31 <X> T_0_28.lc_trk_g0_7
 (7 6)  (10 454)  (10 454)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_31 lc_trk_g0_7
 (8 7)  (9 455)  (9 455)  routing T_0_28.span4_horz_31 <X> T_0_28.lc_trk_g0_7
 (5 8)  (12 456)  (12 456)  routing T_0_28.span4_vert_b_1 <X> T_0_28.lc_trk_g1_1
 (7 8)  (10 456)  (10 456)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_1 lc_trk_g1_1
 (3 9)  (14 457)  (14 457)  IO control bit: IOLEFT_IE_0

 (8 9)  (9 457)  (9 457)  routing T_0_28.span4_vert_b_1 <X> T_0_28.lc_trk_g1_1
 (16 9)  (1 457)  (1 457)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 457)  (0 457)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 10)  (6 458)  (6 458)  routing T_0_28.lc_trk_g1_1 <X> T_0_28.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 458)  (1 458)  IOB_1 IO Functioning bit
 (11 11)  (6 459)  (6 459)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 459)  (4 459)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 460)  (12 460)  routing T_0_28.span4_vert_b_5 <X> T_0_28.lc_trk_g1_5
 (7 12)  (10 460)  (10 460)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (9 461)  (9 461)  routing T_0_28.span4_vert_b_5 <X> T_0_28.lc_trk_g1_5
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit
 (17 14)  (0 462)  (0 462)  IOB_1 IO Functioning bit


LogicTile_4_28

 (3 1)  (183 449)  (183 449)  routing T_4_28.sp12_h_l_23 <X> T_4_28.sp12_v_b_0
 (3 10)  (183 458)  (183 458)  routing T_4_28.sp12_h_r_1 <X> T_4_28.sp12_h_l_22
 (3 11)  (183 459)  (183 459)  routing T_4_28.sp12_h_r_1 <X> T_4_28.sp12_h_l_22


LogicTile_6_28

 (3 1)  (291 449)  (291 449)  routing T_6_28.sp12_h_l_23 <X> T_6_28.sp12_v_b_0


RAM_Tile_8_28

 (3 5)  (399 453)  (399 453)  routing T_8_28.sp12_h_l_23 <X> T_8_28.sp12_h_r_0


LogicTile_10_28

 (3 5)  (495 453)  (495 453)  routing T_10_28.sp12_h_l_23 <X> T_10_28.sp12_h_r_0


LogicTile_16_28

 (11 2)  (827 450)  (827 450)  routing T_16_28.sp4_v_b_11 <X> T_16_28.sp4_v_t_39
 (12 3)  (828 451)  (828 451)  routing T_16_28.sp4_v_b_11 <X> T_16_28.sp4_v_t_39
 (3 11)  (819 459)  (819 459)  routing T_16_28.sp12_v_b_1 <X> T_16_28.sp12_h_l_22


LogicTile_18_28

 (2 8)  (930 456)  (930 456)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 12)  (930 460)  (930 460)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_19_28

 (19 2)  (1001 450)  (1001 450)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_21_28

 (4 4)  (1094 452)  (1094 452)  routing T_21_28.sp4_h_l_44 <X> T_21_28.sp4_v_b_3
 (6 4)  (1096 452)  (1096 452)  routing T_21_28.sp4_h_l_44 <X> T_21_28.sp4_v_b_3
 (5 5)  (1095 453)  (1095 453)  routing T_21_28.sp4_h_l_44 <X> T_21_28.sp4_v_b_3
 (13 12)  (1103 460)  (1103 460)  routing T_21_28.sp4_h_l_46 <X> T_21_28.sp4_v_b_11
 (12 13)  (1102 461)  (1102 461)  routing T_21_28.sp4_h_l_46 <X> T_21_28.sp4_v_b_11


LogicTile_29_28

 (4 2)  (1514 450)  (1514 450)  routing T_29_28.sp4_v_b_4 <X> T_29_28.sp4_v_t_37
 (6 2)  (1516 450)  (1516 450)  routing T_29_28.sp4_v_b_4 <X> T_29_28.sp4_v_t_37
 (19 7)  (1529 455)  (1529 455)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_30_28

 (19 4)  (1583 452)  (1583 452)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


IO_Tile_33_28

 (11 0)  (1737 448)  (1737 448)  routing T_33_28.span4_vert_b_0 <X> T_33_28.span4_vert_t_12
 (16 0)  (1742 448)  (1742 448)  IOB_0 IO Functioning bit
 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (16 4)  (1742 452)  (1742 452)  IOB_0 IO Functioning bit


IO_Tile_0_27

 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 434)  (0 434)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (4 3)  (13 435)  (13 435)  routing T_0_27.span12_horz_18 <X> T_0_27.lc_trk_g0_2
 (6 3)  (11 435)  (11 435)  routing T_0_27.span12_horz_18 <X> T_0_27.lc_trk_g0_2
 (7 3)  (10 435)  (10 435)  Enable bit of Mux _local_links/g0_mux_2 => span12_horz_18 lc_trk_g0_2
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (5 4)  (12 436)  (12 436)  routing T_0_27.span4_vert_b_5 <X> T_0_27.lc_trk_g0_5
 (7 4)  (10 436)  (10 436)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (10 4)  (7 436)  (7 436)  routing T_0_27.lc_trk_g0_5 <X> T_0_27.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (0 436)  (0 436)  IOB_0 IO Functioning bit
 (8 5)  (9 437)  (9 437)  routing T_0_27.span4_vert_b_5 <X> T_0_27.lc_trk_g0_5
 (11 5)  (6 437)  (6 437)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 437)  (5 437)  routing T_0_27.lc_trk_g0_2 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 438)  (14 438)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 441)  (0 441)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 442)  (7 442)  routing T_0_27.lc_trk_g1_5 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 442)  (6 442)  routing T_0_27.lc_trk_g1_5 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 442)  (5 442)  routing T_0_27.lc_trk_g1_4 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g1_4 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 444)  (12 444)  routing T_0_27.span4_vert_b_5 <X> T_0_27.lc_trk_g1_5
 (7 12)  (10 444)  (10 444)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (4 13)  (13 445)  (13 445)  routing T_0_27.span4_vert_b_4 <X> T_0_27.lc_trk_g1_4
 (5 13)  (12 445)  (12 445)  routing T_0_27.span4_vert_b_4 <X> T_0_27.lc_trk_g1_4
 (7 13)  (10 445)  (10 445)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (8 13)  (9 445)  (9 445)  routing T_0_27.span4_vert_b_5 <X> T_0_27.lc_trk_g1_5
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_3_27

 (3 10)  (129 442)  (129 442)  routing T_3_27.sp12_h_r_1 <X> T_3_27.sp12_h_l_22
 (3 11)  (129 443)  (129 443)  routing T_3_27.sp12_h_r_1 <X> T_3_27.sp12_h_l_22


LogicTile_6_27

 (3 1)  (291 433)  (291 433)  routing T_6_27.sp12_h_l_23 <X> T_6_27.sp12_v_b_0
 (3 5)  (291 437)  (291 437)  routing T_6_27.sp12_h_l_23 <X> T_6_27.sp12_h_r_0


RAM_Tile_8_27

 (3 5)  (399 437)  (399 437)  routing T_8_27.sp12_h_l_23 <X> T_8_27.sp12_h_r_0


LogicTile_10_27

 (11 6)  (503 438)  (503 438)  routing T_10_27.sp4_v_b_9 <X> T_10_27.sp4_v_t_40
 (13 6)  (505 438)  (505 438)  routing T_10_27.sp4_v_b_9 <X> T_10_27.sp4_v_t_40


LogicTile_13_27

 (11 8)  (665 440)  (665 440)  routing T_13_27.sp4_h_r_3 <X> T_13_27.sp4_v_b_8
 (3 12)  (657 444)  (657 444)  routing T_13_27.sp12_v_b_1 <X> T_13_27.sp12_h_r_1
 (3 13)  (657 445)  (657 445)  routing T_13_27.sp12_v_b_1 <X> T_13_27.sp12_h_r_1


LogicTile_14_27

 (10 5)  (718 437)  (718 437)  routing T_14_27.sp4_h_r_11 <X> T_14_27.sp4_v_b_4


LogicTile_15_27

 (11 8)  (773 440)  (773 440)  routing T_15_27.sp4_h_r_3 <X> T_15_27.sp4_v_b_8
 (3 11)  (765 443)  (765 443)  routing T_15_27.sp12_v_b_1 <X> T_15_27.sp12_h_l_22


LogicTile_16_27

 (2 8)  (818 440)  (818 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 12)  (818 444)  (818 444)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (19 15)  (835 447)  (835 447)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_17_27

 (8 1)  (882 433)  (882 433)  routing T_17_27.sp4_h_r_1 <X> T_17_27.sp4_v_b_1
 (6 7)  (880 439)  (880 439)  routing T_17_27.sp4_h_r_3 <X> T_17_27.sp4_h_l_38
 (4 12)  (878 444)  (878 444)  routing T_17_27.sp4_v_t_36 <X> T_17_27.sp4_v_b_9
 (6 12)  (880 444)  (880 444)  routing T_17_27.sp4_v_t_36 <X> T_17_27.sp4_v_b_9
 (12 13)  (886 445)  (886 445)  routing T_17_27.sp4_h_r_11 <X> T_17_27.sp4_v_b_11


LogicTile_18_27

 (2 12)  (930 444)  (930 444)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (19 13)  (947 445)  (947 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (11 15)  (939 447)  (939 447)  routing T_18_27.sp4_h_r_3 <X> T_18_27.sp4_h_l_46
 (13 15)  (941 447)  (941 447)  routing T_18_27.sp4_h_r_3 <X> T_18_27.sp4_h_l_46
 (19 15)  (947 447)  (947 447)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_27

 (11 4)  (993 436)  (993 436)  routing T_19_27.sp4_h_l_46 <X> T_19_27.sp4_v_b_5
 (13 4)  (995 436)  (995 436)  routing T_19_27.sp4_h_l_46 <X> T_19_27.sp4_v_b_5
 (12 5)  (994 437)  (994 437)  routing T_19_27.sp4_h_l_46 <X> T_19_27.sp4_v_b_5
 (4 12)  (986 444)  (986 444)  routing T_19_27.sp4_h_l_44 <X> T_19_27.sp4_v_b_9
 (5 13)  (987 445)  (987 445)  routing T_19_27.sp4_h_l_44 <X> T_19_27.sp4_v_b_9
 (19 15)  (1001 447)  (1001 447)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_25_27

 (3 13)  (1309 445)  (1309 445)  routing T_25_27.sp12_h_l_22 <X> T_25_27.sp12_h_r_1


LogicTile_26_27

 (3 2)  (1351 434)  (1351 434)  routing T_26_27.sp12_v_t_23 <X> T_26_27.sp12_h_l_23


LogicTile_28_27

 (3 2)  (1459 434)  (1459 434)  routing T_28_27.sp12_v_t_23 <X> T_28_27.sp12_h_l_23


LogicTile_29_27

 (3 2)  (1513 434)  (1513 434)  routing T_29_27.sp12_v_t_23 <X> T_29_27.sp12_h_l_23


LogicTile_30_27

 (3 3)  (1567 435)  (1567 435)  routing T_30_27.sp12_v_b_0 <X> T_30_27.sp12_h_l_23


IO_Tile_33_27

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 442)  (1738 442)  routing T_33_27.lc_trk_g1_6 <X> T_33_27.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 442)  (1739 442)  routing T_33_27.lc_trk_g1_6 <X> T_33_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 442)  (1742 442)  IOB_1 IO Functioning bit
 (12 11)  (1738 443)  (1738 443)  routing T_33_27.lc_trk_g1_6 <X> T_33_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 443)  (1739 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (1737 444)  (1737 444)  routing T_33_27.span4_vert_b_3 <X> T_33_27.span4_vert_t_15
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit
 (16 14)  (1742 446)  (1742 446)  IOB_1 IO Functioning bit
 (6 15)  (1732 447)  (1732 447)  routing T_33_27.span12_horz_14 <X> T_33_27.lc_trk_g1_6
 (7 15)  (1733 447)  (1733 447)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_14 lc_trk_g1_6


IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_6_26

 (13 2)  (301 418)  (301 418)  routing T_6_26.sp4_h_r_2 <X> T_6_26.sp4_v_t_39
 (12 3)  (300 419)  (300 419)  routing T_6_26.sp4_h_r_2 <X> T_6_26.sp4_v_t_39
 (3 14)  (291 430)  (291 430)  routing T_6_26.sp12_h_r_1 <X> T_6_26.sp12_v_t_22
 (3 15)  (291 431)  (291 431)  routing T_6_26.sp12_h_r_1 <X> T_6_26.sp12_v_t_22


LogicTile_7_26

 (19 14)  (361 430)  (361 430)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_13_26

 (22 5)  (676 421)  (676 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (679 421)  (679 421)  routing T_13_26.sp4_r_v_b_26 <X> T_13_26.lc_trk_g1_2
 (15 6)  (669 422)  (669 422)  routing T_13_26.sp4_v_b_21 <X> T_13_26.lc_trk_g1_5
 (16 6)  (670 422)  (670 422)  routing T_13_26.sp4_v_b_21 <X> T_13_26.lc_trk_g1_5
 (17 6)  (671 422)  (671 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (27 6)  (681 422)  (681 422)  routing T_13_26.lc_trk_g3_1 <X> T_13_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 422)  (682 422)  routing T_13_26.lc_trk_g3_1 <X> T_13_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 422)  (683 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 422)  (686 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 422)  (687 422)  routing T_13_26.lc_trk_g3_3 <X> T_13_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 422)  (688 422)  routing T_13_26.lc_trk_g3_3 <X> T_13_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 422)  (690 422)  LC_3 Logic Functioning bit
 (38 6)  (692 422)  (692 422)  LC_3 Logic Functioning bit
 (47 6)  (701 422)  (701 422)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (680 423)  (680 423)  routing T_13_26.lc_trk_g1_2 <X> T_13_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 423)  (681 423)  routing T_13_26.lc_trk_g1_2 <X> T_13_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 423)  (683 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 423)  (685 423)  routing T_13_26.lc_trk_g3_3 <X> T_13_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 423)  (690 423)  LC_3 Logic Functioning bit
 (37 7)  (691 423)  (691 423)  LC_3 Logic Functioning bit
 (38 7)  (692 423)  (692 423)  LC_3 Logic Functioning bit
 (39 7)  (693 423)  (693 423)  LC_3 Logic Functioning bit
 (41 7)  (695 423)  (695 423)  LC_3 Logic Functioning bit
 (43 7)  (697 423)  (697 423)  LC_3 Logic Functioning bit
 (22 8)  (676 424)  (676 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (677 424)  (677 424)  routing T_13_26.sp4_v_t_30 <X> T_13_26.lc_trk_g2_3
 (24 8)  (678 424)  (678 424)  routing T_13_26.sp4_v_t_30 <X> T_13_26.lc_trk_g2_3
 (26 8)  (680 424)  (680 424)  routing T_13_26.lc_trk_g1_5 <X> T_13_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 424)  (681 424)  routing T_13_26.lc_trk_g1_2 <X> T_13_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 424)  (683 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 424)  (686 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 424)  (687 424)  routing T_13_26.lc_trk_g2_3 <X> T_13_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 424)  (690 424)  LC_4 Logic Functioning bit
 (38 8)  (692 424)  (692 424)  LC_4 Logic Functioning bit
 (51 8)  (705 424)  (705 424)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (681 425)  (681 425)  routing T_13_26.lc_trk_g1_5 <X> T_13_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 425)  (683 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 425)  (684 425)  routing T_13_26.lc_trk_g1_2 <X> T_13_26.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 425)  (685 425)  routing T_13_26.lc_trk_g2_3 <X> T_13_26.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 425)  (690 425)  LC_4 Logic Functioning bit
 (37 9)  (691 425)  (691 425)  LC_4 Logic Functioning bit
 (38 9)  (692 425)  (692 425)  LC_4 Logic Functioning bit
 (39 9)  (693 425)  (693 425)  LC_4 Logic Functioning bit
 (40 9)  (694 425)  (694 425)  LC_4 Logic Functioning bit
 (42 9)  (696 425)  (696 425)  LC_4 Logic Functioning bit
 (17 12)  (671 428)  (671 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (676 428)  (676 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3


LogicTile_14_26

 (8 3)  (716 419)  (716 419)  routing T_14_26.sp4_h_r_1 <X> T_14_26.sp4_v_t_36
 (9 3)  (717 419)  (717 419)  routing T_14_26.sp4_h_r_1 <X> T_14_26.sp4_v_t_36
 (19 6)  (727 422)  (727 422)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_15_26

 (17 0)  (779 416)  (779 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (9 1)  (771 417)  (771 417)  routing T_15_26.sp4_v_t_36 <X> T_15_26.sp4_v_b_1
 (18 1)  (780 417)  (780 417)  routing T_15_26.sp4_r_v_b_34 <X> T_15_26.lc_trk_g0_1
 (15 2)  (777 418)  (777 418)  routing T_15_26.sp4_v_b_21 <X> T_15_26.lc_trk_g0_5
 (16 2)  (778 418)  (778 418)  routing T_15_26.sp4_v_b_21 <X> T_15_26.lc_trk_g0_5
 (17 2)  (779 418)  (779 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (21 4)  (783 420)  (783 420)  routing T_15_26.sp12_h_r_3 <X> T_15_26.lc_trk_g1_3
 (22 4)  (784 420)  (784 420)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (786 420)  (786 420)  routing T_15_26.sp12_h_r_3 <X> T_15_26.lc_trk_g1_3
 (29 4)  (791 420)  (791 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 420)  (793 420)  routing T_15_26.lc_trk_g0_5 <X> T_15_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 420)  (794 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 420)  (798 420)  LC_2 Logic Functioning bit
 (37 4)  (799 420)  (799 420)  LC_2 Logic Functioning bit
 (38 4)  (800 420)  (800 420)  LC_2 Logic Functioning bit
 (39 4)  (801 420)  (801 420)  LC_2 Logic Functioning bit
 (41 4)  (803 420)  (803 420)  LC_2 Logic Functioning bit
 (43 4)  (805 420)  (805 420)  LC_2 Logic Functioning bit
 (21 5)  (783 421)  (783 421)  routing T_15_26.sp12_h_r_3 <X> T_15_26.lc_trk_g1_3
 (26 5)  (788 421)  (788 421)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 421)  (789 421)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 421)  (791 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (799 421)  (799 421)  LC_2 Logic Functioning bit
 (39 5)  (801 421)  (801 421)  LC_2 Logic Functioning bit
 (51 5)  (813 421)  (813 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (777 422)  (777 422)  routing T_15_26.sp4_h_r_13 <X> T_15_26.lc_trk_g1_5
 (16 6)  (778 422)  (778 422)  routing T_15_26.sp4_h_r_13 <X> T_15_26.lc_trk_g1_5
 (17 6)  (779 422)  (779 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (780 422)  (780 422)  routing T_15_26.sp4_h_r_13 <X> T_15_26.lc_trk_g1_5
 (22 9)  (784 425)  (784 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (787 425)  (787 425)  routing T_15_26.sp4_r_v_b_34 <X> T_15_26.lc_trk_g2_2
 (21 10)  (783 426)  (783 426)  routing T_15_26.sp12_v_b_7 <X> T_15_26.lc_trk_g2_7
 (22 10)  (784 426)  (784 426)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (786 426)  (786 426)  routing T_15_26.sp12_v_b_7 <X> T_15_26.lc_trk_g2_7
 (21 11)  (783 427)  (783 427)  routing T_15_26.sp12_v_b_7 <X> T_15_26.lc_trk_g2_7
 (26 14)  (788 430)  (788 430)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.wire_logic_cluster/lc_7/in_0
 (28 14)  (790 430)  (790 430)  routing T_15_26.lc_trk_g2_2 <X> T_15_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 430)  (791 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 430)  (793 430)  routing T_15_26.lc_trk_g1_5 <X> T_15_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 430)  (794 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 430)  (796 430)  routing T_15_26.lc_trk_g1_5 <X> T_15_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 430)  (798 430)  LC_7 Logic Functioning bit
 (38 14)  (800 430)  (800 430)  LC_7 Logic Functioning bit
 (48 14)  (810 430)  (810 430)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (9 15)  (771 431)  (771 431)  routing T_15_26.sp4_v_b_10 <X> T_15_26.sp4_v_t_47
 (26 15)  (788 431)  (788 431)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 431)  (790 431)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 431)  (791 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 431)  (792 431)  routing T_15_26.lc_trk_g2_2 <X> T_15_26.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 431)  (798 431)  LC_7 Logic Functioning bit
 (37 15)  (799 431)  (799 431)  LC_7 Logic Functioning bit
 (38 15)  (800 431)  (800 431)  LC_7 Logic Functioning bit
 (39 15)  (801 431)  (801 431)  LC_7 Logic Functioning bit
 (40 15)  (802 431)  (802 431)  LC_7 Logic Functioning bit
 (42 15)  (804 431)  (804 431)  LC_7 Logic Functioning bit


LogicTile_16_26

 (26 0)  (842 416)  (842 416)  routing T_16_26.lc_trk_g2_4 <X> T_16_26.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 416)  (844 416)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 416)  (845 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 416)  (846 416)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 416)  (847 416)  routing T_16_26.lc_trk_g3_4 <X> T_16_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 416)  (848 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 416)  (849 416)  routing T_16_26.lc_trk_g3_4 <X> T_16_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 416)  (850 416)  routing T_16_26.lc_trk_g3_4 <X> T_16_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 416)  (852 416)  LC_0 Logic Functioning bit
 (37 0)  (853 416)  (853 416)  LC_0 Logic Functioning bit
 (38 0)  (854 416)  (854 416)  LC_0 Logic Functioning bit
 (39 0)  (855 416)  (855 416)  LC_0 Logic Functioning bit
 (41 0)  (857 416)  (857 416)  LC_0 Logic Functioning bit
 (43 0)  (859 416)  (859 416)  LC_0 Logic Functioning bit
 (52 0)  (868 416)  (868 416)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (28 1)  (844 417)  (844 417)  routing T_16_26.lc_trk_g2_4 <X> T_16_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 417)  (845 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 417)  (846 417)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_0/in_1
 (37 1)  (853 417)  (853 417)  LC_0 Logic Functioning bit
 (39 1)  (855 417)  (855 417)  LC_0 Logic Functioning bit
 (26 2)  (842 418)  (842 418)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 418)  (843 418)  routing T_16_26.lc_trk_g3_1 <X> T_16_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 418)  (844 418)  routing T_16_26.lc_trk_g3_1 <X> T_16_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 418)  (845 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 418)  (848 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 418)  (849 418)  routing T_16_26.lc_trk_g3_3 <X> T_16_26.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 418)  (850 418)  routing T_16_26.lc_trk_g3_3 <X> T_16_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 418)  (852 418)  LC_1 Logic Functioning bit
 (37 2)  (853 418)  (853 418)  LC_1 Logic Functioning bit
 (38 2)  (854 418)  (854 418)  LC_1 Logic Functioning bit
 (39 2)  (855 418)  (855 418)  LC_1 Logic Functioning bit
 (41 2)  (857 418)  (857 418)  LC_1 Logic Functioning bit
 (43 2)  (859 418)  (859 418)  LC_1 Logic Functioning bit
 (52 2)  (868 418)  (868 418)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (842 419)  (842 419)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 419)  (844 419)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 419)  (845 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 419)  (847 419)  routing T_16_26.lc_trk_g3_3 <X> T_16_26.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 419)  (852 419)  LC_1 Logic Functioning bit
 (38 3)  (854 419)  (854 419)  LC_1 Logic Functioning bit
 (19 4)  (835 420)  (835 420)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (22 10)  (838 426)  (838 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (17 11)  (833 427)  (833 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (17 12)  (833 428)  (833 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (838 428)  (838 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (839 428)  (839 428)  routing T_16_26.sp4_v_t_30 <X> T_16_26.lc_trk_g3_3
 (24 12)  (840 428)  (840 428)  routing T_16_26.sp4_v_t_30 <X> T_16_26.lc_trk_g3_3
 (17 15)  (833 431)  (833 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_17_26

 (26 0)  (900 416)  (900 416)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 416)  (901 416)  routing T_17_26.lc_trk_g3_2 <X> T_17_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 416)  (902 416)  routing T_17_26.lc_trk_g3_2 <X> T_17_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 416)  (903 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 416)  (905 416)  routing T_17_26.lc_trk_g3_4 <X> T_17_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 416)  (906 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 416)  (907 416)  routing T_17_26.lc_trk_g3_4 <X> T_17_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 416)  (908 416)  routing T_17_26.lc_trk_g3_4 <X> T_17_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 416)  (910 416)  LC_0 Logic Functioning bit
 (37 0)  (911 416)  (911 416)  LC_0 Logic Functioning bit
 (38 0)  (912 416)  (912 416)  LC_0 Logic Functioning bit
 (39 0)  (913 416)  (913 416)  LC_0 Logic Functioning bit
 (41 0)  (915 416)  (915 416)  LC_0 Logic Functioning bit
 (43 0)  (917 416)  (917 416)  LC_0 Logic Functioning bit
 (52 0)  (926 416)  (926 416)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (8 1)  (882 417)  (882 417)  routing T_17_26.sp4_h_r_1 <X> T_17_26.sp4_v_b_1
 (26 1)  (900 417)  (900 417)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 417)  (901 417)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 417)  (903 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 417)  (904 417)  routing T_17_26.lc_trk_g3_2 <X> T_17_26.wire_logic_cluster/lc_0/in_1
 (37 1)  (911 417)  (911 417)  LC_0 Logic Functioning bit
 (39 1)  (913 417)  (913 417)  LC_0 Logic Functioning bit
 (26 4)  (900 420)  (900 420)  routing T_17_26.lc_trk_g2_4 <X> T_17_26.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 420)  (901 420)  routing T_17_26.lc_trk_g3_2 <X> T_17_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 420)  (902 420)  routing T_17_26.lc_trk_g3_2 <X> T_17_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 420)  (903 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 420)  (906 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 420)  (908 420)  routing T_17_26.lc_trk_g1_0 <X> T_17_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 420)  (910 420)  LC_2 Logic Functioning bit
 (38 4)  (912 420)  (912 420)  LC_2 Logic Functioning bit
 (17 5)  (891 421)  (891 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (28 5)  (902 421)  (902 421)  routing T_17_26.lc_trk_g2_4 <X> T_17_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 421)  (903 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 421)  (904 421)  routing T_17_26.lc_trk_g3_2 <X> T_17_26.wire_logic_cluster/lc_2/in_1
 (36 5)  (910 421)  (910 421)  LC_2 Logic Functioning bit
 (37 5)  (911 421)  (911 421)  LC_2 Logic Functioning bit
 (38 5)  (912 421)  (912 421)  LC_2 Logic Functioning bit
 (39 5)  (913 421)  (913 421)  LC_2 Logic Functioning bit
 (40 5)  (914 421)  (914 421)  LC_2 Logic Functioning bit
 (42 5)  (916 421)  (916 421)  LC_2 Logic Functioning bit
 (47 5)  (921 421)  (921 421)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (21 6)  (895 422)  (895 422)  routing T_17_26.sp4_h_l_2 <X> T_17_26.lc_trk_g1_7
 (22 6)  (896 422)  (896 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (897 422)  (897 422)  routing T_17_26.sp4_h_l_2 <X> T_17_26.lc_trk_g1_7
 (24 6)  (898 422)  (898 422)  routing T_17_26.sp4_h_l_2 <X> T_17_26.lc_trk_g1_7
 (14 11)  (888 427)  (888 427)  routing T_17_26.sp4_r_v_b_36 <X> T_17_26.lc_trk_g2_4
 (17 11)  (891 427)  (891 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (25 12)  (899 428)  (899 428)  routing T_17_26.sp12_v_t_1 <X> T_17_26.lc_trk_g3_2
 (22 13)  (896 429)  (896 429)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (898 429)  (898 429)  routing T_17_26.sp12_v_t_1 <X> T_17_26.lc_trk_g3_2
 (25 13)  (899 429)  (899 429)  routing T_17_26.sp12_v_t_1 <X> T_17_26.lc_trk_g3_2
 (14 14)  (888 430)  (888 430)  routing T_17_26.sp4_v_b_36 <X> T_17_26.lc_trk_g3_4
 (14 15)  (888 431)  (888 431)  routing T_17_26.sp4_v_b_36 <X> T_17_26.lc_trk_g3_4
 (16 15)  (890 431)  (890 431)  routing T_17_26.sp4_v_b_36 <X> T_17_26.lc_trk_g3_4
 (17 15)  (891 431)  (891 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_18_26

 (4 3)  (932 419)  (932 419)  routing T_18_26.sp4_h_r_4 <X> T_18_26.sp4_h_l_37
 (6 3)  (934 419)  (934 419)  routing T_18_26.sp4_h_r_4 <X> T_18_26.sp4_h_l_37
 (19 13)  (947 429)  (947 429)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_26

 (19 8)  (1001 424)  (1001 424)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_20_26

 (4 2)  (1040 418)  (1040 418)  routing T_20_26.sp4_v_b_0 <X> T_20_26.sp4_v_t_37
 (12 2)  (1048 418)  (1048 418)  routing T_20_26.sp4_v_b_2 <X> T_20_26.sp4_h_l_39


LogicTile_22_26

 (11 2)  (1155 418)  (1155 418)  routing T_22_26.sp4_v_b_6 <X> T_22_26.sp4_v_t_39
 (13 2)  (1157 418)  (1157 418)  routing T_22_26.sp4_v_b_6 <X> T_22_26.sp4_v_t_39
 (9 6)  (1153 422)  (1153 422)  routing T_22_26.sp4_v_b_4 <X> T_22_26.sp4_h_l_41


LogicTile_26_26

 (3 3)  (1351 419)  (1351 419)  routing T_26_26.sp12_v_b_0 <X> T_26_26.sp12_h_l_23


LogicTile_30_26

 (3 3)  (1567 419)  (1567 419)  routing T_30_26.sp12_v_b_0 <X> T_30_26.sp12_h_l_23


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (11 2)  (6 402)  (6 402)  routing T_0_25.span4_horz_7 <X> T_0_25.span4_vert_t_13
 (12 2)  (5 402)  (5 402)  routing T_0_25.span4_horz_7 <X> T_0_25.span4_vert_t_13
 (17 2)  (0 402)  (0 402)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (5 4)  (12 404)  (12 404)  routing T_0_25.span4_vert_b_13 <X> T_0_25.lc_trk_g0_5
 (7 4)  (10 404)  (10 404)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 404)  (9 404)  routing T_0_25.span4_vert_b_13 <X> T_0_25.lc_trk_g0_5
 (10 4)  (7 404)  (7 404)  routing T_0_25.lc_trk_g0_5 <X> T_0_25.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 404)  (5 404)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 404)  (0 404)  IOB_0 IO Functioning bit
 (11 5)  (6 405)  (6 405)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 405)  (5 405)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 409)  (1 409)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (5 10)  (12 410)  (12 410)  routing T_0_25.span4_vert_b_11 <X> T_0_25.lc_trk_g1_3
 (7 10)  (10 410)  (10 410)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (9 410)  (9 410)  routing T_0_25.span4_vert_b_11 <X> T_0_25.lc_trk_g1_3
 (10 10)  (7 410)  (7 410)  routing T_0_25.lc_trk_g1_5 <X> T_0_25.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 410)  (6 410)  routing T_0_25.lc_trk_g1_5 <X> T_0_25.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 410)  (5 410)  routing T_0_25.lc_trk_g1_4 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 410)  (4 410)  routing T_0_25.lc_trk_g1_4 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (11 11)  (6 411)  (6 411)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 411)  (4 411)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 412)  (12 412)  routing T_0_25.span4_vert_b_13 <X> T_0_25.lc_trk_g1_5
 (7 12)  (10 412)  (10 412)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (9 412)  (9 412)  routing T_0_25.span4_vert_b_13 <X> T_0_25.lc_trk_g1_5
 (5 13)  (12 413)  (12 413)  routing T_0_25.span4_horz_20 <X> T_0_25.lc_trk_g1_4
 (6 13)  (11 413)  (11 413)  routing T_0_25.span4_horz_20 <X> T_0_25.lc_trk_g1_4
 (7 13)  (10 413)  (10 413)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_20 lc_trk_g1_4
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (17 14)  (0 414)  (0 414)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25

 (5 14)  (131 414)  (131 414)  routing T_3_25.sp4_v_b_9 <X> T_3_25.sp4_h_l_44


LogicTile_4_25

 (3 4)  (183 404)  (183 404)  routing T_4_25.sp12_v_t_23 <X> T_4_25.sp12_h_r_0
 (9 10)  (189 410)  (189 410)  routing T_4_25.sp4_h_r_4 <X> T_4_25.sp4_h_l_42
 (10 10)  (190 410)  (190 410)  routing T_4_25.sp4_h_r_4 <X> T_4_25.sp4_h_l_42


LogicTile_5_25

 (3 0)  (237 400)  (237 400)  routing T_5_25.sp12_v_t_23 <X> T_5_25.sp12_v_b_0
 (3 4)  (237 404)  (237 404)  routing T_5_25.sp12_v_t_23 <X> T_5_25.sp12_h_r_0


LogicTile_6_25



LogicTile_7_25

 (3 4)  (345 404)  (345 404)  routing T_7_25.sp12_v_t_23 <X> T_7_25.sp12_h_r_0


RAM_Tile_8_25

 (3 5)  (399 405)  (399 405)  routing T_8_25.sp12_h_l_23 <X> T_8_25.sp12_h_r_0
 (9 6)  (405 406)  (405 406)  routing T_8_25.sp4_h_r_1 <X> T_8_25.sp4_h_l_41
 (10 6)  (406 406)  (406 406)  routing T_8_25.sp4_h_r_1 <X> T_8_25.sp4_h_l_41
 (2 12)  (398 412)  (398 412)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_9_25



LogicTile_10_25



LogicTile_11_25

 (11 4)  (557 404)  (557 404)  routing T_11_25.sp4_h_l_46 <X> T_11_25.sp4_v_b_5
 (13 4)  (559 404)  (559 404)  routing T_11_25.sp4_h_l_46 <X> T_11_25.sp4_v_b_5
 (12 5)  (558 405)  (558 405)  routing T_11_25.sp4_h_l_46 <X> T_11_25.sp4_v_b_5
 (4 6)  (550 406)  (550 406)  routing T_11_25.sp4_v_b_7 <X> T_11_25.sp4_v_t_38
 (6 6)  (552 406)  (552 406)  routing T_11_25.sp4_v_b_7 <X> T_11_25.sp4_v_t_38


LogicTile_12_25

 (9 2)  (609 402)  (609 402)  routing T_12_25.sp4_h_r_10 <X> T_12_25.sp4_h_l_36
 (10 2)  (610 402)  (610 402)  routing T_12_25.sp4_h_r_10 <X> T_12_25.sp4_h_l_36
 (2 8)  (602 408)  (602 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_25

 (5 5)  (659 405)  (659 405)  routing T_13_25.sp4_h_r_3 <X> T_13_25.sp4_v_b_3


LogicTile_14_25

 (27 2)  (735 402)  (735 402)  routing T_14_25.lc_trk_g3_7 <X> T_14_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 402)  (736 402)  routing T_14_25.lc_trk_g3_7 <X> T_14_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 402)  (737 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 402)  (738 402)  routing T_14_25.lc_trk_g3_7 <X> T_14_25.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 402)  (739 402)  routing T_14_25.lc_trk_g2_4 <X> T_14_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 402)  (740 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 402)  (741 402)  routing T_14_25.lc_trk_g2_4 <X> T_14_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 402)  (744 402)  LC_1 Logic Functioning bit
 (37 2)  (745 402)  (745 402)  LC_1 Logic Functioning bit
 (38 2)  (746 402)  (746 402)  LC_1 Logic Functioning bit
 (39 2)  (747 402)  (747 402)  LC_1 Logic Functioning bit
 (41 2)  (749 402)  (749 402)  LC_1 Logic Functioning bit
 (43 2)  (751 402)  (751 402)  LC_1 Logic Functioning bit
 (28 3)  (736 403)  (736 403)  routing T_14_25.lc_trk_g2_1 <X> T_14_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 403)  (737 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 403)  (738 403)  routing T_14_25.lc_trk_g3_7 <X> T_14_25.wire_logic_cluster/lc_1/in_1
 (37 3)  (745 403)  (745 403)  LC_1 Logic Functioning bit
 (39 3)  (747 403)  (747 403)  LC_1 Logic Functioning bit
 (47 3)  (755 403)  (755 403)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (2 4)  (710 404)  (710 404)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 4)  (727 404)  (727 404)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (15 8)  (723 408)  (723 408)  routing T_14_25.sp4_h_r_33 <X> T_14_25.lc_trk_g2_1
 (16 8)  (724 408)  (724 408)  routing T_14_25.sp4_h_r_33 <X> T_14_25.lc_trk_g2_1
 (17 8)  (725 408)  (725 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (726 408)  (726 408)  routing T_14_25.sp4_h_r_33 <X> T_14_25.lc_trk_g2_1
 (17 11)  (725 411)  (725 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (2 12)  (710 412)  (710 412)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (21 14)  (729 414)  (729 414)  routing T_14_25.sp4_v_t_26 <X> T_14_25.lc_trk_g3_7
 (22 14)  (730 414)  (730 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (731 414)  (731 414)  routing T_14_25.sp4_v_t_26 <X> T_14_25.lc_trk_g3_7
 (19 15)  (727 415)  (727 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (21 15)  (729 415)  (729 415)  routing T_14_25.sp4_v_t_26 <X> T_14_25.lc_trk_g3_7


LogicTile_15_25

 (11 5)  (773 405)  (773 405)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_h_r_5
 (13 5)  (775 405)  (775 405)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_h_r_5
 (19 15)  (781 415)  (781 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_16_25

 (22 5)  (838 405)  (838 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (841 405)  (841 405)  routing T_16_25.sp4_r_v_b_26 <X> T_16_25.lc_trk_g1_2
 (15 6)  (831 406)  (831 406)  routing T_16_25.sp4_h_r_21 <X> T_16_25.lc_trk_g1_5
 (16 6)  (832 406)  (832 406)  routing T_16_25.sp4_h_r_21 <X> T_16_25.lc_trk_g1_5
 (17 6)  (833 406)  (833 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (834 406)  (834 406)  routing T_16_25.sp4_h_r_21 <X> T_16_25.lc_trk_g1_5
 (27 6)  (843 406)  (843 406)  routing T_16_25.lc_trk_g1_5 <X> T_16_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 406)  (845 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 406)  (846 406)  routing T_16_25.lc_trk_g1_5 <X> T_16_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 406)  (847 406)  routing T_16_25.lc_trk_g2_4 <X> T_16_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 406)  (848 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 406)  (849 406)  routing T_16_25.lc_trk_g2_4 <X> T_16_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 406)  (852 406)  LC_3 Logic Functioning bit
 (38 6)  (854 406)  (854 406)  LC_3 Logic Functioning bit
 (51 6)  (867 406)  (867 406)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (18 7)  (834 407)  (834 407)  routing T_16_25.sp4_h_r_21 <X> T_16_25.lc_trk_g1_5
 (26 7)  (842 407)  (842 407)  routing T_16_25.lc_trk_g1_2 <X> T_16_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 407)  (843 407)  routing T_16_25.lc_trk_g1_2 <X> T_16_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 407)  (845 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (852 407)  (852 407)  LC_3 Logic Functioning bit
 (37 7)  (853 407)  (853 407)  LC_3 Logic Functioning bit
 (38 7)  (854 407)  (854 407)  LC_3 Logic Functioning bit
 (39 7)  (855 407)  (855 407)  LC_3 Logic Functioning bit
 (41 7)  (857 407)  (857 407)  LC_3 Logic Functioning bit
 (43 7)  (859 407)  (859 407)  LC_3 Logic Functioning bit
 (17 11)  (833 411)  (833 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (4 15)  (820 415)  (820 415)  routing T_16_25.sp4_v_b_4 <X> T_16_25.sp4_h_l_44


LogicTile_17_25

 (8 3)  (882 403)  (882 403)  routing T_17_25.sp4_h_r_1 <X> T_17_25.sp4_v_t_36
 (9 3)  (883 403)  (883 403)  routing T_17_25.sp4_h_r_1 <X> T_17_25.sp4_v_t_36
 (3 5)  (877 405)  (877 405)  routing T_17_25.sp12_h_l_23 <X> T_17_25.sp12_h_r_0
 (12 5)  (886 405)  (886 405)  routing T_17_25.sp4_h_r_5 <X> T_17_25.sp4_v_b_5
 (8 9)  (882 409)  (882 409)  routing T_17_25.sp4_h_l_42 <X> T_17_25.sp4_v_b_7
 (9 9)  (883 409)  (883 409)  routing T_17_25.sp4_h_l_42 <X> T_17_25.sp4_v_b_7
 (13 12)  (887 412)  (887 412)  routing T_17_25.sp4_h_l_46 <X> T_17_25.sp4_v_b_11
 (12 13)  (886 413)  (886 413)  routing T_17_25.sp4_h_l_46 <X> T_17_25.sp4_v_b_11
 (19 13)  (893 413)  (893 413)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_18_25

 (2 0)  (930 400)  (930 400)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (4 12)  (932 412)  (932 412)  routing T_18_25.sp4_h_l_38 <X> T_18_25.sp4_v_b_9
 (6 12)  (934 412)  (934 412)  routing T_18_25.sp4_h_l_38 <X> T_18_25.sp4_v_b_9
 (5 13)  (933 413)  (933 413)  routing T_18_25.sp4_h_l_38 <X> T_18_25.sp4_v_b_9
 (19 13)  (947 413)  (947 413)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_25

 (3 1)  (985 401)  (985 401)  routing T_19_25.sp12_h_l_23 <X> T_19_25.sp12_v_b_0
 (12 10)  (994 410)  (994 410)  routing T_19_25.sp4_v_t_39 <X> T_19_25.sp4_h_l_45
 (8 11)  (990 411)  (990 411)  routing T_19_25.sp4_v_b_4 <X> T_19_25.sp4_v_t_42
 (10 11)  (992 411)  (992 411)  routing T_19_25.sp4_v_b_4 <X> T_19_25.sp4_v_t_42
 (11 11)  (993 411)  (993 411)  routing T_19_25.sp4_v_t_39 <X> T_19_25.sp4_h_l_45
 (13 11)  (995 411)  (995 411)  routing T_19_25.sp4_v_t_39 <X> T_19_25.sp4_h_l_45
 (11 12)  (993 412)  (993 412)  routing T_19_25.sp4_h_l_40 <X> T_19_25.sp4_v_b_11
 (13 12)  (995 412)  (995 412)  routing T_19_25.sp4_h_l_40 <X> T_19_25.sp4_v_b_11
 (12 13)  (994 413)  (994 413)  routing T_19_25.sp4_h_l_40 <X> T_19_25.sp4_v_b_11


LogicTile_20_25

 (3 0)  (1039 400)  (1039 400)  routing T_20_25.sp12_v_t_23 <X> T_20_25.sp12_v_b_0
 (19 2)  (1055 402)  (1055 402)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (8 9)  (1044 409)  (1044 409)  routing T_20_25.sp4_h_l_36 <X> T_20_25.sp4_v_b_7
 (9 9)  (1045 409)  (1045 409)  routing T_20_25.sp4_h_l_36 <X> T_20_25.sp4_v_b_7
 (10 9)  (1046 409)  (1046 409)  routing T_20_25.sp4_h_l_36 <X> T_20_25.sp4_v_b_7
 (3 12)  (1039 412)  (1039 412)  routing T_20_25.sp12_v_b_1 <X> T_20_25.sp12_h_r_1
 (3 13)  (1039 413)  (1039 413)  routing T_20_25.sp12_v_b_1 <X> T_20_25.sp12_h_r_1
 (4 14)  (1040 414)  (1040 414)  routing T_20_25.sp4_v_b_1 <X> T_20_25.sp4_v_t_44
 (6 14)  (1042 414)  (1042 414)  routing T_20_25.sp4_v_b_1 <X> T_20_25.sp4_v_t_44


LogicTile_21_25



LogicTile_22_25

 (19 4)  (1163 404)  (1163 404)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_23_25



LogicTile_24_25

 (3 3)  (1255 403)  (1255 403)  routing T_24_25.sp12_v_b_0 <X> T_24_25.sp12_h_l_23


RAM_Tile_25_25

 (3 2)  (1309 402)  (1309 402)  routing T_25_25.sp12_v_t_23 <X> T_25_25.sp12_h_l_23


LogicTile_26_25

 (3 2)  (1351 402)  (1351 402)  routing T_26_25.sp12_v_t_23 <X> T_26_25.sp12_h_l_23


LogicTile_27_25

 (2 6)  (1404 406)  (1404 406)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_28_25



LogicTile_29_25



LogicTile_30_25

 (3 2)  (1567 402)  (1567 402)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_h_l_23
 (11 14)  (1575 414)  (1575 414)  routing T_30_25.sp4_h_l_43 <X> T_30_25.sp4_v_t_46


LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (11 0)  (6 384)  (6 384)  routing T_0_24.span4_horz_1 <X> T_0_24.span4_vert_t_12
 (12 0)  (5 384)  (5 384)  routing T_0_24.span4_horz_1 <X> T_0_24.span4_vert_t_12
 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (11 2)  (6 386)  (6 386)  routing T_0_24.span4_horz_7 <X> T_0_24.span4_vert_t_13
 (12 2)  (5 386)  (5 386)  routing T_0_24.span4_horz_7 <X> T_0_24.span4_vert_t_13
 (14 3)  (3 387)  (3 387)  routing T_0_24.span4_vert_t_13 <X> T_0_24.span4_vert_b_1
 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24

 (8 2)  (188 386)  (188 386)  routing T_4_24.sp4_h_r_1 <X> T_4_24.sp4_h_l_36
 (9 10)  (189 394)  (189 394)  routing T_4_24.sp4_h_r_4 <X> T_4_24.sp4_h_l_42
 (10 10)  (190 394)  (190 394)  routing T_4_24.sp4_h_r_4 <X> T_4_24.sp4_h_l_42


LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24

 (3 0)  (399 384)  (399 384)  routing T_8_24.sp12_h_r_0 <X> T_8_24.sp12_v_b_0
 (3 1)  (399 385)  (399 385)  routing T_8_24.sp12_h_r_0 <X> T_8_24.sp12_v_b_0
 (9 2)  (405 386)  (405 386)  routing T_8_24.sp4_h_r_10 <X> T_8_24.sp4_h_l_36
 (10 2)  (406 386)  (406 386)  routing T_8_24.sp4_h_r_10 <X> T_8_24.sp4_h_l_36
 (8 6)  (404 390)  (404 390)  routing T_8_24.sp4_h_r_4 <X> T_8_24.sp4_h_l_41


LogicTile_9_24



LogicTile_10_24

 (32 12)  (524 396)  (524 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 396)  (525 396)  routing T_10_24.lc_trk_g3_2 <X> T_10_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 396)  (526 396)  routing T_10_24.lc_trk_g3_2 <X> T_10_24.wire_logic_cluster/lc_6/in_3
 (40 12)  (532 396)  (532 396)  LC_6 Logic Functioning bit
 (41 12)  (533 396)  (533 396)  LC_6 Logic Functioning bit
 (42 12)  (534 396)  (534 396)  LC_6 Logic Functioning bit
 (43 12)  (535 396)  (535 396)  LC_6 Logic Functioning bit
 (46 12)  (538 396)  (538 396)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (47 12)  (539 396)  (539 396)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (543 396)  (543 396)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (544 396)  (544 396)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (514 397)  (514 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (31 13)  (523 397)  (523 397)  routing T_10_24.lc_trk_g3_2 <X> T_10_24.wire_logic_cluster/lc_6/in_3
 (40 13)  (532 397)  (532 397)  LC_6 Logic Functioning bit
 (41 13)  (533 397)  (533 397)  LC_6 Logic Functioning bit
 (42 13)  (534 397)  (534 397)  LC_6 Logic Functioning bit
 (43 13)  (535 397)  (535 397)  LC_6 Logic Functioning bit


LogicTile_11_24



LogicTile_12_24

 (9 14)  (609 398)  (609 398)  routing T_12_24.sp4_h_r_7 <X> T_12_24.sp4_h_l_47
 (10 14)  (610 398)  (610 398)  routing T_12_24.sp4_h_r_7 <X> T_12_24.sp4_h_l_47


LogicTile_13_24

 (26 2)  (680 386)  (680 386)  routing T_13_24.lc_trk_g1_6 <X> T_13_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 386)  (681 386)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 386)  (683 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 386)  (685 386)  routing T_13_24.lc_trk_g0_4 <X> T_13_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 386)  (686 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 386)  (690 386)  LC_1 Logic Functioning bit
 (37 2)  (691 386)  (691 386)  LC_1 Logic Functioning bit
 (38 2)  (692 386)  (692 386)  LC_1 Logic Functioning bit
 (39 2)  (693 386)  (693 386)  LC_1 Logic Functioning bit
 (41 2)  (695 386)  (695 386)  LC_1 Logic Functioning bit
 (43 2)  (697 386)  (697 386)  LC_1 Logic Functioning bit
 (46 2)  (700 386)  (700 386)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (14 3)  (668 387)  (668 387)  routing T_13_24.sp4_r_v_b_28 <X> T_13_24.lc_trk_g0_4
 (17 3)  (671 387)  (671 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (26 3)  (680 387)  (680 387)  routing T_13_24.lc_trk_g1_6 <X> T_13_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 387)  (681 387)  routing T_13_24.lc_trk_g1_6 <X> T_13_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 387)  (683 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 387)  (684 387)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_1/in_1
 (37 3)  (691 387)  (691 387)  LC_1 Logic Functioning bit
 (39 3)  (693 387)  (693 387)  LC_1 Logic Functioning bit
 (22 4)  (676 388)  (676 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (25 6)  (679 390)  (679 390)  routing T_13_24.sp4_v_t_3 <X> T_13_24.lc_trk_g1_6
 (36 6)  (690 390)  (690 390)  LC_3 Logic Functioning bit
 (37 6)  (691 390)  (691 390)  LC_3 Logic Functioning bit
 (38 6)  (692 390)  (692 390)  LC_3 Logic Functioning bit
 (39 6)  (693 390)  (693 390)  LC_3 Logic Functioning bit
 (40 6)  (694 390)  (694 390)  LC_3 Logic Functioning bit
 (41 6)  (695 390)  (695 390)  LC_3 Logic Functioning bit
 (42 6)  (696 390)  (696 390)  LC_3 Logic Functioning bit
 (43 6)  (697 390)  (697 390)  LC_3 Logic Functioning bit
 (46 6)  (700 390)  (700 390)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (705 390)  (705 390)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (22 7)  (676 391)  (676 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (677 391)  (677 391)  routing T_13_24.sp4_v_t_3 <X> T_13_24.lc_trk_g1_6
 (25 7)  (679 391)  (679 391)  routing T_13_24.sp4_v_t_3 <X> T_13_24.lc_trk_g1_6
 (36 7)  (690 391)  (690 391)  LC_3 Logic Functioning bit
 (37 7)  (691 391)  (691 391)  LC_3 Logic Functioning bit
 (38 7)  (692 391)  (692 391)  LC_3 Logic Functioning bit
 (39 7)  (693 391)  (693 391)  LC_3 Logic Functioning bit
 (40 7)  (694 391)  (694 391)  LC_3 Logic Functioning bit
 (41 7)  (695 391)  (695 391)  LC_3 Logic Functioning bit
 (42 7)  (696 391)  (696 391)  LC_3 Logic Functioning bit
 (43 7)  (697 391)  (697 391)  LC_3 Logic Functioning bit


LogicTile_14_24

 (11 2)  (719 386)  (719 386)  routing T_14_24.sp4_v_b_11 <X> T_14_24.sp4_v_t_39
 (12 3)  (720 387)  (720 387)  routing T_14_24.sp4_v_b_11 <X> T_14_24.sp4_v_t_39


LogicTile_15_24

 (31 2)  (793 386)  (793 386)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 386)  (794 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 386)  (795 386)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_1/in_3
 (40 2)  (802 386)  (802 386)  LC_1 Logic Functioning bit
 (41 2)  (803 386)  (803 386)  LC_1 Logic Functioning bit
 (42 2)  (804 386)  (804 386)  LC_1 Logic Functioning bit
 (43 2)  (805 386)  (805 386)  LC_1 Logic Functioning bit
 (31 3)  (793 387)  (793 387)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_1/in_3
 (40 3)  (802 387)  (802 387)  LC_1 Logic Functioning bit
 (41 3)  (803 387)  (803 387)  LC_1 Logic Functioning bit
 (42 3)  (804 387)  (804 387)  LC_1 Logic Functioning bit
 (43 3)  (805 387)  (805 387)  LC_1 Logic Functioning bit
 (51 3)  (813 387)  (813 387)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (22 6)  (784 390)  (784 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (788 390)  (788 390)  routing T_15_24.lc_trk_g1_6 <X> T_15_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 390)  (789 390)  routing T_15_24.lc_trk_g1_7 <X> T_15_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 390)  (791 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 390)  (792 390)  routing T_15_24.lc_trk_g1_7 <X> T_15_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 390)  (794 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 390)  (795 390)  routing T_15_24.lc_trk_g3_1 <X> T_15_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 390)  (796 390)  routing T_15_24.lc_trk_g3_1 <X> T_15_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 390)  (798 390)  LC_3 Logic Functioning bit
 (37 6)  (799 390)  (799 390)  LC_3 Logic Functioning bit
 (38 6)  (800 390)  (800 390)  LC_3 Logic Functioning bit
 (39 6)  (801 390)  (801 390)  LC_3 Logic Functioning bit
 (41 6)  (803 390)  (803 390)  LC_3 Logic Functioning bit
 (43 6)  (805 390)  (805 390)  LC_3 Logic Functioning bit
 (51 6)  (813 390)  (813 390)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (22 7)  (784 391)  (784 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (788 391)  (788 391)  routing T_15_24.lc_trk_g1_6 <X> T_15_24.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 391)  (789 391)  routing T_15_24.lc_trk_g1_6 <X> T_15_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 391)  (791 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 391)  (792 391)  routing T_15_24.lc_trk_g1_7 <X> T_15_24.wire_logic_cluster/lc_3/in_1
 (37 7)  (799 391)  (799 391)  LC_3 Logic Functioning bit
 (39 7)  (801 391)  (801 391)  LC_3 Logic Functioning bit
 (22 11)  (784 395)  (784 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (17 12)  (779 396)  (779 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (780 397)  (780 397)  routing T_15_24.sp4_r_v_b_41 <X> T_15_24.lc_trk_g3_1


LogicTile_16_24

 (19 4)  (835 388)  (835 388)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (8 15)  (824 399)  (824 399)  routing T_16_24.sp4_v_b_7 <X> T_16_24.sp4_v_t_47
 (10 15)  (826 399)  (826 399)  routing T_16_24.sp4_v_b_7 <X> T_16_24.sp4_v_t_47
 (12 15)  (828 399)  (828 399)  routing T_16_24.sp4_h_l_46 <X> T_16_24.sp4_v_t_46


LogicTile_17_24

 (7 11)  (881 395)  (881 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 14)  (881 398)  (881 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_18_24

 (27 2)  (955 386)  (955 386)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 386)  (956 386)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 386)  (957 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 386)  (958 386)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 386)  (959 386)  routing T_18_24.lc_trk_g0_4 <X> T_18_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 386)  (960 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (965 386)  (965 386)  LC_1 Logic Functioning bit
 (39 2)  (967 386)  (967 386)  LC_1 Logic Functioning bit
 (17 3)  (945 387)  (945 387)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (37 3)  (965 387)  (965 387)  LC_1 Logic Functioning bit
 (39 3)  (967 387)  (967 387)  LC_1 Logic Functioning bit
 (51 3)  (979 387)  (979 387)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 6)  (928 390)  (928 390)  routing T_18_24.glb_netwk_2 <X> T_18_24.glb2local_0
 (1 6)  (929 390)  (929 390)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (22 8)  (950 392)  (950 392)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (951 392)  (951 392)  routing T_18_24.sp12_v_b_11 <X> T_18_24.lc_trk_g2_3
 (22 9)  (950 393)  (950 393)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (951 393)  (951 393)  routing T_18_24.sp12_v_t_9 <X> T_18_24.lc_trk_g2_2
 (16 10)  (944 394)  (944 394)  routing T_18_24.sp12_v_t_10 <X> T_18_24.lc_trk_g2_5
 (17 10)  (945 394)  (945 394)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (7 11)  (935 395)  (935 395)  Column buffer control bit: LH_colbuf_cntl_2

 (22 12)  (950 396)  (950 396)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (951 396)  (951 396)  routing T_18_24.sp12_v_b_19 <X> T_18_24.lc_trk_g3_3
 (28 12)  (956 396)  (956 396)  routing T_18_24.lc_trk_g2_5 <X> T_18_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 396)  (957 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 396)  (958 396)  routing T_18_24.lc_trk_g2_5 <X> T_18_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 396)  (959 396)  routing T_18_24.lc_trk_g3_6 <X> T_18_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 396)  (960 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 396)  (961 396)  routing T_18_24.lc_trk_g3_6 <X> T_18_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 396)  (962 396)  routing T_18_24.lc_trk_g3_6 <X> T_18_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 396)  (964 396)  LC_6 Logic Functioning bit
 (37 12)  (965 396)  (965 396)  LC_6 Logic Functioning bit
 (38 12)  (966 396)  (966 396)  LC_6 Logic Functioning bit
 (39 12)  (967 396)  (967 396)  LC_6 Logic Functioning bit
 (41 12)  (969 396)  (969 396)  LC_6 Logic Functioning bit
 (43 12)  (971 396)  (971 396)  LC_6 Logic Functioning bit
 (47 12)  (975 396)  (975 396)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (21 13)  (949 397)  (949 397)  routing T_18_24.sp12_v_b_19 <X> T_18_24.lc_trk_g3_3
 (26 13)  (954 397)  (954 397)  routing T_18_24.lc_trk_g2_2 <X> T_18_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 397)  (956 397)  routing T_18_24.lc_trk_g2_2 <X> T_18_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 397)  (957 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 397)  (959 397)  routing T_18_24.lc_trk_g3_6 <X> T_18_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 397)  (964 397)  LC_6 Logic Functioning bit
 (38 13)  (966 397)  (966 397)  LC_6 Logic Functioning bit
 (7 14)  (935 398)  (935 398)  Column buffer control bit: LH_colbuf_cntl_7

 (17 14)  (945 398)  (945 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (27 14)  (955 398)  (955 398)  routing T_18_24.lc_trk_g3_3 <X> T_18_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 398)  (956 398)  routing T_18_24.lc_trk_g3_3 <X> T_18_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 398)  (957 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 398)  (960 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 398)  (961 398)  routing T_18_24.lc_trk_g2_2 <X> T_18_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 398)  (964 398)  LC_7 Logic Functioning bit
 (38 14)  (966 398)  (966 398)  LC_7 Logic Functioning bit
 (41 14)  (969 398)  (969 398)  LC_7 Logic Functioning bit
 (43 14)  (971 398)  (971 398)  LC_7 Logic Functioning bit
 (47 14)  (975 398)  (975 398)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (18 15)  (946 399)  (946 399)  routing T_18_24.sp4_r_v_b_45 <X> T_18_24.lc_trk_g3_5
 (22 15)  (950 399)  (950 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (954 399)  (954 399)  routing T_18_24.lc_trk_g2_3 <X> T_18_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 399)  (956 399)  routing T_18_24.lc_trk_g2_3 <X> T_18_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 399)  (957 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 399)  (958 399)  routing T_18_24.lc_trk_g3_3 <X> T_18_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 399)  (959 399)  routing T_18_24.lc_trk_g2_2 <X> T_18_24.wire_logic_cluster/lc_7/in_3
 (37 15)  (965 399)  (965 399)  LC_7 Logic Functioning bit
 (39 15)  (967 399)  (967 399)  LC_7 Logic Functioning bit
 (41 15)  (969 399)  (969 399)  LC_7 Logic Functioning bit
 (43 15)  (971 399)  (971 399)  LC_7 Logic Functioning bit


LogicTile_19_24

 (21 0)  (1003 384)  (1003 384)  routing T_19_24.sp4_v_b_11 <X> T_19_24.lc_trk_g0_3
 (22 0)  (1004 384)  (1004 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1005 384)  (1005 384)  routing T_19_24.sp4_v_b_11 <X> T_19_24.lc_trk_g0_3
 (21 1)  (1003 385)  (1003 385)  routing T_19_24.sp4_v_b_11 <X> T_19_24.lc_trk_g0_3
 (29 4)  (1011 388)  (1011 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 388)  (1013 388)  routing T_19_24.lc_trk_g2_5 <X> T_19_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 388)  (1014 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 388)  (1015 388)  routing T_19_24.lc_trk_g2_5 <X> T_19_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 388)  (1018 388)  LC_2 Logic Functioning bit
 (37 4)  (1019 388)  (1019 388)  LC_2 Logic Functioning bit
 (38 4)  (1020 388)  (1020 388)  LC_2 Logic Functioning bit
 (39 4)  (1021 388)  (1021 388)  LC_2 Logic Functioning bit
 (41 4)  (1023 388)  (1023 388)  LC_2 Logic Functioning bit
 (43 4)  (1025 388)  (1025 388)  LC_2 Logic Functioning bit
 (47 4)  (1029 388)  (1029 388)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (1008 389)  (1008 389)  routing T_19_24.lc_trk_g2_2 <X> T_19_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 389)  (1010 389)  routing T_19_24.lc_trk_g2_2 <X> T_19_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 389)  (1011 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 389)  (1012 389)  routing T_19_24.lc_trk_g0_3 <X> T_19_24.wire_logic_cluster/lc_2/in_1
 (36 5)  (1018 389)  (1018 389)  LC_2 Logic Functioning bit
 (38 5)  (1020 389)  (1020 389)  LC_2 Logic Functioning bit
 (25 8)  (1007 392)  (1007 392)  routing T_19_24.sp4_v_b_26 <X> T_19_24.lc_trk_g2_2
 (22 9)  (1004 393)  (1004 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1005 393)  (1005 393)  routing T_19_24.sp4_v_b_26 <X> T_19_24.lc_trk_g2_2
 (16 10)  (998 394)  (998 394)  routing T_19_24.sp4_v_b_37 <X> T_19_24.lc_trk_g2_5
 (17 10)  (999 394)  (999 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1000 394)  (1000 394)  routing T_19_24.sp4_v_b_37 <X> T_19_24.lc_trk_g2_5
 (18 11)  (1000 395)  (1000 395)  routing T_19_24.sp4_v_b_37 <X> T_19_24.lc_trk_g2_5
 (22 12)  (1004 396)  (1004 396)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1005 396)  (1005 396)  routing T_19_24.sp12_v_b_11 <X> T_19_24.lc_trk_g3_3
 (15 13)  (997 397)  (997 397)  routing T_19_24.sp4_v_t_29 <X> T_19_24.lc_trk_g3_0
 (16 13)  (998 397)  (998 397)  routing T_19_24.sp4_v_t_29 <X> T_19_24.lc_trk_g3_0
 (17 13)  (999 397)  (999 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (7 14)  (989 398)  (989 398)  Column buffer control bit: LH_colbuf_cntl_7

 (27 14)  (1009 398)  (1009 398)  routing T_19_24.lc_trk_g3_3 <X> T_19_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 398)  (1010 398)  routing T_19_24.lc_trk_g3_3 <X> T_19_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 398)  (1011 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 398)  (1014 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 398)  (1015 398)  routing T_19_24.lc_trk_g2_2 <X> T_19_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 398)  (1018 398)  LC_7 Logic Functioning bit
 (38 14)  (1020 398)  (1020 398)  LC_7 Logic Functioning bit
 (41 14)  (1023 398)  (1023 398)  LC_7 Logic Functioning bit
 (43 14)  (1025 398)  (1025 398)  LC_7 Logic Functioning bit
 (47 14)  (1029 398)  (1029 398)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (27 15)  (1009 399)  (1009 399)  routing T_19_24.lc_trk_g3_0 <X> T_19_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 399)  (1010 399)  routing T_19_24.lc_trk_g3_0 <X> T_19_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 399)  (1011 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 399)  (1012 399)  routing T_19_24.lc_trk_g3_3 <X> T_19_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 399)  (1013 399)  routing T_19_24.lc_trk_g2_2 <X> T_19_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 399)  (1018 399)  LC_7 Logic Functioning bit
 (38 15)  (1020 399)  (1020 399)  LC_7 Logic Functioning bit
 (40 15)  (1022 399)  (1022 399)  LC_7 Logic Functioning bit
 (42 15)  (1024 399)  (1024 399)  LC_7 Logic Functioning bit


LogicTile_20_24

 (7 14)  (1043 398)  (1043 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_21_24

 (4 4)  (1094 388)  (1094 388)  routing T_21_24.sp4_v_t_38 <X> T_21_24.sp4_v_b_3
 (13 12)  (1103 396)  (1103 396)  routing T_21_24.sp4_v_t_46 <X> T_21_24.sp4_v_b_11


LogicTile_22_24

 (19 4)  (1163 388)  (1163 388)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24

 (3 7)  (1309 391)  (1309 391)  routing T_25_24.sp12_h_l_23 <X> T_25_24.sp12_v_t_23


LogicTile_26_24

 (2 12)  (1350 396)  (1350 396)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_27_24

 (2 14)  (1404 398)  (1404 398)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (3 15)  (1405 399)  (1405 399)  routing T_27_24.sp12_h_l_22 <X> T_27_24.sp12_v_t_22


LogicTile_28_24



LogicTile_29_24

 (10 7)  (1520 391)  (1520 391)  routing T_29_24.sp4_h_l_46 <X> T_29_24.sp4_v_t_41


LogicTile_30_24

 (9 0)  (1573 384)  (1573 384)  routing T_30_24.sp4_h_l_47 <X> T_30_24.sp4_h_r_1
 (10 0)  (1574 384)  (1574 384)  routing T_30_24.sp4_h_l_47 <X> T_30_24.sp4_h_r_1


LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (12 0)  (1738 384)  (1738 384)  routing T_33_24.span4_horz_25 <X> T_33_24.span4_vert_t_12
 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 380)  (6 380)  routing T_0_23.span4_horz_19 <X> T_0_23.span4_vert_t_15
 (12 12)  (5 380)  (5 380)  routing T_0_23.span4_horz_19 <X> T_0_23.span4_vert_t_15


LogicTile_3_23

 (5 10)  (131 378)  (131 378)  routing T_3_23.sp4_h_r_3 <X> T_3_23.sp4_h_l_43
 (4 11)  (130 379)  (130 379)  routing T_3_23.sp4_h_r_3 <X> T_3_23.sp4_h_l_43


LogicTile_4_23

 (3 4)  (183 372)  (183 372)  routing T_4_23.sp12_v_t_23 <X> T_4_23.sp12_h_r_0
 (3 14)  (183 382)  (183 382)  routing T_4_23.sp12_h_r_1 <X> T_4_23.sp12_v_t_22
 (3 15)  (183 383)  (183 383)  routing T_4_23.sp12_h_r_1 <X> T_4_23.sp12_v_t_22
 (19 15)  (199 383)  (199 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_23

 (3 4)  (291 372)  (291 372)  routing T_6_23.sp12_v_t_23 <X> T_6_23.sp12_h_r_0


LogicTile_10_23

 (2 4)  (494 372)  (494 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_12_23

 (2 8)  (602 376)  (602 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_23

 (8 1)  (662 369)  (662 369)  routing T_13_23.sp4_h_l_42 <X> T_13_23.sp4_v_b_1
 (9 1)  (663 369)  (663 369)  routing T_13_23.sp4_h_l_42 <X> T_13_23.sp4_v_b_1
 (10 1)  (664 369)  (664 369)  routing T_13_23.sp4_h_l_42 <X> T_13_23.sp4_v_b_1


LogicTile_14_23

 (3 2)  (711 370)  (711 370)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_h_l_23
 (3 3)  (711 371)  (711 371)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_h_l_23
 (2 8)  (710 376)  (710 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_23

 (5 0)  (767 368)  (767 368)  routing T_15_23.sp4_h_l_44 <X> T_15_23.sp4_h_r_0
 (4 1)  (766 369)  (766 369)  routing T_15_23.sp4_h_l_44 <X> T_15_23.sp4_h_r_0


LogicTile_16_23

 (19 6)  (835 374)  (835 374)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (3 10)  (819 378)  (819 378)  routing T_16_23.sp12_v_t_22 <X> T_16_23.sp12_h_l_22


LogicTile_17_23

 (11 0)  (885 368)  (885 368)  routing T_17_23.sp4_v_t_46 <X> T_17_23.sp4_v_b_2
 (12 1)  (886 369)  (886 369)  routing T_17_23.sp4_v_t_46 <X> T_17_23.sp4_v_b_2
 (11 2)  (885 370)  (885 370)  routing T_17_23.sp4_v_b_6 <X> T_17_23.sp4_v_t_39
 (13 2)  (887 370)  (887 370)  routing T_17_23.sp4_v_b_6 <X> T_17_23.sp4_v_t_39
 (11 5)  (885 373)  (885 373)  routing T_17_23.sp4_h_l_44 <X> T_17_23.sp4_h_r_5
 (13 5)  (887 373)  (887 373)  routing T_17_23.sp4_h_l_44 <X> T_17_23.sp4_h_r_5
 (8 7)  (882 375)  (882 375)  routing T_17_23.sp4_h_r_4 <X> T_17_23.sp4_v_t_41
 (9 7)  (883 375)  (883 375)  routing T_17_23.sp4_h_r_4 <X> T_17_23.sp4_v_t_41
 (4 12)  (878 380)  (878 380)  routing T_17_23.sp4_h_l_44 <X> T_17_23.sp4_v_b_9
 (5 13)  (879 381)  (879 381)  routing T_17_23.sp4_h_l_44 <X> T_17_23.sp4_v_b_9


LogicTile_19_23

 (5 3)  (987 371)  (987 371)  routing T_19_23.sp4_h_l_37 <X> T_19_23.sp4_v_t_37
 (11 4)  (993 372)  (993 372)  routing T_19_23.sp4_v_t_44 <X> T_19_23.sp4_v_b_5
 (13 4)  (995 372)  (995 372)  routing T_19_23.sp4_v_t_44 <X> T_19_23.sp4_v_b_5
 (4 8)  (986 376)  (986 376)  routing T_19_23.sp4_h_l_37 <X> T_19_23.sp4_v_b_6
 (6 8)  (988 376)  (988 376)  routing T_19_23.sp4_h_l_37 <X> T_19_23.sp4_v_b_6
 (11 8)  (993 376)  (993 376)  routing T_19_23.sp4_v_t_40 <X> T_19_23.sp4_v_b_8
 (5 9)  (987 377)  (987 377)  routing T_19_23.sp4_h_l_37 <X> T_19_23.sp4_v_b_6
 (12 9)  (994 377)  (994 377)  routing T_19_23.sp4_v_t_40 <X> T_19_23.sp4_v_b_8


LogicTile_21_23

 (13 4)  (1103 372)  (1103 372)  routing T_21_23.sp4_h_l_40 <X> T_21_23.sp4_v_b_5
 (12 5)  (1102 373)  (1102 373)  routing T_21_23.sp4_h_l_40 <X> T_21_23.sp4_v_b_5
 (9 6)  (1099 374)  (1099 374)  routing T_21_23.sp4_h_r_1 <X> T_21_23.sp4_h_l_41
 (10 6)  (1100 374)  (1100 374)  routing T_21_23.sp4_h_r_1 <X> T_21_23.sp4_h_l_41


LogicTile_22_23

 (19 13)  (1163 381)  (1163 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_26_23

 (3 2)  (1351 370)  (1351 370)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_h_l_23
 (3 3)  (1351 371)  (1351 371)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_h_l_23


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (5 4)  (1731 372)  (1731 372)  routing T_33_23.span4_vert_b_13 <X> T_33_23.lc_trk_g0_5
 (7 4)  (1733 372)  (1733 372)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (1734 372)  (1734 372)  routing T_33_23.span4_vert_b_13 <X> T_33_23.lc_trk_g0_5
 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 376)  (1742 376)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (1743 377)  (1743 377)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (1731 378)  (1731 378)  routing T_33_23.span4_vert_b_3 <X> T_33_23.lc_trk_g1_3
 (7 10)  (1733 378)  (1733 378)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_3 lc_trk_g1_3
 (11 10)  (1737 378)  (1737 378)  routing T_33_23.lc_trk_g1_3 <X> T_33_23.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 378)  (1739 378)  routing T_33_23.lc_trk_g0_5 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 378)  (1742 378)  IOB_1 IO Functioning bit
 (8 11)  (1734 379)  (1734 379)  routing T_33_23.span4_vert_b_3 <X> T_33_23.lc_trk_g1_3
 (10 11)  (1736 379)  (1736 379)  routing T_33_23.lc_trk_g1_3 <X> T_33_23.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 379)  (1737 379)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 379)  (1739 379)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (1737 380)  (1737 380)  routing T_33_23.span4_vert_b_3 <X> T_33_23.span4_vert_t_15
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit
 (17 14)  (1743 382)  (1743 382)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (5 0)  (12 352)  (12 352)  routing T_0_22.span4_vert_b_9 <X> T_0_22.lc_trk_g0_1
 (7 0)  (10 352)  (10 352)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (9 352)  (9 352)  routing T_0_22.span4_vert_b_9 <X> T_0_22.lc_trk_g0_1
 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (5 4)  (12 356)  (12 356)  routing T_0_22.span4_vert_b_13 <X> T_0_22.lc_trk_g0_5
 (7 4)  (10 356)  (10 356)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 356)  (9 356)  routing T_0_22.span4_vert_b_13 <X> T_0_22.lc_trk_g0_5
 (12 4)  (5 356)  (5 356)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 356)  (4 356)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 356)  (0 356)  IOB_0 IO Functioning bit
 (11 5)  (6 357)  (6 357)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 357)  (5 357)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 357)  (4 357)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (5 8)  (12 360)  (12 360)  routing T_0_22.span4_vert_b_9 <X> T_0_22.lc_trk_g1_1
 (7 8)  (10 360)  (10 360)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_9 lc_trk_g1_1
 (8 8)  (9 360)  (9 360)  routing T_0_22.span4_vert_b_9 <X> T_0_22.lc_trk_g1_1
 (16 8)  (1 360)  (1 360)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 361)  (1 361)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (11 10)  (6 362)  (6 362)  routing T_0_22.lc_trk_g1_1 <X> T_0_22.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 362)  (4 362)  routing T_0_22.lc_trk_g0_5 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (11 11)  (6 363)  (6 363)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (5 14)  (12 366)  (12 366)  routing T_0_22.span4_vert_b_7 <X> T_0_22.lc_trk_g1_7
 (7 14)  (10 366)  (10 366)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 366)  (0 366)  IOB_1 IO Functioning bit
 (8 15)  (9 367)  (9 367)  routing T_0_22.span4_vert_b_7 <X> T_0_22.lc_trk_g1_7


LogicTile_2_22

 (3 5)  (75 357)  (75 357)  routing T_2_22.sp12_h_l_23 <X> T_2_22.sp12_h_r_0


LogicTile_4_22

 (3 6)  (183 358)  (183 358)  routing T_4_22.sp12_h_r_0 <X> T_4_22.sp12_v_t_23
 (3 7)  (183 359)  (183 359)  routing T_4_22.sp12_h_r_0 <X> T_4_22.sp12_v_t_23


LogicTile_5_22

 (3 6)  (237 358)  (237 358)  routing T_5_22.sp12_h_r_0 <X> T_5_22.sp12_v_t_23
 (3 7)  (237 359)  (237 359)  routing T_5_22.sp12_h_r_0 <X> T_5_22.sp12_v_t_23


LogicTile_10_22

 (3 5)  (495 357)  (495 357)  routing T_10_22.sp12_h_l_23 <X> T_10_22.sp12_h_r_0
 (2 12)  (494 364)  (494 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_13_22

 (12 8)  (666 360)  (666 360)  routing T_13_22.sp4_v_b_2 <X> T_13_22.sp4_h_r_8
 (11 9)  (665 361)  (665 361)  routing T_13_22.sp4_v_b_2 <X> T_13_22.sp4_h_r_8
 (13 9)  (667 361)  (667 361)  routing T_13_22.sp4_v_b_2 <X> T_13_22.sp4_h_r_8
 (13 12)  (667 364)  (667 364)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_11
 (12 13)  (666 365)  (666 365)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_11


LogicTile_14_22

 (3 1)  (711 353)  (711 353)  routing T_14_22.sp12_h_l_23 <X> T_14_22.sp12_v_b_0


LogicTile_16_22

 (3 2)  (819 354)  (819 354)  routing T_16_22.sp12_v_t_23 <X> T_16_22.sp12_h_l_23
 (2 4)  (818 356)  (818 356)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_17_22

 (22 0)  (896 352)  (896 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (897 352)  (897 352)  routing T_17_22.sp4_v_b_19 <X> T_17_22.lc_trk_g0_3
 (24 0)  (898 352)  (898 352)  routing T_17_22.sp4_v_b_19 <X> T_17_22.lc_trk_g0_3
 (27 0)  (901 352)  (901 352)  routing T_17_22.lc_trk_g3_4 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 352)  (902 352)  routing T_17_22.lc_trk_g3_4 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 352)  (903 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 352)  (904 352)  routing T_17_22.lc_trk_g3_4 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 352)  (905 352)  routing T_17_22.lc_trk_g2_5 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 352)  (906 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 352)  (907 352)  routing T_17_22.lc_trk_g2_5 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (51 0)  (925 352)  (925 352)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (52 0)  (926 352)  (926 352)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (28 1)  (902 353)  (902 353)  routing T_17_22.lc_trk_g2_0 <X> T_17_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 353)  (903 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (910 353)  (910 353)  LC_0 Logic Functioning bit
 (37 1)  (911 353)  (911 353)  LC_0 Logic Functioning bit
 (38 1)  (912 353)  (912 353)  LC_0 Logic Functioning bit
 (39 1)  (913 353)  (913 353)  LC_0 Logic Functioning bit
 (3 2)  (877 354)  (877 354)  routing T_17_22.sp12_v_t_23 <X> T_17_22.sp12_h_l_23
 (8 4)  (882 356)  (882 356)  routing T_17_22.sp4_h_l_45 <X> T_17_22.sp4_h_r_4
 (10 4)  (884 356)  (884 356)  routing T_17_22.sp4_h_l_45 <X> T_17_22.sp4_h_r_4
 (26 8)  (900 360)  (900 360)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (29 8)  (903 360)  (903 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 360)  (906 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 360)  (907 360)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 360)  (908 360)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 360)  (910 360)  LC_4 Logic Functioning bit
 (37 8)  (911 360)  (911 360)  LC_4 Logic Functioning bit
 (38 8)  (912 360)  (912 360)  LC_4 Logic Functioning bit
 (39 8)  (913 360)  (913 360)  LC_4 Logic Functioning bit
 (41 8)  (915 360)  (915 360)  LC_4 Logic Functioning bit
 (43 8)  (917 360)  (917 360)  LC_4 Logic Functioning bit
 (47 8)  (921 360)  (921 360)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (15 9)  (889 361)  (889 361)  routing T_17_22.sp4_v_t_29 <X> T_17_22.lc_trk_g2_0
 (16 9)  (890 361)  (890 361)  routing T_17_22.sp4_v_t_29 <X> T_17_22.lc_trk_g2_0
 (17 9)  (891 361)  (891 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (26 9)  (900 361)  (900 361)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 361)  (902 361)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 361)  (903 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 361)  (904 361)  routing T_17_22.lc_trk_g0_3 <X> T_17_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 361)  (905 361)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (37 9)  (911 361)  (911 361)  LC_4 Logic Functioning bit
 (39 9)  (913 361)  (913 361)  LC_4 Logic Functioning bit
 (16 10)  (890 362)  (890 362)  routing T_17_22.sp4_v_b_37 <X> T_17_22.lc_trk_g2_5
 (17 10)  (891 362)  (891 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (892 362)  (892 362)  routing T_17_22.sp4_v_b_37 <X> T_17_22.lc_trk_g2_5
 (18 11)  (892 363)  (892 363)  routing T_17_22.sp4_v_b_37 <X> T_17_22.lc_trk_g2_5
 (22 11)  (896 363)  (896 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (897 363)  (897 363)  routing T_17_22.sp4_v_b_46 <X> T_17_22.lc_trk_g2_6
 (24 11)  (898 363)  (898 363)  routing T_17_22.sp4_v_b_46 <X> T_17_22.lc_trk_g2_6
 (22 13)  (896 365)  (896 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (897 365)  (897 365)  routing T_17_22.sp4_v_b_42 <X> T_17_22.lc_trk_g3_2
 (24 13)  (898 365)  (898 365)  routing T_17_22.sp4_v_b_42 <X> T_17_22.lc_trk_g3_2
 (14 15)  (888 367)  (888 367)  routing T_17_22.sp4_r_v_b_44 <X> T_17_22.lc_trk_g3_4
 (17 15)  (891 367)  (891 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_18_22

 (22 0)  (950 352)  (950 352)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (952 352)  (952 352)  routing T_18_22.bot_op_3 <X> T_18_22.lc_trk_g0_3
 (26 0)  (954 352)  (954 352)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (29 0)  (957 352)  (957 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 352)  (960 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 352)  (961 352)  routing T_18_22.lc_trk_g3_0 <X> T_18_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 352)  (962 352)  routing T_18_22.lc_trk_g3_0 <X> T_18_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 352)  (964 352)  LC_0 Logic Functioning bit
 (37 0)  (965 352)  (965 352)  LC_0 Logic Functioning bit
 (38 0)  (966 352)  (966 352)  LC_0 Logic Functioning bit
 (39 0)  (967 352)  (967 352)  LC_0 Logic Functioning bit
 (41 0)  (969 352)  (969 352)  LC_0 Logic Functioning bit
 (43 0)  (971 352)  (971 352)  LC_0 Logic Functioning bit
 (52 0)  (980 352)  (980 352)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (954 353)  (954 353)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 353)  (956 353)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 353)  (957 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 353)  (958 353)  routing T_18_22.lc_trk_g0_3 <X> T_18_22.wire_logic_cluster/lc_0/in_1
 (36 1)  (964 353)  (964 353)  LC_0 Logic Functioning bit
 (38 1)  (966 353)  (966 353)  LC_0 Logic Functioning bit
 (4 2)  (932 354)  (932 354)  routing T_18_22.sp4_v_b_0 <X> T_18_22.sp4_v_t_37
 (14 5)  (942 357)  (942 357)  routing T_18_22.sp12_h_r_16 <X> T_18_22.lc_trk_g1_0
 (16 5)  (944 357)  (944 357)  routing T_18_22.sp12_h_r_16 <X> T_18_22.lc_trk_g1_0
 (17 5)  (945 357)  (945 357)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (15 6)  (943 358)  (943 358)  routing T_18_22.sp4_v_b_21 <X> T_18_22.lc_trk_g1_5
 (16 6)  (944 358)  (944 358)  routing T_18_22.sp4_v_b_21 <X> T_18_22.lc_trk_g1_5
 (17 6)  (945 358)  (945 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (950 358)  (950 358)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (952 358)  (952 358)  routing T_18_22.bot_op_7 <X> T_18_22.lc_trk_g1_7
 (26 8)  (954 360)  (954 360)  routing T_18_22.lc_trk_g1_5 <X> T_18_22.wire_logic_cluster/lc_4/in_0
 (32 8)  (960 360)  (960 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 360)  (961 360)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 360)  (962 360)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 360)  (964 360)  LC_4 Logic Functioning bit
 (38 8)  (966 360)  (966 360)  LC_4 Logic Functioning bit
 (46 8)  (974 360)  (974 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (27 9)  (955 361)  (955 361)  routing T_18_22.lc_trk_g1_5 <X> T_18_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 361)  (957 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 361)  (959 361)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_4/in_3
 (37 9)  (965 361)  (965 361)  LC_4 Logic Functioning bit
 (39 9)  (967 361)  (967 361)  LC_4 Logic Functioning bit
 (27 10)  (955 362)  (955 362)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 362)  (957 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 362)  (958 362)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 362)  (959 362)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 362)  (960 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 362)  (961 362)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 362)  (964 362)  LC_5 Logic Functioning bit
 (38 10)  (966 362)  (966 362)  LC_5 Logic Functioning bit
 (41 10)  (969 362)  (969 362)  LC_5 Logic Functioning bit
 (43 10)  (971 362)  (971 362)  LC_5 Logic Functioning bit
 (47 10)  (975 362)  (975 362)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (950 363)  (950 363)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (951 363)  (951 363)  routing T_18_22.sp12_v_b_14 <X> T_18_22.lc_trk_g2_6
 (27 11)  (955 363)  (955 363)  routing T_18_22.lc_trk_g1_0 <X> T_18_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 363)  (957 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 363)  (958 363)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 363)  (959 363)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 363)  (964 363)  LC_5 Logic Functioning bit
 (38 11)  (966 363)  (966 363)  LC_5 Logic Functioning bit
 (40 11)  (968 363)  (968 363)  LC_5 Logic Functioning bit
 (42 11)  (970 363)  (970 363)  LC_5 Logic Functioning bit
 (9 13)  (937 365)  (937 365)  routing T_18_22.sp4_v_t_47 <X> T_18_22.sp4_v_b_10
 (17 13)  (945 365)  (945 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (950 365)  (950 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (953 365)  (953 365)  routing T_18_22.sp4_r_v_b_42 <X> T_18_22.lc_trk_g3_2


LogicTile_19_22

 (27 0)  (1009 352)  (1009 352)  routing T_19_22.lc_trk_g1_2 <X> T_19_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 352)  (1011 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 352)  (1014 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 352)  (1015 352)  routing T_19_22.lc_trk_g3_2 <X> T_19_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 352)  (1016 352)  routing T_19_22.lc_trk_g3_2 <X> T_19_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 352)  (1018 352)  LC_0 Logic Functioning bit
 (37 0)  (1019 352)  (1019 352)  LC_0 Logic Functioning bit
 (38 0)  (1020 352)  (1020 352)  LC_0 Logic Functioning bit
 (39 0)  (1021 352)  (1021 352)  LC_0 Logic Functioning bit
 (41 0)  (1023 352)  (1023 352)  LC_0 Logic Functioning bit
 (43 0)  (1025 352)  (1025 352)  LC_0 Logic Functioning bit
 (52 0)  (1034 352)  (1034 352)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (1008 353)  (1008 353)  routing T_19_22.lc_trk_g1_3 <X> T_19_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 353)  (1009 353)  routing T_19_22.lc_trk_g1_3 <X> T_19_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 353)  (1011 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 353)  (1012 353)  routing T_19_22.lc_trk_g1_2 <X> T_19_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (1013 353)  (1013 353)  routing T_19_22.lc_trk_g3_2 <X> T_19_22.wire_logic_cluster/lc_0/in_3
 (36 1)  (1018 353)  (1018 353)  LC_0 Logic Functioning bit
 (38 1)  (1020 353)  (1020 353)  LC_0 Logic Functioning bit
 (11 2)  (993 354)  (993 354)  routing T_19_22.sp4_v_b_11 <X> T_19_22.sp4_v_t_39
 (12 3)  (994 355)  (994 355)  routing T_19_22.sp4_v_b_11 <X> T_19_22.sp4_v_t_39
 (21 4)  (1003 356)  (1003 356)  routing T_19_22.sp4_v_b_11 <X> T_19_22.lc_trk_g1_3
 (22 4)  (1004 356)  (1004 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1005 356)  (1005 356)  routing T_19_22.sp4_v_b_11 <X> T_19_22.lc_trk_g1_3
 (27 4)  (1009 356)  (1009 356)  routing T_19_22.lc_trk_g1_4 <X> T_19_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 356)  (1011 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 356)  (1012 356)  routing T_19_22.lc_trk_g1_4 <X> T_19_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 356)  (1013 356)  routing T_19_22.lc_trk_g3_4 <X> T_19_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 356)  (1014 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 356)  (1015 356)  routing T_19_22.lc_trk_g3_4 <X> T_19_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 356)  (1016 356)  routing T_19_22.lc_trk_g3_4 <X> T_19_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 356)  (1018 356)  LC_2 Logic Functioning bit
 (37 4)  (1019 356)  (1019 356)  LC_2 Logic Functioning bit
 (38 4)  (1020 356)  (1020 356)  LC_2 Logic Functioning bit
 (39 4)  (1021 356)  (1021 356)  LC_2 Logic Functioning bit
 (41 4)  (1023 356)  (1023 356)  LC_2 Logic Functioning bit
 (43 4)  (1025 356)  (1025 356)  LC_2 Logic Functioning bit
 (52 4)  (1034 356)  (1034 356)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (21 5)  (1003 357)  (1003 357)  routing T_19_22.sp4_v_b_11 <X> T_19_22.lc_trk_g1_3
 (22 5)  (1004 357)  (1004 357)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1006 357)  (1006 357)  routing T_19_22.bot_op_2 <X> T_19_22.lc_trk_g1_2
 (26 5)  (1008 357)  (1008 357)  routing T_19_22.lc_trk_g1_3 <X> T_19_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 357)  (1009 357)  routing T_19_22.lc_trk_g1_3 <X> T_19_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 357)  (1011 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (1018 357)  (1018 357)  LC_2 Logic Functioning bit
 (38 5)  (1020 357)  (1020 357)  LC_2 Logic Functioning bit
 (15 7)  (997 359)  (997 359)  routing T_19_22.bot_op_4 <X> T_19_22.lc_trk_g1_4
 (17 7)  (999 359)  (999 359)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (1004 359)  (1004 359)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1006 359)  (1006 359)  routing T_19_22.bot_op_6 <X> T_19_22.lc_trk_g1_6
 (8 9)  (990 361)  (990 361)  routing T_19_22.sp4_h_l_42 <X> T_19_22.sp4_v_b_7
 (9 9)  (991 361)  (991 361)  routing T_19_22.sp4_h_l_42 <X> T_19_22.sp4_v_b_7
 (21 10)  (1003 362)  (1003 362)  routing T_19_22.sp12_v_b_7 <X> T_19_22.lc_trk_g2_7
 (22 10)  (1004 362)  (1004 362)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (1006 362)  (1006 362)  routing T_19_22.sp12_v_b_7 <X> T_19_22.lc_trk_g2_7
 (21 11)  (1003 363)  (1003 363)  routing T_19_22.sp12_v_b_7 <X> T_19_22.lc_trk_g2_7
 (12 12)  (994 364)  (994 364)  routing T_19_22.sp4_v_b_11 <X> T_19_22.sp4_h_r_11
 (27 12)  (1009 364)  (1009 364)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 364)  (1011 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 364)  (1012 364)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 364)  (1013 364)  routing T_19_22.lc_trk_g2_7 <X> T_19_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 364)  (1014 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 364)  (1015 364)  routing T_19_22.lc_trk_g2_7 <X> T_19_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 364)  (1018 364)  LC_6 Logic Functioning bit
 (37 12)  (1019 364)  (1019 364)  LC_6 Logic Functioning bit
 (38 12)  (1020 364)  (1020 364)  LC_6 Logic Functioning bit
 (39 12)  (1021 364)  (1021 364)  LC_6 Logic Functioning bit
 (41 12)  (1023 364)  (1023 364)  LC_6 Logic Functioning bit
 (43 12)  (1025 364)  (1025 364)  LC_6 Logic Functioning bit
 (11 13)  (993 365)  (993 365)  routing T_19_22.sp4_v_b_11 <X> T_19_22.sp4_h_r_11
 (22 13)  (1004 365)  (1004 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1007 365)  (1007 365)  routing T_19_22.sp4_r_v_b_42 <X> T_19_22.lc_trk_g3_2
 (26 13)  (1008 365)  (1008 365)  routing T_19_22.lc_trk_g1_3 <X> T_19_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 365)  (1009 365)  routing T_19_22.lc_trk_g1_3 <X> T_19_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 365)  (1011 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 365)  (1012 365)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 365)  (1013 365)  routing T_19_22.lc_trk_g2_7 <X> T_19_22.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 365)  (1018 365)  LC_6 Logic Functioning bit
 (38 13)  (1020 365)  (1020 365)  LC_6 Logic Functioning bit
 (46 13)  (1028 365)  (1028 365)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (15 15)  (997 367)  (997 367)  routing T_19_22.sp4_v_t_33 <X> T_19_22.lc_trk_g3_4
 (16 15)  (998 367)  (998 367)  routing T_19_22.sp4_v_t_33 <X> T_19_22.lc_trk_g3_4
 (17 15)  (999 367)  (999 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_20_22

 (15 0)  (1051 352)  (1051 352)  routing T_20_22.bot_op_1 <X> T_20_22.lc_trk_g0_1
 (17 0)  (1053 352)  (1053 352)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (1058 352)  (1058 352)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (1060 352)  (1060 352)  routing T_20_22.bot_op_3 <X> T_20_22.lc_trk_g0_3
 (26 0)  (1062 352)  (1062 352)  routing T_20_22.lc_trk_g0_6 <X> T_20_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 352)  (1063 352)  routing T_20_22.lc_trk_g1_4 <X> T_20_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 352)  (1065 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 352)  (1066 352)  routing T_20_22.lc_trk_g1_4 <X> T_20_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 352)  (1068 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 352)  (1069 352)  routing T_20_22.lc_trk_g2_3 <X> T_20_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 352)  (1072 352)  LC_0 Logic Functioning bit
 (37 0)  (1073 352)  (1073 352)  LC_0 Logic Functioning bit
 (38 0)  (1074 352)  (1074 352)  LC_0 Logic Functioning bit
 (39 0)  (1075 352)  (1075 352)  LC_0 Logic Functioning bit
 (41 0)  (1077 352)  (1077 352)  LC_0 Logic Functioning bit
 (43 0)  (1079 352)  (1079 352)  LC_0 Logic Functioning bit
 (52 0)  (1088 352)  (1088 352)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (1062 353)  (1062 353)  routing T_20_22.lc_trk_g0_6 <X> T_20_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 353)  (1065 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 353)  (1067 353)  routing T_20_22.lc_trk_g2_3 <X> T_20_22.wire_logic_cluster/lc_0/in_3
 (36 1)  (1072 353)  (1072 353)  LC_0 Logic Functioning bit
 (38 1)  (1074 353)  (1074 353)  LC_0 Logic Functioning bit
 (25 2)  (1061 354)  (1061 354)  routing T_20_22.sp4_h_l_11 <X> T_20_22.lc_trk_g0_6
 (5 3)  (1041 355)  (1041 355)  routing T_20_22.sp4_h_l_37 <X> T_20_22.sp4_v_t_37
 (22 3)  (1058 355)  (1058 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1059 355)  (1059 355)  routing T_20_22.sp4_h_l_11 <X> T_20_22.lc_trk_g0_6
 (24 3)  (1060 355)  (1060 355)  routing T_20_22.sp4_h_l_11 <X> T_20_22.lc_trk_g0_6
 (25 3)  (1061 355)  (1061 355)  routing T_20_22.sp4_h_l_11 <X> T_20_22.lc_trk_g0_6
 (22 4)  (1058 356)  (1058 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (1062 356)  (1062 356)  routing T_20_22.lc_trk_g0_6 <X> T_20_22.wire_logic_cluster/lc_2/in_0
 (29 4)  (1065 356)  (1065 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 356)  (1068 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 356)  (1069 356)  routing T_20_22.lc_trk_g3_0 <X> T_20_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 356)  (1070 356)  routing T_20_22.lc_trk_g3_0 <X> T_20_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 356)  (1072 356)  LC_2 Logic Functioning bit
 (37 4)  (1073 356)  (1073 356)  LC_2 Logic Functioning bit
 (38 4)  (1074 356)  (1074 356)  LC_2 Logic Functioning bit
 (39 4)  (1075 356)  (1075 356)  LC_2 Logic Functioning bit
 (41 4)  (1077 356)  (1077 356)  LC_2 Logic Functioning bit
 (43 4)  (1079 356)  (1079 356)  LC_2 Logic Functioning bit
 (21 5)  (1057 357)  (1057 357)  routing T_20_22.sp4_r_v_b_27 <X> T_20_22.lc_trk_g1_3
 (22 5)  (1058 357)  (1058 357)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1060 357)  (1060 357)  routing T_20_22.bot_op_2 <X> T_20_22.lc_trk_g1_2
 (26 5)  (1062 357)  (1062 357)  routing T_20_22.lc_trk_g0_6 <X> T_20_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 357)  (1065 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 357)  (1066 357)  routing T_20_22.lc_trk_g0_3 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (36 5)  (1072 357)  (1072 357)  LC_2 Logic Functioning bit
 (38 5)  (1074 357)  (1074 357)  LC_2 Logic Functioning bit
 (51 5)  (1087 357)  (1087 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (27 6)  (1063 358)  (1063 358)  routing T_20_22.lc_trk_g3_1 <X> T_20_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 358)  (1064 358)  routing T_20_22.lc_trk_g3_1 <X> T_20_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 358)  (1065 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 358)  (1067 358)  routing T_20_22.lc_trk_g0_6 <X> T_20_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 358)  (1068 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 358)  (1072 358)  LC_3 Logic Functioning bit
 (38 6)  (1074 358)  (1074 358)  LC_3 Logic Functioning bit
 (41 6)  (1077 358)  (1077 358)  LC_3 Logic Functioning bit
 (43 6)  (1079 358)  (1079 358)  LC_3 Logic Functioning bit
 (51 6)  (1087 358)  (1087 358)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (15 7)  (1051 359)  (1051 359)  routing T_20_22.bot_op_4 <X> T_20_22.lc_trk_g1_4
 (17 7)  (1053 359)  (1053 359)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (26 7)  (1062 359)  (1062 359)  routing T_20_22.lc_trk_g1_2 <X> T_20_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 359)  (1063 359)  routing T_20_22.lc_trk_g1_2 <X> T_20_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 359)  (1065 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 359)  (1067 359)  routing T_20_22.lc_trk_g0_6 <X> T_20_22.wire_logic_cluster/lc_3/in_3
 (37 7)  (1073 359)  (1073 359)  LC_3 Logic Functioning bit
 (39 7)  (1075 359)  (1075 359)  LC_3 Logic Functioning bit
 (41 7)  (1077 359)  (1077 359)  LC_3 Logic Functioning bit
 (43 7)  (1079 359)  (1079 359)  LC_3 Logic Functioning bit
 (22 8)  (1058 360)  (1058 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (21 9)  (1057 361)  (1057 361)  routing T_20_22.sp4_r_v_b_35 <X> T_20_22.lc_trk_g2_3
 (19 10)  (1055 362)  (1055 362)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (15 12)  (1051 364)  (1051 364)  routing T_20_22.sp4_h_r_41 <X> T_20_22.lc_trk_g3_1
 (16 12)  (1052 364)  (1052 364)  routing T_20_22.sp4_h_r_41 <X> T_20_22.lc_trk_g3_1
 (17 12)  (1053 364)  (1053 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1054 364)  (1054 364)  routing T_20_22.sp4_h_r_41 <X> T_20_22.lc_trk_g3_1
 (17 13)  (1053 365)  (1053 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (1054 365)  (1054 365)  routing T_20_22.sp4_h_r_41 <X> T_20_22.lc_trk_g3_1
 (27 14)  (1063 366)  (1063 366)  routing T_20_22.lc_trk_g1_3 <X> T_20_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 366)  (1065 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 366)  (1067 366)  routing T_20_22.lc_trk_g0_6 <X> T_20_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 366)  (1068 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 366)  (1072 366)  LC_7 Logic Functioning bit
 (38 14)  (1074 366)  (1074 366)  LC_7 Logic Functioning bit
 (41 14)  (1077 366)  (1077 366)  LC_7 Logic Functioning bit
 (43 14)  (1079 366)  (1079 366)  LC_7 Logic Functioning bit
 (52 14)  (1088 366)  (1088 366)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (29 15)  (1065 367)  (1065 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 367)  (1066 367)  routing T_20_22.lc_trk_g1_3 <X> T_20_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (1067 367)  (1067 367)  routing T_20_22.lc_trk_g0_6 <X> T_20_22.wire_logic_cluster/lc_7/in_3
 (37 15)  (1073 367)  (1073 367)  LC_7 Logic Functioning bit
 (39 15)  (1075 367)  (1075 367)  LC_7 Logic Functioning bit
 (41 15)  (1077 367)  (1077 367)  LC_7 Logic Functioning bit
 (43 15)  (1079 367)  (1079 367)  LC_7 Logic Functioning bit


LogicTile_21_22

 (8 5)  (1098 357)  (1098 357)  routing T_21_22.sp4_h_l_41 <X> T_21_22.sp4_v_b_4
 (9 5)  (1099 357)  (1099 357)  routing T_21_22.sp4_h_l_41 <X> T_21_22.sp4_v_b_4


LogicTile_22_22

 (6 10)  (1150 362)  (1150 362)  routing T_22_22.sp4_h_l_36 <X> T_22_22.sp4_v_t_43


LogicTile_27_22

 (2 12)  (1404 364)  (1404 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_29_22

 (3 15)  (1513 367)  (1513 367)  routing T_29_22.sp12_h_l_22 <X> T_29_22.sp12_v_t_22


LogicTile_30_22

 (8 8)  (1572 360)  (1572 360)  routing T_30_22.sp4_h_l_46 <X> T_30_22.sp4_h_r_7
 (10 8)  (1574 360)  (1574 360)  routing T_30_22.sp4_h_l_46 <X> T_30_22.sp4_h_r_7


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (12 2)  (1738 354)  (1738 354)  routing T_33_22.span4_horz_31 <X> T_33_22.span4_vert_t_13
 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (11 2)  (6 338)  (6 338)  routing T_0_21.span4_horz_7 <X> T_0_21.span4_vert_t_13
 (12 2)  (5 338)  (5 338)  routing T_0_21.span4_horz_7 <X> T_0_21.span4_vert_t_13
 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_1_21

 (2 4)  (20 340)  (20 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_3_21

 (4 14)  (130 350)  (130 350)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44
 (6 14)  (132 350)  (132 350)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44
 (5 15)  (131 351)  (131 351)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44


LogicTile_4_21

 (3 4)  (183 340)  (183 340)  routing T_4_21.sp12_v_t_23 <X> T_4_21.sp12_h_r_0
 (19 15)  (199 351)  (199 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_5_21

 (3 4)  (237 340)  (237 340)  routing T_5_21.sp12_v_t_23 <X> T_5_21.sp12_h_r_0


LogicTile_6_21

 (3 4)  (291 340)  (291 340)  routing T_6_21.sp12_v_t_23 <X> T_6_21.sp12_h_r_0


LogicTile_7_21

 (3 2)  (345 338)  (345 338)  routing T_7_21.sp12_h_r_0 <X> T_7_21.sp12_h_l_23
 (3 3)  (345 339)  (345 339)  routing T_7_21.sp12_h_r_0 <X> T_7_21.sp12_h_l_23


LogicTile_11_21

 (8 11)  (554 347)  (554 347)  routing T_11_21.sp4_h_r_1 <X> T_11_21.sp4_v_t_42
 (9 11)  (555 347)  (555 347)  routing T_11_21.sp4_h_r_1 <X> T_11_21.sp4_v_t_42
 (10 11)  (556 347)  (556 347)  routing T_11_21.sp4_h_r_1 <X> T_11_21.sp4_v_t_42
 (10 12)  (556 348)  (556 348)  routing T_11_21.sp4_v_t_40 <X> T_11_21.sp4_h_r_10


LogicTile_12_21

 (2 4)  (602 340)  (602 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 13)  (619 349)  (619 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_13_21

 (26 0)  (680 336)  (680 336)  routing T_13_21.lc_trk_g0_6 <X> T_13_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 336)  (681 336)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 336)  (682 336)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 336)  (683 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 336)  (684 336)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 336)  (685 336)  routing T_13_21.lc_trk_g0_7 <X> T_13_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 336)  (686 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (690 336)  (690 336)  LC_0 Logic Functioning bit
 (38 0)  (692 336)  (692 336)  LC_0 Logic Functioning bit
 (47 0)  (701 336)  (701 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (680 337)  (680 337)  routing T_13_21.lc_trk_g0_6 <X> T_13_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 337)  (683 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 337)  (684 337)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 337)  (685 337)  routing T_13_21.lc_trk_g0_7 <X> T_13_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 337)  (690 337)  LC_0 Logic Functioning bit
 (37 1)  (691 337)  (691 337)  LC_0 Logic Functioning bit
 (38 1)  (692 337)  (692 337)  LC_0 Logic Functioning bit
 (39 1)  (693 337)  (693 337)  LC_0 Logic Functioning bit
 (40 1)  (694 337)  (694 337)  LC_0 Logic Functioning bit
 (42 1)  (696 337)  (696 337)  LC_0 Logic Functioning bit
 (21 2)  (675 338)  (675 338)  routing T_13_21.sp4_v_b_15 <X> T_13_21.lc_trk_g0_7
 (22 2)  (676 338)  (676 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (677 338)  (677 338)  routing T_13_21.sp4_v_b_15 <X> T_13_21.lc_trk_g0_7
 (21 3)  (675 339)  (675 339)  routing T_13_21.sp4_v_b_15 <X> T_13_21.lc_trk_g0_7
 (22 3)  (676 339)  (676 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (677 339)  (677 339)  routing T_13_21.sp4_v_b_22 <X> T_13_21.lc_trk_g0_6
 (24 3)  (678 339)  (678 339)  routing T_13_21.sp4_v_b_22 <X> T_13_21.lc_trk_g0_6
 (26 6)  (680 342)  (680 342)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 342)  (681 342)  routing T_13_21.lc_trk_g3_1 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 342)  (682 342)  routing T_13_21.lc_trk_g3_1 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 342)  (683 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 342)  (686 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 342)  (687 342)  routing T_13_21.lc_trk_g2_2 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 342)  (690 342)  LC_3 Logic Functioning bit
 (37 6)  (691 342)  (691 342)  LC_3 Logic Functioning bit
 (38 6)  (692 342)  (692 342)  LC_3 Logic Functioning bit
 (39 6)  (693 342)  (693 342)  LC_3 Logic Functioning bit
 (41 6)  (695 342)  (695 342)  LC_3 Logic Functioning bit
 (43 6)  (697 342)  (697 342)  LC_3 Logic Functioning bit
 (47 6)  (701 342)  (701 342)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (680 343)  (680 343)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 343)  (681 343)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 343)  (682 343)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 343)  (683 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 343)  (685 343)  routing T_13_21.lc_trk_g2_2 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 343)  (690 343)  LC_3 Logic Functioning bit
 (38 7)  (692 343)  (692 343)  LC_3 Logic Functioning bit
 (25 8)  (679 344)  (679 344)  routing T_13_21.sp4_h_r_34 <X> T_13_21.lc_trk_g2_2
 (22 9)  (676 345)  (676 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (677 345)  (677 345)  routing T_13_21.sp4_h_r_34 <X> T_13_21.lc_trk_g2_2
 (24 9)  (678 345)  (678 345)  routing T_13_21.sp4_h_r_34 <X> T_13_21.lc_trk_g2_2
 (16 12)  (670 348)  (670 348)  routing T_13_21.sp4_v_t_12 <X> T_13_21.lc_trk_g3_1
 (17 12)  (671 348)  (671 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (672 348)  (672 348)  routing T_13_21.sp4_v_t_12 <X> T_13_21.lc_trk_g3_1
 (22 15)  (676 351)  (676 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (679 351)  (679 351)  routing T_13_21.sp4_r_v_b_46 <X> T_13_21.lc_trk_g3_6


LogicTile_14_21

 (3 2)  (711 338)  (711 338)  routing T_14_21.sp12_h_r_0 <X> T_14_21.sp12_h_l_23
 (3 3)  (711 339)  (711 339)  routing T_14_21.sp12_h_r_0 <X> T_14_21.sp12_h_l_23
 (3 6)  (711 342)  (711 342)  routing T_14_21.sp12_h_r_0 <X> T_14_21.sp12_v_t_23
 (3 7)  (711 343)  (711 343)  routing T_14_21.sp12_h_r_0 <X> T_14_21.sp12_v_t_23


LogicTile_15_21

 (8 4)  (770 340)  (770 340)  routing T_15_21.sp4_v_b_10 <X> T_15_21.sp4_h_r_4
 (9 4)  (771 340)  (771 340)  routing T_15_21.sp4_v_b_10 <X> T_15_21.sp4_h_r_4
 (10 4)  (772 340)  (772 340)  routing T_15_21.sp4_v_b_10 <X> T_15_21.sp4_h_r_4
 (25 4)  (787 340)  (787 340)  routing T_15_21.sp4_h_l_7 <X> T_15_21.lc_trk_g1_2
 (22 5)  (784 341)  (784 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (785 341)  (785 341)  routing T_15_21.sp4_h_l_7 <X> T_15_21.lc_trk_g1_2
 (24 5)  (786 341)  (786 341)  routing T_15_21.sp4_h_l_7 <X> T_15_21.lc_trk_g1_2
 (25 5)  (787 341)  (787 341)  routing T_15_21.sp4_h_l_7 <X> T_15_21.lc_trk_g1_2
 (27 8)  (789 344)  (789 344)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 344)  (790 344)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 344)  (791 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 344)  (794 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 344)  (796 344)  routing T_15_21.lc_trk_g1_2 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 344)  (798 344)  LC_4 Logic Functioning bit
 (37 8)  (799 344)  (799 344)  LC_4 Logic Functioning bit
 (38 8)  (800 344)  (800 344)  LC_4 Logic Functioning bit
 (39 8)  (801 344)  (801 344)  LC_4 Logic Functioning bit
 (41 8)  (803 344)  (803 344)  LC_4 Logic Functioning bit
 (43 8)  (805 344)  (805 344)  LC_4 Logic Functioning bit
 (48 8)  (810 344)  (810 344)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (8 9)  (770 345)  (770 345)  routing T_15_21.sp4_h_l_42 <X> T_15_21.sp4_v_b_7
 (9 9)  (771 345)  (771 345)  routing T_15_21.sp4_h_l_42 <X> T_15_21.sp4_v_b_7
 (27 9)  (789 345)  (789 345)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 345)  (790 345)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 345)  (791 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 345)  (792 345)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 345)  (793 345)  routing T_15_21.lc_trk_g1_2 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (37 9)  (799 345)  (799 345)  LC_4 Logic Functioning bit
 (39 9)  (801 345)  (801 345)  LC_4 Logic Functioning bit
 (17 12)  (779 348)  (779 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 13)  (784 349)  (784 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (787 349)  (787 349)  routing T_15_21.sp4_r_v_b_42 <X> T_15_21.lc_trk_g3_2


LogicTile_16_21

 (19 4)  (835 340)  (835 340)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (3 5)  (819 341)  (819 341)  routing T_16_21.sp12_h_l_23 <X> T_16_21.sp12_h_r_0
 (6 6)  (822 342)  (822 342)  routing T_16_21.sp4_v_b_0 <X> T_16_21.sp4_v_t_38
 (5 7)  (821 343)  (821 343)  routing T_16_21.sp4_v_b_0 <X> T_16_21.sp4_v_t_38
 (2 12)  (818 348)  (818 348)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_17_21

 (4 2)  (878 338)  (878 338)  routing T_17_21.sp4_v_b_0 <X> T_17_21.sp4_v_t_37
 (3 5)  (877 341)  (877 341)  routing T_17_21.sp12_h_l_23 <X> T_17_21.sp12_h_r_0


LogicTile_18_21

 (0 0)  (928 336)  (928 336)  Negative Clock bit

 (19 0)  (947 336)  (947 336)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (31 0)  (959 336)  (959 336)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 336)  (960 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 336)  (961 336)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 336)  (962 336)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 336)  (964 336)  LC_0 Logic Functioning bit
 (37 0)  (965 336)  (965 336)  LC_0 Logic Functioning bit
 (38 0)  (966 336)  (966 336)  LC_0 Logic Functioning bit
 (39 0)  (967 336)  (967 336)  LC_0 Logic Functioning bit
 (45 0)  (973 336)  (973 336)  LC_0 Logic Functioning bit
 (52 0)  (980 336)  (980 336)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (950 337)  (950 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (31 1)  (959 337)  (959 337)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 337)  (964 337)  LC_0 Logic Functioning bit
 (37 1)  (965 337)  (965 337)  LC_0 Logic Functioning bit
 (38 1)  (966 337)  (966 337)  LC_0 Logic Functioning bit
 (39 1)  (967 337)  (967 337)  LC_0 Logic Functioning bit
 (0 2)  (928 338)  (928 338)  routing T_18_21.glb_netwk_7 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (1 2)  (929 338)  (929 338)  routing T_18_21.glb_netwk_7 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (2 2)  (930 338)  (930 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (942 338)  (942 338)  routing T_18_21.sp12_h_l_3 <X> T_18_21.lc_trk_g0_4
 (17 2)  (945 338)  (945 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (31 2)  (959 338)  (959 338)  routing T_18_21.lc_trk_g0_4 <X> T_18_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 338)  (960 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (964 338)  (964 338)  LC_1 Logic Functioning bit
 (37 2)  (965 338)  (965 338)  LC_1 Logic Functioning bit
 (38 2)  (966 338)  (966 338)  LC_1 Logic Functioning bit
 (39 2)  (967 338)  (967 338)  LC_1 Logic Functioning bit
 (45 2)  (973 338)  (973 338)  LC_1 Logic Functioning bit
 (52 2)  (980 338)  (980 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (928 339)  (928 339)  routing T_18_21.glb_netwk_7 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (14 3)  (942 339)  (942 339)  routing T_18_21.sp12_h_l_3 <X> T_18_21.lc_trk_g0_4
 (15 3)  (943 339)  (943 339)  routing T_18_21.sp12_h_l_3 <X> T_18_21.lc_trk_g0_4
 (17 3)  (945 339)  (945 339)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (18 3)  (946 339)  (946 339)  routing T_18_21.sp4_r_v_b_29 <X> T_18_21.lc_trk_g0_5
 (36 3)  (964 339)  (964 339)  LC_1 Logic Functioning bit
 (37 3)  (965 339)  (965 339)  LC_1 Logic Functioning bit
 (38 3)  (966 339)  (966 339)  LC_1 Logic Functioning bit
 (39 3)  (967 339)  (967 339)  LC_1 Logic Functioning bit
 (1 4)  (929 340)  (929 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (3 4)  (931 340)  (931 340)  routing T_18_21.sp12_v_b_0 <X> T_18_21.sp12_h_r_0
 (1 5)  (929 341)  (929 341)  routing T_18_21.lc_trk_g0_2 <X> T_18_21.wire_logic_cluster/lc_7/cen
 (3 5)  (931 341)  (931 341)  routing T_18_21.sp12_v_b_0 <X> T_18_21.sp12_h_r_0
 (17 6)  (945 342)  (945 342)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (946 342)  (946 342)  routing T_18_21.bnr_op_5 <X> T_18_21.lc_trk_g1_5
 (26 6)  (954 342)  (954 342)  routing T_18_21.lc_trk_g0_5 <X> T_18_21.wire_logic_cluster/lc_3/in_0
 (36 6)  (964 342)  (964 342)  LC_3 Logic Functioning bit
 (38 6)  (966 342)  (966 342)  LC_3 Logic Functioning bit
 (41 6)  (969 342)  (969 342)  LC_3 Logic Functioning bit
 (43 6)  (971 342)  (971 342)  LC_3 Logic Functioning bit
 (45 6)  (973 342)  (973 342)  LC_3 Logic Functioning bit
 (3 7)  (931 343)  (931 343)  routing T_18_21.sp12_h_l_23 <X> T_18_21.sp12_v_t_23
 (18 7)  (946 343)  (946 343)  routing T_18_21.bnr_op_5 <X> T_18_21.lc_trk_g1_5
 (29 7)  (957 343)  (957 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (37 7)  (965 343)  (965 343)  LC_3 Logic Functioning bit
 (39 7)  (967 343)  (967 343)  LC_3 Logic Functioning bit
 (40 7)  (968 343)  (968 343)  LC_3 Logic Functioning bit
 (42 7)  (970 343)  (970 343)  LC_3 Logic Functioning bit
 (9 10)  (937 346)  (937 346)  routing T_18_21.sp4_h_r_4 <X> T_18_21.sp4_h_l_42
 (10 10)  (938 346)  (938 346)  routing T_18_21.sp4_h_r_4 <X> T_18_21.sp4_h_l_42
 (3 13)  (931 349)  (931 349)  routing T_18_21.sp12_h_l_22 <X> T_18_21.sp12_h_r_1
 (22 13)  (950 349)  (950 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (1 14)  (929 350)  (929 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (25 14)  (953 350)  (953 350)  routing T_18_21.sp4_h_r_46 <X> T_18_21.lc_trk_g3_6
 (36 14)  (964 350)  (964 350)  LC_7 Logic Functioning bit
 (38 14)  (966 350)  (966 350)  LC_7 Logic Functioning bit
 (41 14)  (969 350)  (969 350)  LC_7 Logic Functioning bit
 (43 14)  (971 350)  (971 350)  LC_7 Logic Functioning bit
 (45 14)  (973 350)  (973 350)  LC_7 Logic Functioning bit
 (0 15)  (928 351)  (928 351)  routing T_18_21.lc_trk_g1_5 <X> T_18_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 351)  (929 351)  routing T_18_21.lc_trk_g1_5 <X> T_18_21.wire_logic_cluster/lc_7/s_r
 (22 15)  (950 351)  (950 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (951 351)  (951 351)  routing T_18_21.sp4_h_r_46 <X> T_18_21.lc_trk_g3_6
 (24 15)  (952 351)  (952 351)  routing T_18_21.sp4_h_r_46 <X> T_18_21.lc_trk_g3_6
 (25 15)  (953 351)  (953 351)  routing T_18_21.sp4_h_r_46 <X> T_18_21.lc_trk_g3_6
 (26 15)  (954 351)  (954 351)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 351)  (955 351)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 351)  (956 351)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 351)  (957 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (37 15)  (965 351)  (965 351)  LC_7 Logic Functioning bit
 (39 15)  (967 351)  (967 351)  LC_7 Logic Functioning bit
 (40 15)  (968 351)  (968 351)  LC_7 Logic Functioning bit
 (42 15)  (970 351)  (970 351)  LC_7 Logic Functioning bit


LogicTile_19_21

 (0 0)  (982 336)  (982 336)  Negative Clock bit

 (32 0)  (1014 336)  (1014 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 336)  (1015 336)  routing T_19_21.lc_trk_g3_0 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 336)  (1016 336)  routing T_19_21.lc_trk_g3_0 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 336)  (1018 336)  LC_0 Logic Functioning bit
 (37 0)  (1019 336)  (1019 336)  LC_0 Logic Functioning bit
 (38 0)  (1020 336)  (1020 336)  LC_0 Logic Functioning bit
 (39 0)  (1021 336)  (1021 336)  LC_0 Logic Functioning bit
 (45 0)  (1027 336)  (1027 336)  LC_0 Logic Functioning bit
 (52 0)  (1034 336)  (1034 336)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (36 1)  (1018 337)  (1018 337)  LC_0 Logic Functioning bit
 (37 1)  (1019 337)  (1019 337)  LC_0 Logic Functioning bit
 (38 1)  (1020 337)  (1020 337)  LC_0 Logic Functioning bit
 (39 1)  (1021 337)  (1021 337)  LC_0 Logic Functioning bit
 (0 2)  (982 338)  (982 338)  routing T_19_21.glb_netwk_7 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (1 2)  (983 338)  (983 338)  routing T_19_21.glb_netwk_7 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (2 2)  (984 338)  (984 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (982 339)  (982 339)  routing T_19_21.glb_netwk_7 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (14 3)  (996 339)  (996 339)  routing T_19_21.sp4_h_r_4 <X> T_19_21.lc_trk_g0_4
 (15 3)  (997 339)  (997 339)  routing T_19_21.sp4_h_r_4 <X> T_19_21.lc_trk_g0_4
 (16 3)  (998 339)  (998 339)  routing T_19_21.sp4_h_r_4 <X> T_19_21.lc_trk_g0_4
 (17 3)  (999 339)  (999 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (0 4)  (982 340)  (982 340)  routing T_19_21.lc_trk_g2_2 <X> T_19_21.wire_logic_cluster/lc_7/cen
 (1 4)  (983 340)  (983 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (8 4)  (990 340)  (990 340)  routing T_19_21.sp4_h_l_41 <X> T_19_21.sp4_h_r_4
 (31 4)  (1013 340)  (1013 340)  routing T_19_21.lc_trk_g1_4 <X> T_19_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 340)  (1014 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 340)  (1016 340)  routing T_19_21.lc_trk_g1_4 <X> T_19_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 340)  (1018 340)  LC_2 Logic Functioning bit
 (37 4)  (1019 340)  (1019 340)  LC_2 Logic Functioning bit
 (38 4)  (1020 340)  (1020 340)  LC_2 Logic Functioning bit
 (39 4)  (1021 340)  (1021 340)  LC_2 Logic Functioning bit
 (45 4)  (1027 340)  (1027 340)  LC_2 Logic Functioning bit
 (1 5)  (983 341)  (983 341)  routing T_19_21.lc_trk_g2_2 <X> T_19_21.wire_logic_cluster/lc_7/cen
 (36 5)  (1018 341)  (1018 341)  LC_2 Logic Functioning bit
 (37 5)  (1019 341)  (1019 341)  LC_2 Logic Functioning bit
 (38 5)  (1020 341)  (1020 341)  LC_2 Logic Functioning bit
 (39 5)  (1021 341)  (1021 341)  LC_2 Logic Functioning bit
 (14 6)  (996 342)  (996 342)  routing T_19_21.sp12_h_l_3 <X> T_19_21.lc_trk_g1_4
 (15 6)  (997 342)  (997 342)  routing T_19_21.bot_op_5 <X> T_19_21.lc_trk_g1_5
 (17 6)  (999 342)  (999 342)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (9 7)  (991 343)  (991 343)  routing T_19_21.sp4_v_b_8 <X> T_19_21.sp4_v_t_41
 (10 7)  (992 343)  (992 343)  routing T_19_21.sp4_v_b_8 <X> T_19_21.sp4_v_t_41
 (14 7)  (996 343)  (996 343)  routing T_19_21.sp12_h_l_3 <X> T_19_21.lc_trk_g1_4
 (15 7)  (997 343)  (997 343)  routing T_19_21.sp12_h_l_3 <X> T_19_21.lc_trk_g1_4
 (17 7)  (999 343)  (999 343)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (8 8)  (990 344)  (990 344)  routing T_19_21.sp4_v_b_1 <X> T_19_21.sp4_h_r_7
 (9 8)  (991 344)  (991 344)  routing T_19_21.sp4_v_b_1 <X> T_19_21.sp4_h_r_7
 (10 8)  (992 344)  (992 344)  routing T_19_21.sp4_v_b_1 <X> T_19_21.sp4_h_r_7
 (25 8)  (1007 344)  (1007 344)  routing T_19_21.sp4_v_b_26 <X> T_19_21.lc_trk_g2_2
 (26 8)  (1008 344)  (1008 344)  routing T_19_21.lc_trk_g0_4 <X> T_19_21.wire_logic_cluster/lc_4/in_0
 (36 8)  (1018 344)  (1018 344)  LC_4 Logic Functioning bit
 (38 8)  (1020 344)  (1020 344)  LC_4 Logic Functioning bit
 (41 8)  (1023 344)  (1023 344)  LC_4 Logic Functioning bit
 (43 8)  (1025 344)  (1025 344)  LC_4 Logic Functioning bit
 (45 8)  (1027 344)  (1027 344)  LC_4 Logic Functioning bit
 (16 9)  (998 345)  (998 345)  routing T_19_21.sp12_v_b_8 <X> T_19_21.lc_trk_g2_0
 (17 9)  (999 345)  (999 345)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (22 9)  (1004 345)  (1004 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1005 345)  (1005 345)  routing T_19_21.sp4_v_b_26 <X> T_19_21.lc_trk_g2_2
 (29 9)  (1011 345)  (1011 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (1019 345)  (1019 345)  LC_4 Logic Functioning bit
 (39 9)  (1021 345)  (1021 345)  LC_4 Logic Functioning bit
 (40 9)  (1022 345)  (1022 345)  LC_4 Logic Functioning bit
 (42 9)  (1024 345)  (1024 345)  LC_4 Logic Functioning bit
 (25 10)  (1007 346)  (1007 346)  routing T_19_21.sp4_v_b_30 <X> T_19_21.lc_trk_g2_6
 (9 11)  (991 347)  (991 347)  routing T_19_21.sp4_v_b_7 <X> T_19_21.sp4_v_t_42
 (22 11)  (1004 347)  (1004 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1005 347)  (1005 347)  routing T_19_21.sp4_v_b_30 <X> T_19_21.lc_trk_g2_6
 (14 12)  (996 348)  (996 348)  routing T_19_21.sp4_v_t_21 <X> T_19_21.lc_trk_g3_0
 (36 12)  (1018 348)  (1018 348)  LC_6 Logic Functioning bit
 (38 12)  (1020 348)  (1020 348)  LC_6 Logic Functioning bit
 (41 12)  (1023 348)  (1023 348)  LC_6 Logic Functioning bit
 (43 12)  (1025 348)  (1025 348)  LC_6 Logic Functioning bit
 (45 12)  (1027 348)  (1027 348)  LC_6 Logic Functioning bit
 (14 13)  (996 349)  (996 349)  routing T_19_21.sp4_v_t_21 <X> T_19_21.lc_trk_g3_0
 (16 13)  (998 349)  (998 349)  routing T_19_21.sp4_v_t_21 <X> T_19_21.lc_trk_g3_0
 (17 13)  (999 349)  (999 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (28 13)  (1010 349)  (1010 349)  routing T_19_21.lc_trk_g2_0 <X> T_19_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 349)  (1011 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (37 13)  (1019 349)  (1019 349)  LC_6 Logic Functioning bit
 (39 13)  (1021 349)  (1021 349)  LC_6 Logic Functioning bit
 (40 13)  (1022 349)  (1022 349)  LC_6 Logic Functioning bit
 (42 13)  (1024 349)  (1024 349)  LC_6 Logic Functioning bit
 (1 14)  (983 350)  (983 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (6 14)  (988 350)  (988 350)  routing T_19_21.sp4_h_l_41 <X> T_19_21.sp4_v_t_44
 (31 14)  (1013 350)  (1013 350)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 350)  (1014 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 350)  (1015 350)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 350)  (1018 350)  LC_7 Logic Functioning bit
 (37 14)  (1019 350)  (1019 350)  LC_7 Logic Functioning bit
 (38 14)  (1020 350)  (1020 350)  LC_7 Logic Functioning bit
 (39 14)  (1021 350)  (1021 350)  LC_7 Logic Functioning bit
 (45 14)  (1027 350)  (1027 350)  LC_7 Logic Functioning bit
 (51 14)  (1033 350)  (1033 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (982 351)  (982 351)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 351)  (983 351)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.wire_logic_cluster/lc_7/s_r
 (31 15)  (1013 351)  (1013 351)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 351)  (1018 351)  LC_7 Logic Functioning bit
 (37 15)  (1019 351)  (1019 351)  LC_7 Logic Functioning bit
 (38 15)  (1020 351)  (1020 351)  LC_7 Logic Functioning bit
 (39 15)  (1021 351)  (1021 351)  LC_7 Logic Functioning bit


LogicTile_20_21

 (0 0)  (1036 336)  (1036 336)  Negative Clock bit

 (25 0)  (1061 336)  (1061 336)  routing T_20_21.sp4_h_l_7 <X> T_20_21.lc_trk_g0_2
 (22 1)  (1058 337)  (1058 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1059 337)  (1059 337)  routing T_20_21.sp4_h_l_7 <X> T_20_21.lc_trk_g0_2
 (24 1)  (1060 337)  (1060 337)  routing T_20_21.sp4_h_l_7 <X> T_20_21.lc_trk_g0_2
 (25 1)  (1061 337)  (1061 337)  routing T_20_21.sp4_h_l_7 <X> T_20_21.lc_trk_g0_2
 (0 2)  (1036 338)  (1036 338)  routing T_20_21.glb_netwk_7 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 338)  (1037 338)  routing T_20_21.glb_netwk_7 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 338)  (1038 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (31 2)  (1067 338)  (1067 338)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 338)  (1068 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 338)  (1069 338)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 338)  (1072 338)  LC_1 Logic Functioning bit
 (37 2)  (1073 338)  (1073 338)  LC_1 Logic Functioning bit
 (38 2)  (1074 338)  (1074 338)  LC_1 Logic Functioning bit
 (39 2)  (1075 338)  (1075 338)  LC_1 Logic Functioning bit
 (45 2)  (1081 338)  (1081 338)  LC_1 Logic Functioning bit
 (0 3)  (1036 339)  (1036 339)  routing T_20_21.glb_netwk_7 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (31 3)  (1067 339)  (1067 339)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 339)  (1072 339)  LC_1 Logic Functioning bit
 (37 3)  (1073 339)  (1073 339)  LC_1 Logic Functioning bit
 (38 3)  (1074 339)  (1074 339)  LC_1 Logic Functioning bit
 (39 3)  (1075 339)  (1075 339)  LC_1 Logic Functioning bit
 (1 4)  (1037 340)  (1037 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (36 4)  (1072 340)  (1072 340)  LC_2 Logic Functioning bit
 (38 4)  (1074 340)  (1074 340)  LC_2 Logic Functioning bit
 (41 4)  (1077 340)  (1077 340)  LC_2 Logic Functioning bit
 (43 4)  (1079 340)  (1079 340)  LC_2 Logic Functioning bit
 (45 4)  (1081 340)  (1081 340)  LC_2 Logic Functioning bit
 (1 5)  (1037 341)  (1037 341)  routing T_20_21.lc_trk_g0_2 <X> T_20_21.wire_logic_cluster/lc_7/cen
 (27 5)  (1063 341)  (1063 341)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 341)  (1064 341)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 341)  (1065 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (37 5)  (1073 341)  (1073 341)  LC_2 Logic Functioning bit
 (39 5)  (1075 341)  (1075 341)  LC_2 Logic Functioning bit
 (40 5)  (1076 341)  (1076 341)  LC_2 Logic Functioning bit
 (42 5)  (1078 341)  (1078 341)  LC_2 Logic Functioning bit
 (3 6)  (1039 342)  (1039 342)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_t_23
 (17 6)  (1053 342)  (1053 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (31 6)  (1067 342)  (1067 342)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 342)  (1068 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 342)  (1070 342)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 342)  (1072 342)  LC_3 Logic Functioning bit
 (37 6)  (1073 342)  (1073 342)  LC_3 Logic Functioning bit
 (38 6)  (1074 342)  (1074 342)  LC_3 Logic Functioning bit
 (39 6)  (1075 342)  (1075 342)  LC_3 Logic Functioning bit
 (45 6)  (1081 342)  (1081 342)  LC_3 Logic Functioning bit
 (3 7)  (1039 343)  (1039 343)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_t_23
 (18 7)  (1054 343)  (1054 343)  routing T_20_21.sp4_r_v_b_29 <X> T_20_21.lc_trk_g1_5
 (36 7)  (1072 343)  (1072 343)  LC_3 Logic Functioning bit
 (37 7)  (1073 343)  (1073 343)  LC_3 Logic Functioning bit
 (38 7)  (1074 343)  (1074 343)  LC_3 Logic Functioning bit
 (39 7)  (1075 343)  (1075 343)  LC_3 Logic Functioning bit
 (31 8)  (1067 344)  (1067 344)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 344)  (1068 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 344)  (1069 344)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 344)  (1070 344)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 344)  (1072 344)  LC_4 Logic Functioning bit
 (37 8)  (1073 344)  (1073 344)  LC_4 Logic Functioning bit
 (38 8)  (1074 344)  (1074 344)  LC_4 Logic Functioning bit
 (39 8)  (1075 344)  (1075 344)  LC_4 Logic Functioning bit
 (45 8)  (1081 344)  (1081 344)  LC_4 Logic Functioning bit
 (31 9)  (1067 345)  (1067 345)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (1072 345)  (1072 345)  LC_4 Logic Functioning bit
 (37 9)  (1073 345)  (1073 345)  LC_4 Logic Functioning bit
 (38 9)  (1074 345)  (1074 345)  LC_4 Logic Functioning bit
 (39 9)  (1075 345)  (1075 345)  LC_4 Logic Functioning bit
 (22 11)  (1058 347)  (1058 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1061 347)  (1061 347)  routing T_20_21.sp4_r_v_b_38 <X> T_20_21.lc_trk_g2_6
 (17 12)  (1053 348)  (1053 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (0 14)  (1036 350)  (1036 350)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 350)  (1037 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (1053 350)  (1053 350)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (1054 350)  (1054 350)  routing T_20_21.bnl_op_5 <X> T_20_21.lc_trk_g3_5
 (0 15)  (1036 351)  (1036 351)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 351)  (1037 351)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_7/s_r
 (18 15)  (1054 351)  (1054 351)  routing T_20_21.bnl_op_5 <X> T_20_21.lc_trk_g3_5
 (22 15)  (1058 351)  (1058 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1061 351)  (1061 351)  routing T_20_21.sp4_r_v_b_46 <X> T_20_21.lc_trk_g3_6


LogicTile_21_21

 (3 5)  (1093 341)  (1093 341)  routing T_21_21.sp12_h_l_23 <X> T_21_21.sp12_h_r_0


LogicTile_22_21

 (8 6)  (1152 342)  (1152 342)  routing T_22_21.sp4_v_t_41 <X> T_22_21.sp4_h_l_41
 (9 6)  (1153 342)  (1153 342)  routing T_22_21.sp4_v_t_41 <X> T_22_21.sp4_h_l_41


LogicTile_24_21

 (3 2)  (1255 338)  (1255 338)  routing T_24_21.sp12_h_r_0 <X> T_24_21.sp12_h_l_23
 (3 3)  (1255 339)  (1255 339)  routing T_24_21.sp12_h_r_0 <X> T_24_21.sp12_h_l_23


LogicTile_26_21

 (3 2)  (1351 338)  (1351 338)  routing T_26_21.sp12_h_r_0 <X> T_26_21.sp12_h_l_23
 (3 3)  (1351 339)  (1351 339)  routing T_26_21.sp12_h_r_0 <X> T_26_21.sp12_h_l_23


LogicTile_27_21

 (2 4)  (1404 340)  (1404 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_30_21

 (8 1)  (1572 337)  (1572 337)  routing T_30_21.sp4_h_l_42 <X> T_30_21.sp4_v_b_1
 (9 1)  (1573 337)  (1573 337)  routing T_30_21.sp4_h_l_42 <X> T_30_21.sp4_v_b_1
 (10 1)  (1574 337)  (1574 337)  routing T_30_21.sp4_h_l_42 <X> T_30_21.sp4_v_b_1
 (3 5)  (1567 341)  (1567 341)  routing T_30_21.sp12_h_l_23 <X> T_30_21.sp12_h_r_0
 (3 7)  (1567 343)  (1567 343)  routing T_30_21.sp12_h_l_23 <X> T_30_21.sp12_v_t_23
 (3 13)  (1567 349)  (1567 349)  routing T_30_21.sp12_h_l_22 <X> T_30_21.sp12_h_r_1


LogicTile_32_21

 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (4 4)  (1730 340)  (1730 340)  routing T_33_21.span12_horz_4 <X> T_33_21.lc_trk_g0_4
 (5 4)  (1731 340)  (1731 340)  routing T_33_21.span12_horz_5 <X> T_33_21.lc_trk_g0_5
 (7 4)  (1733 340)  (1733 340)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_5 lc_trk_g0_5
 (8 4)  (1734 340)  (1734 340)  routing T_33_21.span12_horz_5 <X> T_33_21.lc_trk_g0_5
 (4 5)  (1730 341)  (1730 341)  routing T_33_21.span12_horz_4 <X> T_33_21.lc_trk_g0_4
 (5 5)  (1731 341)  (1731 341)  routing T_33_21.span12_horz_4 <X> T_33_21.lc_trk_g0_4
 (7 5)  (1733 341)  (1733 341)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_4 lc_trk_g0_4
 (8 5)  (1734 341)  (1734 341)  routing T_33_21.span12_horz_5 <X> T_33_21.lc_trk_g0_5
 (17 5)  (1743 341)  (1743 341)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 345)  (1743 345)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 346)  (1736 346)  routing T_33_21.lc_trk_g0_4 <X> T_33_21.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 346)  (1739 346)  routing T_33_21.lc_trk_g0_5 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 346)  (1742 346)  IOB_1 IO Functioning bit
 (11 11)  (1737 347)  (1737 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 347)  (1739 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit
 (17 14)  (1743 350)  (1743 350)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (16 0)  (1 320)  (1 320)  IOB_0 IO Functioning bit
 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (11 3)  (6 323)  (6 323)  routing T_0_20.span4_vert_t_13 <X> T_0_20.span4_horz_31
 (13 3)  (4 323)  (4 323)  routing T_0_20.span4_horz_31 <X> T_0_20.span4_vert_b_1
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (10 4)  (7 324)  (7 324)  routing T_0_20.lc_trk_g0_7 <X> T_0_20.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 324)  (5 324)  routing T_0_20.lc_trk_g1_3 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 324)  (0 324)  IOB_0 IO Functioning bit
 (10 5)  (7 325)  (7 325)  routing T_0_20.lc_trk_g0_7 <X> T_0_20.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 325)  (6 325)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 325)  (5 325)  routing T_0_20.lc_trk_g1_3 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 325)  (4 325)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 325)  (0 325)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 326)  (12 326)  routing T_0_20.span4_horz_31 <X> T_0_20.lc_trk_g0_7
 (6 6)  (11 326)  (11 326)  routing T_0_20.span4_horz_31 <X> T_0_20.lc_trk_g0_7
 (7 6)  (10 326)  (10 326)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_31 lc_trk_g0_7
 (8 7)  (9 327)  (9 327)  routing T_0_20.span4_horz_31 <X> T_0_20.lc_trk_g0_7
 (4 8)  (13 328)  (13 328)  routing T_0_20.span4_horz_8 <X> T_0_20.lc_trk_g1_0
 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (4 9)  (13 329)  (13 329)  routing T_0_20.span4_horz_8 <X> T_0_20.lc_trk_g1_0
 (6 9)  (11 329)  (11 329)  routing T_0_20.span4_horz_8 <X> T_0_20.lc_trk_g1_0
 (7 9)  (10 329)  (10 329)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_8 lc_trk_g1_0
 (17 9)  (0 329)  (0 329)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (12 330)  (12 330)  routing T_0_20.span4_horz_35 <X> T_0_20.lc_trk_g1_3
 (6 10)  (11 330)  (11 330)  routing T_0_20.span4_horz_35 <X> T_0_20.lc_trk_g1_3
 (7 10)  (10 330)  (10 330)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_35 lc_trk_g1_3
 (8 10)  (9 330)  (9 330)  routing T_0_20.span4_horz_35 <X> T_0_20.lc_trk_g1_3
 (10 10)  (7 330)  (7 330)  routing T_0_20.lc_trk_g1_7 <X> T_0_20.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 330)  (6 330)  routing T_0_20.lc_trk_g1_7 <X> T_0_20.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 330)  (5 330)  routing T_0_20.lc_trk_g1_0 <X> T_0_20.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 330)  (1 330)  IOB_1 IO Functioning bit
 (10 11)  (7 331)  (7 331)  routing T_0_20.lc_trk_g1_7 <X> T_0_20.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 331)  (6 331)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 331)  (4 331)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit
 (5 14)  (12 334)  (12 334)  routing T_0_20.span4_horz_31 <X> T_0_20.lc_trk_g1_7
 (6 14)  (11 334)  (11 334)  routing T_0_20.span4_horz_31 <X> T_0_20.lc_trk_g1_7
 (7 14)  (10 334)  (10 334)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_31 lc_trk_g1_7
 (17 14)  (0 334)  (0 334)  IOB_1 IO Functioning bit
 (8 15)  (9 335)  (9 335)  routing T_0_20.span4_horz_31 <X> T_0_20.lc_trk_g1_7


LogicTile_2_20

 (13 15)  (85 335)  (85 335)  routing T_2_20.sp4_v_b_6 <X> T_2_20.sp4_h_l_46


LogicTile_4_20

 (3 5)  (183 325)  (183 325)  routing T_4_20.sp12_h_l_23 <X> T_4_20.sp12_h_r_0
 (12 10)  (192 330)  (192 330)  routing T_4_20.sp4_v_b_8 <X> T_4_20.sp4_h_l_45


LogicTile_6_20

 (3 5)  (291 325)  (291 325)  routing T_6_20.sp12_h_l_23 <X> T_6_20.sp12_h_r_0


LogicTile_12_20

 (2 8)  (602 328)  (602 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_14_20

 (4 6)  (712 326)  (712 326)  routing T_14_20.sp4_v_b_3 <X> T_14_20.sp4_v_t_38
 (2 8)  (710 328)  (710 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (11 14)  (719 334)  (719 334)  routing T_14_20.sp4_v_b_3 <X> T_14_20.sp4_v_t_46
 (13 14)  (721 334)  (721 334)  routing T_14_20.sp4_v_b_3 <X> T_14_20.sp4_v_t_46


LogicTile_15_20

 (4 4)  (766 324)  (766 324)  routing T_15_20.sp4_h_l_44 <X> T_15_20.sp4_v_b_3
 (6 4)  (768 324)  (768 324)  routing T_15_20.sp4_h_l_44 <X> T_15_20.sp4_v_b_3
 (5 5)  (767 325)  (767 325)  routing T_15_20.sp4_h_l_44 <X> T_15_20.sp4_v_b_3
 (19 10)  (781 330)  (781 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_16_20

 (19 0)  (835 320)  (835 320)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (9 11)  (825 331)  (825 331)  routing T_16_20.sp4_v_b_11 <X> T_16_20.sp4_v_t_42
 (10 11)  (826 331)  (826 331)  routing T_16_20.sp4_v_b_11 <X> T_16_20.sp4_v_t_42
 (2 12)  (818 332)  (818 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_17_20

 (0 0)  (874 320)  (874 320)  Negative Clock bit

 (8 0)  (882 320)  (882 320)  routing T_17_20.sp4_v_b_7 <X> T_17_20.sp4_h_r_1
 (9 0)  (883 320)  (883 320)  routing T_17_20.sp4_v_b_7 <X> T_17_20.sp4_h_r_1
 (10 0)  (884 320)  (884 320)  routing T_17_20.sp4_v_b_7 <X> T_17_20.sp4_h_r_1
 (15 1)  (889 321)  (889 321)  routing T_17_20.bot_op_0 <X> T_17_20.lc_trk_g0_0
 (17 1)  (891 321)  (891 321)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (0 2)  (874 322)  (874 322)  routing T_17_20.glb_netwk_7 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (1 2)  (875 322)  (875 322)  routing T_17_20.glb_netwk_7 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (891 322)  (891 322)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (892 322)  (892 322)  routing T_17_20.bnr_op_5 <X> T_17_20.lc_trk_g0_5
 (0 3)  (874 323)  (874 323)  routing T_17_20.glb_netwk_7 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (18 3)  (892 323)  (892 323)  routing T_17_20.bnr_op_5 <X> T_17_20.lc_trk_g0_5
 (15 10)  (889 330)  (889 330)  routing T_17_20.rgt_op_5 <X> T_17_20.lc_trk_g2_5
 (17 10)  (891 330)  (891 330)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (892 330)  (892 330)  routing T_17_20.rgt_op_5 <X> T_17_20.lc_trk_g2_5
 (25 10)  (899 330)  (899 330)  routing T_17_20.wire_logic_cluster/lc_6/out <X> T_17_20.lc_trk_g2_6
 (22 11)  (896 331)  (896 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (4 12)  (878 332)  (878 332)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_b_9
 (29 12)  (903 332)  (903 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 332)  (904 332)  routing T_17_20.lc_trk_g0_5 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 332)  (905 332)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 332)  (906 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 332)  (907 332)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 332)  (909 332)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.input_2_6
 (36 12)  (910 332)  (910 332)  LC_6 Logic Functioning bit
 (37 12)  (911 332)  (911 332)  LC_6 Logic Functioning bit
 (41 12)  (915 332)  (915 332)  LC_6 Logic Functioning bit
 (42 12)  (916 332)  (916 332)  LC_6 Logic Functioning bit
 (43 12)  (917 332)  (917 332)  LC_6 Logic Functioning bit
 (45 12)  (919 332)  (919 332)  LC_6 Logic Functioning bit
 (48 12)  (922 332)  (922 332)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (5 13)  (879 333)  (879 333)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_b_9
 (29 13)  (903 333)  (903 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (906 333)  (906 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (907 333)  (907 333)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.input_2_6
 (35 13)  (909 333)  (909 333)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.input_2_6
 (36 13)  (910 333)  (910 333)  LC_6 Logic Functioning bit
 (37 13)  (911 333)  (911 333)  LC_6 Logic Functioning bit
 (41 13)  (915 333)  (915 333)  LC_6 Logic Functioning bit
 (43 13)  (917 333)  (917 333)  LC_6 Logic Functioning bit
 (44 13)  (918 333)  (918 333)  LC_6 Logic Functioning bit
 (53 13)  (927 333)  (927 333)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (874 334)  (874 334)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 334)  (875 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (889 334)  (889 334)  routing T_17_20.sp4_h_l_24 <X> T_17_20.lc_trk_g3_5
 (16 14)  (890 334)  (890 334)  routing T_17_20.sp4_h_l_24 <X> T_17_20.lc_trk_g3_5
 (17 14)  (891 334)  (891 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (892 334)  (892 334)  routing T_17_20.sp4_h_l_24 <X> T_17_20.lc_trk_g3_5
 (0 15)  (874 335)  (874 335)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 335)  (875 335)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_7/s_r


LogicTile_18_20

 (0 0)  (928 320)  (928 320)  Negative Clock bit

 (3 0)  (931 320)  (931 320)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0
 (27 0)  (955 320)  (955 320)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 320)  (956 320)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 320)  (957 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 320)  (959 320)  routing T_18_20.lc_trk_g2_5 <X> T_18_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 320)  (960 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 320)  (961 320)  routing T_18_20.lc_trk_g2_5 <X> T_18_20.wire_logic_cluster/lc_0/in_3
 (41 0)  (969 320)  (969 320)  LC_0 Logic Functioning bit
 (43 0)  (971 320)  (971 320)  LC_0 Logic Functioning bit
 (3 1)  (931 321)  (931 321)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0
 (41 1)  (969 321)  (969 321)  LC_0 Logic Functioning bit
 (43 1)  (971 321)  (971 321)  LC_0 Logic Functioning bit
 (0 2)  (928 322)  (928 322)  routing T_18_20.glb_netwk_7 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (1 2)  (929 322)  (929 322)  routing T_18_20.glb_netwk_7 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (2 2)  (930 322)  (930 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (933 322)  (933 322)  routing T_18_20.sp4_v_b_0 <X> T_18_20.sp4_h_l_37
 (14 2)  (942 322)  (942 322)  routing T_18_20.sp4_h_l_1 <X> T_18_20.lc_trk_g0_4
 (15 2)  (943 322)  (943 322)  routing T_18_20.bot_op_5 <X> T_18_20.lc_trk_g0_5
 (17 2)  (945 322)  (945 322)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (950 322)  (950 322)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (27 2)  (955 322)  (955 322)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 322)  (957 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 322)  (958 322)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 322)  (959 322)  routing T_18_20.lc_trk_g1_5 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 322)  (960 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 322)  (962 322)  routing T_18_20.lc_trk_g1_5 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 322)  (964 322)  LC_1 Logic Functioning bit
 (38 2)  (966 322)  (966 322)  LC_1 Logic Functioning bit
 (41 2)  (969 322)  (969 322)  LC_1 Logic Functioning bit
 (43 2)  (971 322)  (971 322)  LC_1 Logic Functioning bit
 (45 2)  (973 322)  (973 322)  LC_1 Logic Functioning bit
 (50 2)  (978 322)  (978 322)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (979 322)  (979 322)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (980 322)  (980 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (53 2)  (981 322)  (981 322)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (928 323)  (928 323)  routing T_18_20.glb_netwk_7 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (15 3)  (943 323)  (943 323)  routing T_18_20.sp4_h_l_1 <X> T_18_20.lc_trk_g0_4
 (16 3)  (944 323)  (944 323)  routing T_18_20.sp4_h_l_1 <X> T_18_20.lc_trk_g0_4
 (17 3)  (945 323)  (945 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (954 323)  (954 323)  routing T_18_20.lc_trk_g1_2 <X> T_18_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 323)  (955 323)  routing T_18_20.lc_trk_g1_2 <X> T_18_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 323)  (957 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 323)  (958 323)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (42 3)  (970 323)  (970 323)  LC_1 Logic Functioning bit
 (52 3)  (980 323)  (980 323)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (53 3)  (981 323)  (981 323)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (22 5)  (950 325)  (950 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (15 6)  (943 326)  (943 326)  routing T_18_20.bot_op_5 <X> T_18_20.lc_trk_g1_5
 (17 6)  (945 326)  (945 326)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (949 326)  (949 326)  routing T_18_20.wire_logic_cluster/lc_7/out <X> T_18_20.lc_trk_g1_7
 (22 6)  (950 326)  (950 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 8)  (954 328)  (954 328)  routing T_18_20.lc_trk_g1_5 <X> T_18_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 328)  (955 328)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 328)  (956 328)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 328)  (957 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 328)  (959 328)  routing T_18_20.lc_trk_g0_7 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 328)  (960 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (964 328)  (964 328)  LC_4 Logic Functioning bit
 (38 8)  (966 328)  (966 328)  LC_4 Logic Functioning bit
 (27 9)  (955 329)  (955 329)  routing T_18_20.lc_trk_g1_5 <X> T_18_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 329)  (957 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 329)  (959 329)  routing T_18_20.lc_trk_g0_7 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 329)  (964 329)  LC_4 Logic Functioning bit
 (37 9)  (965 329)  (965 329)  LC_4 Logic Functioning bit
 (38 9)  (966 329)  (966 329)  LC_4 Logic Functioning bit
 (39 9)  (967 329)  (967 329)  LC_4 Logic Functioning bit
 (41 9)  (969 329)  (969 329)  LC_4 Logic Functioning bit
 (43 9)  (971 329)  (971 329)  LC_4 Logic Functioning bit
 (17 10)  (945 330)  (945 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (946 330)  (946 330)  routing T_18_20.wire_logic_cluster/lc_5/out <X> T_18_20.lc_trk_g2_5
 (26 10)  (954 330)  (954 330)  routing T_18_20.lc_trk_g2_5 <X> T_18_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 330)  (955 330)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 330)  (956 330)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 330)  (957 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 330)  (958 330)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 330)  (959 330)  routing T_18_20.lc_trk_g0_4 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 330)  (960 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (964 330)  (964 330)  LC_5 Logic Functioning bit
 (37 10)  (965 330)  (965 330)  LC_5 Logic Functioning bit
 (38 10)  (966 330)  (966 330)  LC_5 Logic Functioning bit
 (45 10)  (973 330)  (973 330)  LC_5 Logic Functioning bit
 (50 10)  (978 330)  (978 330)  Cascade bit: LH_LC05_inmux02_5

 (28 11)  (956 331)  (956 331)  routing T_18_20.lc_trk_g2_5 <X> T_18_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 331)  (957 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (964 331)  (964 331)  LC_5 Logic Functioning bit
 (0 12)  (928 332)  (928 332)  routing T_18_20.glb_netwk_2 <X> T_18_20.glb2local_3
 (1 12)  (929 332)  (929 332)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (14 12)  (942 332)  (942 332)  routing T_18_20.bnl_op_0 <X> T_18_20.lc_trk_g3_0
 (17 12)  (945 332)  (945 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 332)  (946 332)  routing T_18_20.wire_logic_cluster/lc_1/out <X> T_18_20.lc_trk_g3_1
 (14 13)  (942 333)  (942 333)  routing T_18_20.bnl_op_0 <X> T_18_20.lc_trk_g3_0
 (17 13)  (945 333)  (945 333)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (17 14)  (945 334)  (945 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (954 334)  (954 334)  routing T_18_20.lc_trk_g2_5 <X> T_18_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 334)  (955 334)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 334)  (956 334)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 334)  (957 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 334)  (959 334)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 334)  (960 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 334)  (961 334)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 334)  (962 334)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 334)  (963 334)  routing T_18_20.lc_trk_g0_5 <X> T_18_20.input_2_7
 (36 14)  (964 334)  (964 334)  LC_7 Logic Functioning bit
 (38 14)  (966 334)  (966 334)  LC_7 Logic Functioning bit
 (41 14)  (969 334)  (969 334)  LC_7 Logic Functioning bit
 (28 15)  (956 335)  (956 335)  routing T_18_20.lc_trk_g2_5 <X> T_18_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 335)  (957 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (960 335)  (960 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (964 335)  (964 335)  LC_7 Logic Functioning bit
 (38 15)  (966 335)  (966 335)  LC_7 Logic Functioning bit
 (41 15)  (969 335)  (969 335)  LC_7 Logic Functioning bit
 (43 15)  (971 335)  (971 335)  LC_7 Logic Functioning bit


LogicTile_19_20

 (25 0)  (1007 320)  (1007 320)  routing T_19_20.sp4_v_b_2 <X> T_19_20.lc_trk_g0_2
 (3 1)  (985 321)  (985 321)  routing T_19_20.sp12_h_l_23 <X> T_19_20.sp12_v_b_0
 (22 1)  (1004 321)  (1004 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1005 321)  (1005 321)  routing T_19_20.sp4_v_b_2 <X> T_19_20.lc_trk_g0_2
 (15 2)  (997 322)  (997 322)  routing T_19_20.lft_op_5 <X> T_19_20.lc_trk_g0_5
 (17 2)  (999 322)  (999 322)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1000 322)  (1000 322)  routing T_19_20.lft_op_5 <X> T_19_20.lc_trk_g0_5
 (14 6)  (996 326)  (996 326)  routing T_19_20.wire_logic_cluster/lc_4/out <X> T_19_20.lc_trk_g1_4
 (15 6)  (997 326)  (997 326)  routing T_19_20.sp4_v_b_21 <X> T_19_20.lc_trk_g1_5
 (16 6)  (998 326)  (998 326)  routing T_19_20.sp4_v_b_21 <X> T_19_20.lc_trk_g1_5
 (17 6)  (999 326)  (999 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (17 7)  (999 327)  (999 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 8)  (1008 328)  (1008 328)  routing T_19_20.lc_trk_g1_5 <X> T_19_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (1011 328)  (1011 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 328)  (1012 328)  routing T_19_20.lc_trk_g0_5 <X> T_19_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 328)  (1013 328)  routing T_19_20.lc_trk_g2_5 <X> T_19_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 328)  (1014 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 328)  (1015 328)  routing T_19_20.lc_trk_g2_5 <X> T_19_20.wire_logic_cluster/lc_4/in_3
 (27 9)  (1009 329)  (1009 329)  routing T_19_20.lc_trk_g1_5 <X> T_19_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 329)  (1011 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (41 9)  (1023 329)  (1023 329)  LC_4 Logic Functioning bit
 (43 9)  (1025 329)  (1025 329)  LC_4 Logic Functioning bit
 (17 10)  (999 330)  (999 330)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (1000 330)  (1000 330)  routing T_19_20.bnl_op_5 <X> T_19_20.lc_trk_g2_5
 (29 10)  (1011 330)  (1011 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 330)  (1013 330)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 330)  (1014 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 330)  (1015 330)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 330)  (1016 330)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (37 10)  (1019 330)  (1019 330)  LC_5 Logic Functioning bit
 (39 10)  (1021 330)  (1021 330)  LC_5 Logic Functioning bit
 (40 10)  (1022 330)  (1022 330)  LC_5 Logic Functioning bit
 (42 10)  (1024 330)  (1024 330)  LC_5 Logic Functioning bit
 (43 10)  (1025 330)  (1025 330)  LC_5 Logic Functioning bit
 (50 10)  (1032 330)  (1032 330)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (1000 331)  (1000 331)  routing T_19_20.bnl_op_5 <X> T_19_20.lc_trk_g2_5
 (30 11)  (1012 331)  (1012 331)  routing T_19_20.lc_trk_g0_2 <X> T_19_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 331)  (1013 331)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (37 11)  (1019 331)  (1019 331)  LC_5 Logic Functioning bit
 (39 11)  (1021 331)  (1021 331)  LC_5 Logic Functioning bit
 (40 11)  (1022 331)  (1022 331)  LC_5 Logic Functioning bit
 (42 11)  (1024 331)  (1024 331)  LC_5 Logic Functioning bit
 (43 11)  (1025 331)  (1025 331)  LC_5 Logic Functioning bit
 (13 12)  (995 332)  (995 332)  routing T_19_20.sp4_h_l_46 <X> T_19_20.sp4_v_b_11
 (31 12)  (1013 332)  (1013 332)  routing T_19_20.lc_trk_g1_4 <X> T_19_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 332)  (1014 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 332)  (1016 332)  routing T_19_20.lc_trk_g1_4 <X> T_19_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 332)  (1018 332)  LC_6 Logic Functioning bit
 (37 12)  (1019 332)  (1019 332)  LC_6 Logic Functioning bit
 (38 12)  (1020 332)  (1020 332)  LC_6 Logic Functioning bit
 (39 12)  (1021 332)  (1021 332)  LC_6 Logic Functioning bit
 (42 12)  (1024 332)  (1024 332)  LC_6 Logic Functioning bit
 (43 12)  (1025 332)  (1025 332)  LC_6 Logic Functioning bit
 (50 12)  (1032 332)  (1032 332)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (1033 332)  (1033 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (12 13)  (994 333)  (994 333)  routing T_19_20.sp4_h_l_46 <X> T_19_20.sp4_v_b_11
 (36 13)  (1018 333)  (1018 333)  LC_6 Logic Functioning bit
 (37 13)  (1019 333)  (1019 333)  LC_6 Logic Functioning bit
 (38 13)  (1020 333)  (1020 333)  LC_6 Logic Functioning bit
 (39 13)  (1021 333)  (1021 333)  LC_6 Logic Functioning bit
 (42 13)  (1024 333)  (1024 333)  LC_6 Logic Functioning bit
 (43 13)  (1025 333)  (1025 333)  LC_6 Logic Functioning bit
 (48 13)  (1030 333)  (1030 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (22 14)  (1004 334)  (1004 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (1003 335)  (1003 335)  routing T_19_20.sp4_r_v_b_47 <X> T_19_20.lc_trk_g3_7


LogicTile_30_20

 (3 2)  (1567 322)  (1567 322)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23
 (3 3)  (1567 323)  (1567 323)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23


IO_Tile_33_20

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 329)  (1742 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0

 (12 12)  (5 316)  (5 316)  routing T_0_19.span4_horz_43 <X> T_0_19.span4_vert_t_15


LogicTile_1_19

 (4 11)  (22 315)  (22 315)  routing T_1_19.sp4_v_b_1 <X> T_1_19.sp4_h_l_43


LogicTile_2_19

 (19 6)  (91 310)  (91 310)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_7_19

 (3 6)  (345 310)  (345 310)  routing T_7_19.sp12_h_r_0 <X> T_7_19.sp12_v_t_23
 (3 7)  (345 311)  (345 311)  routing T_7_19.sp12_h_r_0 <X> T_7_19.sp12_v_t_23


LogicTile_11_19

 (3 0)  (549 304)  (549 304)  routing T_11_19.sp12_h_r_0 <X> T_11_19.sp12_v_b_0
 (3 1)  (549 305)  (549 305)  routing T_11_19.sp12_h_r_0 <X> T_11_19.sp12_v_b_0


LogicTile_15_19

 (21 0)  (783 304)  (783 304)  routing T_15_19.sp12_h_r_3 <X> T_15_19.lc_trk_g0_3
 (22 0)  (784 304)  (784 304)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (786 304)  (786 304)  routing T_15_19.sp12_h_r_3 <X> T_15_19.lc_trk_g0_3
 (21 1)  (783 305)  (783 305)  routing T_15_19.sp12_h_r_3 <X> T_15_19.lc_trk_g0_3
 (22 2)  (784 306)  (784 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (21 3)  (783 307)  (783 307)  routing T_15_19.sp4_r_v_b_31 <X> T_15_19.lc_trk_g0_7
 (3 4)  (765 308)  (765 308)  routing T_15_19.sp12_v_b_0 <X> T_15_19.sp12_h_r_0
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 308)  (792 308)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 308)  (793 308)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 308)  (796 308)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 308)  (798 308)  LC_2 Logic Functioning bit
 (37 4)  (799 308)  (799 308)  LC_2 Logic Functioning bit
 (38 4)  (800 308)  (800 308)  LC_2 Logic Functioning bit
 (39 4)  (801 308)  (801 308)  LC_2 Logic Functioning bit
 (41 4)  (803 308)  (803 308)  LC_2 Logic Functioning bit
 (43 4)  (805 308)  (805 308)  LC_2 Logic Functioning bit
 (47 4)  (809 308)  (809 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (3 5)  (765 309)  (765 309)  routing T_15_19.sp12_v_b_0 <X> T_15_19.sp12_h_r_0
 (26 5)  (788 309)  (788 309)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 309)  (789 309)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 309)  (790 309)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 309)  (791 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 309)  (792 309)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 309)  (793 309)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 309)  (798 309)  LC_2 Logic Functioning bit
 (38 5)  (800 309)  (800 309)  LC_2 Logic Functioning bit
 (25 6)  (787 310)  (787 310)  routing T_15_19.sp4_v_t_3 <X> T_15_19.lc_trk_g1_6
 (15 7)  (777 311)  (777 311)  routing T_15_19.sp4_v_t_9 <X> T_15_19.lc_trk_g1_4
 (16 7)  (778 311)  (778 311)  routing T_15_19.sp4_v_t_9 <X> T_15_19.lc_trk_g1_4
 (17 7)  (779 311)  (779 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (784 311)  (784 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (785 311)  (785 311)  routing T_15_19.sp4_v_t_3 <X> T_15_19.lc_trk_g1_6
 (25 7)  (787 311)  (787 311)  routing T_15_19.sp4_v_t_3 <X> T_15_19.lc_trk_g1_6
 (29 8)  (791 312)  (791 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 312)  (793 312)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 312)  (794 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 312)  (796 312)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 312)  (798 312)  LC_4 Logic Functioning bit
 (38 8)  (800 312)  (800 312)  LC_4 Logic Functioning bit
 (48 8)  (810 312)  (810 312)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (26 9)  (788 313)  (788 313)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 313)  (789 313)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 313)  (790 313)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 313)  (791 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 313)  (792 313)  routing T_15_19.lc_trk_g0_3 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (798 313)  (798 313)  LC_4 Logic Functioning bit
 (37 9)  (799 313)  (799 313)  LC_4 Logic Functioning bit
 (38 9)  (800 313)  (800 313)  LC_4 Logic Functioning bit
 (39 9)  (801 313)  (801 313)  LC_4 Logic Functioning bit
 (41 9)  (803 313)  (803 313)  LC_4 Logic Functioning bit
 (43 9)  (805 313)  (805 313)  LC_4 Logic Functioning bit
 (22 12)  (784 316)  (784 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (785 316)  (785 316)  routing T_15_19.sp4_h_r_27 <X> T_15_19.lc_trk_g3_3
 (24 12)  (786 316)  (786 316)  routing T_15_19.sp4_h_r_27 <X> T_15_19.lc_trk_g3_3
 (21 13)  (783 317)  (783 317)  routing T_15_19.sp4_h_r_27 <X> T_15_19.lc_trk_g3_3


LogicTile_16_19

 (12 8)  (828 312)  (828 312)  routing T_16_19.sp4_v_b_2 <X> T_16_19.sp4_h_r_8
 (11 9)  (827 313)  (827 313)  routing T_16_19.sp4_v_b_2 <X> T_16_19.sp4_h_r_8
 (13 9)  (829 313)  (829 313)  routing T_16_19.sp4_v_b_2 <X> T_16_19.sp4_h_r_8


LogicTile_17_19

 (0 0)  (874 304)  (874 304)  Negative Clock bit

 (3 0)  (877 304)  (877 304)  routing T_17_19.sp12_h_r_0 <X> T_17_19.sp12_v_b_0
 (6 0)  (880 304)  (880 304)  routing T_17_19.sp4_v_t_44 <X> T_17_19.sp4_v_b_0
 (25 0)  (899 304)  (899 304)  routing T_17_19.wire_logic_cluster/lc_2/out <X> T_17_19.lc_trk_g0_2
 (28 0)  (902 304)  (902 304)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 304)  (903 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 304)  (904 304)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 304)  (906 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 304)  (908 304)  routing T_17_19.lc_trk_g1_0 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 304)  (909 304)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.input_2_0
 (36 0)  (910 304)  (910 304)  LC_0 Logic Functioning bit
 (37 0)  (911 304)  (911 304)  LC_0 Logic Functioning bit
 (43 0)  (917 304)  (917 304)  LC_0 Logic Functioning bit
 (45 0)  (919 304)  (919 304)  LC_0 Logic Functioning bit
 (3 1)  (877 305)  (877 305)  routing T_17_19.sp12_h_r_0 <X> T_17_19.sp12_v_b_0
 (5 1)  (879 305)  (879 305)  routing T_17_19.sp4_v_t_44 <X> T_17_19.sp4_v_b_0
 (22 1)  (896 305)  (896 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (901 305)  (901 305)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 305)  (902 305)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 305)  (903 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 305)  (904 305)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 305)  (906 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (908 305)  (908 305)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.input_2_0
 (36 1)  (910 305)  (910 305)  LC_0 Logic Functioning bit
 (43 1)  (917 305)  (917 305)  LC_0 Logic Functioning bit
 (0 2)  (874 306)  (874 306)  routing T_17_19.glb_netwk_7 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (1 2)  (875 306)  (875 306)  routing T_17_19.glb_netwk_7 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (2 2)  (876 306)  (876 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (889 306)  (889 306)  routing T_17_19.sp4_h_r_21 <X> T_17_19.lc_trk_g0_5
 (16 2)  (890 306)  (890 306)  routing T_17_19.sp4_h_r_21 <X> T_17_19.lc_trk_g0_5
 (17 2)  (891 306)  (891 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (892 306)  (892 306)  routing T_17_19.sp4_h_r_21 <X> T_17_19.lc_trk_g0_5
 (26 2)  (900 306)  (900 306)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (903 306)  (903 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 306)  (905 306)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 306)  (906 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 306)  (907 306)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 306)  (908 306)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 306)  (910 306)  LC_1 Logic Functioning bit
 (38 2)  (912 306)  (912 306)  LC_1 Logic Functioning bit
 (41 2)  (915 306)  (915 306)  LC_1 Logic Functioning bit
 (43 2)  (917 306)  (917 306)  LC_1 Logic Functioning bit
 (0 3)  (874 307)  (874 307)  routing T_17_19.glb_netwk_7 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (17 3)  (891 307)  (891 307)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (18 3)  (892 307)  (892 307)  routing T_17_19.sp4_h_r_21 <X> T_17_19.lc_trk_g0_5
 (28 3)  (902 307)  (902 307)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 307)  (903 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 307)  (904 307)  routing T_17_19.lc_trk_g0_2 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (906 307)  (906 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (908 307)  (908 307)  routing T_17_19.lc_trk_g1_0 <X> T_17_19.input_2_1
 (36 3)  (910 307)  (910 307)  LC_1 Logic Functioning bit
 (38 3)  (912 307)  (912 307)  LC_1 Logic Functioning bit
 (40 3)  (914 307)  (914 307)  LC_1 Logic Functioning bit
 (41 3)  (915 307)  (915 307)  LC_1 Logic Functioning bit
 (42 3)  (916 307)  (916 307)  LC_1 Logic Functioning bit
 (11 4)  (885 308)  (885 308)  routing T_17_19.sp4_v_t_39 <X> T_17_19.sp4_v_b_5
 (14 4)  (888 308)  (888 308)  routing T_17_19.wire_logic_cluster/lc_0/out <X> T_17_19.lc_trk_g1_0
 (32 4)  (906 308)  (906 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 308)  (908 308)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 308)  (910 308)  LC_2 Logic Functioning bit
 (37 4)  (911 308)  (911 308)  LC_2 Logic Functioning bit
 (45 4)  (919 308)  (919 308)  LC_2 Logic Functioning bit
 (47 4)  (921 308)  (921 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (924 308)  (924 308)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (886 309)  (886 309)  routing T_17_19.sp4_v_t_39 <X> T_17_19.sp4_v_b_5
 (17 5)  (891 309)  (891 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (896 309)  (896 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (897 309)  (897 309)  routing T_17_19.sp4_v_b_18 <X> T_17_19.lc_trk_g1_2
 (24 5)  (898 309)  (898 309)  routing T_17_19.sp4_v_b_18 <X> T_17_19.lc_trk_g1_2
 (31 5)  (905 309)  (905 309)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 309)  (910 309)  LC_2 Logic Functioning bit
 (37 5)  (911 309)  (911 309)  LC_2 Logic Functioning bit
 (0 6)  (874 310)  (874 310)  routing T_17_19.glb_netwk_2 <X> T_17_19.glb2local_0
 (1 6)  (875 310)  (875 310)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (5 6)  (879 310)  (879 310)  routing T_17_19.sp4_v_b_3 <X> T_17_19.sp4_h_l_38
 (16 6)  (890 310)  (890 310)  routing T_17_19.sp4_v_b_13 <X> T_17_19.lc_trk_g1_5
 (17 6)  (891 310)  (891 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (892 310)  (892 310)  routing T_17_19.sp4_v_b_13 <X> T_17_19.lc_trk_g1_5
 (26 6)  (900 310)  (900 310)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 310)  (901 310)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 310)  (902 310)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 310)  (903 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 310)  (904 310)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 310)  (905 310)  routing T_17_19.lc_trk_g0_4 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 310)  (906 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (910 310)  (910 310)  LC_3 Logic Functioning bit
 (37 6)  (911 310)  (911 310)  LC_3 Logic Functioning bit
 (38 6)  (912 310)  (912 310)  LC_3 Logic Functioning bit
 (39 6)  (913 310)  (913 310)  LC_3 Logic Functioning bit
 (40 6)  (914 310)  (914 310)  LC_3 Logic Functioning bit
 (41 6)  (915 310)  (915 310)  LC_3 Logic Functioning bit
 (42 6)  (916 310)  (916 310)  LC_3 Logic Functioning bit
 (43 6)  (917 310)  (917 310)  LC_3 Logic Functioning bit
 (18 7)  (892 311)  (892 311)  routing T_17_19.sp4_v_b_13 <X> T_17_19.lc_trk_g1_5
 (28 7)  (902 311)  (902 311)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 311)  (903 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (37 7)  (911 311)  (911 311)  LC_3 Logic Functioning bit
 (39 7)  (913 311)  (913 311)  LC_3 Logic Functioning bit
 (15 8)  (889 312)  (889 312)  routing T_17_19.rgt_op_1 <X> T_17_19.lc_trk_g2_1
 (17 8)  (891 312)  (891 312)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (892 312)  (892 312)  routing T_17_19.rgt_op_1 <X> T_17_19.lc_trk_g2_1
 (26 8)  (900 312)  (900 312)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 312)  (901 312)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 312)  (903 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 312)  (906 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 312)  (907 312)  routing T_17_19.lc_trk_g2_1 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 312)  (910 312)  LC_4 Logic Functioning bit
 (38 8)  (912 312)  (912 312)  LC_4 Logic Functioning bit
 (41 8)  (915 312)  (915 312)  LC_4 Logic Functioning bit
 (45 8)  (919 312)  (919 312)  LC_4 Logic Functioning bit
 (47 8)  (921 312)  (921 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (924 312)  (924 312)  Cascade bit: LH_LC04_inmux02_5

 (28 9)  (902 313)  (902 313)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 313)  (903 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 313)  (904 313)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (910 313)  (910 313)  LC_4 Logic Functioning bit
 (6 10)  (880 314)  (880 314)  routing T_17_19.sp4_v_b_3 <X> T_17_19.sp4_v_t_43
 (14 10)  (888 314)  (888 314)  routing T_17_19.wire_logic_cluster/lc_4/out <X> T_17_19.lc_trk_g2_4
 (15 10)  (889 314)  (889 314)  routing T_17_19.rgt_op_5 <X> T_17_19.lc_trk_g2_5
 (17 10)  (891 314)  (891 314)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (892 314)  (892 314)  routing T_17_19.rgt_op_5 <X> T_17_19.lc_trk_g2_5
 (21 10)  (895 314)  (895 314)  routing T_17_19.wire_logic_cluster/lc_7/out <X> T_17_19.lc_trk_g2_7
 (22 10)  (896 314)  (896 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (5 11)  (879 315)  (879 315)  routing T_17_19.sp4_v_b_3 <X> T_17_19.sp4_v_t_43
 (17 11)  (891 315)  (891 315)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (14 12)  (888 316)  (888 316)  routing T_17_19.sp4_v_b_24 <X> T_17_19.lc_trk_g3_0
 (15 12)  (889 316)  (889 316)  routing T_17_19.tnr_op_1 <X> T_17_19.lc_trk_g3_1
 (17 12)  (891 316)  (891 316)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (26 12)  (900 316)  (900 316)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (37 12)  (911 316)  (911 316)  LC_6 Logic Functioning bit
 (39 12)  (913 316)  (913 316)  LC_6 Logic Functioning bit
 (40 12)  (914 316)  (914 316)  LC_6 Logic Functioning bit
 (42 12)  (916 316)  (916 316)  LC_6 Logic Functioning bit
 (16 13)  (890 317)  (890 317)  routing T_17_19.sp4_v_b_24 <X> T_17_19.lc_trk_g3_0
 (17 13)  (891 317)  (891 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (27 13)  (901 317)  (901 317)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 317)  (903 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (910 317)  (910 317)  LC_6 Logic Functioning bit
 (38 13)  (912 317)  (912 317)  LC_6 Logic Functioning bit
 (41 13)  (915 317)  (915 317)  LC_6 Logic Functioning bit
 (43 13)  (917 317)  (917 317)  LC_6 Logic Functioning bit
 (52 13)  (926 317)  (926 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (15 14)  (889 318)  (889 318)  routing T_17_19.tnr_op_5 <X> T_17_19.lc_trk_g3_5
 (17 14)  (891 318)  (891 318)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (896 318)  (896 318)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (897 318)  (897 318)  routing T_17_19.sp12_v_b_23 <X> T_17_19.lc_trk_g3_7
 (27 14)  (901 318)  (901 318)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 318)  (902 318)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 318)  (903 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 318)  (904 318)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 318)  (905 318)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 318)  (906 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 318)  (907 318)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (909 318)  (909 318)  routing T_17_19.lc_trk_g0_5 <X> T_17_19.input_2_7
 (21 15)  (895 319)  (895 319)  routing T_17_19.sp12_v_b_23 <X> T_17_19.lc_trk_g3_7
 (27 15)  (901 319)  (901 319)  routing T_17_19.lc_trk_g3_0 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 319)  (902 319)  routing T_17_19.lc_trk_g3_0 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 319)  (903 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 319)  (904 319)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (906 319)  (906 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (37 15)  (911 319)  (911 319)  LC_7 Logic Functioning bit


LogicTile_18_19

 (0 0)  (928 304)  (928 304)  Negative Clock bit

 (0 2)  (928 306)  (928 306)  routing T_18_19.glb_netwk_7 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (1 2)  (929 306)  (929 306)  routing T_18_19.glb_netwk_7 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (2 2)  (930 306)  (930 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (943 306)  (943 306)  routing T_18_19.top_op_5 <X> T_18_19.lc_trk_g0_5
 (17 2)  (945 306)  (945 306)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (954 306)  (954 306)  routing T_18_19.lc_trk_g2_5 <X> T_18_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 306)  (955 306)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 306)  (956 306)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 306)  (957 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 306)  (959 306)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 306)  (960 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 306)  (961 306)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 306)  (962 306)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (963 306)  (963 306)  routing T_18_19.lc_trk_g0_5 <X> T_18_19.input_2_1
 (37 2)  (965 306)  (965 306)  LC_1 Logic Functioning bit
 (38 2)  (966 306)  (966 306)  LC_1 Logic Functioning bit
 (39 2)  (967 306)  (967 306)  LC_1 Logic Functioning bit
 (41 2)  (969 306)  (969 306)  LC_1 Logic Functioning bit
 (0 3)  (928 307)  (928 307)  routing T_18_19.glb_netwk_7 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (18 3)  (946 307)  (946 307)  routing T_18_19.top_op_5 <X> T_18_19.lc_trk_g0_5
 (28 3)  (956 307)  (956 307)  routing T_18_19.lc_trk_g2_5 <X> T_18_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 307)  (957 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 307)  (958 307)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 307)  (959 307)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 307)  (960 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (39 3)  (967 307)  (967 307)  LC_1 Logic Functioning bit
 (40 3)  (968 307)  (968 307)  LC_1 Logic Functioning bit
 (27 4)  (955 308)  (955 308)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 308)  (956 308)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 308)  (957 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 308)  (958 308)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 308)  (960 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 308)  (961 308)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 308)  (962 308)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (47 4)  (975 308)  (975 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (51 4)  (979 308)  (979 308)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (26 5)  (954 309)  (954 309)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 309)  (955 309)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 309)  (956 309)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 309)  (957 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (964 309)  (964 309)  LC_2 Logic Functioning bit
 (38 5)  (966 309)  (966 309)  LC_2 Logic Functioning bit
 (15 6)  (943 310)  (943 310)  routing T_18_19.top_op_5 <X> T_18_19.lc_trk_g1_5
 (17 6)  (945 310)  (945 310)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (949 310)  (949 310)  routing T_18_19.sp12_h_l_4 <X> T_18_19.lc_trk_g1_7
 (22 6)  (950 310)  (950 310)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (952 310)  (952 310)  routing T_18_19.sp12_h_l_4 <X> T_18_19.lc_trk_g1_7
 (18 7)  (946 311)  (946 311)  routing T_18_19.top_op_5 <X> T_18_19.lc_trk_g1_5
 (21 7)  (949 311)  (949 311)  routing T_18_19.sp12_h_l_4 <X> T_18_19.lc_trk_g1_7
 (17 10)  (945 314)  (945 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (946 314)  (946 314)  routing T_18_19.wire_logic_cluster/lc_5/out <X> T_18_19.lc_trk_g2_5
 (22 10)  (950 314)  (950 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (954 314)  (954 314)  routing T_18_19.lc_trk_g2_5 <X> T_18_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 314)  (955 314)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 314)  (957 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 314)  (958 314)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 314)  (959 314)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 314)  (960 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 314)  (962 314)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 314)  (963 314)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.input_2_5
 (36 10)  (964 314)  (964 314)  LC_5 Logic Functioning bit
 (37 10)  (965 314)  (965 314)  LC_5 Logic Functioning bit
 (43 10)  (971 314)  (971 314)  LC_5 Logic Functioning bit
 (45 10)  (973 314)  (973 314)  LC_5 Logic Functioning bit
 (28 11)  (956 315)  (956 315)  routing T_18_19.lc_trk_g2_5 <X> T_18_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 315)  (957 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 315)  (958 315)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (960 315)  (960 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (961 315)  (961 315)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.input_2_5
 (35 11)  (963 315)  (963 315)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.input_2_5
 (42 11)  (970 315)  (970 315)  LC_5 Logic Functioning bit
 (14 12)  (942 316)  (942 316)  routing T_18_19.sp4_h_l_21 <X> T_18_19.lc_trk_g3_0
 (21 12)  (949 316)  (949 316)  routing T_18_19.sp12_v_t_0 <X> T_18_19.lc_trk_g3_3
 (22 12)  (950 316)  (950 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (952 316)  (952 316)  routing T_18_19.sp12_v_t_0 <X> T_18_19.lc_trk_g3_3
 (15 13)  (943 317)  (943 317)  routing T_18_19.sp4_h_l_21 <X> T_18_19.lc_trk_g3_0
 (16 13)  (944 317)  (944 317)  routing T_18_19.sp4_h_l_21 <X> T_18_19.lc_trk_g3_0
 (17 13)  (945 317)  (945 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (949 317)  (949 317)  routing T_18_19.sp12_v_t_0 <X> T_18_19.lc_trk_g3_3
 (22 14)  (950 318)  (950 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (951 318)  (951 318)  routing T_18_19.sp4_v_b_47 <X> T_18_19.lc_trk_g3_7
 (24 14)  (952 318)  (952 318)  routing T_18_19.sp4_v_b_47 <X> T_18_19.lc_trk_g3_7
 (14 15)  (942 319)  (942 319)  routing T_18_19.sp4_h_l_17 <X> T_18_19.lc_trk_g3_4
 (15 15)  (943 319)  (943 319)  routing T_18_19.sp4_h_l_17 <X> T_18_19.lc_trk_g3_4
 (16 15)  (944 319)  (944 319)  routing T_18_19.sp4_h_l_17 <X> T_18_19.lc_trk_g3_4
 (17 15)  (945 319)  (945 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_19_19

 (0 0)  (982 304)  (982 304)  Negative Clock bit

 (13 1)  (995 305)  (995 305)  routing T_19_19.sp4_v_t_44 <X> T_19_19.sp4_h_r_2
 (22 1)  (1004 305)  (1004 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1005 305)  (1005 305)  routing T_19_19.sp4_h_r_2 <X> T_19_19.lc_trk_g0_2
 (24 1)  (1006 305)  (1006 305)  routing T_19_19.sp4_h_r_2 <X> T_19_19.lc_trk_g0_2
 (25 1)  (1007 305)  (1007 305)  routing T_19_19.sp4_h_r_2 <X> T_19_19.lc_trk_g0_2
 (0 2)  (982 306)  (982 306)  routing T_19_19.glb_netwk_7 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (1 2)  (983 306)  (983 306)  routing T_19_19.glb_netwk_7 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (2 2)  (984 306)  (984 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (13 2)  (995 306)  (995 306)  routing T_19_19.sp4_h_r_2 <X> T_19_19.sp4_v_t_39
 (36 2)  (1018 306)  (1018 306)  LC_1 Logic Functioning bit
 (38 2)  (1020 306)  (1020 306)  LC_1 Logic Functioning bit
 (41 2)  (1023 306)  (1023 306)  LC_1 Logic Functioning bit
 (43 2)  (1025 306)  (1025 306)  LC_1 Logic Functioning bit
 (45 2)  (1027 306)  (1027 306)  LC_1 Logic Functioning bit
 (0 3)  (982 307)  (982 307)  routing T_19_19.glb_netwk_7 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (12 3)  (994 307)  (994 307)  routing T_19_19.sp4_h_r_2 <X> T_19_19.sp4_v_t_39
 (22 3)  (1004 307)  (1004 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1005 307)  (1005 307)  routing T_19_19.sp4_v_b_22 <X> T_19_19.lc_trk_g0_6
 (24 3)  (1006 307)  (1006 307)  routing T_19_19.sp4_v_b_22 <X> T_19_19.lc_trk_g0_6
 (28 3)  (1010 307)  (1010 307)  routing T_19_19.lc_trk_g2_1 <X> T_19_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 307)  (1011 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (1019 307)  (1019 307)  LC_1 Logic Functioning bit
 (39 3)  (1021 307)  (1021 307)  LC_1 Logic Functioning bit
 (40 3)  (1022 307)  (1022 307)  LC_1 Logic Functioning bit
 (42 3)  (1024 307)  (1024 307)  LC_1 Logic Functioning bit
 (48 3)  (1030 307)  (1030 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (983 308)  (983 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (983 309)  (983 309)  routing T_19_19.lc_trk_g0_2 <X> T_19_19.wire_logic_cluster/lc_7/cen
 (15 6)  (997 310)  (997 310)  routing T_19_19.top_op_5 <X> T_19_19.lc_trk_g1_5
 (17 6)  (999 310)  (999 310)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (18 7)  (1000 311)  (1000 311)  routing T_19_19.top_op_5 <X> T_19_19.lc_trk_g1_5
 (15 8)  (997 312)  (997 312)  routing T_19_19.sp4_v_t_28 <X> T_19_19.lc_trk_g2_1
 (16 8)  (998 312)  (998 312)  routing T_19_19.sp4_v_t_28 <X> T_19_19.lc_trk_g2_1
 (17 8)  (999 312)  (999 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (32 8)  (1014 312)  (1014 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 312)  (1015 312)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 312)  (1016 312)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 312)  (1018 312)  LC_4 Logic Functioning bit
 (37 8)  (1019 312)  (1019 312)  LC_4 Logic Functioning bit
 (38 8)  (1020 312)  (1020 312)  LC_4 Logic Functioning bit
 (39 8)  (1021 312)  (1021 312)  LC_4 Logic Functioning bit
 (45 8)  (1027 312)  (1027 312)  LC_4 Logic Functioning bit
 (36 9)  (1018 313)  (1018 313)  LC_4 Logic Functioning bit
 (37 9)  (1019 313)  (1019 313)  LC_4 Logic Functioning bit
 (38 9)  (1020 313)  (1020 313)  LC_4 Logic Functioning bit
 (39 9)  (1021 313)  (1021 313)  LC_4 Logic Functioning bit
 (3 12)  (985 316)  (985 316)  routing T_19_19.sp12_v_b_1 <X> T_19_19.sp12_h_r_1
 (26 12)  (1008 316)  (1008 316)  routing T_19_19.lc_trk_g0_6 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (36 12)  (1018 316)  (1018 316)  LC_6 Logic Functioning bit
 (38 12)  (1020 316)  (1020 316)  LC_6 Logic Functioning bit
 (41 12)  (1023 316)  (1023 316)  LC_6 Logic Functioning bit
 (43 12)  (1025 316)  (1025 316)  LC_6 Logic Functioning bit
 (45 12)  (1027 316)  (1027 316)  LC_6 Logic Functioning bit
 (3 13)  (985 317)  (985 317)  routing T_19_19.sp12_v_b_1 <X> T_19_19.sp12_h_r_1
 (15 13)  (997 317)  (997 317)  routing T_19_19.sp4_v_t_29 <X> T_19_19.lc_trk_g3_0
 (16 13)  (998 317)  (998 317)  routing T_19_19.sp4_v_t_29 <X> T_19_19.lc_trk_g3_0
 (17 13)  (999 317)  (999 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (26 13)  (1008 317)  (1008 317)  routing T_19_19.lc_trk_g0_6 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 317)  (1011 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (1019 317)  (1019 317)  LC_6 Logic Functioning bit
 (39 13)  (1021 317)  (1021 317)  LC_6 Logic Functioning bit
 (40 13)  (1022 317)  (1022 317)  LC_6 Logic Functioning bit
 (42 13)  (1024 317)  (1024 317)  LC_6 Logic Functioning bit
 (48 13)  (1030 317)  (1030 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (983 318)  (983 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (982 319)  (982 319)  routing T_19_19.lc_trk_g1_5 <X> T_19_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 319)  (983 319)  routing T_19_19.lc_trk_g1_5 <X> T_19_19.wire_logic_cluster/lc_7/s_r


LogicTile_20_19

 (8 6)  (1044 310)  (1044 310)  routing T_20_19.sp4_v_t_47 <X> T_20_19.sp4_h_l_41
 (9 6)  (1045 310)  (1045 310)  routing T_20_19.sp4_v_t_47 <X> T_20_19.sp4_h_l_41
 (10 6)  (1046 310)  (1046 310)  routing T_20_19.sp4_v_t_47 <X> T_20_19.sp4_h_l_41


LogicTile_21_19

 (3 5)  (1093 309)  (1093 309)  routing T_21_19.sp12_h_l_23 <X> T_21_19.sp12_h_r_0


LogicTile_24_19

 (3 5)  (1255 309)  (1255 309)  routing T_24_19.sp12_h_l_23 <X> T_24_19.sp12_h_r_0


LogicTile_26_19

 (3 2)  (1351 306)  (1351 306)  routing T_26_19.sp12_h_r_0 <X> T_26_19.sp12_h_l_23
 (3 3)  (1351 307)  (1351 307)  routing T_26_19.sp12_h_r_0 <X> T_26_19.sp12_h_l_23
 (19 15)  (1367 319)  (1367 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_27_19

 (2 4)  (1404 308)  (1404 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_29_19

 (4 4)  (1514 308)  (1514 308)  routing T_29_19.sp4_h_l_38 <X> T_29_19.sp4_v_b_3
 (5 5)  (1515 309)  (1515 309)  routing T_29_19.sp4_h_l_38 <X> T_29_19.sp4_v_b_3
 (5 8)  (1515 312)  (1515 312)  routing T_29_19.sp4_h_l_38 <X> T_29_19.sp4_h_r_6
 (4 9)  (1514 313)  (1514 313)  routing T_29_19.sp4_h_l_38 <X> T_29_19.sp4_h_r_6


LogicTile_30_19

 (8 8)  (1572 312)  (1572 312)  routing T_30_19.sp4_h_l_42 <X> T_30_19.sp4_h_r_7
 (19 11)  (1583 315)  (1583 315)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (2 14)  (1566 318)  (1566 318)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (4 1)  (1730 305)  (1730 305)  routing T_33_19.span12_horz_16 <X> T_33_19.lc_trk_g0_0
 (6 1)  (1732 305)  (1732 305)  routing T_33_19.span12_horz_16 <X> T_33_19.lc_trk_g0_0
 (7 1)  (1733 305)  (1733 305)  Enable bit of Mux _local_links/g0_mux_0 => span12_horz_16 lc_trk_g0_0
 (13 3)  (1739 307)  (1739 307)  routing T_33_19.span4_horz_31 <X> T_33_19.span4_vert_b_1
 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (5 6)  (1731 310)  (1731 310)  routing T_33_19.span4_horz_47 <X> T_33_19.lc_trk_g0_7
 (6 6)  (1732 310)  (1732 310)  routing T_33_19.span4_horz_47 <X> T_33_19.lc_trk_g0_7
 (7 6)  (1733 310)  (1733 310)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_47 lc_trk_g0_7
 (8 6)  (1734 310)  (1734 310)  routing T_33_19.span4_horz_47 <X> T_33_19.lc_trk_g0_7
 (8 7)  (1734 311)  (1734 311)  routing T_33_19.span4_horz_47 <X> T_33_19.lc_trk_g0_7
 (17 9)  (1743 313)  (1743 313)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (13 10)  (1739 314)  (1739 314)  routing T_33_19.lc_trk_g0_7 <X> T_33_19.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 314)  (1742 314)  IOB_1 IO Functioning bit
 (11 11)  (1737 315)  (1737 315)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 315)  (1738 315)  routing T_33_19.lc_trk_g0_7 <X> T_33_19.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 315)  (1739 315)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (12 12)  (1738 316)  (1738 316)  routing T_33_19.span4_horz_43 <X> T_33_19.span4_vert_t_15
 (13 13)  (1739 317)  (1739 317)  routing T_33_19.span4_horz_43 <X> T_33_19.span4_vert_b_3
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit
 (17 14)  (1743 318)  (1743 318)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (5 0)  (12 288)  (12 288)  routing T_0_18.span4_vert_b_9 <X> T_0_18.lc_trk_g0_1
 (7 0)  (10 288)  (10 288)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (9 288)  (9 288)  routing T_0_18.span4_vert_b_9 <X> T_0_18.lc_trk_g0_1
 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 289)  (0 289)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (4 4)  (13 292)  (13 292)  routing T_0_18.span12_horz_4 <X> T_0_18.lc_trk_g0_4
 (13 4)  (4 292)  (4 292)  routing T_0_18.lc_trk_g0_4 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 292)  (0 292)  IOB_0 IO Functioning bit
 (4 5)  (13 293)  (13 293)  routing T_0_18.span12_horz_4 <X> T_0_18.lc_trk_g0_4
 (5 5)  (12 293)  (12 293)  routing T_0_18.span12_horz_4 <X> T_0_18.lc_trk_g0_4
 (7 5)  (10 293)  (10 293)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_4 lc_trk_g0_4
 (11 5)  (6 293)  (6 293)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 294)  (12 294)  routing T_0_18.span4_vert_b_7 <X> T_0_18.lc_trk_g0_7
 (7 6)  (10 294)  (10 294)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 295)  (9 295)  routing T_0_18.span4_vert_b_7 <X> T_0_18.lc_trk_g0_7
 (5 8)  (12 296)  (12 296)  routing T_0_18.span4_vert_b_9 <X> T_0_18.lc_trk_g1_1
 (7 8)  (10 296)  (10 296)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_9 lc_trk_g1_1
 (8 8)  (9 296)  (9 296)  routing T_0_18.span4_vert_b_9 <X> T_0_18.lc_trk_g1_1
 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 297)  (0 297)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 10)  (6 298)  (6 298)  routing T_0_18.lc_trk_g1_1 <X> T_0_18.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 298)  (4 298)  routing T_0_18.lc_trk_g0_7 <X> T_0_18.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 298)  (1 298)  IOB_1 IO Functioning bit
 (11 11)  (6 299)  (6 299)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 299)  (5 299)  routing T_0_18.lc_trk_g0_7 <X> T_0_18.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 299)  (4 299)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit
 (17 14)  (0 302)  (0 302)  IOB_1 IO Functioning bit


LogicTile_2_18

 (3 4)  (75 292)  (75 292)  routing T_2_18.sp12_v_t_23 <X> T_2_18.sp12_h_r_0


LogicTile_4_18

 (3 0)  (183 288)  (183 288)  routing T_4_18.sp12_h_r_0 <X> T_4_18.sp12_v_b_0
 (3 1)  (183 289)  (183 289)  routing T_4_18.sp12_h_r_0 <X> T_4_18.sp12_v_b_0


LogicTile_6_18

 (3 5)  (291 293)  (291 293)  routing T_6_18.sp12_h_l_23 <X> T_6_18.sp12_h_r_0


RAM_Tile_8_18

 (2 8)  (398 296)  (398 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_10_18

 (3 0)  (495 288)  (495 288)  routing T_10_18.sp12_v_t_23 <X> T_10_18.sp12_v_b_0
 (3 2)  (495 290)  (495 290)  routing T_10_18.sp12_h_r_0 <X> T_10_18.sp12_h_l_23
 (3 3)  (495 291)  (495 291)  routing T_10_18.sp12_h_r_0 <X> T_10_18.sp12_h_l_23
 (2 8)  (494 296)  (494 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_11_18

 (5 0)  (551 288)  (551 288)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_h_r_0
 (4 1)  (550 289)  (550 289)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_h_r_0


LogicTile_12_18

 (3 4)  (603 292)  (603 292)  routing T_12_18.sp12_v_t_23 <X> T_12_18.sp12_h_r_0


LogicTile_13_18

 (11 2)  (665 290)  (665 290)  routing T_13_18.sp4_h_l_44 <X> T_13_18.sp4_v_t_39


LogicTile_14_18

 (26 4)  (734 292)  (734 292)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 292)  (736 292)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 292)  (739 292)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 292)  (741 292)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 292)  (744 292)  LC_2 Logic Functioning bit
 (37 4)  (745 292)  (745 292)  LC_2 Logic Functioning bit
 (38 4)  (746 292)  (746 292)  LC_2 Logic Functioning bit
 (39 4)  (747 292)  (747 292)  LC_2 Logic Functioning bit
 (41 4)  (749 292)  (749 292)  LC_2 Logic Functioning bit
 (43 4)  (751 292)  (751 292)  LC_2 Logic Functioning bit
 (47 4)  (755 292)  (755 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (734 293)  (734 293)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 293)  (735 293)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 293)  (736 293)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 293)  (738 293)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 293)  (739 293)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 293)  (745 293)  LC_2 Logic Functioning bit
 (39 5)  (747 293)  (747 293)  LC_2 Logic Functioning bit
 (21 8)  (729 296)  (729 296)  routing T_14_18.sp4_v_t_14 <X> T_14_18.lc_trk_g2_3
 (22 8)  (730 296)  (730 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (731 296)  (731 296)  routing T_14_18.sp4_v_t_14 <X> T_14_18.lc_trk_g2_3
 (27 8)  (735 296)  (735 296)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 296)  (736 296)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 296)  (739 296)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 296)  (741 296)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 296)  (744 296)  LC_4 Logic Functioning bit
 (37 8)  (745 296)  (745 296)  LC_4 Logic Functioning bit
 (38 8)  (746 296)  (746 296)  LC_4 Logic Functioning bit
 (39 8)  (747 296)  (747 296)  LC_4 Logic Functioning bit
 (41 8)  (749 296)  (749 296)  LC_4 Logic Functioning bit
 (43 8)  (751 296)  (751 296)  LC_4 Logic Functioning bit
 (47 8)  (755 296)  (755 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (734 297)  (734 297)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 297)  (735 297)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 297)  (736 297)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 297)  (738 297)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (36 9)  (744 297)  (744 297)  LC_4 Logic Functioning bit
 (38 9)  (746 297)  (746 297)  LC_4 Logic Functioning bit
 (15 10)  (723 298)  (723 298)  routing T_14_18.sp4_h_l_24 <X> T_14_18.lc_trk_g2_5
 (16 10)  (724 298)  (724 298)  routing T_14_18.sp4_h_l_24 <X> T_14_18.lc_trk_g2_5
 (17 10)  (725 298)  (725 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (726 298)  (726 298)  routing T_14_18.sp4_h_l_24 <X> T_14_18.lc_trk_g2_5
 (22 10)  (730 298)  (730 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (731 298)  (731 298)  routing T_14_18.sp12_v_b_23 <X> T_14_18.lc_trk_g2_7
 (21 11)  (729 299)  (729 299)  routing T_14_18.sp12_v_b_23 <X> T_14_18.lc_trk_g2_7
 (21 12)  (729 300)  (729 300)  routing T_14_18.sp4_v_t_14 <X> T_14_18.lc_trk_g3_3
 (22 12)  (730 300)  (730 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (731 300)  (731 300)  routing T_14_18.sp4_v_t_14 <X> T_14_18.lc_trk_g3_3
 (22 13)  (730 301)  (730 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (733 301)  (733 301)  routing T_14_18.sp4_r_v_b_42 <X> T_14_18.lc_trk_g3_2
 (22 14)  (730 302)  (730 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (19 15)  (727 303)  (727 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (21 15)  (729 303)  (729 303)  routing T_14_18.sp4_r_v_b_47 <X> T_14_18.lc_trk_g3_7


LogicTile_15_18

 (12 13)  (774 301)  (774 301)  routing T_15_18.sp4_h_r_11 <X> T_15_18.sp4_v_b_11


LogicTile_16_18

 (2 0)  (818 288)  (818 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 2)  (819 290)  (819 290)  routing T_16_18.sp12_h_r_0 <X> T_16_18.sp12_h_l_23
 (19 2)  (835 290)  (835 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (3 3)  (819 291)  (819 291)  routing T_16_18.sp12_h_r_0 <X> T_16_18.sp12_h_l_23
 (3 6)  (819 294)  (819 294)  routing T_16_18.sp12_h_r_0 <X> T_16_18.sp12_v_t_23
 (3 7)  (819 295)  (819 295)  routing T_16_18.sp12_h_r_0 <X> T_16_18.sp12_v_t_23
 (2 12)  (818 300)  (818 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_17_18

 (4 12)  (878 300)  (878 300)  routing T_17_18.sp4_h_l_38 <X> T_17_18.sp4_v_b_9
 (6 12)  (880 300)  (880 300)  routing T_17_18.sp4_h_l_38 <X> T_17_18.sp4_v_b_9
 (5 13)  (879 301)  (879 301)  routing T_17_18.sp4_h_l_38 <X> T_17_18.sp4_v_b_9


LogicTile_19_18

 (26 2)  (1008 290)  (1008 290)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 290)  (1009 290)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 290)  (1011 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 290)  (1012 290)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 290)  (1014 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 290)  (1015 290)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 290)  (1016 290)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 290)  (1018 290)  LC_1 Logic Functioning bit
 (38 2)  (1020 290)  (1020 290)  LC_1 Logic Functioning bit
 (41 2)  (1023 290)  (1023 290)  LC_1 Logic Functioning bit
 (43 2)  (1025 290)  (1025 290)  LC_1 Logic Functioning bit
 (51 2)  (1033 290)  (1033 290)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (27 3)  (1009 291)  (1009 291)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 291)  (1011 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 291)  (1012 291)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 291)  (1013 291)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_1/in_3
 (37 3)  (1019 291)  (1019 291)  LC_1 Logic Functioning bit
 (39 3)  (1021 291)  (1021 291)  LC_1 Logic Functioning bit
 (41 3)  (1023 291)  (1023 291)  LC_1 Logic Functioning bit
 (43 3)  (1025 291)  (1025 291)  LC_1 Logic Functioning bit
 (11 4)  (993 292)  (993 292)  routing T_19_18.sp4_h_l_46 <X> T_19_18.sp4_v_b_5
 (13 4)  (995 292)  (995 292)  routing T_19_18.sp4_h_l_46 <X> T_19_18.sp4_v_b_5
 (12 5)  (994 293)  (994 293)  routing T_19_18.sp4_h_l_46 <X> T_19_18.sp4_v_b_5
 (22 6)  (1004 294)  (1004 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (1005 294)  (1005 294)  routing T_19_18.sp12_h_l_12 <X> T_19_18.lc_trk_g1_7
 (10 7)  (992 295)  (992 295)  routing T_19_18.sp4_h_l_46 <X> T_19_18.sp4_v_t_41
 (12 7)  (994 295)  (994 295)  routing T_19_18.sp4_h_l_40 <X> T_19_18.sp4_v_t_40
 (14 7)  (996 295)  (996 295)  routing T_19_18.top_op_4 <X> T_19_18.lc_trk_g1_4
 (15 7)  (997 295)  (997 295)  routing T_19_18.top_op_4 <X> T_19_18.lc_trk_g1_4
 (17 7)  (999 295)  (999 295)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 12)  (1004 300)  (1004 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1005 300)  (1005 300)  routing T_19_18.sp4_v_t_30 <X> T_19_18.lc_trk_g3_3
 (24 12)  (1006 300)  (1006 300)  routing T_19_18.sp4_v_t_30 <X> T_19_18.lc_trk_g3_3


LogicTile_20_18

 (3 5)  (1039 293)  (1039 293)  routing T_20_18.sp12_h_l_23 <X> T_20_18.sp12_h_r_0


LogicTile_22_18

 (3 3)  (1147 291)  (1147 291)  routing T_22_18.sp12_v_b_0 <X> T_22_18.sp12_h_l_23
 (3 6)  (1147 294)  (1147 294)  routing T_22_18.sp12_v_b_0 <X> T_22_18.sp12_v_t_23


LogicTile_26_18

 (3 1)  (1351 289)  (1351 289)  routing T_26_18.sp12_h_l_23 <X> T_26_18.sp12_v_b_0


LogicTile_28_18

 (3 3)  (1459 291)  (1459 291)  routing T_28_18.sp12_v_b_0 <X> T_28_18.sp12_h_l_23


LogicTile_32_18

 (3 1)  (1675 289)  (1675 289)  routing T_32_18.sp12_h_l_23 <X> T_32_18.sp12_v_b_0


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (13 1)  (4 273)  (4 273)  routing T_0_17.span4_horz_1 <X> T_0_17.span4_vert_b_0
 (14 1)  (3 273)  (3 273)  routing T_0_17.span4_horz_1 <X> T_0_17.span4_vert_b_0
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (5 6)  (12 278)  (12 278)  routing T_0_17.span4_vert_b_7 <X> T_0_17.lc_trk_g0_7
 (7 6)  (10 278)  (10 278)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 279)  (9 279)  routing T_0_17.span4_vert_b_7 <X> T_0_17.lc_trk_g0_7
 (16 8)  (1 280)  (1 280)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (10 10)  (7 282)  (7 282)  routing T_0_17.lc_trk_g1_5 <X> T_0_17.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 282)  (6 282)  routing T_0_17.lc_trk_g1_5 <X> T_0_17.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 282)  (4 282)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 282)  (1 282)  IOB_1 IO Functioning bit
 (11 11)  (6 283)  (6 283)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 283)  (5 283)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 283)  (4 283)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 284)  (12 284)  routing T_0_17.span4_vert_b_13 <X> T_0_17.lc_trk_g1_5
 (7 12)  (10 284)  (10 284)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (9 284)  (9 284)  routing T_0_17.span4_vert_b_13 <X> T_0_17.lc_trk_g1_5
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit
 (17 14)  (0 286)  (0 286)  IOB_1 IO Functioning bit


LogicTile_1_17

 (19 13)  (37 285)  (37 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_2_17

 (3 5)  (75 277)  (75 277)  routing T_2_17.sp12_h_l_23 <X> T_2_17.sp12_h_r_0


LogicTile_7_17

 (3 4)  (345 276)  (345 276)  routing T_7_17.sp12_v_t_23 <X> T_7_17.sp12_h_r_0


RAM_Tile_8_17

 (3 4)  (399 276)  (399 276)  routing T_8_17.sp12_v_b_0 <X> T_8_17.sp12_h_r_0
 (3 5)  (399 277)  (399 277)  routing T_8_17.sp12_v_b_0 <X> T_8_17.sp12_h_r_0


LogicTile_13_17

 (3 2)  (657 274)  (657 274)  routing T_13_17.sp12_h_r_0 <X> T_13_17.sp12_h_l_23
 (3 3)  (657 275)  (657 275)  routing T_13_17.sp12_h_r_0 <X> T_13_17.sp12_h_l_23
 (2 4)  (656 276)  (656 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_14_17

 (2 4)  (710 276)  (710 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 7)  (711 279)  (711 279)  routing T_14_17.sp12_h_l_23 <X> T_14_17.sp12_v_t_23


LogicTile_15_17

 (12 8)  (774 280)  (774 280)  routing T_15_17.sp4_v_b_2 <X> T_15_17.sp4_h_r_8
 (11 9)  (773 281)  (773 281)  routing T_15_17.sp4_v_b_2 <X> T_15_17.sp4_h_r_8
 (13 9)  (775 281)  (775 281)  routing T_15_17.sp4_v_b_2 <X> T_15_17.sp4_h_r_8


LogicTile_16_17

 (3 6)  (819 278)  (819 278)  routing T_16_17.sp12_v_b_0 <X> T_16_17.sp12_v_t_23
 (8 11)  (824 283)  (824 283)  routing T_16_17.sp4_h_l_42 <X> T_16_17.sp4_v_t_42


LogicTile_17_17

 (31 0)  (905 272)  (905 272)  routing T_17_17.lc_trk_g0_5 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 272)  (906 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (910 272)  (910 272)  LC_0 Logic Functioning bit
 (37 0)  (911 272)  (911 272)  LC_0 Logic Functioning bit
 (38 0)  (912 272)  (912 272)  LC_0 Logic Functioning bit
 (39 0)  (913 272)  (913 272)  LC_0 Logic Functioning bit
 (47 0)  (921 272)  (921 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (51 0)  (925 272)  (925 272)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (36 1)  (910 273)  (910 273)  LC_0 Logic Functioning bit
 (37 1)  (911 273)  (911 273)  LC_0 Logic Functioning bit
 (38 1)  (912 273)  (912 273)  LC_0 Logic Functioning bit
 (39 1)  (913 273)  (913 273)  LC_0 Logic Functioning bit
 (6 2)  (880 274)  (880 274)  routing T_17_17.sp4_h_l_42 <X> T_17_17.sp4_v_t_37
 (17 2)  (891 274)  (891 274)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (17 3)  (891 275)  (891 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 4)  (900 276)  (900 276)  routing T_17_17.lc_trk_g0_4 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (36 4)  (910 276)  (910 276)  LC_2 Logic Functioning bit
 (38 4)  (912 276)  (912 276)  LC_2 Logic Functioning bit
 (41 4)  (915 276)  (915 276)  LC_2 Logic Functioning bit
 (43 4)  (917 276)  (917 276)  LC_2 Logic Functioning bit
 (47 4)  (921 276)  (921 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (52 4)  (926 276)  (926 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (29 5)  (903 277)  (903 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (911 277)  (911 277)  LC_2 Logic Functioning bit
 (39 5)  (913 277)  (913 277)  LC_2 Logic Functioning bit
 (40 5)  (914 277)  (914 277)  LC_2 Logic Functioning bit
 (42 5)  (916 277)  (916 277)  LC_2 Logic Functioning bit
 (0 6)  (874 278)  (874 278)  routing T_17_17.glb_netwk_7 <X> T_17_17.glb2local_0
 (1 6)  (875 278)  (875 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_7 glb2local_0
 (0 7)  (874 279)  (874 279)  routing T_17_17.glb_netwk_7 <X> T_17_17.glb2local_0
 (1 7)  (875 279)  (875 279)  routing T_17_17.glb_netwk_7 <X> T_17_17.glb2local_0
 (0 8)  (874 280)  (874 280)  routing T_17_17.glb_netwk_2 <X> T_17_17.glb2local_1
 (1 8)  (875 280)  (875 280)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_2 glb2local_1


LogicTile_19_17

 (27 0)  (1009 272)  (1009 272)  routing T_19_17.lc_trk_g1_0 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 272)  (1011 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 272)  (1013 272)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 272)  (1014 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 272)  (1015 272)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 272)  (1016 272)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 272)  (1018 272)  LC_0 Logic Functioning bit
 (38 0)  (1020 272)  (1020 272)  LC_0 Logic Functioning bit
 (41 0)  (1023 272)  (1023 272)  LC_0 Logic Functioning bit
 (43 0)  (1025 272)  (1025 272)  LC_0 Logic Functioning bit
 (26 1)  (1008 273)  (1008 273)  routing T_19_17.lc_trk_g2_2 <X> T_19_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 273)  (1010 273)  routing T_19_17.lc_trk_g2_2 <X> T_19_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 273)  (1011 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 273)  (1013 273)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (37 1)  (1019 273)  (1019 273)  LC_0 Logic Functioning bit
 (39 1)  (1021 273)  (1021 273)  LC_0 Logic Functioning bit
 (41 1)  (1023 273)  (1023 273)  LC_0 Logic Functioning bit
 (43 1)  (1025 273)  (1025 273)  LC_0 Logic Functioning bit
 (47 1)  (1029 273)  (1029 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (15 5)  (997 277)  (997 277)  routing T_19_17.sp4_v_t_5 <X> T_19_17.lc_trk_g1_0
 (16 5)  (998 277)  (998 277)  routing T_19_17.sp4_v_t_5 <X> T_19_17.lc_trk_g1_0
 (17 5)  (999 277)  (999 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 9)  (1004 281)  (1004 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1005 281)  (1005 281)  routing T_19_17.sp4_v_b_42 <X> T_19_17.lc_trk_g2_2
 (24 9)  (1006 281)  (1006 281)  routing T_19_17.sp4_v_b_42 <X> T_19_17.lc_trk_g2_2
 (14 10)  (996 282)  (996 282)  routing T_19_17.sp4_v_b_36 <X> T_19_17.lc_trk_g2_4
 (26 10)  (1008 282)  (1008 282)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (1010 282)  (1010 282)  routing T_19_17.lc_trk_g2_4 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 282)  (1011 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 282)  (1012 282)  routing T_19_17.lc_trk_g2_4 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 282)  (1013 282)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 282)  (1014 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 282)  (1015 282)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 282)  (1018 282)  LC_5 Logic Functioning bit
 (37 10)  (1019 282)  (1019 282)  LC_5 Logic Functioning bit
 (38 10)  (1020 282)  (1020 282)  LC_5 Logic Functioning bit
 (39 10)  (1021 282)  (1021 282)  LC_5 Logic Functioning bit
 (41 10)  (1023 282)  (1023 282)  LC_5 Logic Functioning bit
 (43 10)  (1025 282)  (1025 282)  LC_5 Logic Functioning bit
 (47 10)  (1029 282)  (1029 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (8 11)  (990 283)  (990 283)  routing T_19_17.sp4_v_b_4 <X> T_19_17.sp4_v_t_42
 (10 11)  (992 283)  (992 283)  routing T_19_17.sp4_v_b_4 <X> T_19_17.sp4_v_t_42
 (12 11)  (994 283)  (994 283)  routing T_19_17.sp4_h_l_45 <X> T_19_17.sp4_v_t_45
 (14 11)  (996 283)  (996 283)  routing T_19_17.sp4_v_b_36 <X> T_19_17.lc_trk_g2_4
 (16 11)  (998 283)  (998 283)  routing T_19_17.sp4_v_b_36 <X> T_19_17.lc_trk_g2_4
 (17 11)  (999 283)  (999 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (1004 283)  (1004 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1005 283)  (1005 283)  routing T_19_17.sp4_v_b_46 <X> T_19_17.lc_trk_g2_6
 (24 11)  (1006 283)  (1006 283)  routing T_19_17.sp4_v_b_46 <X> T_19_17.lc_trk_g2_6
 (26 11)  (1008 283)  (1008 283)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 283)  (1009 283)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 283)  (1010 283)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 283)  (1011 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 283)  (1013 283)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 283)  (1018 283)  LC_5 Logic Functioning bit
 (38 11)  (1020 283)  (1020 283)  LC_5 Logic Functioning bit
 (25 14)  (1007 286)  (1007 286)  routing T_19_17.sp4_v_b_38 <X> T_19_17.lc_trk_g3_6
 (22 15)  (1004 287)  (1004 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1005 287)  (1005 287)  routing T_19_17.sp4_v_b_38 <X> T_19_17.lc_trk_g3_6
 (25 15)  (1007 287)  (1007 287)  routing T_19_17.sp4_v_b_38 <X> T_19_17.lc_trk_g3_6


LogicTile_21_17

 (8 4)  (1098 276)  (1098 276)  routing T_21_17.sp4_h_l_45 <X> T_21_17.sp4_h_r_4
 (10 4)  (1100 276)  (1100 276)  routing T_21_17.sp4_h_l_45 <X> T_21_17.sp4_h_r_4


LogicTile_23_17

 (3 5)  (1201 277)  (1201 277)  routing T_23_17.sp12_h_l_23 <X> T_23_17.sp12_h_r_0


RAM_Tile_25_17

 (4 1)  (1310 273)  (1310 273)  routing T_25_17.sp4_h_l_41 <X> T_25_17.sp4_h_r_0
 (6 1)  (1312 273)  (1312 273)  routing T_25_17.sp4_h_l_41 <X> T_25_17.sp4_h_r_0
 (3 5)  (1309 277)  (1309 277)  routing T_25_17.sp12_h_l_23 <X> T_25_17.sp12_h_r_0


LogicTile_26_17

 (3 6)  (1351 278)  (1351 278)  routing T_26_17.sp12_v_b_0 <X> T_26_17.sp12_v_t_23


LogicTile_29_17

 (6 1)  (1516 273)  (1516 273)  routing T_29_17.sp4_h_l_37 <X> T_29_17.sp4_h_r_0


LogicTile_30_17

 (9 0)  (1573 272)  (1573 272)  routing T_30_17.sp4_v_t_36 <X> T_30_17.sp4_h_r_1
 (3 15)  (1567 287)  (1567 287)  routing T_30_17.sp12_h_l_22 <X> T_30_17.sp12_v_t_22


LogicTile_31_17

 (2 4)  (1620 276)  (1620 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


IO_Tile_33_17

 (16 0)  (1742 272)  (1742 272)  IOB_0 IO Functioning bit
 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (13 1)  (1739 273)  (1739 273)  routing T_33_17.span4_horz_25 <X> T_33_17.span4_vert_b_0
 (13 3)  (1739 275)  (1739 275)  routing T_33_17.span4_horz_31 <X> T_33_17.span4_vert_b_1
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (12 4)  (1738 276)  (1738 276)  routing T_33_17.lc_trk_g1_3 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 276)  (1742 276)  IOB_0 IO Functioning bit
 (12 5)  (1738 277)  (1738 277)  routing T_33_17.lc_trk_g1_3 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 277)  (1739 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (13 7)  (1739 279)  (1739 279)  routing T_33_17.span4_horz_37 <X> T_33_17.span4_vert_b_2
 (6 10)  (1732 282)  (1732 282)  routing T_33_17.span12_horz_19 <X> T_33_17.lc_trk_g1_3
 (7 10)  (1733 282)  (1733 282)  Enable bit of Mux _local_links/g1_mux_3 => span12_horz_19 lc_trk_g1_3
 (8 11)  (1734 283)  (1734 283)  routing T_33_17.span12_horz_19 <X> T_33_17.lc_trk_g1_3


IO_Tile_0_16

 (16 0)  (1 256)  (1 256)  IOB_0 IO Functioning bit
 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 2)  (0 258)  (0 258)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (11 3)  (6 259)  (6 259)  routing T_0_16.span4_vert_t_13 <X> T_0_16.span4_horz_31
 (14 3)  (3 259)  (3 259)  routing T_0_16.span4_vert_t_13 <X> T_0_16.span4_vert_b_1
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (10 4)  (7 260)  (7 260)  routing T_0_16.lc_trk_g0_7 <X> T_0_16.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 260)  (5 260)  routing T_0_16.lc_trk_g1_7 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 260)  (4 260)  routing T_0_16.lc_trk_g1_7 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 260)  (0 260)  IOB_0 IO Functioning bit
 (10 5)  (7 261)  (7 261)  routing T_0_16.lc_trk_g0_7 <X> T_0_16.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 261)  (6 261)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 261)  (5 261)  routing T_0_16.lc_trk_g1_7 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 261)  (4 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (5 6)  (12 262)  (12 262)  routing T_0_16.span4_horz_31 <X> T_0_16.lc_trk_g0_7
 (6 6)  (11 262)  (11 262)  routing T_0_16.span4_horz_31 <X> T_0_16.lc_trk_g0_7
 (7 6)  (10 262)  (10 262)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_31 lc_trk_g0_7
 (8 7)  (9 263)  (9 263)  routing T_0_16.span4_horz_31 <X> T_0_16.lc_trk_g0_7
 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (12 10)  (5 266)  (5 266)  routing T_0_16.lc_trk_g1_4 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 266)  (4 266)  routing T_0_16.lc_trk_g1_4 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (13 269)  (13 269)  routing T_0_16.span4_vert_b_4 <X> T_0_16.lc_trk_g1_4
 (5 13)  (12 269)  (12 269)  routing T_0_16.span4_vert_b_4 <X> T_0_16.lc_trk_g1_4
 (7 13)  (10 269)  (10 269)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (6 14)  (11 270)  (11 270)  routing T_0_16.span4_horz_7 <X> T_0_16.lc_trk_g1_7
 (7 14)  (10 270)  (10 270)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_7 lc_trk_g1_7
 (8 14)  (9 270)  (9 270)  routing T_0_16.span4_horz_7 <X> T_0_16.lc_trk_g1_7
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_4_16

 (3 4)  (183 260)  (183 260)  routing T_4_16.sp12_v_t_23 <X> T_4_16.sp12_h_r_0
 (10 10)  (190 266)  (190 266)  routing T_4_16.sp4_v_b_2 <X> T_4_16.sp4_h_l_42
 (11 10)  (191 266)  (191 266)  routing T_4_16.sp4_h_r_2 <X> T_4_16.sp4_v_t_45
 (13 10)  (193 266)  (193 266)  routing T_4_16.sp4_h_r_2 <X> T_4_16.sp4_v_t_45
 (12 11)  (192 267)  (192 267)  routing T_4_16.sp4_h_r_2 <X> T_4_16.sp4_v_t_45


LogicTile_5_16

 (19 14)  (253 270)  (253 270)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_6_16

 (3 4)  (291 260)  (291 260)  routing T_6_16.sp12_v_t_23 <X> T_6_16.sp12_h_r_0


LogicTile_7_16

 (3 12)  (345 268)  (345 268)  routing T_7_16.sp12_v_b_1 <X> T_7_16.sp12_h_r_1
 (3 13)  (345 269)  (345 269)  routing T_7_16.sp12_v_b_1 <X> T_7_16.sp12_h_r_1


RAM_Tile_8_16

 (3 5)  (399 261)  (399 261)  routing T_8_16.sp12_h_l_23 <X> T_8_16.sp12_h_r_0


LogicTile_10_16

 (2 12)  (494 268)  (494 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_12_16

 (3 3)  (603 259)  (603 259)  routing T_12_16.sp12_v_b_0 <X> T_12_16.sp12_h_l_23


LogicTile_13_16

 (25 2)  (679 258)  (679 258)  routing T_13_16.sp12_h_l_5 <X> T_13_16.lc_trk_g0_6
 (22 3)  (676 259)  (676 259)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (678 259)  (678 259)  routing T_13_16.sp12_h_l_5 <X> T_13_16.lc_trk_g0_6
 (25 3)  (679 259)  (679 259)  routing T_13_16.sp12_h_l_5 <X> T_13_16.lc_trk_g0_6
 (21 4)  (675 260)  (675 260)  routing T_13_16.sp12_h_r_3 <X> T_13_16.lc_trk_g1_3
 (22 4)  (676 260)  (676 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (678 260)  (678 260)  routing T_13_16.sp12_h_r_3 <X> T_13_16.lc_trk_g1_3
 (21 5)  (675 261)  (675 261)  routing T_13_16.sp12_h_r_3 <X> T_13_16.lc_trk_g1_3
 (8 8)  (662 264)  (662 264)  routing T_13_16.sp4_h_l_46 <X> T_13_16.sp4_h_r_7
 (10 8)  (664 264)  (664 264)  routing T_13_16.sp4_h_l_46 <X> T_13_16.sp4_h_r_7
 (17 13)  (671 269)  (671 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (29 14)  (683 270)  (683 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 270)  (684 270)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 270)  (686 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 270)  (688 270)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 270)  (690 270)  LC_7 Logic Functioning bit
 (37 14)  (691 270)  (691 270)  LC_7 Logic Functioning bit
 (38 14)  (692 270)  (692 270)  LC_7 Logic Functioning bit
 (39 14)  (693 270)  (693 270)  LC_7 Logic Functioning bit
 (41 14)  (695 270)  (695 270)  LC_7 Logic Functioning bit
 (43 14)  (697 270)  (697 270)  LC_7 Logic Functioning bit
 (48 14)  (702 270)  (702 270)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (27 15)  (681 271)  (681 271)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 271)  (682 271)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 271)  (683 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 271)  (684 271)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 271)  (685 271)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (37 15)  (691 271)  (691 271)  LC_7 Logic Functioning bit
 (39 15)  (693 271)  (693 271)  LC_7 Logic Functioning bit


LogicTile_14_16

 (4 6)  (712 262)  (712 262)  routing T_14_16.sp4_h_r_3 <X> T_14_16.sp4_v_t_38
 (5 7)  (713 263)  (713 263)  routing T_14_16.sp4_h_r_3 <X> T_14_16.sp4_v_t_38
 (2 8)  (710 264)  (710 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_16

 (19 2)  (781 258)  (781 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (4 14)  (766 270)  (766 270)  routing T_15_16.sp4_h_r_3 <X> T_15_16.sp4_v_t_44
 (6 14)  (768 270)  (768 270)  routing T_15_16.sp4_h_r_3 <X> T_15_16.sp4_v_t_44
 (5 15)  (767 271)  (767 271)  routing T_15_16.sp4_h_r_3 <X> T_15_16.sp4_v_t_44


LogicTile_16_16

 (3 1)  (819 257)  (819 257)  routing T_16_16.sp12_h_l_23 <X> T_16_16.sp12_v_b_0
 (13 14)  (829 270)  (829 270)  routing T_16_16.sp4_h_r_11 <X> T_16_16.sp4_v_t_46
 (12 15)  (828 271)  (828 271)  routing T_16_16.sp4_h_r_11 <X> T_16_16.sp4_v_t_46
 (19 15)  (835 271)  (835 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_17_16

 (6 2)  (880 258)  (880 258)  routing T_17_16.sp4_h_l_42 <X> T_17_16.sp4_v_t_37
 (4 4)  (878 260)  (878 260)  routing T_17_16.sp4_h_l_44 <X> T_17_16.sp4_v_b_3
 (6 4)  (880 260)  (880 260)  routing T_17_16.sp4_h_l_44 <X> T_17_16.sp4_v_b_3
 (11 4)  (885 260)  (885 260)  routing T_17_16.sp4_v_t_44 <X> T_17_16.sp4_v_b_5
 (13 4)  (887 260)  (887 260)  routing T_17_16.sp4_v_t_44 <X> T_17_16.sp4_v_b_5
 (22 4)  (896 260)  (896 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (897 260)  (897 260)  routing T_17_16.sp12_h_l_16 <X> T_17_16.lc_trk_g1_3
 (5 5)  (879 261)  (879 261)  routing T_17_16.sp4_h_l_44 <X> T_17_16.sp4_v_b_3
 (21 5)  (895 261)  (895 261)  routing T_17_16.sp12_h_l_16 <X> T_17_16.lc_trk_g1_3
 (16 6)  (890 262)  (890 262)  routing T_17_16.sp12_h_l_18 <X> T_17_16.lc_trk_g1_5
 (17 6)  (891 262)  (891 262)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (28 6)  (902 262)  (902 262)  routing T_17_16.lc_trk_g2_4 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 262)  (903 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 262)  (904 262)  routing T_17_16.lc_trk_g2_4 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 262)  (905 262)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 262)  (906 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 262)  (908 262)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 262)  (910 262)  LC_3 Logic Functioning bit
 (38 6)  (912 262)  (912 262)  LC_3 Logic Functioning bit
 (46 6)  (920 262)  (920 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (921 262)  (921 262)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (922 262)  (922 262)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (51 6)  (925 262)  (925 262)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (52 6)  (926 262)  (926 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (18 7)  (892 263)  (892 263)  routing T_17_16.sp12_h_l_18 <X> T_17_16.lc_trk_g1_5
 (28 7)  (902 263)  (902 263)  routing T_17_16.lc_trk_g2_1 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 263)  (903 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (910 263)  (910 263)  LC_3 Logic Functioning bit
 (37 7)  (911 263)  (911 263)  LC_3 Logic Functioning bit
 (38 7)  (912 263)  (912 263)  LC_3 Logic Functioning bit
 (39 7)  (913 263)  (913 263)  LC_3 Logic Functioning bit
 (47 7)  (921 263)  (921 263)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (925 263)  (925 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (889 264)  (889 264)  routing T_17_16.sp4_h_r_33 <X> T_17_16.lc_trk_g2_1
 (16 8)  (890 264)  (890 264)  routing T_17_16.sp4_h_r_33 <X> T_17_16.lc_trk_g2_1
 (17 8)  (891 264)  (891 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (892 264)  (892 264)  routing T_17_16.sp4_h_r_33 <X> T_17_16.lc_trk_g2_1
 (32 8)  (906 264)  (906 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 264)  (907 264)  routing T_17_16.lc_trk_g3_0 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 264)  (908 264)  routing T_17_16.lc_trk_g3_0 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 264)  (910 264)  LC_4 Logic Functioning bit
 (37 8)  (911 264)  (911 264)  LC_4 Logic Functioning bit
 (38 8)  (912 264)  (912 264)  LC_4 Logic Functioning bit
 (41 8)  (915 264)  (915 264)  LC_4 Logic Functioning bit
 (47 8)  (921 264)  (921 264)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (924 264)  (924 264)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (900 265)  (900 265)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 265)  (901 265)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 265)  (903 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (910 265)  (910 265)  LC_4 Logic Functioning bit
 (37 9)  (911 265)  (911 265)  LC_4 Logic Functioning bit
 (39 9)  (913 265)  (913 265)  LC_4 Logic Functioning bit
 (40 9)  (914 265)  (914 265)  LC_4 Logic Functioning bit
 (8 11)  (882 267)  (882 267)  routing T_17_16.sp4_h_l_42 <X> T_17_16.sp4_v_t_42
 (16 11)  (890 267)  (890 267)  routing T_17_16.sp12_v_b_12 <X> T_17_16.lc_trk_g2_4
 (17 11)  (891 267)  (891 267)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (15 13)  (889 269)  (889 269)  routing T_17_16.sp4_v_t_29 <X> T_17_16.lc_trk_g3_0
 (16 13)  (890 269)  (890 269)  routing T_17_16.sp4_v_t_29 <X> T_17_16.lc_trk_g3_0
 (17 13)  (891 269)  (891 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0


LogicTile_19_16

 (11 2)  (993 258)  (993 258)  routing T_19_16.sp4_v_b_6 <X> T_19_16.sp4_v_t_39
 (13 2)  (995 258)  (995 258)  routing T_19_16.sp4_v_b_6 <X> T_19_16.sp4_v_t_39
 (5 14)  (987 270)  (987 270)  routing T_19_16.sp4_v_t_38 <X> T_19_16.sp4_h_l_44
 (4 15)  (986 271)  (986 271)  routing T_19_16.sp4_v_t_38 <X> T_19_16.sp4_h_l_44
 (6 15)  (988 271)  (988 271)  routing T_19_16.sp4_v_t_38 <X> T_19_16.sp4_h_l_44


LogicTile_20_16

 (3 6)  (1039 262)  (1039 262)  routing T_20_16.sp12_v_b_0 <X> T_20_16.sp12_v_t_23


LogicTile_24_16

 (3 2)  (1255 258)  (1255 258)  routing T_24_16.sp12_h_r_0 <X> T_24_16.sp12_h_l_23
 (3 3)  (1255 259)  (1255 259)  routing T_24_16.sp12_h_r_0 <X> T_24_16.sp12_h_l_23


LogicTile_26_16

 (3 3)  (1351 259)  (1351 259)  routing T_26_16.sp12_v_b_0 <X> T_26_16.sp12_h_l_23


LogicTile_29_16

 (3 1)  (1513 257)  (1513 257)  routing T_29_16.sp12_h_l_23 <X> T_29_16.sp12_v_b_0


LogicTile_30_16

 (12 12)  (1576 268)  (1576 268)  routing T_30_16.sp4_v_t_46 <X> T_30_16.sp4_h_r_11


IO_Tile_33_16

 (16 0)  (1742 256)  (1742 256)  IOB_0 IO Functioning bit
 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (5 4)  (1731 260)  (1731 260)  routing T_33_16.span4_vert_b_5 <X> T_33_16.lc_trk_g0_5
 (7 4)  (1733 260)  (1733 260)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (10 4)  (1736 260)  (1736 260)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 260)  (1738 260)  routing T_33_16.lc_trk_g1_3 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 260)  (1743 260)  IOB_0 IO Functioning bit
 (8 5)  (1734 261)  (1734 261)  routing T_33_16.span4_vert_b_5 <X> T_33_16.lc_trk_g0_5
 (10 5)  (1736 261)  (1736 261)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 261)  (1737 261)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 261)  (1738 261)  routing T_33_16.lc_trk_g1_3 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 261)  (1739 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 261)  (1743 261)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (5 6)  (1731 262)  (1731 262)  routing T_33_16.span4_vert_b_15 <X> T_33_16.lc_trk_g0_7
 (7 6)  (1733 262)  (1733 262)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 262)  (1734 262)  routing T_33_16.span4_vert_b_15 <X> T_33_16.lc_trk_g0_7
 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0

 (5 10)  (1731 266)  (1731 266)  routing T_33_16.span4_horz_35 <X> T_33_16.lc_trk_g1_3
 (6 10)  (1732 266)  (1732 266)  routing T_33_16.span4_horz_35 <X> T_33_16.lc_trk_g1_3
 (7 10)  (1733 266)  (1733 266)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_35 lc_trk_g1_3
 (8 10)  (1734 266)  (1734 266)  routing T_33_16.span4_horz_35 <X> T_33_16.lc_trk_g1_3
 (13 10)  (1739 266)  (1739 266)  routing T_33_16.lc_trk_g0_5 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 266)  (1742 266)  IOB_1 IO Functioning bit
 (13 11)  (1739 267)  (1739 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit
 (16 14)  (1742 270)  (1742 270)  IOB_1 IO Functioning bit


IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0

 (12 12)  (5 252)  (5 252)  routing T_0_15.span4_horz_43 <X> T_0_15.span4_vert_t_15


LogicTile_1_15

 (8 3)  (26 243)  (26 243)  routing T_1_15.sp4_h_r_1 <X> T_1_15.sp4_v_t_36
 (9 3)  (27 243)  (27 243)  routing T_1_15.sp4_h_r_1 <X> T_1_15.sp4_v_t_36
 (5 10)  (23 250)  (23 250)  routing T_1_15.sp4_h_r_3 <X> T_1_15.sp4_h_l_43
 (4 11)  (22 251)  (22 251)  routing T_1_15.sp4_h_r_3 <X> T_1_15.sp4_h_l_43


LogicTile_2_15

 (19 13)  (91 253)  (91 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (19 15)  (91 255)  (91 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_4_15

 (19 2)  (199 242)  (199 242)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_6_15

 (3 4)  (291 244)  (291 244)  routing T_6_15.sp12_v_t_23 <X> T_6_15.sp12_h_r_0


LogicTile_12_15

 (3 2)  (603 242)  (603 242)  routing T_12_15.sp12_h_r_0 <X> T_12_15.sp12_h_l_23
 (3 3)  (603 243)  (603 243)  routing T_12_15.sp12_h_r_0 <X> T_12_15.sp12_h_l_23


LogicTile_14_15

 (3 2)  (711 242)  (711 242)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_h_l_23
 (3 3)  (711 243)  (711 243)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_h_l_23
 (2 8)  (710 248)  (710 248)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_16_15

 (17 0)  (833 240)  (833 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (29 0)  (845 240)  (845 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 240)  (848 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 240)  (850 240)  routing T_16_15.lc_trk_g1_0 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 240)  (852 240)  LC_0 Logic Functioning bit
 (37 0)  (853 240)  (853 240)  LC_0 Logic Functioning bit
 (38 0)  (854 240)  (854 240)  LC_0 Logic Functioning bit
 (39 0)  (855 240)  (855 240)  LC_0 Logic Functioning bit
 (41 0)  (857 240)  (857 240)  LC_0 Logic Functioning bit
 (43 0)  (859 240)  (859 240)  LC_0 Logic Functioning bit
 (47 0)  (863 240)  (863 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (842 241)  (842 241)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 241)  (843 241)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 241)  (844 241)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 241)  (845 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (852 241)  (852 241)  LC_0 Logic Functioning bit
 (38 1)  (854 241)  (854 241)  LC_0 Logic Functioning bit
 (14 4)  (830 244)  (830 244)  routing T_16_15.sp12_h_r_0 <X> T_16_15.lc_trk_g1_0
 (14 5)  (830 245)  (830 245)  routing T_16_15.sp12_h_r_0 <X> T_16_15.lc_trk_g1_0
 (15 5)  (831 245)  (831 245)  routing T_16_15.sp12_h_r_0 <X> T_16_15.lc_trk_g1_0
 (17 5)  (833 245)  (833 245)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (22 12)  (838 252)  (838 252)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (840 252)  (840 252)  routing T_16_15.tnr_op_3 <X> T_16_15.lc_trk_g3_3


LogicTile_17_15

 (3 0)  (877 240)  (877 240)  routing T_17_15.sp12_v_t_23 <X> T_17_15.sp12_v_b_0
 (6 4)  (880 244)  (880 244)  routing T_17_15.sp4_v_t_37 <X> T_17_15.sp4_v_b_3
 (5 5)  (879 245)  (879 245)  routing T_17_15.sp4_v_t_37 <X> T_17_15.sp4_v_b_3
 (4 12)  (878 252)  (878 252)  routing T_17_15.sp4_h_l_44 <X> T_17_15.sp4_v_b_9
 (11 12)  (885 252)  (885 252)  routing T_17_15.sp4_v_t_38 <X> T_17_15.sp4_v_b_11
 (13 12)  (887 252)  (887 252)  routing T_17_15.sp4_v_t_38 <X> T_17_15.sp4_v_b_11
 (5 13)  (879 253)  (879 253)  routing T_17_15.sp4_h_l_44 <X> T_17_15.sp4_v_b_9


LogicTile_26_15

 (3 2)  (1351 242)  (1351 242)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23
 (3 3)  (1351 243)  (1351 243)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23


LogicTile_28_15

 (3 2)  (1459 242)  (1459 242)  routing T_28_15.sp12_h_r_0 <X> T_28_15.sp12_h_l_23
 (3 3)  (1459 243)  (1459 243)  routing T_28_15.sp12_h_r_0 <X> T_28_15.sp12_h_l_23


LogicTile_29_15

 (5 4)  (1515 244)  (1515 244)  routing T_29_15.sp4_v_t_38 <X> T_29_15.sp4_h_r_3


LogicTile_30_15

 (3 6)  (1567 246)  (1567 246)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_v_t_23
 (3 7)  (1567 247)  (1567 247)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_v_t_23


IO_Tile_33_15

 (16 0)  (1742 240)  (1742 240)  IOB_0 IO Functioning bit
 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (4 2)  (1730 242)  (1730 242)  routing T_33_15.span4_vert_b_10 <X> T_33_15.lc_trk_g0_2
 (17 2)  (1743 242)  (1743 242)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (5 3)  (1731 243)  (1731 243)  routing T_33_15.span4_vert_b_10 <X> T_33_15.lc_trk_g0_2
 (7 3)  (1733 243)  (1733 243)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_b_10 lc_trk_g0_2
 (14 3)  (1740 243)  (1740 243)  routing T_33_15.span4_vert_t_13 <X> T_33_15.span4_vert_b_1
 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (10 4)  (1736 244)  (1736 244)  routing T_33_15.lc_trk_g1_6 <X> T_33_15.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 244)  (1737 244)  routing T_33_15.lc_trk_g1_6 <X> T_33_15.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1743 244)  (1743 244)  IOB_0 IO Functioning bit
 (10 5)  (1736 245)  (1736 245)  routing T_33_15.lc_trk_g1_6 <X> T_33_15.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 245)  (1737 245)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 245)  (1738 245)  routing T_33_15.lc_trk_g0_2 <X> T_33_15.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 245)  (1739 245)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (4 6)  (1730 246)  (1730 246)  routing T_33_15.span4_horz_38 <X> T_33_15.lc_trk_g0_6
 (5 7)  (1731 247)  (1731 247)  routing T_33_15.span4_horz_38 <X> T_33_15.lc_trk_g0_6
 (6 7)  (1732 247)  (1732 247)  routing T_33_15.span4_horz_38 <X> T_33_15.lc_trk_g0_6
 (7 7)  (1733 247)  (1733 247)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_38 lc_trk_g0_6
 (4 8)  (1730 248)  (1730 248)  routing T_33_15.span4_vert_b_8 <X> T_33_15.lc_trk_g1_0
 (3 9)  (1729 249)  (1729 249)  IO control bit: IORIGHT_IE_0

 (5 9)  (1731 249)  (1731 249)  routing T_33_15.span4_vert_b_8 <X> T_33_15.lc_trk_g1_0
 (7 9)  (1733 249)  (1733 249)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (16 9)  (1742 249)  (1742 249)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 249)  (1743 249)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 250)  (1736 250)  routing T_33_15.lc_trk_g0_6 <X> T_33_15.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 250)  (1738 250)  routing T_33_15.lc_trk_g1_0 <X> T_33_15.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 250)  (1742 250)  IOB_1 IO Functioning bit
 (10 11)  (1736 251)  (1736 251)  routing T_33_15.lc_trk_g0_6 <X> T_33_15.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 251)  (1737 251)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 251)  (1739 251)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (14 13)  (1740 253)  (1740 253)  routing T_33_15.span4_vert_t_15 <X> T_33_15.span4_vert_b_3
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit
 (4 14)  (1730 254)  (1730 254)  routing T_33_15.span4_horz_38 <X> T_33_15.lc_trk_g1_6
 (17 14)  (1743 254)  (1743 254)  IOB_1 IO Functioning bit
 (5 15)  (1731 255)  (1731 255)  routing T_33_15.span4_horz_38 <X> T_33_15.lc_trk_g1_6
 (6 15)  (1732 255)  (1732 255)  routing T_33_15.span4_horz_38 <X> T_33_15.lc_trk_g1_6
 (7 15)  (1733 255)  (1733 255)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_38 lc_trk_g1_6


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 236)  (6 236)  routing T_0_14.span4_vert_b_3 <X> T_0_14.span4_vert_t_15


LogicTile_2_14

 (3 6)  (75 230)  (75 230)  routing T_2_14.sp12_h_r_0 <X> T_2_14.sp12_v_t_23
 (3 7)  (75 231)  (75 231)  routing T_2_14.sp12_h_r_0 <X> T_2_14.sp12_v_t_23


LogicTile_14_14

 (3 2)  (711 226)  (711 226)  routing T_14_14.sp12_h_r_0 <X> T_14_14.sp12_h_l_23
 (3 3)  (711 227)  (711 227)  routing T_14_14.sp12_h_r_0 <X> T_14_14.sp12_h_l_23


LogicTile_15_14

 (9 9)  (771 233)  (771 233)  routing T_15_14.sp4_v_t_46 <X> T_15_14.sp4_v_b_7
 (10 9)  (772 233)  (772 233)  routing T_15_14.sp4_v_t_46 <X> T_15_14.sp4_v_b_7


LogicTile_16_14

 (3 6)  (819 230)  (819 230)  routing T_16_14.sp12_v_b_0 <X> T_16_14.sp12_v_t_23


LogicTile_17_14

 (6 0)  (880 224)  (880 224)  routing T_17_14.sp4_v_t_44 <X> T_17_14.sp4_v_b_0
 (5 1)  (879 225)  (879 225)  routing T_17_14.sp4_v_t_44 <X> T_17_14.sp4_v_b_0


LogicTile_26_14

 (3 2)  (1351 226)  (1351 226)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_h_l_23
 (3 3)  (1351 227)  (1351 227)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_h_l_23
 (3 6)  (1351 230)  (1351 230)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_v_t_23
 (3 7)  (1351 231)  (1351 231)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_v_t_23


LogicTile_30_14

 (3 6)  (1567 230)  (1567 230)  routing T_30_14.sp12_v_b_0 <X> T_30_14.sp12_v_t_23


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (5 4)  (1731 228)  (1731 228)  routing T_33_14.span4_vert_b_5 <X> T_33_14.lc_trk_g0_5
 (7 4)  (1733 228)  (1733 228)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (8 5)  (1734 229)  (1734 229)  routing T_33_14.span4_vert_b_5 <X> T_33_14.lc_trk_g0_5
 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 233)  (1743 233)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 234)  (1736 234)  routing T_33_14.lc_trk_g1_7 <X> T_33_14.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 234)  (1737 234)  routing T_33_14.lc_trk_g1_7 <X> T_33_14.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 234)  (1739 234)  routing T_33_14.lc_trk_g0_5 <X> T_33_14.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 234)  (1742 234)  IOB_1 IO Functioning bit
 (10 11)  (1736 235)  (1736 235)  routing T_33_14.lc_trk_g1_7 <X> T_33_14.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 235)  (1737 235)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 235)  (1739 235)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit
 (5 14)  (1731 238)  (1731 238)  routing T_33_14.span4_vert_b_7 <X> T_33_14.lc_trk_g1_7
 (7 14)  (1733 238)  (1733 238)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (1743 238)  (1743 238)  IOB_1 IO Functioning bit
 (8 15)  (1734 239)  (1734 239)  routing T_33_14.span4_vert_b_7 <X> T_33_14.lc_trk_g1_7


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_5_13

 (3 4)  (237 212)  (237 212)  routing T_5_13.sp12_v_t_23 <X> T_5_13.sp12_h_r_0


LogicTile_13_13

 (2 8)  (656 216)  (656 216)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_14_13

 (11 6)  (719 214)  (719 214)  routing T_14_13.sp4_v_b_2 <X> T_14_13.sp4_v_t_40
 (12 7)  (720 215)  (720 215)  routing T_14_13.sp4_v_b_2 <X> T_14_13.sp4_v_t_40


LogicTile_16_13

 (22 0)  (838 208)  (838 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (29 0)  (845 208)  (845 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 208)  (847 208)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 208)  (848 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 208)  (849 208)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 208)  (850 208)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 208)  (852 208)  LC_0 Logic Functioning bit
 (37 0)  (853 208)  (853 208)  LC_0 Logic Functioning bit
 (38 0)  (854 208)  (854 208)  LC_0 Logic Functioning bit
 (39 0)  (855 208)  (855 208)  LC_0 Logic Functioning bit
 (41 0)  (857 208)  (857 208)  LC_0 Logic Functioning bit
 (43 0)  (859 208)  (859 208)  LC_0 Logic Functioning bit
 (51 0)  (867 208)  (867 208)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (26 1)  (842 209)  (842 209)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 209)  (843 209)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 209)  (844 209)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 209)  (845 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 209)  (846 209)  routing T_16_13.lc_trk_g0_3 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (36 1)  (852 209)  (852 209)  LC_0 Logic Functioning bit
 (38 1)  (854 209)  (854 209)  LC_0 Logic Functioning bit
 (4 4)  (820 212)  (820 212)  routing T_16_13.sp4_h_l_44 <X> T_16_13.sp4_v_b_3
 (6 4)  (822 212)  (822 212)  routing T_16_13.sp4_h_l_44 <X> T_16_13.sp4_v_b_3
 (5 5)  (821 213)  (821 213)  routing T_16_13.sp4_h_l_44 <X> T_16_13.sp4_v_b_3
 (21 10)  (837 218)  (837 218)  routing T_16_13.sp12_v_b_7 <X> T_16_13.lc_trk_g2_7
 (22 10)  (838 218)  (838 218)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (840 218)  (840 218)  routing T_16_13.sp12_v_b_7 <X> T_16_13.lc_trk_g2_7
 (26 10)  (842 218)  (842 218)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 218)  (843 218)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 218)  (844 218)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 218)  (845 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 218)  (847 218)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 218)  (848 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 218)  (849 218)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 218)  (850 218)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 218)  (852 218)  LC_5 Logic Functioning bit
 (37 10)  (853 218)  (853 218)  LC_5 Logic Functioning bit
 (38 10)  (854 218)  (854 218)  LC_5 Logic Functioning bit
 (39 10)  (855 218)  (855 218)  LC_5 Logic Functioning bit
 (41 10)  (857 218)  (857 218)  LC_5 Logic Functioning bit
 (43 10)  (859 218)  (859 218)  LC_5 Logic Functioning bit
 (47 10)  (863 218)  (863 218)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (21 11)  (837 219)  (837 219)  routing T_16_13.sp12_v_b_7 <X> T_16_13.lc_trk_g2_7
 (26 11)  (842 219)  (842 219)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 219)  (844 219)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 219)  (845 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 219)  (846 219)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 219)  (847 219)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (37 11)  (853 219)  (853 219)  LC_5 Logic Functioning bit
 (39 11)  (855 219)  (855 219)  LC_5 Logic Functioning bit
 (22 12)  (838 220)  (838 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (837 221)  (837 221)  routing T_16_13.sp4_r_v_b_43 <X> T_16_13.lc_trk_g3_3
 (22 14)  (838 222)  (838 222)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (839 222)  (839 222)  routing T_16_13.sp12_v_b_23 <X> T_16_13.lc_trk_g3_7
 (14 15)  (830 223)  (830 223)  routing T_16_13.sp4_r_v_b_44 <X> T_16_13.lc_trk_g3_4
 (17 15)  (833 223)  (833 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (837 223)  (837 223)  routing T_16_13.sp12_v_b_23 <X> T_16_13.lc_trk_g3_7


LogicTile_17_13

 (8 3)  (882 211)  (882 211)  routing T_17_13.sp4_h_r_1 <X> T_17_13.sp4_v_t_36
 (9 3)  (883 211)  (883 211)  routing T_17_13.sp4_h_r_1 <X> T_17_13.sp4_v_t_36


LogicTile_18_13

 (19 13)  (947 221)  (947 221)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_13

 (8 7)  (990 215)  (990 215)  routing T_19_13.sp4_v_b_1 <X> T_19_13.sp4_v_t_41
 (10 7)  (992 215)  (992 215)  routing T_19_13.sp4_v_b_1 <X> T_19_13.sp4_v_t_41


LogicTile_20_13

 (3 0)  (1039 208)  (1039 208)  routing T_20_13.sp12_v_t_23 <X> T_20_13.sp12_v_b_0


LogicTile_24_13

 (3 6)  (1255 214)  (1255 214)  routing T_24_13.sp12_v_b_0 <X> T_24_13.sp12_v_t_23


LogicTile_26_13

 (2 14)  (1350 222)  (1350 222)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_13

 (8 13)  (1518 221)  (1518 221)  routing T_29_13.sp4_h_l_47 <X> T_29_13.sp4_v_b_10
 (9 13)  (1519 221)  (1519 221)  routing T_29_13.sp4_h_l_47 <X> T_29_13.sp4_v_b_10


LogicTile_30_13

 (3 3)  (1567 211)  (1567 211)  routing T_30_13.sp12_v_b_0 <X> T_30_13.sp12_h_l_23


LogicTile_32_13

 (19 4)  (1691 212)  (1691 212)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (6 1)  (11 193)  (11 193)  routing T_0_12.span12_horz_8 <X> T_0_12.lc_trk_g0_0
 (7 1)  (10 193)  (10 193)  Enable bit of Mux _local_links/g0_mux_0 => span12_horz_8 lc_trk_g0_0
 (14 3)  (3 195)  (3 195)  routing T_0_12.span4_vert_t_13 <X> T_0_12.span4_vert_b_1
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (11 4)  (6 196)  (6 196)  routing T_0_12.lc_trk_g1_0 <X> T_0_12.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 196)  (4 196)  routing T_0_12.lc_trk_g0_4 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 196)  (0 196)  IOB_0 IO Functioning bit
 (4 5)  (13 197)  (13 197)  routing T_0_12.span4_vert_b_4 <X> T_0_12.lc_trk_g0_4
 (5 5)  (12 197)  (12 197)  routing T_0_12.span4_vert_b_4 <X> T_0_12.lc_trk_g0_4
 (7 5)  (10 197)  (10 197)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (11 5)  (6 197)  (6 197)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 197)  (4 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 197)  (0 197)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 198)  (12 198)  routing T_0_12.span4_vert_b_7 <X> T_0_12.lc_trk_g0_7
 (7 6)  (10 198)  (10 198)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 199)  (9 199)  routing T_0_12.span4_vert_b_7 <X> T_0_12.lc_trk_g0_7
 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (6 9)  (11 201)  (11 201)  routing T_0_12.span12_horz_8 <X> T_0_12.lc_trk_g1_0
 (7 9)  (10 201)  (10 201)  Enable bit of Mux _local_links/g1_mux_0 => span12_horz_8 lc_trk_g1_0
 (17 9)  (0 201)  (0 201)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (13 10)  (4 202)  (4 202)  routing T_0_12.lc_trk_g0_7 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 202)  (1 202)  IOB_1 IO Functioning bit
 (11 11)  (6 203)  (6 203)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 203)  (5 203)  routing T_0_12.lc_trk_g0_7 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 203)  (4 203)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit
 (17 14)  (0 206)  (0 206)  IOB_1 IO Functioning bit


LogicTile_4_12

 (3 5)  (183 197)  (183 197)  routing T_4_12.sp12_h_l_23 <X> T_4_12.sp12_h_r_0


LogicTile_6_12

 (3 5)  (291 197)  (291 197)  routing T_6_12.sp12_h_l_23 <X> T_6_12.sp12_h_r_0


RAM_Tile_8_12

 (3 2)  (399 194)  (399 194)  routing T_8_12.sp12_v_t_23 <X> T_8_12.sp12_h_l_23


LogicTile_14_12

 (19 2)  (727 194)  (727 194)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (2 8)  (710 200)  (710 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_12

 (8 0)  (770 192)  (770 192)  routing T_15_12.sp4_v_b_1 <X> T_15_12.sp4_h_r_1
 (9 0)  (771 192)  (771 192)  routing T_15_12.sp4_v_b_1 <X> T_15_12.sp4_h_r_1
 (16 10)  (778 202)  (778 202)  routing T_15_12.sp4_v_b_37 <X> T_15_12.lc_trk_g2_5
 (17 10)  (779 202)  (779 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (780 202)  (780 202)  routing T_15_12.sp4_v_b_37 <X> T_15_12.lc_trk_g2_5
 (18 11)  (780 203)  (780 203)  routing T_15_12.sp4_v_b_37 <X> T_15_12.lc_trk_g2_5
 (22 11)  (784 203)  (784 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 12)  (788 204)  (788 204)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 204)  (789 204)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 204)  (790 204)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 204)  (791 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 204)  (792 204)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 204)  (793 204)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 204)  (794 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 204)  (795 204)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 204)  (798 204)  LC_6 Logic Functioning bit
 (37 12)  (799 204)  (799 204)  LC_6 Logic Functioning bit
 (38 12)  (800 204)  (800 204)  LC_6 Logic Functioning bit
 (39 12)  (801 204)  (801 204)  LC_6 Logic Functioning bit
 (41 12)  (803 204)  (803 204)  LC_6 Logic Functioning bit
 (43 12)  (805 204)  (805 204)  LC_6 Logic Functioning bit
 (48 12)  (810 204)  (810 204)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (26 13)  (788 205)  (788 205)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 205)  (790 205)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 205)  (791 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 205)  (792 205)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (37 13)  (799 205)  (799 205)  LC_6 Logic Functioning bit
 (39 13)  (801 205)  (801 205)  LC_6 Logic Functioning bit
 (22 15)  (784 207)  (784 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (785 207)  (785 207)  routing T_15_12.sp4_h_r_30 <X> T_15_12.lc_trk_g3_6
 (24 15)  (786 207)  (786 207)  routing T_15_12.sp4_h_r_30 <X> T_15_12.lc_trk_g3_6
 (25 15)  (787 207)  (787 207)  routing T_15_12.sp4_h_r_30 <X> T_15_12.lc_trk_g3_6


LogicTile_16_12

 (17 1)  (833 193)  (833 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (27 4)  (843 196)  (843 196)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 196)  (844 196)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 196)  (845 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 196)  (846 196)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 196)  (847 196)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 196)  (848 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 196)  (849 196)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 196)  (852 196)  LC_2 Logic Functioning bit
 (37 4)  (853 196)  (853 196)  LC_2 Logic Functioning bit
 (38 4)  (854 196)  (854 196)  LC_2 Logic Functioning bit
 (39 4)  (855 196)  (855 196)  LC_2 Logic Functioning bit
 (41 4)  (857 196)  (857 196)  LC_2 Logic Functioning bit
 (43 4)  (859 196)  (859 196)  LC_2 Logic Functioning bit
 (52 4)  (868 196)  (868 196)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (29 5)  (845 197)  (845 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 197)  (846 197)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 197)  (847 197)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (37 5)  (853 197)  (853 197)  LC_2 Logic Functioning bit
 (39 5)  (855 197)  (855 197)  LC_2 Logic Functioning bit
 (3 7)  (819 199)  (819 199)  routing T_16_12.sp12_h_l_23 <X> T_16_12.sp12_v_t_23
 (22 10)  (838 202)  (838 202)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (839 202)  (839 202)  routing T_16_12.sp12_v_b_23 <X> T_16_12.lc_trk_g2_7
 (21 11)  (837 203)  (837 203)  routing T_16_12.sp12_v_b_23 <X> T_16_12.lc_trk_g2_7
 (22 15)  (838 207)  (838 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 207)  (841 207)  routing T_16_12.sp4_r_v_b_46 <X> T_16_12.lc_trk_g3_6


LogicTile_17_12

 (4 4)  (878 196)  (878 196)  routing T_17_12.sp4_v_t_38 <X> T_17_12.sp4_v_b_3
 (3 5)  (877 197)  (877 197)  routing T_17_12.sp12_h_l_23 <X> T_17_12.sp12_h_r_0
 (11 8)  (885 200)  (885 200)  routing T_17_12.sp4_v_t_40 <X> T_17_12.sp4_v_b_8
 (12 9)  (886 201)  (886 201)  routing T_17_12.sp4_v_t_40 <X> T_17_12.sp4_v_b_8
 (5 10)  (879 202)  (879 202)  routing T_17_12.sp4_v_t_43 <X> T_17_12.sp4_h_l_43
 (6 11)  (880 203)  (880 203)  routing T_17_12.sp4_v_t_43 <X> T_17_12.sp4_h_l_43
 (6 12)  (880 204)  (880 204)  routing T_17_12.sp4_v_t_43 <X> T_17_12.sp4_v_b_9
 (5 13)  (879 205)  (879 205)  routing T_17_12.sp4_v_t_43 <X> T_17_12.sp4_v_b_9
 (5 15)  (879 207)  (879 207)  routing T_17_12.sp4_h_l_44 <X> T_17_12.sp4_v_t_44


LogicTile_19_12

 (6 10)  (988 202)  (988 202)  routing T_19_12.sp4_h_l_36 <X> T_19_12.sp4_v_t_43


LogicTile_29_12

 (3 1)  (1513 193)  (1513 193)  routing T_29_12.sp12_h_l_23 <X> T_29_12.sp12_v_b_0


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0



IO_Tile_0_11

 (16 0)  (1 176)  (1 176)  IOB_0 IO Functioning bit
 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (5 4)  (12 180)  (12 180)  routing T_0_11.span4_vert_b_5 <X> T_0_11.lc_trk_g0_5
 (7 4)  (10 180)  (10 180)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (10 4)  (7 180)  (7 180)  routing T_0_11.lc_trk_g0_5 <X> T_0_11.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 180)  (5 180)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 180)  (4 180)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 180)  (0 180)  IOB_0 IO Functioning bit
 (8 5)  (9 181)  (9 181)  routing T_0_11.span4_vert_b_5 <X> T_0_11.lc_trk_g0_5
 (11 5)  (6 181)  (6 181)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 181)  (5 181)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 181)  (4 181)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 181)  (0 181)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 185)  (0 185)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 186)  (7 186)  routing T_0_11.lc_trk_g1_5 <X> T_0_11.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 186)  (6 186)  routing T_0_11.lc_trk_g1_5 <X> T_0_11.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 186)  (5 186)  routing T_0_11.lc_trk_g1_4 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 186)  (4 186)  routing T_0_11.lc_trk_g1_4 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (11 11)  (6 187)  (6 187)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 188)  (12 188)  routing T_0_11.span4_vert_b_5 <X> T_0_11.lc_trk_g1_5
 (7 12)  (10 188)  (10 188)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (4 13)  (13 189)  (13 189)  routing T_0_11.span4_vert_b_4 <X> T_0_11.lc_trk_g1_4
 (5 13)  (12 189)  (12 189)  routing T_0_11.span4_vert_b_4 <X> T_0_11.lc_trk_g1_4
 (7 13)  (10 189)  (10 189)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (8 13)  (9 189)  (9 189)  routing T_0_11.span4_vert_b_5 <X> T_0_11.lc_trk_g1_5
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (5 14)  (12 190)  (12 190)  routing T_0_11.span4_vert_b_7 <X> T_0_11.lc_trk_g1_7
 (7 14)  (10 190)  (10 190)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 190)  (0 190)  IOB_1 IO Functioning bit
 (8 15)  (9 191)  (9 191)  routing T_0_11.span4_vert_b_7 <X> T_0_11.lc_trk_g1_7


LogicTile_4_11

 (3 5)  (183 181)  (183 181)  routing T_4_11.sp12_h_l_23 <X> T_4_11.sp12_h_r_0


LogicTile_6_11

 (3 5)  (291 181)  (291 181)  routing T_6_11.sp12_h_l_23 <X> T_6_11.sp12_h_r_0


LogicTile_12_11

 (2 4)  (602 180)  (602 180)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_14_11

 (19 10)  (727 186)  (727 186)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_15_11

 (6 2)  (768 178)  (768 178)  routing T_15_11.sp4_h_l_42 <X> T_15_11.sp4_v_t_37


LogicTile_16_11

 (3 7)  (819 183)  (819 183)  routing T_16_11.sp12_h_l_23 <X> T_16_11.sp12_v_t_23


LogicTile_17_11

 (6 0)  (880 176)  (880 176)  routing T_17_11.sp4_v_t_44 <X> T_17_11.sp4_v_b_0
 (5 1)  (879 177)  (879 177)  routing T_17_11.sp4_v_t_44 <X> T_17_11.sp4_v_b_0


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0

 (14 13)  (1740 189)  (1740 189)  routing T_33_11.span4_vert_t_15 <X> T_33_11.span4_vert_b_3


IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 172)  (6 172)  routing T_0_10.span4_horz_19 <X> T_0_10.span4_vert_t_15
 (12 12)  (5 172)  (5 172)  routing T_0_10.span4_horz_19 <X> T_0_10.span4_vert_t_15


LogicTile_3_10

 (5 10)  (131 170)  (131 170)  routing T_3_10.sp4_h_r_3 <X> T_3_10.sp4_h_l_43
 (4 11)  (130 171)  (130 171)  routing T_3_10.sp4_h_r_3 <X> T_3_10.sp4_h_l_43


LogicTile_4_10

 (19 15)  (199 175)  (199 175)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_14_10

 (3 2)  (711 162)  (711 162)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_h_l_23
 (3 3)  (711 163)  (711 163)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_h_l_23


LogicTile_15_10

 (4 4)  (766 164)  (766 164)  routing T_15_10.sp4_v_t_42 <X> T_15_10.sp4_v_b_3
 (6 4)  (768 164)  (768 164)  routing T_15_10.sp4_v_t_42 <X> T_15_10.sp4_v_b_3


LogicTile_16_10

 (3 4)  (819 164)  (819 164)  routing T_16_10.sp12_v_t_23 <X> T_16_10.sp12_h_r_0


LogicTile_18_10

 (3 6)  (931 166)  (931 166)  routing T_18_10.sp12_h_r_0 <X> T_18_10.sp12_v_t_23
 (3 7)  (931 167)  (931 167)  routing T_18_10.sp12_h_r_0 <X> T_18_10.sp12_v_t_23


LogicTile_26_10

 (3 2)  (1351 162)  (1351 162)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23
 (3 3)  (1351 163)  (1351 163)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23


LogicTile_28_10

 (3 1)  (1459 161)  (1459 161)  routing T_28_10.sp12_h_l_23 <X> T_28_10.sp12_v_b_0


LogicTile_30_10

 (3 2)  (1567 162)  (1567 162)  routing T_30_10.sp12_h_r_0 <X> T_30_10.sp12_h_l_23
 (3 3)  (1567 163)  (1567 163)  routing T_30_10.sp12_h_r_0 <X> T_30_10.sp12_h_l_23


LogicTile_32_10

 (9 4)  (1681 164)  (1681 164)  routing T_32_10.sp4_v_t_41 <X> T_32_10.sp4_h_r_4


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 166)  (1729 166)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 169)  (1742 169)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 169)  (1743 169)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 170)  (1736 170)  routing T_33_10.lc_trk_g1_7 <X> T_33_10.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 170)  (1737 170)  routing T_33_10.lc_trk_g1_7 <X> T_33_10.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 170)  (1738 170)  routing T_33_10.lc_trk_g1_4 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 170)  (1739 170)  routing T_33_10.lc_trk_g1_4 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (10 11)  (1736 171)  (1736 171)  routing T_33_10.lc_trk_g1_7 <X> T_33_10.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 171)  (1737 171)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 172)  (1730 172)  routing T_33_10.span4_horz_4 <X> T_33_10.lc_trk_g1_4
 (6 13)  (1732 173)  (1732 173)  routing T_33_10.span4_horz_4 <X> T_33_10.lc_trk_g1_4
 (7 13)  (1733 173)  (1733 173)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_4 lc_trk_g1_4
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (5 14)  (1731 174)  (1731 174)  routing T_33_10.span4_vert_b_7 <X> T_33_10.lc_trk_g1_7
 (7 14)  (1733 174)  (1733 174)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (1743 174)  (1743 174)  IOB_1 IO Functioning bit
 (8 15)  (1734 175)  (1734 175)  routing T_33_10.span4_vert_b_7 <X> T_33_10.lc_trk_g1_7


IO_Tile_0_9

 (11 0)  (6 144)  (6 144)  routing T_0_9.span4_horz_1 <X> T_0_9.span4_vert_t_12
 (12 0)  (5 144)  (5 144)  routing T_0_9.span4_horz_1 <X> T_0_9.span4_vert_t_12
 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 156)  (6 156)  routing T_0_9.span4_vert_b_3 <X> T_0_9.span4_vert_t_15


LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9

 (10 2)  (190 146)  (190 146)  routing T_4_9.sp4_v_b_8 <X> T_4_9.sp4_h_l_36


LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9

 (12 1)  (408 145)  (408 145)  routing T_8_9.sp4_h_r_2 <X> T_8_9.sp4_v_b_2


LogicTile_9_9

 (19 14)  (457 158)  (457 158)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9

 (3 4)  (819 148)  (819 148)  routing T_16_9.sp12_v_b_0 <X> T_16_9.sp12_h_r_0
 (3 5)  (819 149)  (819 149)  routing T_16_9.sp12_v_b_0 <X> T_16_9.sp12_h_r_0
 (22 5)  (838 149)  (838 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (3 6)  (819 150)  (819 150)  routing T_16_9.sp12_v_b_0 <X> T_16_9.sp12_v_t_23
 (22 11)  (838 155)  (838 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (841 155)  (841 155)  routing T_16_9.sp4_r_v_b_38 <X> T_16_9.lc_trk_g2_6
 (22 12)  (838 156)  (838 156)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (839 156)  (839 156)  routing T_16_9.sp12_v_b_19 <X> T_16_9.lc_trk_g3_3
 (26 12)  (842 156)  (842 156)  routing T_16_9.lc_trk_g3_5 <X> T_16_9.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 156)  (843 156)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 156)  (844 156)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 156)  (845 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 156)  (846 156)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 156)  (848 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 156)  (850 156)  routing T_16_9.lc_trk_g1_2 <X> T_16_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 156)  (852 156)  LC_6 Logic Functioning bit
 (37 12)  (853 156)  (853 156)  LC_6 Logic Functioning bit
 (38 12)  (854 156)  (854 156)  LC_6 Logic Functioning bit
 (39 12)  (855 156)  (855 156)  LC_6 Logic Functioning bit
 (41 12)  (857 156)  (857 156)  LC_6 Logic Functioning bit
 (43 12)  (859 156)  (859 156)  LC_6 Logic Functioning bit
 (52 12)  (868 156)  (868 156)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (19 13)  (835 157)  (835 157)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (837 157)  (837 157)  routing T_16_9.sp12_v_b_19 <X> T_16_9.lc_trk_g3_3
 (27 13)  (843 157)  (843 157)  routing T_16_9.lc_trk_g3_5 <X> T_16_9.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 157)  (844 157)  routing T_16_9.lc_trk_g3_5 <X> T_16_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 157)  (845 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 157)  (847 157)  routing T_16_9.lc_trk_g1_2 <X> T_16_9.wire_logic_cluster/lc_6/in_3
 (37 13)  (853 157)  (853 157)  LC_6 Logic Functioning bit
 (39 13)  (855 157)  (855 157)  LC_6 Logic Functioning bit
 (17 14)  (833 158)  (833 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (842 158)  (842 158)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.wire_logic_cluster/lc_7/in_0
 (28 14)  (844 158)  (844 158)  routing T_16_9.lc_trk_g2_6 <X> T_16_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 158)  (845 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 158)  (846 158)  routing T_16_9.lc_trk_g2_6 <X> T_16_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 158)  (848 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 158)  (849 158)  routing T_16_9.lc_trk_g3_3 <X> T_16_9.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 158)  (850 158)  routing T_16_9.lc_trk_g3_3 <X> T_16_9.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 158)  (852 158)  LC_7 Logic Functioning bit
 (37 14)  (853 158)  (853 158)  LC_7 Logic Functioning bit
 (38 14)  (854 158)  (854 158)  LC_7 Logic Functioning bit
 (39 14)  (855 158)  (855 158)  LC_7 Logic Functioning bit
 (41 14)  (857 158)  (857 158)  LC_7 Logic Functioning bit
 (43 14)  (859 158)  (859 158)  LC_7 Logic Functioning bit
 (52 14)  (868 158)  (868 158)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (830 159)  (830 159)  routing T_16_9.sp4_r_v_b_44 <X> T_16_9.lc_trk_g3_4
 (17 15)  (833 159)  (833 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (834 159)  (834 159)  routing T_16_9.sp4_r_v_b_45 <X> T_16_9.lc_trk_g3_5
 (27 15)  (843 159)  (843 159)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 159)  (844 159)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 159)  (845 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 159)  (846 159)  routing T_16_9.lc_trk_g2_6 <X> T_16_9.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 159)  (847 159)  routing T_16_9.lc_trk_g3_3 <X> T_16_9.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 159)  (852 159)  LC_7 Logic Functioning bit
 (38 15)  (854 159)  (854 159)  LC_7 Logic Functioning bit


LogicTile_17_9



LogicTile_18_9

 (3 10)  (931 154)  (931 154)  routing T_18_9.sp12_v_t_22 <X> T_18_9.sp12_h_l_22


LogicTile_19_9

 (8 3)  (990 147)  (990 147)  routing T_19_9.sp4_h_l_36 <X> T_19_9.sp4_v_t_36
 (19 10)  (1001 154)  (1001 154)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9

 (8 1)  (1518 145)  (1518 145)  routing T_29_9.sp4_v_t_47 <X> T_29_9.sp4_v_b_1
 (10 1)  (1520 145)  (1520 145)  routing T_29_9.sp4_v_t_47 <X> T_29_9.sp4_v_b_1
 (19 6)  (1529 150)  (1529 150)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0



IO_Tile_0_8

 (11 0)  (6 128)  (6 128)  routing T_0_8.span4_horz_1 <X> T_0_8.span4_vert_t_12
 (12 0)  (5 128)  (5 128)  routing T_0_8.span4_horz_1 <X> T_0_8.span4_vert_t_12
 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (14 3)  (3 131)  (3 131)  routing T_0_8.span4_vert_t_13 <X> T_0_8.span4_vert_b_1
 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 140)  (6 140)  routing T_0_8.span4_vert_b_3 <X> T_0_8.span4_vert_t_15


LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8

 (10 2)  (190 130)  (190 130)  routing T_4_8.sp4_v_b_8 <X> T_4_8.sp4_h_l_36
 (19 8)  (199 136)  (199 136)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8

 (4 5)  (712 133)  (712 133)  routing T_14_8.sp4_v_t_47 <X> T_14_8.sp4_h_r_3


LogicTile_15_8

 (9 3)  (771 131)  (771 131)  routing T_15_8.sp4_v_b_5 <X> T_15_8.sp4_v_t_36
 (10 3)  (772 131)  (772 131)  routing T_15_8.sp4_v_b_5 <X> T_15_8.sp4_v_t_36
 (7 11)  (769 139)  (769 139)  Column buffer control bit: LH_colbuf_cntl_2



LogicTile_16_8



LogicTile_17_8

 (16 6)  (890 134)  (890 134)  routing T_17_8.sp4_v_b_13 <X> T_17_8.lc_trk_g1_5
 (17 6)  (891 134)  (891 134)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (892 134)  (892 134)  routing T_17_8.sp4_v_b_13 <X> T_17_8.lc_trk_g1_5
 (18 7)  (892 135)  (892 135)  routing T_17_8.sp4_v_b_13 <X> T_17_8.lc_trk_g1_5
 (26 8)  (900 136)  (900 136)  routing T_17_8.lc_trk_g1_5 <X> T_17_8.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 136)  (901 136)  routing T_17_8.lc_trk_g3_6 <X> T_17_8.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 136)  (902 136)  routing T_17_8.lc_trk_g3_6 <X> T_17_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 136)  (903 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 136)  (904 136)  routing T_17_8.lc_trk_g3_6 <X> T_17_8.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 136)  (905 136)  routing T_17_8.lc_trk_g2_5 <X> T_17_8.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 136)  (906 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 136)  (907 136)  routing T_17_8.lc_trk_g2_5 <X> T_17_8.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 136)  (910 136)  LC_4 Logic Functioning bit
 (38 8)  (912 136)  (912 136)  LC_4 Logic Functioning bit
 (47 8)  (921 136)  (921 136)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (27 9)  (901 137)  (901 137)  routing T_17_8.lc_trk_g1_5 <X> T_17_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 137)  (903 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 137)  (904 137)  routing T_17_8.lc_trk_g3_6 <X> T_17_8.wire_logic_cluster/lc_4/in_1
 (36 9)  (910 137)  (910 137)  LC_4 Logic Functioning bit
 (37 9)  (911 137)  (911 137)  LC_4 Logic Functioning bit
 (38 9)  (912 137)  (912 137)  LC_4 Logic Functioning bit
 (39 9)  (913 137)  (913 137)  LC_4 Logic Functioning bit
 (40 9)  (914 137)  (914 137)  LC_4 Logic Functioning bit
 (42 9)  (916 137)  (916 137)  LC_4 Logic Functioning bit
 (16 10)  (890 138)  (890 138)  routing T_17_8.sp4_v_b_37 <X> T_17_8.lc_trk_g2_5
 (17 10)  (891 138)  (891 138)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (892 138)  (892 138)  routing T_17_8.sp4_v_b_37 <X> T_17_8.lc_trk_g2_5
 (25 10)  (899 138)  (899 138)  routing T_17_8.sp4_h_r_38 <X> T_17_8.lc_trk_g2_6
 (18 11)  (892 139)  (892 139)  routing T_17_8.sp4_v_b_37 <X> T_17_8.lc_trk_g2_5
 (22 11)  (896 139)  (896 139)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (897 139)  (897 139)  routing T_17_8.sp4_h_r_38 <X> T_17_8.lc_trk_g2_6
 (24 11)  (898 139)  (898 139)  routing T_17_8.sp4_h_r_38 <X> T_17_8.lc_trk_g2_6
 (25 12)  (899 140)  (899 140)  routing T_17_8.sp4_v_b_26 <X> T_17_8.lc_trk_g3_2
 (26 12)  (900 140)  (900 140)  routing T_17_8.lc_trk_g2_6 <X> T_17_8.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 140)  (901 140)  routing T_17_8.lc_trk_g3_6 <X> T_17_8.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 140)  (902 140)  routing T_17_8.lc_trk_g3_6 <X> T_17_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 140)  (903 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 140)  (904 140)  routing T_17_8.lc_trk_g3_6 <X> T_17_8.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 140)  (906 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 140)  (907 140)  routing T_17_8.lc_trk_g3_2 <X> T_17_8.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 140)  (908 140)  routing T_17_8.lc_trk_g3_2 <X> T_17_8.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 140)  (910 140)  LC_6 Logic Functioning bit
 (37 12)  (911 140)  (911 140)  LC_6 Logic Functioning bit
 (38 12)  (912 140)  (912 140)  LC_6 Logic Functioning bit
 (39 12)  (913 140)  (913 140)  LC_6 Logic Functioning bit
 (41 12)  (915 140)  (915 140)  LC_6 Logic Functioning bit
 (43 12)  (917 140)  (917 140)  LC_6 Logic Functioning bit
 (52 12)  (926 140)  (926 140)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (896 141)  (896 141)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (897 141)  (897 141)  routing T_17_8.sp4_v_b_26 <X> T_17_8.lc_trk_g3_2
 (26 13)  (900 141)  (900 141)  routing T_17_8.lc_trk_g2_6 <X> T_17_8.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 141)  (902 141)  routing T_17_8.lc_trk_g2_6 <X> T_17_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 141)  (903 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 141)  (904 141)  routing T_17_8.lc_trk_g3_6 <X> T_17_8.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 141)  (905 141)  routing T_17_8.lc_trk_g3_2 <X> T_17_8.wire_logic_cluster/lc_6/in_3
 (37 13)  (911 141)  (911 141)  LC_6 Logic Functioning bit
 (39 13)  (913 141)  (913 141)  LC_6 Logic Functioning bit
 (22 15)  (896 143)  (896 143)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (897 143)  (897 143)  routing T_17_8.sp12_v_t_21 <X> T_17_8.lc_trk_g3_6
 (25 15)  (899 143)  (899 143)  routing T_17_8.sp12_v_t_21 <X> T_17_8.lc_trk_g3_6


LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8

 (3 1)  (1513 129)  (1513 129)  routing T_29_8.sp12_h_l_23 <X> T_29_8.sp12_v_b_0


LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_4_7

 (5 0)  (185 112)  (185 112)  routing T_4_7.sp4_v_b_0 <X> T_4_7.sp4_h_r_0
 (6 1)  (186 113)  (186 113)  routing T_4_7.sp4_v_b_0 <X> T_4_7.sp4_h_r_0
 (3 4)  (183 116)  (183 116)  routing T_4_7.sp12_v_b_0 <X> T_4_7.sp12_h_r_0
 (3 5)  (183 117)  (183 117)  routing T_4_7.sp12_v_b_0 <X> T_4_7.sp12_h_r_0
 (19 8)  (199 120)  (199 120)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_6_7

 (11 8)  (299 120)  (299 120)  routing T_6_7.sp4_h_r_3 <X> T_6_7.sp4_v_b_8


LogicTile_7_7

 (22 1)  (364 113)  (364 113)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 2)  (369 114)  (369 114)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 114)  (371 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 114)  (372 114)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 114)  (374 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (378 114)  (378 114)  LC_1 Logic Functioning bit
 (38 2)  (380 114)  (380 114)  LC_1 Logic Functioning bit
 (41 2)  (383 114)  (383 114)  LC_1 Logic Functioning bit
 (43 2)  (385 114)  (385 114)  LC_1 Logic Functioning bit
 (51 2)  (393 114)  (393 114)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (394 114)  (394 114)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (27 3)  (369 115)  (369 115)  routing T_7_7.lc_trk_g1_0 <X> T_7_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 115)  (371 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 115)  (372 115)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_1/in_1
 (31 3)  (373 115)  (373 115)  routing T_7_7.lc_trk_g0_2 <X> T_7_7.wire_logic_cluster/lc_1/in_3
 (37 3)  (379 115)  (379 115)  LC_1 Logic Functioning bit
 (39 3)  (381 115)  (381 115)  LC_1 Logic Functioning bit
 (41 3)  (383 115)  (383 115)  LC_1 Logic Functioning bit
 (43 3)  (385 115)  (385 115)  LC_1 Logic Functioning bit
 (14 5)  (356 117)  (356 117)  routing T_7_7.sp12_h_r_16 <X> T_7_7.lc_trk_g1_0
 (16 5)  (358 117)  (358 117)  routing T_7_7.sp12_h_r_16 <X> T_7_7.lc_trk_g1_0
 (17 5)  (359 117)  (359 117)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (21 6)  (363 118)  (363 118)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g1_7
 (22 6)  (364 118)  (364 118)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (366 118)  (366 118)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g1_7
 (21 7)  (363 119)  (363 119)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g1_7
 (15 10)  (357 122)  (357 122)  routing T_7_7.sp4_h_l_24 <X> T_7_7.lc_trk_g2_5
 (16 10)  (358 122)  (358 122)  routing T_7_7.sp4_h_l_24 <X> T_7_7.lc_trk_g2_5
 (17 10)  (359 122)  (359 122)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (360 122)  (360 122)  routing T_7_7.sp4_h_l_24 <X> T_7_7.lc_trk_g2_5
 (26 14)  (368 126)  (368 126)  routing T_7_7.lc_trk_g2_5 <X> T_7_7.wire_logic_cluster/lc_7/in_0
 (32 14)  (374 126)  (374 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (41 14)  (383 126)  (383 126)  LC_7 Logic Functioning bit
 (43 14)  (385 126)  (385 126)  LC_7 Logic Functioning bit
 (28 15)  (370 127)  (370 127)  routing T_7_7.lc_trk_g2_5 <X> T_7_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 127)  (371 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 127)  (373 127)  routing T_7_7.lc_trk_g0_2 <X> T_7_7.wire_logic_cluster/lc_7/in_3
 (40 15)  (382 127)  (382 127)  LC_7 Logic Functioning bit
 (42 15)  (384 127)  (384 127)  LC_7 Logic Functioning bit
 (46 15)  (388 127)  (388 127)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_11_7

 (3 2)  (549 114)  (549 114)  routing T_11_7.sp12_v_t_23 <X> T_11_7.sp12_h_l_23


LogicTile_12_7

 (3 8)  (603 120)  (603 120)  routing T_12_7.sp12_h_r_1 <X> T_12_7.sp12_v_b_1
 (3 9)  (603 121)  (603 121)  routing T_12_7.sp12_h_r_1 <X> T_12_7.sp12_v_b_1


LogicTile_15_7

 (0 0)  (762 112)  (762 112)  Negative Clock bit

 (26 0)  (788 112)  (788 112)  routing T_15_7.lc_trk_g1_5 <X> T_15_7.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 112)  (791 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 112)  (792 112)  routing T_15_7.lc_trk_g0_5 <X> T_15_7.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 112)  (793 112)  routing T_15_7.lc_trk_g3_6 <X> T_15_7.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 112)  (794 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 112)  (795 112)  routing T_15_7.lc_trk_g3_6 <X> T_15_7.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 112)  (796 112)  routing T_15_7.lc_trk_g3_6 <X> T_15_7.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 112)  (798 112)  LC_0 Logic Functioning bit
 (38 0)  (800 112)  (800 112)  LC_0 Logic Functioning bit
 (47 0)  (809 112)  (809 112)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (27 1)  (789 113)  (789 113)  routing T_15_7.lc_trk_g1_5 <X> T_15_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 113)  (791 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 113)  (793 113)  routing T_15_7.lc_trk_g3_6 <X> T_15_7.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 113)  (798 113)  LC_0 Logic Functioning bit
 (37 1)  (799 113)  (799 113)  LC_0 Logic Functioning bit
 (38 1)  (800 113)  (800 113)  LC_0 Logic Functioning bit
 (39 1)  (801 113)  (801 113)  LC_0 Logic Functioning bit
 (40 1)  (802 113)  (802 113)  LC_0 Logic Functioning bit
 (42 1)  (804 113)  (804 113)  LC_0 Logic Functioning bit
 (0 2)  (762 114)  (762 114)  routing T_15_7.glb_netwk_2 <X> T_15_7.wire_logic_cluster/lc_7/clk
 (2 2)  (764 114)  (764 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (16 2)  (778 114)  (778 114)  routing T_15_7.sp12_h_l_18 <X> T_15_7.lc_trk_g0_5
 (17 2)  (779 114)  (779 114)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (26 2)  (788 114)  (788 114)  routing T_15_7.lc_trk_g1_4 <X> T_15_7.wire_logic_cluster/lc_1/in_0
 (37 2)  (799 114)  (799 114)  LC_1 Logic Functioning bit
 (39 2)  (801 114)  (801 114)  LC_1 Logic Functioning bit
 (40 2)  (802 114)  (802 114)  LC_1 Logic Functioning bit
 (42 2)  (804 114)  (804 114)  LC_1 Logic Functioning bit
 (51 2)  (813 114)  (813 114)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (14 3)  (776 115)  (776 115)  routing T_15_7.sp12_h_r_20 <X> T_15_7.lc_trk_g0_4
 (16 3)  (778 115)  (778 115)  routing T_15_7.sp12_h_r_20 <X> T_15_7.lc_trk_g0_4
 (17 3)  (779 115)  (779 115)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (18 3)  (780 115)  (780 115)  routing T_15_7.sp12_h_l_18 <X> T_15_7.lc_trk_g0_5
 (27 3)  (789 115)  (789 115)  routing T_15_7.lc_trk_g1_4 <X> T_15_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 115)  (791 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (798 115)  (798 115)  LC_1 Logic Functioning bit
 (38 3)  (800 115)  (800 115)  LC_1 Logic Functioning bit
 (41 3)  (803 115)  (803 115)  LC_1 Logic Functioning bit
 (43 3)  (805 115)  (805 115)  LC_1 Logic Functioning bit
 (3 4)  (765 116)  (765 116)  routing T_15_7.sp12_v_b_0 <X> T_15_7.sp12_h_r_0
 (3 5)  (765 117)  (765 117)  routing T_15_7.sp12_v_b_0 <X> T_15_7.sp12_h_r_0
 (15 5)  (777 117)  (777 117)  routing T_15_7.sp4_v_t_5 <X> T_15_7.lc_trk_g1_0
 (16 5)  (778 117)  (778 117)  routing T_15_7.sp4_v_t_5 <X> T_15_7.lc_trk_g1_0
 (17 5)  (779 117)  (779 117)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (3 6)  (765 118)  (765 118)  routing T_15_7.sp12_v_b_0 <X> T_15_7.sp12_v_t_23
 (16 6)  (778 118)  (778 118)  routing T_15_7.sp4_v_b_13 <X> T_15_7.lc_trk_g1_5
 (17 6)  (779 118)  (779 118)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (780 118)  (780 118)  routing T_15_7.sp4_v_b_13 <X> T_15_7.lc_trk_g1_5
 (17 7)  (779 119)  (779 119)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (18 7)  (780 119)  (780 119)  routing T_15_7.sp4_v_b_13 <X> T_15_7.lc_trk_g1_5
 (25 14)  (787 126)  (787 126)  routing T_15_7.sp4_v_b_38 <X> T_15_7.lc_trk_g3_6
 (31 14)  (793 126)  (793 126)  routing T_15_7.lc_trk_g0_4 <X> T_15_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 126)  (794 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (797 126)  (797 126)  routing T_15_7.lc_trk_g1_4 <X> T_15_7.input_2_7
 (37 14)  (799 126)  (799 126)  LC_7 Logic Functioning bit
 (38 14)  (800 126)  (800 126)  LC_7 Logic Functioning bit
 (39 14)  (801 126)  (801 126)  LC_7 Logic Functioning bit
 (40 14)  (802 126)  (802 126)  LC_7 Logic Functioning bit
 (41 14)  (803 126)  (803 126)  LC_7 Logic Functioning bit
 (42 14)  (804 126)  (804 126)  LC_7 Logic Functioning bit
 (43 14)  (805 126)  (805 126)  LC_7 Logic Functioning bit
 (45 14)  (807 126)  (807 126)  LC_7 Logic Functioning bit
 (47 14)  (809 126)  (809 126)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (22 15)  (784 127)  (784 127)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (785 127)  (785 127)  routing T_15_7.sp4_v_b_38 <X> T_15_7.lc_trk_g3_6
 (25 15)  (787 127)  (787 127)  routing T_15_7.sp4_v_b_38 <X> T_15_7.lc_trk_g3_6
 (27 15)  (789 127)  (789 127)  routing T_15_7.lc_trk_g1_0 <X> T_15_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 127)  (791 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (794 127)  (794 127)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (796 127)  (796 127)  routing T_15_7.lc_trk_g1_4 <X> T_15_7.input_2_7
 (36 15)  (798 127)  (798 127)  LC_7 Logic Functioning bit
 (38 15)  (800 127)  (800 127)  LC_7 Logic Functioning bit
 (39 15)  (801 127)  (801 127)  LC_7 Logic Functioning bit
 (40 15)  (802 127)  (802 127)  LC_7 Logic Functioning bit
 (41 15)  (803 127)  (803 127)  LC_7 Logic Functioning bit
 (42 15)  (804 127)  (804 127)  LC_7 Logic Functioning bit
 (43 15)  (805 127)  (805 127)  LC_7 Logic Functioning bit


LogicTile_16_7

 (8 12)  (824 124)  (824 124)  routing T_16_7.sp4_v_b_4 <X> T_16_7.sp4_h_r_10
 (9 12)  (825 124)  (825 124)  routing T_16_7.sp4_v_b_4 <X> T_16_7.sp4_h_r_10
 (10 12)  (826 124)  (826 124)  routing T_16_7.sp4_v_b_4 <X> T_16_7.sp4_h_r_10


LogicTile_17_7

 (3 2)  (877 114)  (877 114)  routing T_17_7.sp12_v_t_23 <X> T_17_7.sp12_h_l_23
 (3 10)  (877 122)  (877 122)  routing T_17_7.sp12_v_t_22 <X> T_17_7.sp12_h_l_22


LogicTile_18_7

 (21 2)  (949 114)  (949 114)  routing T_18_7.sp12_h_l_4 <X> T_18_7.lc_trk_g0_7
 (22 2)  (950 114)  (950 114)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (952 114)  (952 114)  routing T_18_7.sp12_h_l_4 <X> T_18_7.lc_trk_g0_7
 (21 3)  (949 115)  (949 115)  routing T_18_7.sp12_h_l_4 <X> T_18_7.lc_trk_g0_7
 (26 4)  (954 116)  (954 116)  routing T_18_7.lc_trk_g3_7 <X> T_18_7.wire_logic_cluster/lc_2/in_0
 (29 4)  (957 116)  (957 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 116)  (958 116)  routing T_18_7.lc_trk_g0_7 <X> T_18_7.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 116)  (960 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 116)  (961 116)  routing T_18_7.lc_trk_g3_2 <X> T_18_7.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 116)  (962 116)  routing T_18_7.lc_trk_g3_2 <X> T_18_7.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 116)  (964 116)  LC_2 Logic Functioning bit
 (37 4)  (965 116)  (965 116)  LC_2 Logic Functioning bit
 (38 4)  (966 116)  (966 116)  LC_2 Logic Functioning bit
 (39 4)  (967 116)  (967 116)  LC_2 Logic Functioning bit
 (40 4)  (968 116)  (968 116)  LC_2 Logic Functioning bit
 (41 4)  (969 116)  (969 116)  LC_2 Logic Functioning bit
 (42 4)  (970 116)  (970 116)  LC_2 Logic Functioning bit
 (43 4)  (971 116)  (971 116)  LC_2 Logic Functioning bit
 (46 4)  (974 116)  (974 116)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (954 117)  (954 117)  routing T_18_7.lc_trk_g3_7 <X> T_18_7.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 117)  (955 117)  routing T_18_7.lc_trk_g3_7 <X> T_18_7.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 117)  (956 117)  routing T_18_7.lc_trk_g3_7 <X> T_18_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 117)  (957 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 117)  (958 117)  routing T_18_7.lc_trk_g0_7 <X> T_18_7.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 117)  (959 117)  routing T_18_7.lc_trk_g3_2 <X> T_18_7.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 117)  (964 117)  LC_2 Logic Functioning bit
 (38 5)  (966 117)  (966 117)  LC_2 Logic Functioning bit
 (40 5)  (968 117)  (968 117)  LC_2 Logic Functioning bit
 (41 5)  (969 117)  (969 117)  LC_2 Logic Functioning bit
 (42 5)  (970 117)  (970 117)  LC_2 Logic Functioning bit
 (43 5)  (971 117)  (971 117)  LC_2 Logic Functioning bit
 (25 12)  (953 124)  (953 124)  routing T_18_7.sp4_h_r_34 <X> T_18_7.lc_trk_g3_2
 (22 13)  (950 125)  (950 125)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (951 125)  (951 125)  routing T_18_7.sp4_h_r_34 <X> T_18_7.lc_trk_g3_2
 (24 13)  (952 125)  (952 125)  routing T_18_7.sp4_h_r_34 <X> T_18_7.lc_trk_g3_2
 (22 14)  (950 126)  (950 126)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (949 127)  (949 127)  routing T_18_7.sp4_r_v_b_47 <X> T_18_7.lc_trk_g3_7


LogicTile_21_7

 (6 13)  (1096 125)  (1096 125)  routing T_21_7.sp4_h_l_44 <X> T_21_7.sp4_h_r_9


LogicTile_23_7

 (3 5)  (1201 117)  (1201 117)  routing T_23_7.sp12_h_l_23 <X> T_23_7.sp12_h_r_0


RAM_Tile_25_7

 (11 5)  (1317 117)  (1317 117)  routing T_25_7.sp4_h_l_44 <X> T_25_7.sp4_h_r_5
 (13 5)  (1319 117)  (1319 117)  routing T_25_7.sp4_h_l_44 <X> T_25_7.sp4_h_r_5


LogicTile_27_7

 (2 0)  (1404 112)  (1404 112)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_28_7

 (19 2)  (1475 114)  (1475 114)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_29_7

 (19 4)  (1529 116)  (1529 116)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (11 12)  (1521 124)  (1521 124)  routing T_29_7.sp4_h_l_40 <X> T_29_7.sp4_v_b_11
 (13 12)  (1523 124)  (1523 124)  routing T_29_7.sp4_h_l_40 <X> T_29_7.sp4_v_b_11
 (12 13)  (1522 125)  (1522 125)  routing T_29_7.sp4_h_l_40 <X> T_29_7.sp4_v_b_11


LogicTile_30_7

 (8 0)  (1572 112)  (1572 112)  routing T_30_7.sp4_h_l_40 <X> T_30_7.sp4_h_r_1
 (10 0)  (1574 112)  (1574 112)  routing T_30_7.sp4_h_l_40 <X> T_30_7.sp4_h_r_1


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (13 1)  (1739 113)  (1739 113)  routing T_33_7.span4_horz_25 <X> T_33_7.span4_vert_b_0
 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0

 (14 13)  (1740 125)  (1740 125)  routing T_33_7.span4_vert_t_15 <X> T_33_7.span4_vert_b_3


IO_Tile_0_6

 (6 0)  (11 96)  (11 96)  routing T_0_6.span4_horz_1 <X> T_0_6.lc_trk_g0_1
 (7 0)  (10 96)  (10 96)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_1 lc_trk_g0_1
 (8 0)  (9 96)  (9 96)  routing T_0_6.span4_horz_1 <X> T_0_6.lc_trk_g0_1
 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (10 4)  (7 100)  (7 100)  routing T_0_6.lc_trk_g1_4 <X> T_0_6.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 100)  (6 100)  routing T_0_6.lc_trk_g1_4 <X> T_0_6.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 100)  (4 100)  routing T_0_6.lc_trk_g0_4 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 100)  (0 100)  IOB_0 IO Functioning bit
 (5 5)  (12 101)  (12 101)  routing T_0_6.span4_horz_20 <X> T_0_6.lc_trk_g0_4
 (6 5)  (11 101)  (11 101)  routing T_0_6.span4_horz_20 <X> T_0_6.lc_trk_g0_4
 (7 5)  (10 101)  (10 101)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_20 lc_trk_g0_4
 (11 5)  (6 101)  (6 101)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 101)  (0 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (5 8)  (12 104)  (12 104)  routing T_0_6.span4_vert_b_9 <X> T_0_6.lc_trk_g1_1
 (7 8)  (10 104)  (10 104)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_9 lc_trk_g1_1
 (8 8)  (9 104)  (9 104)  routing T_0_6.span4_vert_b_9 <X> T_0_6.lc_trk_g1_1
 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 105)  (0 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 10)  (6 106)  (6 106)  routing T_0_6.lc_trk_g1_1 <X> T_0_6.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 106)  (1 106)  IOB_1 IO Functioning bit
 (11 11)  (6 107)  (6 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 107)  (4 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 108)  (13 108)  routing T_0_6.span12_horz_4 <X> T_0_6.lc_trk_g1_4
 (4 13)  (13 109)  (13 109)  routing T_0_6.span12_horz_4 <X> T_0_6.lc_trk_g1_4
 (5 13)  (12 109)  (12 109)  routing T_0_6.span12_horz_4 <X> T_0_6.lc_trk_g1_4
 (7 13)  (10 109)  (10 109)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_4 lc_trk_g1_4
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (17 14)  (0 110)  (0 110)  IOB_1 IO Functioning bit


LogicTile_3_6

 (5 14)  (131 110)  (131 110)  routing T_3_6.sp4_v_b_9 <X> T_3_6.sp4_h_l_44


LogicTile_4_6

 (10 2)  (190 98)  (190 98)  routing T_4_6.sp4_v_b_8 <X> T_4_6.sp4_h_l_36
 (3 5)  (183 101)  (183 101)  routing T_4_6.sp12_h_l_23 <X> T_4_6.sp12_h_r_0


LogicTile_6_6

 (3 5)  (291 101)  (291 101)  routing T_6_6.sp12_h_l_23 <X> T_6_6.sp12_h_r_0


LogicTile_10_6

 (3 2)  (495 98)  (495 98)  routing T_10_6.sp12_v_t_23 <X> T_10_6.sp12_h_l_23


LogicTile_14_6

 (2 8)  (710 104)  (710 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_16_6

 (3 7)  (819 103)  (819 103)  routing T_16_6.sp12_h_l_23 <X> T_16_6.sp12_v_t_23


LogicTile_17_6

 (11 2)  (885 98)  (885 98)  routing T_17_6.sp4_h_l_44 <X> T_17_6.sp4_v_t_39
 (19 10)  (893 106)  (893 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_22_6

 (3 6)  (1147 102)  (1147 102)  routing T_22_6.sp12_h_r_0 <X> T_22_6.sp12_v_t_23
 (3 7)  (1147 103)  (1147 103)  routing T_22_6.sp12_h_r_0 <X> T_22_6.sp12_v_t_23


LogicTile_26_6

 (3 4)  (1351 100)  (1351 100)  routing T_26_6.sp12_v_t_23 <X> T_26_6.sp12_h_r_0


LogicTile_28_6

 (3 6)  (1459 102)  (1459 102)  routing T_28_6.sp12_h_r_0 <X> T_28_6.sp12_v_t_23
 (3 7)  (1459 103)  (1459 103)  routing T_28_6.sp12_h_r_0 <X> T_28_6.sp12_v_t_23


LogicTile_29_6

 (5 8)  (1515 104)  (1515 104)  routing T_29_6.sp4_v_t_43 <X> T_29_6.sp4_h_r_6


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 98)  (1743 98)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (10 4)  (1736 100)  (1736 100)  routing T_33_6.lc_trk_g0_7 <X> T_33_6.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 100)  (1738 100)  routing T_33_6.lc_trk_g1_3 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 100)  (1743 100)  IOB_0 IO Functioning bit
 (10 5)  (1736 101)  (1736 101)  routing T_33_6.lc_trk_g0_7 <X> T_33_6.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 101)  (1737 101)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 101)  (1738 101)  routing T_33_6.lc_trk_g1_3 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 102)  (1729 102)  IO control bit: IORIGHT_IE_1

 (5 6)  (1731 102)  (1731 102)  routing T_33_6.span4_vert_b_7 <X> T_33_6.lc_trk_g0_7
 (7 6)  (1733 102)  (1733 102)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 103)  (1734 103)  routing T_33_6.span4_vert_b_7 <X> T_33_6.lc_trk_g0_7
 (16 8)  (1742 104)  (1742 104)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 105)  (1729 105)  IO control bit: IORIGHT_IE_0

 (5 10)  (1731 106)  (1731 106)  routing T_33_6.span4_horz_43 <X> T_33_6.lc_trk_g1_3
 (6 10)  (1732 106)  (1732 106)  routing T_33_6.span4_horz_43 <X> T_33_6.lc_trk_g1_3
 (7 10)  (1733 106)  (1733 106)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_43 lc_trk_g1_3
 (8 10)  (1734 106)  (1734 106)  routing T_33_6.span4_horz_43 <X> T_33_6.lc_trk_g1_3
 (10 10)  (1736 106)  (1736 106)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 106)  (1737 106)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 106)  (1738 106)  routing T_33_6.lc_trk_g1_4 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 106)  (1739 106)  routing T_33_6.lc_trk_g1_4 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (8 11)  (1734 107)  (1734 107)  routing T_33_6.span4_horz_43 <X> T_33_6.lc_trk_g1_3
 (10 11)  (1736 107)  (1736 107)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 107)  (1737 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (6 13)  (1732 109)  (1732 109)  routing T_33_6.span12_horz_12 <X> T_33_6.lc_trk_g1_4
 (7 13)  (1733 109)  (1733 109)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_12 lc_trk_g1_4
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (5 14)  (1731 110)  (1731 110)  routing T_33_6.span4_vert_b_7 <X> T_33_6.lc_trk_g1_7
 (7 14)  (1733 110)  (1733 110)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (1743 110)  (1743 110)  IOB_1 IO Functioning bit
 (8 15)  (1734 111)  (1734 111)  routing T_33_6.span4_vert_b_7 <X> T_33_6.lc_trk_g1_7


IO_Tile_0_5

 (16 0)  (1 80)  (1 80)  IOB_0 IO Functioning bit
 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (5 2)  (12 82)  (12 82)  routing T_0_5.span4_vert_b_11 <X> T_0_5.lc_trk_g0_3
 (7 2)  (10 82)  (10 82)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (9 82)  (9 82)  routing T_0_5.span4_vert_b_11 <X> T_0_5.lc_trk_g0_3
 (17 2)  (0 82)  (0 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (5 4)  (12 84)  (12 84)  routing T_0_5.span4_vert_b_13 <X> T_0_5.lc_trk_g0_5
 (7 4)  (10 84)  (10 84)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 84)  (9 84)  routing T_0_5.span4_vert_b_13 <X> T_0_5.lc_trk_g0_5
 (10 4)  (7 84)  (7 84)  routing T_0_5.lc_trk_g0_5 <X> T_0_5.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 84)  (5 84)  routing T_0_5.lc_trk_g1_1 <X> T_0_5.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 84)  (0 84)  IOB_0 IO Functioning bit
 (11 5)  (6 85)  (6 85)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 85)  (4 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (5 8)  (12 88)  (12 88)  routing T_0_5.span4_horz_17 <X> T_0_5.lc_trk_g1_1
 (6 8)  (11 88)  (11 88)  routing T_0_5.span4_horz_17 <X> T_0_5.lc_trk_g1_1
 (7 8)  (10 88)  (10 88)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_17 lc_trk_g1_1
 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 89)  (0 89)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 90)  (7 90)  routing T_0_5.lc_trk_g1_5 <X> T_0_5.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 90)  (6 90)  routing T_0_5.lc_trk_g1_5 <X> T_0_5.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 90)  (1 90)  IOB_1 IO Functioning bit
 (11 11)  (6 91)  (6 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 91)  (5 91)  routing T_0_5.lc_trk_g0_3 <X> T_0_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 91)  (4 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 92)  (12 92)  routing T_0_5.span4_vert_b_13 <X> T_0_5.lc_trk_g1_5
 (7 12)  (10 92)  (10 92)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (9 92)  (9 92)  routing T_0_5.span4_vert_b_13 <X> T_0_5.lc_trk_g1_5
 (11 12)  (6 92)  (6 92)  routing T_0_5.span4_horz_19 <X> T_0_5.span4_vert_t_15
 (12 12)  (5 92)  (5 92)  routing T_0_5.span4_horz_19 <X> T_0_5.span4_vert_t_15
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit
 (17 14)  (0 94)  (0 94)  IOB_1 IO Functioning bit


LogicTile_3_5

 (10 6)  (136 86)  (136 86)  routing T_3_5.sp4_v_b_11 <X> T_3_5.sp4_h_l_41
 (5 10)  (131 90)  (131 90)  routing T_3_5.sp4_h_r_3 <X> T_3_5.sp4_h_l_43
 (4 11)  (130 91)  (130 91)  routing T_3_5.sp4_h_r_3 <X> T_3_5.sp4_h_l_43


LogicTile_4_5

 (3 6)  (183 86)  (183 86)  routing T_4_5.sp12_h_r_0 <X> T_4_5.sp12_v_t_23
 (3 7)  (183 87)  (183 87)  routing T_4_5.sp12_h_r_0 <X> T_4_5.sp12_v_t_23
 (19 8)  (199 88)  (199 88)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 15)  (199 95)  (199 95)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_5

 (3 5)  (291 85)  (291 85)  routing T_6_5.sp12_h_l_23 <X> T_6_5.sp12_h_r_0


RAM_Tile_8_5

 (3 5)  (399 85)  (399 85)  routing T_8_5.sp12_h_l_23 <X> T_8_5.sp12_h_r_0
 (3 6)  (399 86)  (399 86)  routing T_8_5.sp12_v_b_0 <X> T_8_5.sp12_v_t_23


LogicTile_14_5

 (3 2)  (711 82)  (711 82)  routing T_14_5.sp12_h_r_0 <X> T_14_5.sp12_h_l_23
 (3 3)  (711 83)  (711 83)  routing T_14_5.sp12_h_r_0 <X> T_14_5.sp12_h_l_23
 (2 4)  (710 84)  (710 84)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 8)  (710 88)  (710 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_16_5

 (3 2)  (819 82)  (819 82)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_h_l_23
 (3 3)  (819 83)  (819 83)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_h_l_23
 (3 6)  (819 86)  (819 86)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_v_t_23
 (3 7)  (819 87)  (819 87)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_v_t_23


LogicTile_17_5

 (6 2)  (880 82)  (880 82)  routing T_17_5.sp4_h_l_42 <X> T_17_5.sp4_v_t_37
 (11 2)  (885 82)  (885 82)  routing T_17_5.sp4_h_l_44 <X> T_17_5.sp4_v_t_39


LogicTile_26_5

 (3 2)  (1351 82)  (1351 82)  routing T_26_5.sp12_h_r_0 <X> T_26_5.sp12_h_l_23
 (3 3)  (1351 83)  (1351 83)  routing T_26_5.sp12_h_r_0 <X> T_26_5.sp12_h_l_23
 (3 6)  (1351 86)  (1351 86)  routing T_26_5.sp12_h_r_0 <X> T_26_5.sp12_v_t_23
 (3 7)  (1351 87)  (1351 87)  routing T_26_5.sp12_h_r_0 <X> T_26_5.sp12_v_t_23


LogicTile_28_5

 (3 2)  (1459 82)  (1459 82)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23
 (3 3)  (1459 83)  (1459 83)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23


LogicTile_29_5

 (9 0)  (1519 80)  (1519 80)  routing T_29_5.sp4_v_t_36 <X> T_29_5.sp4_h_r_1
 (12 4)  (1522 84)  (1522 84)  routing T_29_5.sp4_v_b_11 <X> T_29_5.sp4_h_r_5
 (11 5)  (1521 85)  (1521 85)  routing T_29_5.sp4_v_b_11 <X> T_29_5.sp4_h_r_5
 (13 5)  (1523 85)  (1523 85)  routing T_29_5.sp4_v_b_11 <X> T_29_5.sp4_h_r_5


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 82)  (1731 82)  routing T_33_5.span4_vert_b_11 <X> T_33_5.lc_trk_g0_3
 (7 2)  (1733 82)  (1733 82)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 82)  (1734 82)  routing T_33_5.span4_vert_b_11 <X> T_33_5.lc_trk_g0_3
 (17 2)  (1743 82)  (1743 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (4 4)  (1730 84)  (1730 84)  routing T_33_5.span4_horz_36 <X> T_33_5.lc_trk_g0_4
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g0_4 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 84)  (1743 84)  IOB_0 IO Functioning bit
 (5 5)  (1731 85)  (1731 85)  routing T_33_5.span4_horz_36 <X> T_33_5.lc_trk_g0_4
 (6 5)  (1732 85)  (1732 85)  routing T_33_5.span4_horz_36 <X> T_33_5.lc_trk_g0_4
 (7 5)  (1733 85)  (1733 85)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_36 lc_trk_g0_4
 (10 5)  (1736 85)  (1736 85)  routing T_33_5.lc_trk_g0_3 <X> T_33_5.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 85)  (1737 85)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 86)  (1729 86)  IO control bit: IORIGHT_IE_1

 (4 8)  (1730 88)  (1730 88)  routing T_33_5.span4_horz_40 <X> T_33_5.lc_trk_g1_0
 (3 9)  (1729 89)  (1729 89)  IO control bit: IORIGHT_IE_0

 (4 9)  (1730 89)  (1730 89)  routing T_33_5.span4_horz_40 <X> T_33_5.lc_trk_g1_0
 (5 9)  (1731 89)  (1731 89)  routing T_33_5.span4_horz_40 <X> T_33_5.lc_trk_g1_0
 (6 9)  (1732 89)  (1732 89)  routing T_33_5.span4_horz_40 <X> T_33_5.lc_trk_g1_0
 (7 9)  (1733 89)  (1733 89)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_40 lc_trk_g1_0
 (17 9)  (1743 89)  (1743 89)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (1731 90)  (1731 90)  routing T_33_5.span4_vert_b_11 <X> T_33_5.lc_trk_g1_3
 (7 10)  (1733 90)  (1733 90)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 90)  (1734 90)  routing T_33_5.span4_vert_b_11 <X> T_33_5.lc_trk_g1_3
 (11 10)  (1737 90)  (1737 90)  routing T_33_5.lc_trk_g1_3 <X> T_33_5.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 90)  (1738 90)  routing T_33_5.lc_trk_g1_0 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (10 11)  (1736 91)  (1736 91)  routing T_33_5.lc_trk_g1_3 <X> T_33_5.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 91)  (1737 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (17 14)  (1743 94)  (1743 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 65)  (0 65)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (14 2)  (3 66)  (3 66)  routing T_0_4.span4_vert_t_13 <X> T_0_4.span4_horz_7
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 70)  (12 70)  routing T_0_4.span4_vert_b_7 <X> T_0_4.lc_trk_g0_7
 (7 6)  (10 70)  (10 70)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 71)  (9 71)  routing T_0_4.span4_vert_b_7 <X> T_0_4.lc_trk_g0_7
 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 73)  (0 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 74)  (7 74)  routing T_0_4.lc_trk_g1_7 <X> T_0_4.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 74)  (6 74)  routing T_0_4.lc_trk_g1_7 <X> T_0_4.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 74)  (4 74)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (10 11)  (7 75)  (7 75)  routing T_0_4.lc_trk_g1_7 <X> T_0_4.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 75)  (6 75)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 75)  (5 75)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (6 76)  (6 76)  routing T_0_4.span4_horz_19 <X> T_0_4.span4_vert_t_15
 (12 12)  (5 76)  (5 76)  routing T_0_4.span4_horz_19 <X> T_0_4.span4_vert_t_15
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (6 14)  (11 78)  (11 78)  routing T_0_4.span4_horz_7 <X> T_0_4.lc_trk_g1_7
 (7 14)  (10 78)  (10 78)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_7 lc_trk_g1_7
 (8 14)  (9 78)  (9 78)  routing T_0_4.span4_horz_7 <X> T_0_4.lc_trk_g1_7
 (17 14)  (0 78)  (0 78)  IOB_1 IO Functioning bit


LogicTile_3_4

 (5 10)  (131 74)  (131 74)  routing T_3_4.sp4_h_r_3 <X> T_3_4.sp4_h_l_43
 (4 11)  (130 75)  (130 75)  routing T_3_4.sp4_h_r_3 <X> T_3_4.sp4_h_l_43


LogicTile_4_4

 (3 6)  (183 70)  (183 70)  routing T_4_4.sp12_h_r_0 <X> T_4_4.sp12_v_t_23
 (3 7)  (183 71)  (183 71)  routing T_4_4.sp12_h_r_0 <X> T_4_4.sp12_v_t_23
 (19 15)  (199 79)  (199 79)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_4

 (3 5)  (291 69)  (291 69)  routing T_6_4.sp12_h_l_23 <X> T_6_4.sp12_h_r_0


RAM_Tile_8_4

 (2 8)  (398 72)  (398 72)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_11_4

 (5 0)  (551 64)  (551 64)  routing T_11_4.sp4_h_l_44 <X> T_11_4.sp4_h_r_0
 (4 1)  (550 65)  (550 65)  routing T_11_4.sp4_h_l_44 <X> T_11_4.sp4_h_r_0


LogicTile_12_4

 (2 4)  (602 68)  (602 68)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 7)  (603 71)  (603 71)  routing T_12_4.sp12_h_l_23 <X> T_12_4.sp12_v_t_23


LogicTile_14_4

 (3 2)  (711 66)  (711 66)  routing T_14_4.sp12_h_r_0 <X> T_14_4.sp12_h_l_23
 (3 3)  (711 67)  (711 67)  routing T_14_4.sp12_h_r_0 <X> T_14_4.sp12_h_l_23


LogicTile_15_4

 (6 2)  (768 66)  (768 66)  routing T_15_4.sp4_h_l_42 <X> T_15_4.sp4_v_t_37
 (11 6)  (773 70)  (773 70)  routing T_15_4.sp4_h_l_37 <X> T_15_4.sp4_v_t_40


LogicTile_16_4

 (3 2)  (819 66)  (819 66)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_h_l_23
 (3 3)  (819 67)  (819 67)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_h_l_23
 (3 12)  (819 76)  (819 76)  routing T_16_4.sp12_v_t_22 <X> T_16_4.sp12_h_r_1


LogicTile_20_4

 (3 6)  (1039 70)  (1039 70)  routing T_20_4.sp12_h_r_0 <X> T_20_4.sp12_v_t_23
 (3 7)  (1039 71)  (1039 71)  routing T_20_4.sp12_h_r_0 <X> T_20_4.sp12_v_t_23


LogicTile_26_4

 (3 2)  (1351 66)  (1351 66)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23
 (3 3)  (1351 67)  (1351 67)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23
 (3 6)  (1351 70)  (1351 70)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_v_t_23
 (3 7)  (1351 71)  (1351 71)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_v_t_23


LogicTile_27_4

 (2 14)  (1404 78)  (1404 78)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_28_4

 (12 0)  (1468 64)  (1468 64)  routing T_28_4.sp4_v_t_39 <X> T_28_4.sp4_h_r_2
 (3 2)  (1459 66)  (1459 66)  routing T_28_4.sp12_h_r_0 <X> T_28_4.sp12_h_l_23
 (3 3)  (1459 67)  (1459 67)  routing T_28_4.sp12_h_r_0 <X> T_28_4.sp12_h_l_23


LogicTile_29_4

 (4 13)  (1514 77)  (1514 77)  routing T_29_4.sp4_v_t_41 <X> T_29_4.sp4_h_r_9


LogicTile_30_4

 (9 0)  (1573 64)  (1573 64)  routing T_30_4.sp4_h_l_47 <X> T_30_4.sp4_h_r_1
 (10 0)  (1574 64)  (1574 64)  routing T_30_4.sp4_h_l_47 <X> T_30_4.sp4_h_r_1


LogicTile_32_4

 (11 1)  (1683 65)  (1683 65)  routing T_32_4.sp4_h_l_39 <X> T_32_4.sp4_h_r_2
 (3 2)  (1675 66)  (1675 66)  routing T_32_4.sp12_h_r_0 <X> T_32_4.sp12_h_l_23
 (3 3)  (1675 67)  (1675 67)  routing T_32_4.sp12_h_r_0 <X> T_32_4.sp12_h_l_23


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (13 1)  (1739 65)  (1739 65)  routing T_33_4.span4_horz_25 <X> T_33_4.span4_vert_b_0
 (17 1)  (1743 65)  (1743 65)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 66)  (1743 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (4 4)  (1730 68)  (1730 68)  routing T_33_4.span4_horz_44 <X> T_33_4.lc_trk_g0_4
 (10 4)  (1736 68)  (1736 68)  routing T_33_4.lc_trk_g0_7 <X> T_33_4.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g0_4 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 68)  (1743 68)  IOB_0 IO Functioning bit
 (4 5)  (1730 69)  (1730 69)  routing T_33_4.span4_horz_44 <X> T_33_4.lc_trk_g0_4
 (5 5)  (1731 69)  (1731 69)  routing T_33_4.span4_horz_44 <X> T_33_4.lc_trk_g0_4
 (6 5)  (1732 69)  (1732 69)  routing T_33_4.span4_horz_44 <X> T_33_4.lc_trk_g0_4
 (7 5)  (1733 69)  (1733 69)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_44 lc_trk_g0_4
 (10 5)  (1736 69)  (1736 69)  routing T_33_4.lc_trk_g0_7 <X> T_33_4.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 69)  (1737 69)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 70)  (1729 70)  IO control bit: IORIGHT_IE_1

 (5 6)  (1731 70)  (1731 70)  routing T_33_4.span4_vert_b_15 <X> T_33_4.lc_trk_g0_7
 (7 6)  (1733 70)  (1733 70)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 70)  (1734 70)  routing T_33_4.span4_vert_b_15 <X> T_33_4.lc_trk_g0_7
 (3 9)  (1729 73)  (1729 73)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 73)  (1743 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (4 10)  (1730 74)  (1730 74)  routing T_33_4.span4_horz_2 <X> T_33_4.lc_trk_g1_2
 (10 10)  (1736 74)  (1736 74)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 74)  (1737 74)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 74)  (1738 74)  routing T_33_4.lc_trk_g1_2 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (6 11)  (1732 75)  (1732 75)  routing T_33_4.span4_horz_2 <X> T_33_4.lc_trk_g1_2
 (7 11)  (1733 75)  (1733 75)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_2 lc_trk_g1_2
 (10 11)  (1736 75)  (1736 75)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 75)  (1737 75)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 75)  (1738 75)  routing T_33_4.lc_trk_g1_2 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (5 14)  (1731 78)  (1731 78)  routing T_33_4.span4_vert_b_15 <X> T_33_4.lc_trk_g1_7
 (7 14)  (1733 78)  (1733 78)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 78)  (1734 78)  routing T_33_4.span4_vert_b_15 <X> T_33_4.lc_trk_g1_7
 (17 14)  (1743 78)  (1743 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 60)  (6 60)  routing T_0_3.span4_horz_19 <X> T_0_3.span4_vert_t_15
 (12 12)  (5 60)  (5 60)  routing T_0_3.span4_horz_19 <X> T_0_3.span4_vert_t_15


LogicTile_3_3

 (5 10)  (131 58)  (131 58)  routing T_3_3.sp4_h_r_3 <X> T_3_3.sp4_h_l_43
 (4 11)  (130 59)  (130 59)  routing T_3_3.sp4_h_r_3 <X> T_3_3.sp4_h_l_43


LogicTile_4_3

 (4 2)  (184 50)  (184 50)  routing T_4_3.sp4_v_b_0 <X> T_4_3.sp4_v_t_37
 (19 15)  (199 63)  (199 63)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_3

 (9 5)  (297 53)  (297 53)  routing T_6_3.sp4_v_t_45 <X> T_6_3.sp4_v_b_4
 (10 5)  (298 53)  (298 53)  routing T_6_3.sp4_v_t_45 <X> T_6_3.sp4_v_b_4


LogicTile_14_3

 (3 2)  (711 50)  (711 50)  routing T_14_3.sp12_h_r_0 <X> T_14_3.sp12_h_l_23
 (3 3)  (711 51)  (711 51)  routing T_14_3.sp12_h_r_0 <X> T_14_3.sp12_h_l_23
 (3 6)  (711 54)  (711 54)  routing T_14_3.sp12_h_r_0 <X> T_14_3.sp12_v_t_23
 (3 7)  (711 55)  (711 55)  routing T_14_3.sp12_h_r_0 <X> T_14_3.sp12_v_t_23


LogicTile_16_3

 (3 4)  (819 52)  (819 52)  routing T_16_3.sp12_v_t_23 <X> T_16_3.sp12_h_r_0
 (9 7)  (825 55)  (825 55)  routing T_16_3.sp4_v_b_8 <X> T_16_3.sp4_v_t_41
 (10 7)  (826 55)  (826 55)  routing T_16_3.sp4_v_b_8 <X> T_16_3.sp4_v_t_41


LogicTile_17_3

 (3 0)  (877 48)  (877 48)  routing T_17_3.sp12_v_t_23 <X> T_17_3.sp12_v_b_0
 (8 1)  (882 49)  (882 49)  routing T_17_3.sp4_v_t_47 <X> T_17_3.sp4_v_b_1
 (10 1)  (884 49)  (884 49)  routing T_17_3.sp4_v_t_47 <X> T_17_3.sp4_v_b_1


LogicTile_26_3

 (3 2)  (1351 50)  (1351 50)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_h_l_23
 (3 3)  (1351 51)  (1351 51)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_h_l_23


LogicTile_28_3

 (3 5)  (1459 53)  (1459 53)  routing T_28_3.sp12_h_l_23 <X> T_28_3.sp12_h_r_0


LogicTile_29_3

 (9 9)  (1519 57)  (1519 57)  routing T_29_3.sp4_v_t_46 <X> T_29_3.sp4_v_b_7
 (10 9)  (1520 57)  (1520 57)  routing T_29_3.sp4_v_t_46 <X> T_29_3.sp4_v_b_7


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (14 1)  (1740 49)  (1740 49)  routing T_33_3.span4_vert_t_12 <X> T_33_3.span4_vert_b_0
 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 54)  (1729 54)  IO control bit: IORIGHT_IE_1

 (6 9)  (1732 57)  (1732 57)  routing T_33_3.span12_horz_8 <X> T_33_3.lc_trk_g1_0
 (7 9)  (1733 57)  (1733 57)  Enable bit of Mux _local_links/g1_mux_0 => span12_horz_8 lc_trk_g1_0
 (17 9)  (1743 57)  (1743 57)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (1731 58)  (1731 58)  routing T_33_3.span4_horz_43 <X> T_33_3.lc_trk_g1_3
 (6 10)  (1732 58)  (1732 58)  routing T_33_3.span4_horz_43 <X> T_33_3.lc_trk_g1_3
 (7 10)  (1733 58)  (1733 58)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_43 lc_trk_g1_3
 (8 10)  (1734 58)  (1734 58)  routing T_33_3.span4_horz_43 <X> T_33_3.lc_trk_g1_3
 (11 10)  (1737 58)  (1737 58)  routing T_33_3.lc_trk_g1_3 <X> T_33_3.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 58)  (1738 58)  routing T_33_3.lc_trk_g1_0 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (8 11)  (1734 59)  (1734 59)  routing T_33_3.span4_horz_43 <X> T_33_3.lc_trk_g1_3
 (10 11)  (1736 59)  (1736 59)  routing T_33_3.lc_trk_g1_3 <X> T_33_3.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 59)  (1737 59)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (11 13)  (1737 61)  (1737 61)  routing T_33_3.span4_vert_t_15 <X> T_33_3.span4_horz_43
 (13 13)  (1739 61)  (1739 61)  routing T_33_3.span4_horz_43 <X> T_33_3.span4_vert_b_3
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (17 14)  (1743 62)  (1743 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_3_2

 (4 14)  (130 46)  (130 46)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_44
 (6 14)  (132 46)  (132 46)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_44
 (5 15)  (131 47)  (131 47)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_44


LogicTile_4_2

 (3 6)  (183 38)  (183 38)  routing T_4_2.sp12_h_r_0 <X> T_4_2.sp12_v_t_23
 (3 7)  (183 39)  (183 39)  routing T_4_2.sp12_h_r_0 <X> T_4_2.sp12_v_t_23
 (19 15)  (199 47)  (199 47)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_14_2

 (3 2)  (711 34)  (711 34)  routing T_14_2.sp12_h_r_0 <X> T_14_2.sp12_h_l_23
 (3 3)  (711 35)  (711 35)  routing T_14_2.sp12_h_r_0 <X> T_14_2.sp12_h_l_23


LogicTile_16_2

 (3 2)  (819 34)  (819 34)  routing T_16_2.sp12_h_r_0 <X> T_16_2.sp12_h_l_23
 (3 3)  (819 35)  (819 35)  routing T_16_2.sp12_h_r_0 <X> T_16_2.sp12_h_l_23
 (3 6)  (819 38)  (819 38)  routing T_16_2.sp12_h_r_0 <X> T_16_2.sp12_v_t_23
 (3 7)  (819 39)  (819 39)  routing T_16_2.sp12_h_r_0 <X> T_16_2.sp12_v_t_23


LogicTile_17_2

 (3 4)  (877 36)  (877 36)  routing T_17_2.sp12_v_t_23 <X> T_17_2.sp12_h_r_0


LogicTile_26_2

 (3 2)  (1351 34)  (1351 34)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_h_l_23
 (3 3)  (1351 35)  (1351 35)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_h_l_23


LogicTile_28_2

 (3 2)  (1459 34)  (1459 34)  routing T_28_2.sp12_h_r_0 <X> T_28_2.sp12_h_l_23
 (3 3)  (1459 35)  (1459 35)  routing T_28_2.sp12_h_r_0 <X> T_28_2.sp12_h_l_23


LogicTile_29_2

 (3 5)  (1513 37)  (1513 37)  routing T_29_2.sp12_h_l_23 <X> T_29_2.sp12_h_r_0


LogicTile_30_2

 (5 0)  (1569 32)  (1569 32)  routing T_30_2.sp4_v_b_6 <X> T_30_2.sp4_h_r_0
 (4 1)  (1568 33)  (1568 33)  routing T_30_2.sp4_v_b_6 <X> T_30_2.sp4_h_r_0
 (6 1)  (1570 33)  (1570 33)  routing T_30_2.sp4_v_b_6 <X> T_30_2.sp4_h_r_0
 (3 6)  (1567 38)  (1567 38)  routing T_30_2.sp12_h_r_0 <X> T_30_2.sp12_v_t_23
 (3 7)  (1567 39)  (1567 39)  routing T_30_2.sp12_h_r_0 <X> T_30_2.sp12_v_t_23


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (4 1)  (1730 33)  (1730 33)  routing T_33_2.span4_horz_24 <X> T_33_2.lc_trk_g0_0
 (5 1)  (1731 33)  (1731 33)  routing T_33_2.span4_horz_24 <X> T_33_2.lc_trk_g0_0
 (6 1)  (1732 33)  (1732 33)  routing T_33_2.span4_horz_24 <X> T_33_2.lc_trk_g0_0
 (7 1)  (1733 33)  (1733 33)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_24 lc_trk_g0_0
 (17 2)  (1743 34)  (1743 34)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (10 4)  (1736 36)  (1736 36)  routing T_33_2.lc_trk_g0_7 <X> T_33_2.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 36)  (1738 36)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 36)  (1743 36)  IOB_0 IO Functioning bit
 (10 5)  (1736 37)  (1736 37)  routing T_33_2.lc_trk_g0_7 <X> T_33_2.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 37)  (1737 37)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 37)  (1738 37)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (3 6)  (1729 38)  (1729 38)  IO control bit: BIORIGHT_IE_1

 (5 6)  (1731 38)  (1731 38)  routing T_33_2.span4_vert_b_7 <X> T_33_2.lc_trk_g0_7
 (7 6)  (1733 38)  (1733 38)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 39)  (1734 39)  routing T_33_2.span4_vert_b_7 <X> T_33_2.lc_trk_g0_7
 (4 8)  (1730 40)  (1730 40)  routing T_33_2.span4_vert_b_8 <X> T_33_2.lc_trk_g1_0
 (3 9)  (1729 41)  (1729 41)  IO control bit: BIORIGHT_IE_0

 (5 9)  (1731 41)  (1731 41)  routing T_33_2.span4_vert_b_8 <X> T_33_2.lc_trk_g1_0
 (7 9)  (1733 41)  (1733 41)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (16 9)  (1742 41)  (1742 41)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 41)  (1743 41)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (12 10)  (1738 42)  (1738 42)  routing T_33_2.lc_trk_g1_0 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (11 11)  (1737 43)  (1737 43)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (5 14)  (1731 46)  (1731 46)  routing T_33_2.span12_horz_7 <X> T_33_2.lc_trk_g1_7
 (7 14)  (1733 46)  (1733 46)  Enable bit of Mux _local_links/g1_mux_7 => span12_horz_7 lc_trk_g1_7
 (8 14)  (1734 46)  (1734 46)  routing T_33_2.span12_horz_7 <X> T_33_2.lc_trk_g1_7
 (17 14)  (1743 46)  (1743 46)  IOB_1 IO Functioning bit
 (8 15)  (1734 47)  (1734 47)  routing T_33_2.span12_horz_7 <X> T_33_2.lc_trk_g1_7


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 28)  (6 28)  routing T_0_1.span4_horz_19 <X> T_0_1.span4_vert_t_15
 (12 12)  (5 28)  (5 28)  routing T_0_1.span4_horz_19 <X> T_0_1.span4_vert_t_15


LogicTile_3_1

 (5 10)  (131 26)  (131 26)  routing T_3_1.sp4_h_r_3 <X> T_3_1.sp4_h_l_43
 (4 11)  (130 27)  (130 27)  routing T_3_1.sp4_h_r_3 <X> T_3_1.sp4_h_l_43
 (11 14)  (137 30)  (137 30)  routing T_3_1.sp4_h_r_5 <X> T_3_1.sp4_v_t_46
 (13 14)  (139 30)  (139 30)  routing T_3_1.sp4_h_r_5 <X> T_3_1.sp4_v_t_46
 (12 15)  (138 31)  (138 31)  routing T_3_1.sp4_h_r_5 <X> T_3_1.sp4_v_t_46


LogicTile_4_1

 (2 0)  (182 16)  (182 16)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (19 15)  (199 31)  (199 31)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_12_1

 (3 2)  (603 18)  (603 18)  routing T_12_1.sp12_h_r_0 <X> T_12_1.sp12_h_l_23
 (3 3)  (603 19)  (603 19)  routing T_12_1.sp12_h_r_0 <X> T_12_1.sp12_h_l_23


LogicTile_14_1

 (3 2)  (711 18)  (711 18)  routing T_14_1.sp12_h_r_0 <X> T_14_1.sp12_h_l_23
 (3 3)  (711 19)  (711 19)  routing T_14_1.sp12_h_r_0 <X> T_14_1.sp12_h_l_23


LogicTile_15_1

 (5 13)  (767 29)  (767 29)  routing T_15_1.sp4_h_r_9 <X> T_15_1.sp4_v_b_9


LogicTile_16_1

 (3 4)  (819 20)  (819 20)  routing T_16_1.sp12_v_t_23 <X> T_16_1.sp12_h_r_0
 (2 8)  (818 24)  (818 24)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_20_1

 (3 2)  (1039 18)  (1039 18)  routing T_20_1.sp12_v_t_23 <X> T_20_1.sp12_h_l_23


LogicTile_24_1

 (3 2)  (1255 18)  (1255 18)  routing T_24_1.sp12_h_r_0 <X> T_24_1.sp12_h_l_23
 (3 3)  (1255 19)  (1255 19)  routing T_24_1.sp12_h_r_0 <X> T_24_1.sp12_h_l_23
 (3 6)  (1255 22)  (1255 22)  routing T_24_1.sp12_h_r_0 <X> T_24_1.sp12_v_t_23
 (3 7)  (1255 23)  (1255 23)  routing T_24_1.sp12_h_r_0 <X> T_24_1.sp12_v_t_23


LogicTile_26_1

 (3 2)  (1351 18)  (1351 18)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_h_l_23
 (3 3)  (1351 19)  (1351 19)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_h_l_23
 (2 12)  (1350 28)  (1350 28)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_29_1

 (19 6)  (1529 22)  (1529 22)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (12 15)  (1522 31)  (1522 31)  routing T_29_1.sp4_h_l_46 <X> T_29_1.sp4_v_t_46


LogicTile_30_1

 (3 6)  (1567 22)  (1567 22)  routing T_30_1.sp12_h_r_0 <X> T_30_1.sp12_v_t_23
 (3 7)  (1567 23)  (1567 23)  routing T_30_1.sp12_h_r_0 <X> T_30_1.sp12_v_t_23


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (5 2)  (1731 18)  (1731 18)  routing T_33_1.span4_vert_b_11 <X> T_33_1.lc_trk_g0_3
 (7 2)  (1733 18)  (1733 18)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 18)  (1734 18)  routing T_33_1.span4_vert_b_11 <X> T_33_1.lc_trk_g0_3
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (12 4)  (1738 20)  (1738 20)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 20)  (1739 20)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 20)  (1743 20)  IOB_0 IO Functioning bit
 (10 5)  (1736 21)  (1736 21)  routing T_33_1.lc_trk_g0_3 <X> T_33_1.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 21)  (1737 21)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 21)  (1743 21)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (3 6)  (1729 22)  (1729 22)  IO control bit: BIORIGHT_IE_1

 (4 8)  (1730 24)  (1730 24)  routing T_33_1.span4_vert_b_8 <X> T_33_1.lc_trk_g1_0
 (3 9)  (1729 25)  (1729 25)  IO control bit: BIORIGHT_IE_0

 (5 9)  (1731 25)  (1731 25)  routing T_33_1.span4_vert_b_8 <X> T_33_1.lc_trk_g1_0
 (7 9)  (1733 25)  (1733 25)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (16 9)  (1742 25)  (1742 25)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 25)  (1743 25)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (1731 26)  (1731 26)  routing T_33_1.span4_vert_b_11 <X> T_33_1.lc_trk_g1_3
 (7 10)  (1733 26)  (1733 26)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 26)  (1734 26)  routing T_33_1.span4_vert_b_11 <X> T_33_1.lc_trk_g1_3
 (11 10)  (1737 26)  (1737 26)  routing T_33_1.lc_trk_g1_3 <X> T_33_1.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 26)  (1738 26)  routing T_33_1.lc_trk_g1_0 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (10 11)  (1736 27)  (1736 27)  routing T_33_1.lc_trk_g1_3 <X> T_33_1.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 27)  (1737 27)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (5 14)  (1731 30)  (1731 30)  routing T_33_1.span4_vert_b_15 <X> T_33_1.lc_trk_g1_7
 (7 14)  (1733 30)  (1733 30)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 30)  (1734 30)  routing T_33_1.span4_vert_b_15 <X> T_33_1.lc_trk_g1_7
 (17 14)  (1743 30)  (1743 30)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (1 0)  (871 271)  (871 271)  routing T_0_0.padin_7 <X> T_0_0.glb_netwk_7
 (0 3)  (870 272)  (870 272)  routing T_0_0.padin_2 <X> T_0_0.glb_netwk_2


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (1 0)  (205 15)  (205 15)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_24
 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (3 6)  (207 8)  (207 8)  IO control bit: IODOWN_IE_1

 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0

 (17 9)  (185 6)  (185 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit


IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0

 (12 10)  (322 4)  (322 4)  routing T_6_0.lc_trk_g1_4 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (323 4)  (323 4)  routing T_6_0.lc_trk_g1_4 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (13 11)  (323 5)  (323 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (304 2)  (304 2)  routing T_6_0.span4_vert_28 <X> T_6_0.lc_trk_g1_4
 (5 13)  (305 2)  (305 2)  routing T_6_0.span4_vert_28 <X> T_6_0.lc_trk_g1_4
 (6 13)  (306 2)  (306 2)  routing T_6_0.span4_vert_28 <X> T_6_0.lc_trk_g1_4
 (7 13)  (307 2)  (307 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_28 lc_trk_g1_4
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (16 14)  (292 0)  (292 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0

 (12 10)  (376 4)  (376 4)  routing T_7_0.lc_trk_g1_6 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (377 4)  (377 4)  routing T_7_0.lc_trk_g1_6 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (346 4)  (346 4)  IOB_1 IO Functioning bit
 (12 11)  (376 5)  (376 5)  routing T_7_0.lc_trk_g1_6 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (377 5)  (377 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit
 (16 14)  (346 0)  (346 0)  IOB_1 IO Functioning bit
 (6 15)  (360 1)  (360 1)  routing T_7_0.span12_vert_14 <X> T_7_0.lc_trk_g1_6
 (7 15)  (361 1)  (361 1)  Enable bit of Mux _local_links/g1_mux_6 => span12_vert_14 lc_trk_g1_6


IO_Tile_8_0

 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (17 2)  (401 12)  (401 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (3 9)  (423 6)  (423 6)  IO control bit: BIODOWN_IE_0



IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0



IO_Tile_12_0

 (6 4)  (618 11)  (618 11)  routing T_12_0.span12_vert_13 <X> T_12_0.lc_trk_g0_5
 (7 4)  (619 11)  (619 11)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_13 lc_trk_g0_5
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (13 10)  (635 4)  (635 4)  routing T_12_0.lc_trk_g0_5 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0



IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (6 0)  (780 15)  (780 15)  routing T_15_0.span4_vert_9 <X> T_15_0.lc_trk_g0_1
 (7 0)  (781 15)  (781 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (782 15)  (782 15)  routing T_15_0.span4_vert_9 <X> T_15_0.lc_trk_g0_1
 (8 1)  (782 14)  (782 14)  routing T_15_0.span4_vert_9 <X> T_15_0.lc_trk_g0_1
 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (3 6)  (789 8)  (789 8)  IO control bit: IODOWN_IE_1

 (6 7)  (780 9)  (780 9)  routing T_15_0.span12_vert_14 <X> T_15_0.lc_trk_g0_6
 (7 7)  (781 9)  (781 9)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_14 lc_trk_g0_6
 (17 9)  (767 6)  (767 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (10 10)  (794 4)  (794 4)  routing T_15_0.lc_trk_g0_6 <X> T_15_0.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (10 11)  (794 5)  (794 5)  routing T_15_0.lc_trk_g0_6 <X> T_15_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (795 5)  (795 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (17 14)  (767 0)  (767 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (2 1)  (842 14)  (842 14)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_32
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (17 5)  (821 10)  (821 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (3 9)  (843 6)  (843 6)  IO control bit: GIODOWN1_IE_0

 (12 10)  (850 4)  (850 4)  routing T_16_0.lc_trk_g1_4 <X> T_16_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (851 4)  (851 4)  routing T_16_0.lc_trk_g1_4 <X> T_16_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (13 11)  (851 5)  (851 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (832 3)  (832 3)  routing T_16_0.span4_horz_r_12 <X> T_16_0.lc_trk_g1_4
 (5 13)  (833 2)  (833 2)  routing T_16_0.span4_horz_r_12 <X> T_16_0.lc_trk_g1_4
 (7 13)  (835 2)  (835 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (12 0)  (908 15)  (908 15)  routing T_17_0.span4_vert_25 <X> T_17_0.span4_horz_l_12
 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (13 1)  (909 14)  (909 14)  routing T_17_0.span4_vert_25 <X> T_17_0.span4_horz_r_0
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (4 4)  (890 11)  (890 11)  routing T_17_0.span12_vert_4 <X> T_17_0.lc_trk_g0_4
 (13 4)  (909 11)  (909 11)  routing T_17_0.lc_trk_g0_4 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (4 5)  (890 10)  (890 10)  routing T_17_0.span12_vert_4 <X> T_17_0.lc_trk_g0_4
 (5 5)  (891 10)  (891 10)  routing T_17_0.span12_vert_4 <X> T_17_0.lc_trk_g0_4
 (7 5)  (893 10)  (893 10)  Enable bit of Mux _local_links/g0_mux_4 => span12_vert_4 lc_trk_g0_4
 (13 5)  (909 10)  (909 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0



IO_Tile_18_0

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0



IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (14 1)  (1126 14)  (1126 14)  routing T_21_0.span4_horz_l_12 <X> T_21_0.span4_horz_r_0
 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0



IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (4 4)  (1268 11)  (1268 11)  routing T_24_0.span4_horz_r_12 <X> T_24_0.lc_trk_g0_4
 (13 4)  (1287 11)  (1287 11)  routing T_24_0.lc_trk_g0_4 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (5 5)  (1269 10)  (1269 10)  routing T_24_0.span4_horz_r_12 <X> T_24_0.lc_trk_g0_4
 (7 5)  (1271 10)  (1271 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0



IO_Tile_25_0

 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0



IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0



IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0



IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (5 6)  (1527 8)  (1527 8)  routing T_29_0.span4_vert_31 <X> T_29_0.lc_trk_g0_7
 (6 6)  (1528 8)  (1528 8)  routing T_29_0.span4_vert_31 <X> T_29_0.lc_trk_g0_7
 (7 6)  (1529 8)  (1529 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_31 lc_trk_g0_7
 (8 7)  (1530 9)  (1530 9)  routing T_29_0.span4_vert_31 <X> T_29_0.lc_trk_g0_7
 (13 10)  (1545 4)  (1545 4)  routing T_29_0.lc_trk_g0_7 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 4)  (1514 4)  IOB_1 IO Functioning bit
 (12 11)  (1544 5)  (1544 5)  routing T_29_0.lc_trk_g0_7 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 5)  (1545 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1545 2)  (1545 2)  routing T_29_0.span4_vert_19 <X> T_29_0.span4_horz_r_3
 (14 13)  (1546 2)  (1546 2)  routing T_29_0.span4_vert_19 <X> T_29_0.span4_horz_r_3
 (17 13)  (1515 2)  (1515 2)  IOB_1 IO Functioning bit
 (16 14)  (1514 0)  (1514 0)  IOB_1 IO Functioning bit


IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0

 (13 12)  (1599 3)  (1599 3)  routing T_30_0.span4_horz_r_3 <X> T_30_0.span4_vert_19
 (14 12)  (1600 3)  (1600 3)  routing T_30_0.span4_horz_r_3 <X> T_30_0.span4_vert_19


IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


