

================================================================
== Vivado HLS Report for 'adder'
================================================================
* Date:           Fri Apr  8 10:44:04 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        adder
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      4.44|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     32|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     150|    232|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     150|    264|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+----------------------+---------+-------+-----+-----+
    |        Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------+----------------------+---------+-------+-----+-----+
    |adder_AXI_CTRL_s_axi_U  |adder_AXI_CTRL_s_axi  |        0|      0|  150|  232|
    +------------------------+----------------------+---------+-------+-----+-----+
    |Total                   |                      |        0|      0|  150|  232|
    +------------------------+----------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |c             |     +    |      0|  0|  32|          32|          32|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|  32|          32|          32|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXI_CTRL_AWVALID  |  in |    1|    s_axi   |   AXI_CTRL   |    pointer   |
|s_axi_AXI_CTRL_AWREADY  | out |    1|    s_axi   |   AXI_CTRL   |    pointer   |
|s_axi_AXI_CTRL_AWADDR   |  in |    6|    s_axi   |   AXI_CTRL   |    pointer   |
|s_axi_AXI_CTRL_WVALID   |  in |    1|    s_axi   |   AXI_CTRL   |    pointer   |
|s_axi_AXI_CTRL_WREADY   | out |    1|    s_axi   |   AXI_CTRL   |    pointer   |
|s_axi_AXI_CTRL_WDATA    |  in |   32|    s_axi   |   AXI_CTRL   |    pointer   |
|s_axi_AXI_CTRL_WSTRB    |  in |    4|    s_axi   |   AXI_CTRL   |    pointer   |
|s_axi_AXI_CTRL_ARVALID  |  in |    1|    s_axi   |   AXI_CTRL   |    pointer   |
|s_axi_AXI_CTRL_ARREADY  | out |    1|    s_axi   |   AXI_CTRL   |    pointer   |
|s_axi_AXI_CTRL_ARADDR   |  in |    6|    s_axi   |   AXI_CTRL   |    pointer   |
|s_axi_AXI_CTRL_RVALID   | out |    1|    s_axi   |   AXI_CTRL   |    pointer   |
|s_axi_AXI_CTRL_RREADY   |  in |    1|    s_axi   |   AXI_CTRL   |    pointer   |
|s_axi_AXI_CTRL_RDATA    | out |   32|    s_axi   |   AXI_CTRL   |    pointer   |
|s_axi_AXI_CTRL_RRESP    | out |    2|    s_axi   |   AXI_CTRL   |    pointer   |
|s_axi_AXI_CTRL_BVALID   | out |    1|    s_axi   |   AXI_CTRL   |    pointer   |
|s_axi_AXI_CTRL_BREADY   |  in |    1|    s_axi   |   AXI_CTRL   |    pointer   |
|s_axi_AXI_CTRL_BRESP    | out |    2|    s_axi   |   AXI_CTRL   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs |     adder    | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |     adder    | return value |
|interrupt               | out |    1| ap_ctrl_hs |     adder    | return value |
+------------------------+-----+-----+------------+--------------+--------------+

