
5. Printing statistics.

=== mod3 ===

   Number of wires:                  8
   Number of wire bits:             22
   Number of public wires:           8
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7

=== mod3_adder ===

   Number of wires:                 11
   Number of wire bits:             14
   Number of public wires:           3
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $eq                            24
     $pmux                           2
     $reduce_or                      6

=== type_conv ===

   Number of wires:                  8
   Number of wire bits:              9
   Number of public wires:           3
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $eq                             6
     $logic_not                      2
     $pmux                           2
     $reduce_or                      2

=== design hierarchy ===

   mod3                              1
     mod3_adder                      0
     type_conv                       0

   Number of wires:                  8
   Number of wire bits:             22
   Number of public wires:           8
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7

