
---------- Begin Simulation Statistics ----------
host_inst_rate                                 181175                       # Simulator instruction rate (inst/s)
host_mem_usage                                 404836                       # Number of bytes of host memory used
host_seconds                                   110.39                       # Real time elapsed on the host
host_tick_rate                              417190658                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.046054                       # Number of seconds simulated
sim_ticks                                 46053942500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7233518                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 35486.331482                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 30184.087193                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6197451                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    36766217000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.143231                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1036067                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            442255                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  17923643000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082092                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593811                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 82236.161776                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 74006.086693                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                837746                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   33479410529                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.327035                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              407113                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           158709                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  18383407959                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 56453.565742                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.675092                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           81196                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4583803724                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8478377                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 48674.196932                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 43109.005372                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7035197                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     70245627529                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.170219                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1443180                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             600964                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  36307050959                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099337                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842215                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997389                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.326759                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8478377                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 48674.196932                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 43109.005372                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7035197                       # number of overall hits
system.cpu.dcache.overall_miss_latency    70245627529                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.170219                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1443180                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            600964                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  36307050959                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099337                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842215                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592799                       # number of replacements
system.cpu.dcache.sampled_refs                 593823                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.326759                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7526761                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501294833000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13114319                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 42289.940828                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 38166.931638                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13113643                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       28588000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  676                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                45                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     24007000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             629                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        54250                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20782.318542                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       325500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13114319                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 42289.940828                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 38166.931638                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13113643                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        28588000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   676                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 45                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     24007000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              629                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.711454                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            364.264298                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13114319                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 42289.940828                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 38166.931638                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13113643                       # number of overall hits
system.cpu.icache.overall_miss_latency       28588000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  676                       # number of overall misses
system.cpu.icache.overall_mshr_hits                45                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     24007000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             629                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    119                       # number of replacements
system.cpu.icache.sampled_refs                    631                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                364.264298                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13113643                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           544271240000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 55881.899532                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     27028621874                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                483674                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency           100750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        85500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                            5                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency               604500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.545455                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                          6                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          513000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.545455                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                     6                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594443                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       78026.388847                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  73772.845244                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         429468                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            12872403500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.277529                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       164975                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     41675                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        9095970500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.207416                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  123297                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    72954.169345                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 57444.990354                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         18121304986                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    14268933489                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.116820                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594454                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        78027.215255                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   73773.415894                       # average overall mshr miss latency
system.l2.demand_hits                          429473                       # number of demand (read+write) hits
system.l2.demand_miss_latency             12873008000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.277534                       # miss rate for demand accesses
system.l2.demand_misses                        164981                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      41675                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         9096483500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.207422                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   123303                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.373299                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.308367                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   6116.134694                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5052.280278                       # Average occupied blocks per context
system.l2.overall_accesses                     594454                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       78027.215255                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  59516.432046                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         429473                       # number of overall hits
system.l2.overall_miss_latency            12873008000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.277534                       # miss rate for overall accesses
system.l2.overall_misses                       164981                       # number of overall misses
system.l2.overall_mshr_hits                     41675                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       36125105374                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.021066                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  606977                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.887548                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        429284                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       495497                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      1192438                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           589757                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit       107184                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         590584                       # number of replacements
system.l2.sampled_refs                         606968                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11168.414972                       # Cycle average of tags in use
system.l2.total_refs                           677874                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   545255950000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 73070619                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         109150                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       151972                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        13640                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       195750                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         209119                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS             20                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       680380                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     16099640                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.623604                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.872893                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     13994684     86.93%     86.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       277037      1.72%     88.65% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       289222      1.80%     90.44% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       293514      1.82%     92.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       224417      1.39%     93.66% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       149916      0.93%     94.59% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       119805      0.74%     95.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        70665      0.44%     95.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       680380      4.23%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     16099640                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039796                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597948                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152951                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        13637                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039796                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8974940                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.903726                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.903726                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      5770191                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        13347                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     30988941                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      6133853                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4138117                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1425649                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        57478                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        7255679                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            7224879                       # DTB hits
system.switch_cpus_1.dtb.data_misses            30800                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        6571473                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            6540697                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            30776                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        684206                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            684182                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              24                       # DTB write misses
system.switch_cpus_1.fetch.Branches            209119                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3094188                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7330648                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       331690                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             31297791                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        828012                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.010985                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3094188                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       109170                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.644028                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     17525289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.785864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.250875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13288850     75.83%     75.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          46647      0.27%     76.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          92724      0.53%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          99483      0.57%     77.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         113093      0.65%     77.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          75551      0.43%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         168431      0.96%     79.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         197546      1.13%     80.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3442964     19.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     17525289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               1511976                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         160938                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               42390                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.771713                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            7368647                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           684206                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6745618                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11715050                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.851780                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5745783                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.615375                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11749084                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        17388                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2829140                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7718786                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2789319                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       836584                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     19086330                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6684441                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      2028573                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14691312                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        40678                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         2466                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1425649                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        80931                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2940862                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1986                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3374                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      4120814                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       281580                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3374                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8457                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect         8931                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.525286                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.525286                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       873392      5.22%      5.22% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8177      0.05%      5.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4745207     28.38%     33.65% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     33.65% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     33.65% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3331184     19.92%     53.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     53.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     53.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      7058128     42.21%     95.79% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       703799      4.21%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     16719887                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       224178                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.013408                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           24      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          160      0.07%      0.08% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        69541     31.02%     31.10% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     31.10% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     31.10% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       152216     67.90%     99.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         2237      1.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     17525289                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.954043                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.648417                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     11291917     64.43%     64.43% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1866883     10.65%     75.08% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1692425      9.66%     84.74% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1133946      6.47%     91.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       616774      3.52%     94.73% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       322146      1.84%     96.57% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       324109      1.85%     98.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       172876      0.99%     99.41% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8       104213      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     17525289                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.878271                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         19043940                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        16719887                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      9041595                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       984007                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7321712                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3094214                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3094188                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              26                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       401584                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       102976                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7718786                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       836584                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               19037265                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      4722378                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193394                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        72126                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6672860                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1006582                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        19280                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     43201317                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27705178                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     26154609                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3630044                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1425649                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1074357                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     16961135                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      2890659                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 27063                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
