{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528922169369 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528922169370 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 13 17:36:09 2018 " "Processing started: Wed Jun 13 17:36:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528922169370 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922169370 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ControleBluetooth_FPGA -c ControleBluetooth_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ControleBluetooth_FPGA -c ControleBluetooth_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922169370 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528922169613 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528922169613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elder/ControleBluetooth_FPGA/vhdl/protocolo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elder/ControleBluetooth_FPGA/vhdl/protocolo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 protocolo-rtl " "Found design unit 1: protocolo-rtl" {  } { { "../vhdl/protocolo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/protocolo.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922177968 ""} { "Info" "ISGN_ENTITY_NAME" "1 protocolo " "Found entity 1: protocolo" {  } { { "../vhdl/protocolo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/protocolo.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922177968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922177968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elder/ControleBluetooth_FPGA/vhdl/moving_average.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elder/ControleBluetooth_FPGA/vhdl/moving_average.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moving_average-rtl " "Found design unit 1: moving_average-rtl" {  } { { "../vhdl/moving_average.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/moving_average.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922177969 ""} { "Info" "ISGN_ENTITY_NAME" "1 moving_average " "Found entity 1: moving_average" {  } { { "../vhdl/moving_average.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/moving_average.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922177969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922177969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elder/ControleBluetooth_FPGA/vhdl/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elder/ControleBluetooth_FPGA/vhdl/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-FULL " "Found design unit 1: UART_TX-FULL" {  } { { "../vhdl/uart_tx.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/uart_tx.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922177969 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../vhdl/uart_tx.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/uart_tx.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922177969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922177969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elder/ControleBluetooth_FPGA/vhdl/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elder/ControleBluetooth_FPGA/vhdl/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-FULL " "Found design unit 1: UART_RX-FULL" {  } { { "../vhdl/uart_rx.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/uart_rx.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922177970 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../vhdl/uart_rx.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/uart_rx.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922177970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922177970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elder/ControleBluetooth_FPGA/vhdl/uart_parity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elder/ControleBluetooth_FPGA/vhdl/uart_parity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_PARITY-FULL " "Found design unit 1: UART_PARITY-FULL" {  } { { "../vhdl/uart_parity.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/uart_parity.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922177970 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_PARITY " "Found entity 1: UART_PARITY" {  } { { "../vhdl/uart_parity.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/uart_parity.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922177970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922177970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elder/ControleBluetooth_FPGA/vhdl/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elder/ControleBluetooth_FPGA/vhdl/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-FULL " "Found design unit 1: UART-FULL" {  } { { "../vhdl/uart.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/uart.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922177971 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "../vhdl/uart.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/uart.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922177971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922177971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elder/ControleBluetooth_FPGA/vhdl/timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elder/ControleBluetooth_FPGA/vhdl/timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIMER-FULL " "Found design unit 1: TIMER-FULL" {  } { { "../vhdl/timer.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/timer.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922177971 ""} { "Info" "ISGN_ENTITY_NAME" "1 TIMER " "Found entity 1: TIMER" {  } { { "../vhdl/timer.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/timer.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922177971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922177971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 masterCTRL-rtl " "Found design unit 1: masterCTRL-rtl" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922177972 ""} { "Info" "ISGN_ENTITY_NAME" "1 masterCTRL " "Found entity 1: masterCTRL" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922177972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922177972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topo-full " "Found design unit 1: topo-full" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922177973 ""} { "Info" "ISGN_ENTITY_NAME" "1 topo " "Found entity 1: topo" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922177973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922177973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elder/ControleBluetooth_FPGA/vhdl/ADC128S022.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elder/ControleBluetooth_FPGA/vhdl/ADC128S022.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_serial_control-rtl " "Found design unit 1: adc_serial_control-rtl" {  } { { "../vhdl/ADC128S022.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/ADC128S022.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922177973 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_serial_control " "Found entity 1: adc_serial_control" {  } { { "../vhdl/ADC128S022.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/ADC128S022.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922177973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922177973 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topo " "Elaborating entity \"topo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528922178108 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FRAME_ERROR topo.vhd(70) " "Verilog HDL or VHDL warning at topo.vhd(70): object \"FRAME_ERROR\" assigned a value but never read" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528922178114 "|topo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_dataout_ch0_s topo.vhd(78) " "Verilog HDL or VHDL warning at topo.vhd(78): object \"adc_dataout_ch0_s\" assigned a value but never read" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528922178114 "|topo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_dataout_ch1_s topo.vhd(79) " "Verilog HDL or VHDL warning at topo.vhd(79): object \"adc_dataout_ch1_s\" assigned a value but never read" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528922178114 "|topo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_dataout_ch2_s topo.vhd(80) " "Verilog HDL or VHDL warning at topo.vhd(80): object \"adc_dataout_ch2_s\" assigned a value but never read" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528922178114 "|topo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Busy_s topo.vhd(84) " "Verilog HDL or VHDL warning at topo.vhd(84): object \"Busy_s\" assigned a value but never read" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528922178115 "|topo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "showFPGA_Status topo.vhd(109) " "Verilog HDL or VHDL warning at topo.vhd(109): object \"showFPGA_Status\" assigned a value but never read" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528922178115 "|topo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_uart topo.vhd(135) " "Verilog HDL or VHDL warning at topo.vhd(135): object \"tx_uart\" assigned a value but never read" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528922178116 "|topo"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rx_uart topo.vhd(136) " "VHDL Signal Declaration warning at topo.vhd(136): used explicit default value for signal \"rx_uart\" because signal was never assigned a value" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 136 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1528922178116 "|topo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_busy topo.vhd(137) " "Verilog HDL or VHDL warning at topo.vhd(137): object \"uart_busy\" assigned a value but never read" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528922178116 "|topo"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LED_OUT\[1..0\] topo.vhd(35) " "Using initial value X (don't care) for net \"LED_OUT\[1..0\]\" at topo.vhd(35)" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 35 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178135 "|topo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX:uart_tx_i " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TX:uart_tx_i\"" {  } { { "../vhdl/topo.vhd" "uart_tx_i" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528922178212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:uart_rx_i " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:uart_rx_i\"" {  } { { "../vhdl/topo.vhd" "uart_rx_i" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528922178232 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_parity_check_en uart_rx.vhd(41) " "Verilog HDL or VHDL warning at uart_rx.vhd(41): object \"rx_parity_check_en\" assigned a value but never read" {  } { { "../vhdl/uart_rx.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/uart_rx.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528922178232 "|topo|UART_RX:uart_rx_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:uart " "Elaborating entity \"UART\" for hierarchy \"UART:uart\"" {  } { { "../vhdl/topo.vhd" "uart" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528922178236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "protocolo protocolo:protocolo_rx " "Elaborating entity \"protocolo\" for hierarchy \"protocolo:protocolo_rx\"" {  } { { "../vhdl/topo.vhd" "protocolo_rx" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528922178241 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fpga_busy_out protocolo.vhd(19) " "VHDL Signal Declaration warning at protocolo.vhd(19): used implicit default value for signal \"fpga_busy_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/protocolo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/protocolo.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528922178241 "|topo|protocolo:protocolo_rx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_data_in protocolo.vhd(75) " "Verilog HDL or VHDL warning at protocolo.vhd(75): object \"reg_data_in\" assigned a value but never read" {  } { { "../vhdl/protocolo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/protocolo.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528922178241 "|topo|protocolo:protocolo_rx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_en_in protocolo.vhd(78) " "Verilog HDL or VHDL warning at protocolo.vhd(78): object \"rdata_en_in\" assigned a value but never read" {  } { { "../vhdl/protocolo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/protocolo.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528922178241 "|topo|protocolo:protocolo_rx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rSTART protocolo.vhd(84) " "Verilog HDL or VHDL warning at protocolo.vhd(84): object \"rSTART\" assigned a value but never read" {  } { { "../vhdl/protocolo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/protocolo.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528922178241 "|topo|protocolo:protocolo_rx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rSTOP protocolo.vhd(85) " "Verilog HDL or VHDL warning at protocolo.vhd(85): object \"rSTOP\" assigned a value but never read" {  } { { "../vhdl/protocolo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/protocolo.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528922178241 "|topo|protocolo:protocolo_rx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_data_s protocolo.vhd(107) " "Verilog HDL or VHDL warning at protocolo.vhd(107): object \"tx_data_s\" assigned a value but never read" {  } { { "../vhdl/protocolo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/protocolo.vhd" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528922178242 "|topo|protocolo:protocolo_rx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_data_enable_s protocolo.vhd(108) " "Verilog HDL or VHDL warning at protocolo.vhd(108): object \"tx_data_enable_s\" assigned a value but never read" {  } { { "../vhdl/protocolo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/protocolo.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528922178242 "|topo|protocolo:protocolo_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "masterCTRL masterCTRL:controlador " "Elaborating entity \"masterCTRL\" for hierarchy \"masterCTRL:controlador\"" {  } { { "../vhdl/topo.vhd" "controlador" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528922178275 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_chip_select masterCTRL.vhd(73) " "Verilog HDL or VHDL warning at masterCTRL.vhd(73): object \"r_chip_select\" assigned a value but never read" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528922178275 "|topo|masterCTRL:controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "busy masterCTRL.vhd(234) " "VHDL Process Statement warning at masterCTRL.vhd(234): inferring latch(es) for signal or variable \"busy\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 234 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1528922178277 "|topo|masterCTRL:controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RW_REGISTER_BANK masterCTRL.vhd(374) " "VHDL Process Statement warning at masterCTRL.vhd(374): inferring latch(es) for signal or variable \"RW_REGISTER_BANK\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1528922178278 "|topo|masterCTRL:controlador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_read_data masterCTRL.vhd(409) " "VHDL Process Statement warning at masterCTRL.vhd(409): signal \"r_read_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528922178279 "|topo|masterCTRL:controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_bus_out masterCTRL.vhd(398) " "VHDL Process Statement warning at masterCTRL.vhd(398): inferring latch(es) for signal or variable \"data_bus_out\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 398 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1528922178279 "|topo|masterCTRL:controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_data_out masterCTRL.vhd(398) " "VHDL Process Statement warning at masterCTRL.vhd(398): inferring latch(es) for signal or variable \"enable_data_out\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 398 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1528922178279 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_data_out masterCTRL.vhd(398) " "Inferred latch for \"enable_data_out\" at masterCTRL.vhd(398)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178287 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[0\] masterCTRL.vhd(398) " "Inferred latch for \"data_bus_out\[0\]\" at masterCTRL.vhd(398)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178287 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[1\] masterCTRL.vhd(398) " "Inferred latch for \"data_bus_out\[1\]\" at masterCTRL.vhd(398)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178287 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[2\] masterCTRL.vhd(398) " "Inferred latch for \"data_bus_out\[2\]\" at masterCTRL.vhd(398)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178287 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[3\] masterCTRL.vhd(398) " "Inferred latch for \"data_bus_out\[3\]\" at masterCTRL.vhd(398)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178287 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[4\] masterCTRL.vhd(398) " "Inferred latch for \"data_bus_out\[4\]\" at masterCTRL.vhd(398)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178288 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[5\] masterCTRL.vhd(398) " "Inferred latch for \"data_bus_out\[5\]\" at masterCTRL.vhd(398)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178288 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[6\] masterCTRL.vhd(398) " "Inferred latch for \"data_bus_out\[6\]\" at masterCTRL.vhd(398)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178288 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[7\] masterCTRL.vhd(398) " "Inferred latch for \"data_bus_out\[7\]\" at masterCTRL.vhd(398)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178288 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[8\] masterCTRL.vhd(398) " "Inferred latch for \"data_bus_out\[8\]\" at masterCTRL.vhd(398)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178288 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[9\] masterCTRL.vhd(398) " "Inferred latch for \"data_bus_out\[9\]\" at masterCTRL.vhd(398)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178288 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[10\] masterCTRL.vhd(398) " "Inferred latch for \"data_bus_out\[10\]\" at masterCTRL.vhd(398)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178288 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[11\] masterCTRL.vhd(398) " "Inferred latch for \"data_bus_out\[11\]\" at masterCTRL.vhd(398)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178288 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[12\] masterCTRL.vhd(398) " "Inferred latch for \"data_bus_out\[12\]\" at masterCTRL.vhd(398)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178288 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[13\] masterCTRL.vhd(398) " "Inferred latch for \"data_bus_out\[13\]\" at masterCTRL.vhd(398)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178288 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[14\] masterCTRL.vhd(398) " "Inferred latch for \"data_bus_out\[14\]\" at masterCTRL.vhd(398)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178288 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[15\] masterCTRL.vhd(398) " "Inferred latch for \"data_bus_out\[15\]\" at masterCTRL.vhd(398)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178288 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[9\]\[0\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[9\]\[0\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178288 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[9\]\[1\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[9\]\[1\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178288 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[9\]\[2\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[9\]\[2\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178288 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[9\]\[3\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[9\]\[3\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178288 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[9\]\[4\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[9\]\[4\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178288 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[9\]\[5\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[9\]\[5\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178289 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[9\]\[6\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[9\]\[6\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178289 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[9\]\[7\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[9\]\[7\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178289 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[9\]\[8\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[9\]\[8\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178289 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[9\]\[9\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[9\]\[9\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178289 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[9\]\[10\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[9\]\[10\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178289 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[9\]\[11\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[9\]\[11\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178289 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[9\]\[12\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[9\]\[12\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178289 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[9\]\[13\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[9\]\[13\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178289 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[9\]\[14\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[9\]\[14\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178289 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[9\]\[15\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[9\]\[15\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178289 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[8\]\[0\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[8\]\[0\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178289 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[8\]\[1\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[8\]\[1\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178289 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[8\]\[2\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[8\]\[2\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178289 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[8\]\[3\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[8\]\[3\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178289 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[8\]\[4\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[8\]\[4\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178289 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[8\]\[5\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[8\]\[5\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178289 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[8\]\[6\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[8\]\[6\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178289 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[8\]\[7\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[8\]\[7\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178289 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[8\]\[8\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[8\]\[8\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178289 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[8\]\[9\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[8\]\[9\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178289 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[8\]\[10\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[8\]\[10\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178289 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[8\]\[11\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[8\]\[11\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178289 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[8\]\[12\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[8\]\[12\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178289 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[8\]\[13\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[8\]\[13\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178289 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[8\]\[14\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[8\]\[14\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178290 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[8\]\[15\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[8\]\[15\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178290 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[7\]\[0\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[7\]\[0\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178290 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[7\]\[1\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[7\]\[1\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178290 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[7\]\[2\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[7\]\[2\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178290 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[7\]\[3\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[7\]\[3\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178290 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[7\]\[4\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[7\]\[4\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178290 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[7\]\[5\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[7\]\[5\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178290 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[7\]\[6\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[7\]\[6\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178290 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[7\]\[7\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[7\]\[7\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178290 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[7\]\[8\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[7\]\[8\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178290 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[7\]\[9\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[7\]\[9\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178290 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[7\]\[10\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[7\]\[10\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178290 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[7\]\[11\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[7\]\[11\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178290 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[7\]\[12\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[7\]\[12\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178290 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[7\]\[13\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[7\]\[13\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178290 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[7\]\[14\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[7\]\[14\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178290 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[7\]\[15\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[7\]\[15\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178290 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[3\]\[0\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[3\]\[0\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178290 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[3\]\[1\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[3\]\[1\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178290 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[3\]\[2\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[3\]\[2\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178290 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[3\]\[3\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[3\]\[3\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178290 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[3\]\[4\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[3\]\[4\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178290 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[3\]\[5\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[3\]\[5\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178290 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[3\]\[6\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[3\]\[6\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178291 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[3\]\[7\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[3\]\[7\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178291 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[3\]\[8\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[3\]\[8\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178291 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[3\]\[9\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[3\]\[9\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178291 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[3\]\[10\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[3\]\[10\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178291 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[3\]\[11\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[3\]\[11\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178291 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[3\]\[12\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[3\]\[12\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178291 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[3\]\[13\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[3\]\[13\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178291 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[3\]\[14\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[3\]\[14\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178291 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[3\]\[15\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[3\]\[15\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178291 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[2\]\[0\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[2\]\[0\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178291 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[2\]\[1\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[2\]\[1\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178291 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[2\]\[2\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[2\]\[2\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178291 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[2\]\[3\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[2\]\[3\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178291 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[2\]\[4\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[2\]\[4\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178291 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[2\]\[5\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[2\]\[5\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178291 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[2\]\[6\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[2\]\[6\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178291 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[2\]\[7\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[2\]\[7\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178291 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[2\]\[8\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[2\]\[8\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178291 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[2\]\[9\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[2\]\[9\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178291 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[2\]\[10\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[2\]\[10\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178291 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[2\]\[11\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[2\]\[11\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178291 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[2\]\[12\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[2\]\[12\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178291 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[2\]\[13\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[2\]\[13\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178291 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[2\]\[14\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[2\]\[14\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178291 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[2\]\[15\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[2\]\[15\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178292 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[1\]\[0\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[1\]\[0\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178292 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[1\]\[1\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[1\]\[1\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178292 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[1\]\[2\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[1\]\[2\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178292 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[1\]\[3\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[1\]\[3\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178292 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[1\]\[4\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[1\]\[4\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178292 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[1\]\[5\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[1\]\[5\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178292 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[1\]\[6\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[1\]\[6\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178292 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[1\]\[7\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[1\]\[7\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178292 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[1\]\[8\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[1\]\[8\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178292 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[1\]\[9\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[1\]\[9\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178292 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[1\]\[10\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[1\]\[10\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178292 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[1\]\[11\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[1\]\[11\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178292 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[1\]\[12\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[1\]\[12\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178292 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[1\]\[13\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[1\]\[13\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178292 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[1\]\[14\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[1\]\[14\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178292 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW_REGISTER_BANK\[1\]\[15\] masterCTRL.vhd(374) " "Inferred latch for \"RW_REGISTER_BANK\[1\]\[15\]\" at masterCTRL.vhd(374)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178292 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy masterCTRL.vhd(234) " "Inferred latch for \"busy\" at masterCTRL.vhd(234)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922178295 "|topo|masterCTRL:controlador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_serial_control adc_serial_control:adc128s022 " "Elaborating entity \"adc_serial_control\" for hierarchy \"adc_serial_control:adc128s022\"" {  } { { "../vhdl/topo.vhd" "adc128s022" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528922178316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moving_average moving_average:channel_0 " "Elaborating entity \"moving_average\" for hierarchy \"moving_average:channel_0\"" {  } { { "../vhdl/topo.vhd" "channel_0" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528922178323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIMER TIMER:tic_1segundo " "Elaborating entity \"TIMER\" for hierarchy \"TIMER:tic_1segundo\"" {  } { { "../vhdl/topo.vhd" "tic_1segundo" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528922178336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g924.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g924.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g924 " "Found entity 1: altsyncram_g924" {  } { { "db/altsyncram_g924.tdf" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/altsyncram_g924.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922180072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922180072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922180310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922180310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_job.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_job.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_job " "Found entity 1: mux_job" {  } { { "db/mux_job.tdf" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/mux_job.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922180355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922180355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1tc " "Found entity 1: mux_1tc" {  } { { "db/mux_1tc.tdf" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/mux_1tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922180569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922180569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922180608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922180608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rgi " "Found entity 1: cntr_rgi" {  } { { "db/cntr_rgi.tdf" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/cntr_rgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922180719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922180719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922180757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922180757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bbj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bbj " "Found entity 1: cntr_bbj" {  } { { "db/cntr_bbj.tdf" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/cntr_bbj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922180806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922180806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgi " "Found entity 1: cntr_kgi" {  } { { "db/cntr_kgi.tdf" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/cntr_kgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922180850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922180850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922180893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922180893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922180922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922180922 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528922181459 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1528922181734 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.06.13.17:36:25 Progress: Loading sld7e5398e7/alt_sld_fab_wrapper_hw.tcl " "2018.06.13.17:36:25 Progress: Loading sld7e5398e7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922185535 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922188045 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922188210 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922189487 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922189632 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922189778 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922189937 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922190152 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922190153 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1528922190948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e5398e7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7e5398e7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7e5398e7/alt_sld_fab.v" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/ip/sld7e5398e7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922191242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922191242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922191349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922191349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922191350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922191350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922191446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922191446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922191557 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922191557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922191557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922191656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922191656 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UART_TX:uart_tx_i\|tx_parity_bit " "Converted tri-state buffer \"UART_TX:uart_tx_i\|tx_parity_bit\" feeding internal logic into a wire" {  } { { "../vhdl/uart_tx.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/uart_tx.vhd" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528922193333 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1528922193333 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "moving_average:channel_2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"moving_average:channel_2\|Div0\"" {  } { { "../vhdl/moving_average.vhd" "Div0" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/moving_average.vhd" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528922193943 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "moving_average:channel_1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"moving_average:channel_1\|Div0\"" {  } { { "../vhdl/moving_average.vhd" "Div0" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/moving_average.vhd" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528922193943 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "moving_average:channel_0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"moving_average:channel_0\|Div0\"" {  } { { "../vhdl/moving_average.vhd" "Div0" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/moving_average.vhd" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528922193943 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1528922193943 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "moving_average:channel_2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"moving_average:channel_2\|lpm_divide:Div0\"" {  } { { "../vhdl/moving_average.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/moving_average.vhd" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528922194363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "moving_average:channel_2\|lpm_divide:Div0 " "Instantiated megafunction \"moving_average:channel_2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528922194363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528922194363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528922194363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528922194363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528922194363 ""}  } { { "../vhdl/moving_average.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/moving_average.vhd" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528922194363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_r0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_r0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_r0p " "Found entity 1: lpm_divide_r0p" {  } { { "db/lpm_divide_r0p.tdf" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/lpm_divide_r0p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922194401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922194401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_mbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_mbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_mbg " "Found entity 1: abs_divider_mbg" {  } { { "db/abs_divider_mbg.tdf" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/abs_divider_mbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922194406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922194406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/alt_u_div_a7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922194432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922194432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922194515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922194515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922194543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922194543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4v9 " "Found entity 1: lpm_abs_4v9" {  } { { "db/lpm_abs_4v9.tdf" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/lpm_abs_4v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922194547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922194547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/lpm_abs_i0a.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528922194550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922194550 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "93 " "Ignored 93 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "93 " "Ignored 93 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1528922195011 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1528922195011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "masterCTRL:controlador\|data_bus_out\[2\] " "Latch masterCTRL:controlador\|data_bus_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA masterCTRL:controlador\|RegState.TXData " "Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador\|RegState.TXData" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528922195018 ""}  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 398 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528922195018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "masterCTRL:controlador\|data_bus_out\[10\] " "Latch masterCTRL:controlador\|data_bus_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA masterCTRL:controlador\|RegState.TXData " "Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador\|RegState.TXData" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528922195018 ""}  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 398 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528922195018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "masterCTRL:controlador\|data_bus_out\[1\] " "Latch masterCTRL:controlador\|data_bus_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA masterCTRL:controlador\|RegState.TXData " "Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador\|RegState.TXData" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528922195018 ""}  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 398 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528922195018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "masterCTRL:controlador\|data_bus_out\[9\] " "Latch masterCTRL:controlador\|data_bus_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA masterCTRL:controlador\|RegState.TXData " "Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador\|RegState.TXData" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528922195018 ""}  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 398 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528922195018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "masterCTRL:controlador\|data_bus_out\[0\] " "Latch masterCTRL:controlador\|data_bus_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA masterCTRL:controlador\|RegState.TXData " "Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador\|RegState.TXData" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528922195018 ""}  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 398 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528922195018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "masterCTRL:controlador\|data_bus_out\[8\] " "Latch masterCTRL:controlador\|data_bus_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA masterCTRL:controlador\|RegState.TXData " "Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador\|RegState.TXData" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528922195018 ""}  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 398 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528922195018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "masterCTRL:controlador\|data_bus_out\[3\] " "Latch masterCTRL:controlador\|data_bus_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA masterCTRL:controlador\|RegState.TXData " "Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador\|RegState.TXData" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528922195018 ""}  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 398 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528922195018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "masterCTRL:controlador\|data_bus_out\[11\] " "Latch masterCTRL:controlador\|data_bus_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA masterCTRL:controlador\|RegState.TXData " "Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador\|RegState.TXData" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528922195018 ""}  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 398 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528922195018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "masterCTRL:controlador\|data_bus_out\[6\] " "Latch masterCTRL:controlador\|data_bus_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA masterCTRL:controlador\|RegState.TXData " "Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador\|RegState.TXData" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528922195018 ""}  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 398 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528922195018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "masterCTRL:controlador\|data_bus_out\[14\] " "Latch masterCTRL:controlador\|data_bus_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA masterCTRL:controlador\|RegState.TXData " "Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador\|RegState.TXData" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528922195019 ""}  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 398 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528922195019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "masterCTRL:controlador\|data_bus_out\[5\] " "Latch masterCTRL:controlador\|data_bus_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA masterCTRL:controlador\|RegState.TXData " "Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador\|RegState.TXData" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528922195019 ""}  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 398 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528922195019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "masterCTRL:controlador\|data_bus_out\[13\] " "Latch masterCTRL:controlador\|data_bus_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA masterCTRL:controlador\|RegState.TXData " "Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador\|RegState.TXData" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528922195019 ""}  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 398 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528922195019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "masterCTRL:controlador\|data_bus_out\[4\] " "Latch masterCTRL:controlador\|data_bus_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA masterCTRL:controlador\|RegState.TXData " "Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador\|RegState.TXData" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528922195019 ""}  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 398 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528922195019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "masterCTRL:controlador\|data_bus_out\[12\] " "Latch masterCTRL:controlador\|data_bus_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA masterCTRL:controlador\|RegState.TXData " "Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador\|RegState.TXData" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528922195019 ""}  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 398 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528922195019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "masterCTRL:controlador\|data_bus_out\[7\] " "Latch masterCTRL:controlador\|data_bus_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA masterCTRL:controlador\|RegState.TXData " "Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador\|RegState.TXData" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528922195019 ""}  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 398 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528922195019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "masterCTRL:controlador\|data_bus_out\[15\] " "Latch masterCTRL:controlador\|data_bus_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA masterCTRL:controlador\|RegState.TXData " "Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador\|RegState.TXData" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528922195019 ""}  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 398 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528922195019 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../vhdl/ADC128S022.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/ADC128S022.vhd" 18 -1 0 } } { "../vhdl/ADC128S022.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/ADC128S022.vhd" 19 -1 0 } } { "../vhdl/ADC128S022.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/ADC128S022.vhd" 20 -1 0 } } { "../vhdl/protocolo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/protocolo.vhd" 536 -1 0 } } { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 285 -1 0 } } { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 420 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1528922195024 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1528922195024 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_OUT\[0\] GND " "Pin \"LED_OUT\[0\]\" is stuck at GND" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528922195764 "|topo|LED_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_OUT\[1\] GND " "Pin \"LED_OUT\[1\]\" is stuck at GND" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528922195764 "|topo|LED_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_OUT\[2\] VCC " "Pin \"LED_OUT\[2\]\" is stuck at VCC" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528922195764 "|topo|LED_OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_OUT\[3\] VCC " "Pin \"LED_OUT\[3\]\" is stuck at VCC" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528922195764 "|topo|LED_OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_OUT\[4\] VCC " "Pin \"LED_OUT\[4\]\" is stuck at VCC" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528922195764 "|topo|LED_OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_OUT\[5\] VCC " "Pin \"LED_OUT\[5\]\" is stuck at VCC" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528922195764 "|topo|LED_OUT[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1528922195764 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528922195957 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528922197002 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 85 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 85 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1528922198772 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528922198841 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528922198841 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4279 " "Implemented 4279 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528922199876 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528922199876 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4206 " "Implemented 4206 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1528922199876 ""} { "Info" "ICUT_CUT_TM_RAMS" "52 " "Implemented 52 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1528922199876 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528922199876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1084 " "Peak virtual memory: 1084 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528922199890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 13 17:36:39 2018 " "Processing ended: Wed Jun 13 17:36:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528922199890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528922199890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528922199890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528922199890 ""}
