{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1363365545764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1363365545765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 15 18:39:05 2013 " "Processing started: Fri Mar 15 18:39:05 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1363365545765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1363365545765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off FIRBU_AM -c FIRBU_AM --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off FIRBU_AM -c FIRBU_AM --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1363365545765 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "" 0 -1 1363365547269 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "" 0 -1 1363365547678 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "" 0 -1 1363365547919 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 75 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 75 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1 1363365548120 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "" 0 -1 1363365548125 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1363365548284 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1363365548284 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/pllsdclocking_altpll.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/db/pllsdclocking_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pllSdClocking.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/pllSdClocking.v" 98 0 0 } } { "FIRBU_AM.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.v" 171 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1 1363365549002 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "pllSlowFAT:pllSlowFATUnit\|altpll:altpll_component\|pllSlowFAT_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"pllSlowFAT:pllSlowFATUnit\|altpll:altpll_component\|pllSlowFAT_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/pllslowfat_altpll.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/db/pllslowfat_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pllSlowFAT.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/pllSlowFAT.v" 98 0 0 } } { "FIRBU_AM.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.v" 177 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "" 0 -1 1363365549005 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pllSlowFAT:pllSlowFATUnit\|altpll:altpll_component\|pllSlowFAT_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"pllSlowFAT:pllSlowFATUnit\|altpll:altpll_component\|pllSlowFAT_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/pllslowfat_altpll.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/db/pllslowfat_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pllSlowFAT.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/pllSlowFAT.v" 98 0 0 } } { "FIRBU_AM.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.v" 177 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1 1363365549005 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TXE " "No output dependent on input pin \"TXE\"" {  } { { "FIRBU_AM.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363365549171 "|FIRBU_AM|TXE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_INPUT2\[7\] " "No output dependent on input pin \"ADC_INPUT2\[7\]\"" {  } { { "FIRBU_AM.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363365549171 "|FIRBU_AM|ADC_INPUT2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_INPUT2\[6\] " "No output dependent on input pin \"ADC_INPUT2\[6\]\"" {  } { { "FIRBU_AM.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363365549171 "|FIRBU_AM|ADC_INPUT2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_INPUT2\[5\] " "No output dependent on input pin \"ADC_INPUT2\[5\]\"" {  } { { "FIRBU_AM.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363365549171 "|FIRBU_AM|ADC_INPUT2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_INPUT2\[4\] " "No output dependent on input pin \"ADC_INPUT2\[4\]\"" {  } { { "FIRBU_AM.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363365549171 "|FIRBU_AM|ADC_INPUT2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_INPUT2\[3\] " "No output dependent on input pin \"ADC_INPUT2\[3\]\"" {  } { { "FIRBU_AM.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363365549171 "|FIRBU_AM|ADC_INPUT2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_INPUT2\[2\] " "No output dependent on input pin \"ADC_INPUT2\[2\]\"" {  } { { "FIRBU_AM.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363365549171 "|FIRBU_AM|ADC_INPUT2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_INPUT2\[1\] " "No output dependent on input pin \"ADC_INPUT2\[1\]\"" {  } { { "FIRBU_AM.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363365549171 "|FIRBU_AM|ADC_INPUT2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_INPUT2\[0\] " "No output dependent on input pin \"ADC_INPUT2\[0\]\"" {  } { { "FIRBU_AM.v" "" { Text "C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363365549171 "|FIRBU_AM|ADC_INPUT2[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1363365549171 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4895 " "Implemented 4895 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1363365549175 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1363365549175 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "14 " "Implemented 14 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1363365549175 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4803 " "Implemented 4803 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1363365549175 ""} { "Info" "ICUT_CUT_TM_RAMS" "45 " "Implemented 45 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1363365549175 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1363365549175 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1363365549175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "462 " "Peak virtual memory: 462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1363365549840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 15 18:39:09 2013 " "Processing ended: Fri Mar 15 18:39:09 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1363365549840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1363365549840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1363365549840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1363365549840 ""}
