// This is a module declaration in Verilog
module counter(
  input clock, // This is the clock input
  input reset, // This is the reset input
  input enable, // This is the enable input
  output [3:0] count // This is the 4-bit output 'count'
);

  reg [3:0] count_reg; // This is a 4-bit register to store the count value
  always @(posedge clock) begin // Sensitivity list with positive edge of clock
    if (reset) // If reset is high, count_reg is set to 0
      count_reg = 4'b0000;
    else if (enable) // If enable is high, count_reg is incremented
      count_reg = count_reg + 1;
  end

  assign count = count_reg; // Assign the count_reg value to the output 'count'

endmodule // End of module counter