{
  "creator": "Yosys 0.20+42 (git sha1 3a6bcfe5b, clang 8.0.1 -fPIC -Os)",
  "modules": {
    "top": {
      "attributes": {
        "src": "and.v:7.1-10.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$and$and.v:9$1": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "and.v:9.14-9.19"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 3 ],
            "Y": [ 4 ]
          }
        }
      },
      "netnames": {
        "$and$and.v:9$1_Y": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
            "src": "and.v:9.14-9.19"
          }
        },
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "and.v:7.18-7.19"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "and.v:7.27-7.28"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "and.v:7.37-7.38"
          }
        }
      }
    }
  }
}
