--------------- Build Started: 07/16/2016 16:46:00 Project: EasyBoard_5LP, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\jthem\AppData\Local\Cypress Semiconductor\PSoC Creator\3.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p "C:\Users\jthem\Documents\PSoC Creator\PWMExample01\EasyBoard_5LP.cydsn\EasyBoard_5LP.cyprj" -d CY8C5868AXI-LP035 -s "C:\Users\jthem\Documents\PSoC Creator\PWMExample01\EasyBoard_5LP.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
Analog Placement ...
Log: apr.M0058: The analog placement iterative improvement is 38% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 68% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 99% done. (App=cydsfit)
Analog Routing ...
Analog Code Generation ...
Warning: apr.M0042: Bonded pin(s) "P15[0]" are not used in your current design but have been connected in order to route the design. (App=cydsfit)
Digital Placement ...
Digital Routing ...
Bitstream Generation ...
Static timing analysis ...
API Generation ...
Dependency Generation ...
Clean Temporary Files ...
The compile step is up to date, no work needs to be done.
The link step is up to date, no work needs to be done.
--------------- Build Succeeded: 07/16/2016 16:52:08 ---------------
