Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Nov 18 10:42:26 2024
| Host         : SIEMENS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UltrasonicSpeaker_timing_summary_routed.rpt -pb UltrasonicSpeaker_timing_summary_routed.pb -rpx UltrasonicSpeaker_timing_summary_routed.rpx -warn_on_violation
| Design       : UltrasonicSpeaker
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch                                       24          
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           
LATCH-1    Advisory  Existing latches in the design                          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (144)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (144)
--------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: mic_codec/bclk_cnt_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mic_codec/bclk_cnt_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mic_codec/bclk_cnt_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mic_codec/bclk_cnt_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mic_codec/bclk_cnt_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mic_codec/bclk_cnt_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.690        0.000                      0                   22        0.156        0.000                      0                   22        2.000        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk                            {0.000 4.000}        8.000           125.000         
  clk_out1_combined_clock_gen  {0.000 40.678}       81.356          12.292          
  clkfbout_combined_clock_gen  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                              2.000        0.000                       0                     1  
  clk_out1_combined_clock_gen       78.690        0.000                      0                   22        0.156        0.000                      0                   22       40.178        0.000                       0                    18  
  clkfbout_combined_clock_gen                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       clk_out1_combined_clock_gen                               
(none)                       clkfbout_combined_clock_gen                               


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_combined_clock_gen
  To Clock:  clk_out1_combined_clock_gen

Setup :            0  Failing Endpoints,  Worst Slack       78.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.690ns  (required time - arrival time)
  Source:                 mic_codec/bclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/bclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.664ns (31.609%)  route 1.437ns (68.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 79.570 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.758    -2.108    mic_codec/clk_out1
    SLICE_X42Y49         FDRE                                         r  mic_codec/bclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.590 r  mic_codec/bclk_cnt_reg[0]/Q
                         net (fo=37, routed)          1.054    -0.536    mic_codec/bclk_cnt_reg[0]
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.146    -0.390 r  mic_codec/bclk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.382    -0.008    mic_codec/plusOp__0[2]
    SLICE_X43Y50         FDRE                                         r  mic_codec/bclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.564    79.570    mic_codec/clk_out1
    SLICE_X43Y50         FDRE                                         r  mic_codec/bclk_cnt_reg[2]/C
                         clock pessimism             -0.517    79.053    
                         clock uncertainty           -0.100    78.954    
    SLICE_X43Y50         FDRE (Setup_fdre_C_D)       -0.271    78.683    mic_codec/bclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         78.683    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                 78.690    

Slack (MET) :             78.962ns  (required time - arrival time)
  Source:                 mic_codec/bclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/bclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.580ns (26.196%)  route 1.634ns (73.804%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 79.587 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.125ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.741    -2.125    mic_codec/clk_out1
    SLICE_X43Y50         FDRE                                         r  mic_codec/bclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.669 r  mic_codec/bclk_cnt_reg[2]/Q
                         net (fo=32, routed)          1.634    -0.035    mic_codec/bclk_cnt_reg[2]
    SLICE_X42Y49         LUT4 (Prop_lut4_I2_O)        0.124     0.089 r  mic_codec/bclk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.089    mic_codec/plusOp__0[3]
    SLICE_X42Y49         FDRE                                         r  mic_codec/bclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.580    79.587    mic_codec/clk_out1
    SLICE_X42Y49         FDRE                                         r  mic_codec/bclk_cnt_reg[3]/C
                         clock pessimism             -0.517    79.070    
                         clock uncertainty           -0.100    78.970    
    SLICE_X42Y49         FDRE (Setup_fdre_C_D)        0.081    79.051    mic_codec/bclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         79.051    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                 78.962    

Slack (MET) :             78.973ns  (required time - arrival time)
  Source:                 mic_codec/bclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/bclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.606ns (27.052%)  route 1.634ns (72.948%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 79.587 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.125ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.741    -2.125    mic_codec/clk_out1
    SLICE_X43Y50         FDRE                                         r  mic_codec/bclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.669 r  mic_codec/bclk_cnt_reg[2]/Q
                         net (fo=32, routed)          1.634    -0.035    mic_codec/bclk_cnt_reg[2]
    SLICE_X42Y49         LUT5 (Prop_lut5_I0_O)        0.150     0.115 r  mic_codec/bclk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.115    mic_codec/plusOp__0[4]
    SLICE_X42Y49         FDRE                                         r  mic_codec/bclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.580    79.587    mic_codec/clk_out1
    SLICE_X42Y49         FDRE                                         r  mic_codec/bclk_cnt_reg[4]/C
                         clock pessimism             -0.517    79.070    
                         clock uncertainty           -0.100    78.970    
    SLICE_X42Y49         FDRE (Setup_fdre_C_D)        0.118    79.088    mic_codec/bclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         79.088    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                 78.973    

Slack (MET) :             78.984ns  (required time - arrival time)
  Source:                 mic_codec/lr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/lr_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        2.000ns  (logic 0.748ns (37.394%)  route 1.252ns (62.606%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 79.585 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.110ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.756    -2.110    mic_codec/clk_out1
    SLICE_X40Y8          FDRE                                         r  mic_codec/lr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDRE (Prop_fdre_C_Q)         0.419    -1.691 r  mic_codec/lr_cnt_reg[3]/Q
                         net (fo=5, routed)           0.688    -1.004    mic_codec/lr_cnt_reg[3]
    SLICE_X41Y8          LUT5 (Prop_lut5_I3_O)        0.329    -0.675 r  mic_codec/lr_cnt[4]_i_1/O
                         net (fo=1, routed)           0.565    -0.110    mic_codec/plusOp[4]
    SLICE_X41Y8          FDRE                                         r  mic_codec/lr_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.578    79.585    mic_codec/clk_out1
    SLICE_X41Y8          FDRE                                         r  mic_codec/lr_cnt_reg[4]/C
                         clock pessimism             -0.361    79.224    
                         clock uncertainty           -0.100    79.124    
    SLICE_X41Y8          FDRE (Setup_fdre_C_D)       -0.250    78.874    mic_codec/lr_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         78.874    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                 78.984    

Slack (MET) :             78.999ns  (required time - arrival time)
  Source:                 mic_codec/lr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/lr_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.704ns (31.091%)  route 1.560ns (68.909%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 79.585 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.110ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.756    -2.110    mic_codec/clk_out1
    SLICE_X40Y8          FDRE                                         r  mic_codec/lr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDRE (Prop_fdre_C_Q)         0.456    -1.654 f  mic_codec/lr_cnt_reg[0]/Q
                         net (fo=8, routed)           0.904    -0.750    mic_codec/lr_cnt_reg[0]
    SLICE_X40Y8          LUT2 (Prop_lut2_I0_O)        0.124    -0.626 r  mic_codec/lr_cnt[6]_i_2/O
                         net (fo=1, routed)           0.656     0.030    mic_codec/lr_cnt[6]_i_2_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I2_O)        0.124     0.154 r  mic_codec/lr_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.154    mic_codec/plusOp[6]
    SLICE_X41Y8          FDRE                                         r  mic_codec/lr_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.578    79.585    mic_codec/clk_out1
    SLICE_X41Y8          FDRE                                         r  mic_codec/lr_cnt_reg[6]/C
                         clock pessimism             -0.361    79.224    
                         clock uncertainty           -0.100    79.124    
    SLICE_X41Y8          FDRE (Setup_fdre_C_D)        0.029    79.153    mic_codec/lr_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         79.153    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                 78.999    

Slack (MET) :             79.176ns  (required time - arrival time)
  Source:                 mic_codec/bclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/bclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.580ns (29.015%)  route 1.419ns (70.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 79.587 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.125ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.741    -2.125    mic_codec/clk_out1
    SLICE_X43Y50         FDRE                                         r  mic_codec/bclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.669 r  mic_codec/bclk_cnt_reg[2]/Q
                         net (fo=32, routed)          1.419    -0.250    mic_codec/bclk_cnt_reg[2]
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124    -0.126 r  mic_codec/bclk_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.126    mic_codec/plusOp__0[5]
    SLICE_X42Y49         FDRE                                         r  mic_codec/bclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.580    79.587    mic_codec/clk_out1
    SLICE_X42Y49         FDRE                                         r  mic_codec/bclk_cnt_reg[5]/C
                         clock pessimism             -0.517    79.070    
                         clock uncertainty           -0.100    78.970    
    SLICE_X42Y49         FDRE (Setup_fdre_C_D)        0.079    79.049    mic_codec/bclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         79.049    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                 79.176    

Slack (MET) :             79.303ns  (required time - arrival time)
  Source:                 mic_codec/lr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/lrc_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.842ns (42.894%)  route 1.121ns (57.106%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 79.585 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.110ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.756    -2.110    mic_codec/clk_out1
    SLICE_X40Y8          FDRE                                         r  mic_codec/lr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDRE (Prop_fdre_C_Q)         0.419    -1.691 f  mic_codec/lr_cnt_reg[3]/Q
                         net (fo=5, routed)           0.688    -1.004    mic_codec/lr_cnt_reg[3]
    SLICE_X41Y8          LUT4 (Prop_lut4_I2_O)        0.299    -0.705 r  mic_codec/lrc_sig_i_2/O
                         net (fo=1, routed)           0.433    -0.271    mic_codec/lrc_sig_i_2_n_0
    SLICE_X41Y8          LUT5 (Prop_lut5_I0_O)        0.124    -0.147 r  mic_codec/lrc_sig_i_1/O
                         net (fo=1, routed)           0.000    -0.147    mic_codec/lrc_sig_i_1_n_0
    SLICE_X41Y8          FDRE                                         r  mic_codec/lrc_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.578    79.585    mic_codec/clk_out1
    SLICE_X41Y8          FDRE                                         r  mic_codec/lrc_sig_reg/C
                         clock pessimism             -0.361    79.224    
                         clock uncertainty           -0.100    79.124    
    SLICE_X41Y8          FDRE (Setup_fdre_C_D)        0.032    79.156    mic_codec/lrc_sig_reg
  -------------------------------------------------------------------
                         required time                         79.156    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                 79.303    

Slack (MET) :             79.305ns  (required time - arrival time)
  Source:                 mic_codec/lr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/lr_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.580ns (29.289%)  route 1.400ns (70.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 79.585 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.110ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.756    -2.110    mic_codec/clk_out1
    SLICE_X40Y8          FDRE                                         r  mic_codec/lr_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDRE (Prop_fdre_C_Q)         0.456    -1.654 r  mic_codec/lr_cnt_reg[2]/Q
                         net (fo=6, routed)           1.400    -0.254    mic_codec/lr_cnt_reg[2]
    SLICE_X40Y8          LUT3 (Prop_lut3_I2_O)        0.124    -0.130 r  mic_codec/lr_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    mic_codec/lr_cnt[2]_i_1_n_0
    SLICE_X40Y8          FDRE                                         r  mic_codec/lr_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.578    79.585    mic_codec/clk_out1
    SLICE_X40Y8          FDRE                                         r  mic_codec/lr_cnt_reg[2]/C
                         clock pessimism             -0.339    79.246    
                         clock uncertainty           -0.100    79.146    
    SLICE_X40Y8          FDRE (Setup_fdre_C_D)        0.029    79.175    mic_codec/lr_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         79.175    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                 79.305    

Slack (MET) :             79.325ns  (required time - arrival time)
  Source:                 mic_codec/lr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/lr_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 0.606ns (30.206%)  route 1.400ns (69.794%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 79.585 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.110ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.756    -2.110    mic_codec/clk_out1
    SLICE_X40Y8          FDRE                                         r  mic_codec/lr_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDRE (Prop_fdre_C_Q)         0.456    -1.654 r  mic_codec/lr_cnt_reg[2]/Q
                         net (fo=6, routed)           1.400    -0.254    mic_codec/lr_cnt_reg[2]
    SLICE_X40Y8          LUT4 (Prop_lut4_I2_O)        0.150    -0.104 r  mic_codec/lr_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.104    mic_codec/plusOp[3]
    SLICE_X40Y8          FDRE                                         r  mic_codec/lr_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.578    79.585    mic_codec/clk_out1
    SLICE_X40Y8          FDRE                                         r  mic_codec/lr_cnt_reg[3]/C
                         clock pessimism             -0.339    79.246    
                         clock uncertainty           -0.100    79.146    
    SLICE_X40Y8          FDRE (Setup_fdre_C_D)        0.075    79.221    mic_codec/lr_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         79.221    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                 79.325    

Slack (MET) :             79.380ns  (required time - arrival time)
  Source:                 mic_codec/bclk_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/bclk_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.580ns (30.438%)  route 1.326ns (69.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 79.570 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.125ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.741    -2.125    mic_codec/clk_out1
    SLICE_X43Y51         FDRE                                         r  mic_codec/bclk_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456    -1.669 r  mic_codec/bclk_sig_reg/Q
                         net (fo=3, routed)           1.326    -0.344    mic_codec/bclk_OBUF
    SLICE_X43Y51         LUT2 (Prop_lut2_I1_O)        0.124    -0.220 r  mic_codec/bclk_sig_i_1/O
                         net (fo=1, routed)           0.000    -0.220    mic_codec/bclk_sig_i_1_n_0
    SLICE_X43Y51         FDRE                                         r  mic_codec/bclk_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.564    79.570    mic_codec/clk_out1
    SLICE_X43Y51         FDRE                                         r  mic_codec/bclk_sig_reg/C
                         clock pessimism             -0.339    79.231    
                         clock uncertainty           -0.100    79.131    
    SLICE_X43Y51         FDRE (Setup_fdre_C_D)        0.029    79.160    mic_codec/bclk_sig_reg
  -------------------------------------------------------------------
                         required time                         79.160    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                 79.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mic_codec/lr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/lr_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.276%)  route 0.075ns (28.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.593    -0.415    mic_codec/clk_out1
    SLICE_X40Y8          FDRE                                         r  mic_codec/lr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  mic_codec/lr_cnt_reg[0]/Q
                         net (fo=8, routed)           0.075    -0.199    mic_codec/lr_cnt_reg[0]
    SLICE_X41Y8          LUT6 (Prop_lut6_I1_O)        0.045    -0.154 r  mic_codec/lr_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    mic_codec/plusOp[5]
    SLICE_X41Y8          FDRE                                         r  mic_codec/lr_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.862    -0.180    mic_codec/clk_out1
    SLICE_X41Y8          FDRE                                         r  mic_codec/lr_cnt_reg[5]/C
                         clock pessimism             -0.223    -0.402    
    SLICE_X41Y8          FDRE (Hold_fdre_C_D)         0.092    -0.310    mic_codec/lr_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mic_codec/mclk_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/bclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.227ns (53.569%)  route 0.197ns (46.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.589    -0.419    mic_codec/clk_out1
    SLICE_X43Y51         FDRE                                         r  mic_codec/mclk_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.128    -0.291 r  mic_codec/mclk_cnt_reg/Q
                         net (fo=3, routed)           0.068    -0.224    mic_codec/mclk_cnt
    SLICE_X43Y51         LUT2 (Prop_lut2_I0_O)        0.099    -0.125 r  mic_codec/bclk_cnt[5]_i_1/O
                         net (fo=6, routed)           0.129     0.004    mic_codec/bclk_cnt
    SLICE_X42Y49         FDRE                                         r  mic_codec/bclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.864    -0.178    mic_codec/clk_out1
    SLICE_X42Y49         FDRE                                         r  mic_codec/bclk_cnt_reg[0]/C
                         clock pessimism              0.034    -0.144    
    SLICE_X42Y49         FDRE (Hold_fdre_C_CE)       -0.016    -0.160    mic_codec/bclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mic_codec/mclk_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/bclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.227ns (53.569%)  route 0.197ns (46.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.589    -0.419    mic_codec/clk_out1
    SLICE_X43Y51         FDRE                                         r  mic_codec/mclk_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.128    -0.291 r  mic_codec/mclk_cnt_reg/Q
                         net (fo=3, routed)           0.068    -0.224    mic_codec/mclk_cnt
    SLICE_X43Y51         LUT2 (Prop_lut2_I0_O)        0.099    -0.125 r  mic_codec/bclk_cnt[5]_i_1/O
                         net (fo=6, routed)           0.129     0.004    mic_codec/bclk_cnt
    SLICE_X42Y49         FDRE                                         r  mic_codec/bclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.864    -0.178    mic_codec/clk_out1
    SLICE_X42Y49         FDRE                                         r  mic_codec/bclk_cnt_reg[1]/C
                         clock pessimism              0.034    -0.144    
    SLICE_X42Y49         FDRE (Hold_fdre_C_CE)       -0.016    -0.160    mic_codec/bclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mic_codec/mclk_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/bclk_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.227ns (53.569%)  route 0.197ns (46.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.589    -0.419    mic_codec/clk_out1
    SLICE_X43Y51         FDRE                                         r  mic_codec/mclk_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.128    -0.291 r  mic_codec/mclk_cnt_reg/Q
                         net (fo=3, routed)           0.068    -0.224    mic_codec/mclk_cnt
    SLICE_X43Y51         LUT2 (Prop_lut2_I0_O)        0.099    -0.125 r  mic_codec/bclk_cnt[5]_i_1/O
                         net (fo=6, routed)           0.129     0.004    mic_codec/bclk_cnt
    SLICE_X42Y49         FDRE                                         r  mic_codec/bclk_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.864    -0.178    mic_codec/clk_out1
    SLICE_X42Y49         FDRE                                         r  mic_codec/bclk_cnt_reg[3]/C
                         clock pessimism              0.034    -0.144    
    SLICE_X42Y49         FDRE (Hold_fdre_C_CE)       -0.016    -0.160    mic_codec/bclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mic_codec/mclk_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/bclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.227ns (53.569%)  route 0.197ns (46.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.589    -0.419    mic_codec/clk_out1
    SLICE_X43Y51         FDRE                                         r  mic_codec/mclk_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.128    -0.291 r  mic_codec/mclk_cnt_reg/Q
                         net (fo=3, routed)           0.068    -0.224    mic_codec/mclk_cnt
    SLICE_X43Y51         LUT2 (Prop_lut2_I0_O)        0.099    -0.125 r  mic_codec/bclk_cnt[5]_i_1/O
                         net (fo=6, routed)           0.129     0.004    mic_codec/bclk_cnt
    SLICE_X42Y49         FDRE                                         r  mic_codec/bclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.864    -0.178    mic_codec/clk_out1
    SLICE_X42Y49         FDRE                                         r  mic_codec/bclk_cnt_reg[4]/C
                         clock pessimism              0.034    -0.144    
    SLICE_X42Y49         FDRE (Hold_fdre_C_CE)       -0.016    -0.160    mic_codec/bclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mic_codec/mclk_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/bclk_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.227ns (53.569%)  route 0.197ns (46.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.589    -0.419    mic_codec/clk_out1
    SLICE_X43Y51         FDRE                                         r  mic_codec/mclk_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.128    -0.291 r  mic_codec/mclk_cnt_reg/Q
                         net (fo=3, routed)           0.068    -0.224    mic_codec/mclk_cnt
    SLICE_X43Y51         LUT2 (Prop_lut2_I0_O)        0.099    -0.125 r  mic_codec/bclk_cnt[5]_i_1/O
                         net (fo=6, routed)           0.129     0.004    mic_codec/bclk_cnt
    SLICE_X42Y49         FDRE                                         r  mic_codec/bclk_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.864    -0.178    mic_codec/clk_out1
    SLICE_X42Y49         FDRE                                         r  mic_codec/bclk_cnt_reg[5]/C
                         clock pessimism              0.034    -0.144    
    SLICE_X42Y49         FDRE (Hold_fdre_C_CE)       -0.016    -0.160    mic_codec/bclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 mic_codec/lr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/lr_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.340%)  route 0.122ns (39.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.593    -0.415    mic_codec/clk_out1
    SLICE_X40Y8          FDRE                                         r  mic_codec/lr_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  mic_codec/lr_cnt_reg[2]/Q
                         net (fo=6, routed)           0.122    -0.152    mic_codec/lr_cnt_reg[2]
    SLICE_X41Y8          LUT6 (Prop_lut6_I1_O)        0.045    -0.107 r  mic_codec/lr_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    mic_codec/plusOp[6]
    SLICE_X41Y8          FDRE                                         r  mic_codec/lr_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.862    -0.180    mic_codec/clk_out1
    SLICE_X41Y8          FDRE                                         r  mic_codec/lr_cnt_reg[6]/C
                         clock pessimism             -0.223    -0.402    
    SLICE_X41Y8          FDRE (Hold_fdre_C_D)         0.091    -0.311    mic_codec/lr_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 mic_codec/lrc_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/lrc_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.593    -0.415    mic_codec/clk_out1
    SLICE_X41Y8          FDRE                                         r  mic_codec/lrc_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  mic_codec/lrc_sig_reg/Q
                         net (fo=3, routed)           0.123    -0.152    mic_codec/reclrc_OBUF
    SLICE_X41Y8          LUT5 (Prop_lut5_I4_O)        0.045    -0.107 r  mic_codec/lrc_sig_i_1/O
                         net (fo=1, routed)           0.000    -0.107    mic_codec/lrc_sig_i_1_n_0
    SLICE_X41Y8          FDRE                                         r  mic_codec/lrc_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.862    -0.180    mic_codec/clk_out1
    SLICE_X41Y8          FDRE                                         r  mic_codec/lrc_sig_reg/C
                         clock pessimism             -0.236    -0.415    
    SLICE_X41Y8          FDRE (Hold_fdre_C_D)         0.092    -0.323    mic_codec/lrc_sig_reg
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 mic_codec/bclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/bclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.717%)  route 0.195ns (48.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.595    -0.413    mic_codec/clk_out1
    SLICE_X42Y49         FDRE                                         r  mic_codec/bclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.249 r  mic_codec/bclk_cnt_reg[0]/Q
                         net (fo=37, routed)          0.195    -0.054    mic_codec/bclk_cnt_reg[0]
    SLICE_X42Y49         LUT6 (Prop_lut6_I2_O)        0.045    -0.009 r  mic_codec/bclk_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.009    mic_codec/plusOp__0[5]
    SLICE_X42Y49         FDRE                                         r  mic_codec/bclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.864    -0.178    mic_codec/clk_out1
    SLICE_X42Y49         FDRE                                         r  mic_codec/bclk_cnt_reg[5]/C
                         clock pessimism             -0.236    -0.413    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.121    -0.292    mic_codec/bclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 mic_codec/bclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/bclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.207ns (45.935%)  route 0.244ns (54.065%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.595    -0.413    mic_codec/clk_out1
    SLICE_X42Y49         FDRE                                         r  mic_codec/bclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.249 r  mic_codec/bclk_cnt_reg[0]/Q
                         net (fo=37, routed)          0.244    -0.006    mic_codec/bclk_cnt_reg[0]
    SLICE_X42Y49         LUT2 (Prop_lut2_I0_O)        0.043     0.037 r  mic_codec/bclk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.037    mic_codec/plusOp__0[1]
    SLICE_X42Y49         FDRE                                         r  mic_codec/bclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.864    -0.178    mic_codec/clk_out1
    SLICE_X42Y49         FDRE                                         r  mic_codec/bclk_cnt_reg[1]/C
                         clock pessimism             -0.236    -0.413    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.131    -0.282    mic_codec/bclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_combined_clock_gen
Waveform(ns):       { 0.000 40.678 }
Period(ns):         81.356
Sources:            { clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         81.356      79.201     BUFGCTRL_X0Y16  clk_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         81.356      80.107     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X42Y49    mic_codec/bclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X42Y49    mic_codec/bclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X43Y50    mic_codec/bclk_cnt_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X42Y49    mic_codec/bclk_cnt_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X42Y49    mic_codec/bclk_cnt_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X42Y49    mic_codec/bclk_cnt_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X43Y51    mic_codec/bclk_sig_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X40Y8     mic_codec/lr_cnt_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       81.356      78.644     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X42Y49    mic_codec/bclk_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X42Y49    mic_codec/bclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X42Y49    mic_codec/bclk_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X42Y49    mic_codec/bclk_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X43Y50    mic_codec/bclk_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X43Y50    mic_codec/bclk_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X42Y49    mic_codec/bclk_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X42Y49    mic_codec/bclk_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X42Y49    mic_codec/bclk_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X42Y49    mic_codec/bclk_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X42Y49    mic_codec/bclk_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X42Y49    mic_codec/bclk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X42Y49    mic_codec/bclk_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X42Y49    mic_codec/bclk_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X43Y50    mic_codec/bclk_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X43Y50    mic_codec/bclk_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X42Y49    mic_codec/bclk_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X42Y49    mic_codec/bclk_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X42Y49    mic_codec/bclk_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X42Y49    mic_codec/bclk_cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_combined_clock_gen
  To Clock:  clkfbout_combined_clock_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_combined_clock_gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_codec/rx_data_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.717ns  (logic 4.713ns (48.501%)  route 5.004ns (51.499%))
  Logic Levels:           5  (LDCE=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         LDCE                         0.000     0.000 r  mic_codec/rx_data_reg[14]/G
    SLICE_X37Y50         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  mic_codec/rx_data_reg[14]/Q
                         net (fo=1, routed)           0.940     1.499    mic_codec/mic_data[13]
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.623 r  mic_codec/pbdat_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.000     1.623    mic_codec/pbdat_OBUF_inst_i_9_n_0
    SLICE_X39Y50         MUXF7 (Prop_muxf7_I1_O)      0.217     1.840 r  mic_codec/pbdat_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.945     2.785    mic_codec/pbdat_OBUF_inst_i_3_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I1_O)        0.299     3.084 r  mic_codec/pbdat_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.119     6.203    pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.514     9.717 r  pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     9.717    pbdat
    R18                                                               r  pbdat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.515ns  (logic 1.451ns (32.134%)  route 3.064ns (67.866%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  recdat_IBUF_inst/O
                         net (fo=24, routed)          3.064     4.515    mic_codec/D[0]
    SLICE_X37Y50         LDCE                                         r  mic_codec/rx_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.484ns  (logic 1.451ns (32.360%)  route 3.033ns (67.640%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  recdat_IBUF_inst/O
                         net (fo=24, routed)          3.033     4.484    mic_codec/D[0]
    SLICE_X36Y48         LDCE                                         r  mic_codec/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.478ns  (logic 1.451ns (32.403%)  route 3.027ns (67.597%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  recdat_IBUF_inst/O
                         net (fo=24, routed)          3.027     4.478    mic_codec/D[0]
    SLICE_X37Y48         LDCE                                         r  mic_codec/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.348ns  (logic 1.451ns (33.367%)  route 2.897ns (66.633%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  recdat_IBUF_inst/O
                         net (fo=24, routed)          2.897     4.348    mic_codec/D[0]
    SLICE_X40Y50         LDCE                                         r  mic_codec/rx_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.330ns  (logic 1.451ns (33.506%)  route 2.879ns (66.494%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  recdat_IBUF_inst/O
                         net (fo=24, routed)          2.879     4.330    mic_codec/D[0]
    SLICE_X36Y50         LDCE                                         r  mic_codec/rx_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.320ns  (logic 1.451ns (33.591%)  route 2.869ns (66.409%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  recdat_IBUF_inst/O
                         net (fo=24, routed)          2.869     4.320    mic_codec/D[0]
    SLICE_X40Y48         LDCE                                         r  mic_codec/rx_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.292ns  (logic 1.451ns (33.805%)  route 2.841ns (66.195%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  recdat_IBUF_inst/O
                         net (fo=24, routed)          2.841     4.292    mic_codec/D[0]
    SLICE_X41Y51         LDCE                                         r  mic_codec/rx_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.216ns  (logic 1.451ns (34.417%)  route 2.765ns (65.583%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  recdat_IBUF_inst/O
                         net (fo=24, routed)          2.765     4.216    mic_codec/D[0]
    SLICE_X39Y50         LDCE                                         r  mic_codec/rx_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.171ns  (logic 1.451ns (34.789%)  route 2.720ns (65.211%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  recdat_IBUF_inst/O
                         net (fo=24, routed)          2.720     4.171    mic_codec/D[0]
    SLICE_X39Y48         LDCE                                         r  mic_codec/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.937ns  (logic 0.219ns (23.370%)  route 0.718ns (76.630%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  recdat_IBUF_inst/O
                         net (fo=24, routed)          0.718     0.937    mic_codec/D[0]
    SLICE_X43Y47         LDCE                                         r  mic_codec/rx_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.006ns  (logic 0.219ns (21.779%)  route 0.787ns (78.221%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  recdat_IBUF_inst/O
                         net (fo=24, routed)          0.787     1.006    mic_codec/D[0]
    SLICE_X40Y47         LDCE                                         r  mic_codec/rx_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.017ns  (logic 0.219ns (21.549%)  route 0.798ns (78.451%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  recdat_IBUF_inst/O
                         net (fo=24, routed)          0.798     1.017    mic_codec/D[0]
    SLICE_X43Y49         LDCE                                         r  mic_codec/rx_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.060ns  (logic 0.219ns (20.662%)  route 0.841ns (79.338%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  recdat_IBUF_inst/O
                         net (fo=24, routed)          0.841     1.060    mic_codec/D[0]
    SLICE_X41Y47         LDCE                                         r  mic_codec/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.073ns  (logic 0.219ns (20.424%)  route 0.854ns (79.576%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  recdat_IBUF_inst/O
                         net (fo=24, routed)          0.854     1.073    mic_codec/D[0]
    SLICE_X41Y48         LDCE                                         r  mic_codec/rx_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.080ns  (logic 0.219ns (20.278%)  route 0.861ns (79.722%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  recdat_IBUF_inst/O
                         net (fo=24, routed)          0.861     1.080    mic_codec/D[0]
    SLICE_X42Y48         LDCE                                         r  mic_codec/rx_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.132ns  (logic 0.219ns (19.355%)  route 0.913ns (80.645%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  recdat_IBUF_inst/O
                         net (fo=24, routed)          0.913     1.132    mic_codec/D[0]
    SLICE_X38Y48         LDCE                                         r  mic_codec/rx_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.141ns  (logic 0.219ns (19.206%)  route 0.922ns (80.794%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  recdat_IBUF_inst/O
                         net (fo=24, routed)          0.922     1.141    mic_codec/D[0]
    SLICE_X43Y48         LDCE                                         r  mic_codec/rx_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.146ns  (logic 0.219ns (19.112%)  route 0.927ns (80.888%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  recdat_IBUF_inst/O
                         net (fo=24, routed)          0.927     1.146    mic_codec/D[0]
    SLICE_X41Y49         LDCE                                         r  mic_codec/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.152ns  (logic 0.219ns (19.015%)  route 0.933ns (80.985%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  recdat_IBUF_inst/O
                         net (fo=24, routed)          0.933     1.152    mic_codec/D[0]
    SLICE_X40Y49         LDCE                                         r  mic_codec/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_combined_clock_gen
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_combined_clock_gen'  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.413ns  (logic 3.603ns (42.820%)  route 4.811ns (57.180%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen fall edge)
                                                     40.678    40.678 f  
    K17                                               0.000    40.678 f  clk (IN)
                         net (fo=0)                   0.000    40.678    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    42.170 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    43.476    clk_gen/inst/clk_in1_combined_clock_gen
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    34.957 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    36.711    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    36.812 f  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          3.057    39.869    mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.502    43.370 f  mclk_OBUF_inst/O
                         net (fo=0)                   0.000    43.370    mclk
    R17                                                               f  mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/bclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.527ns  (logic 4.803ns (45.624%)  route 5.724ns (54.376%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.758    -2.108    mic_codec/clk_out1
    SLICE_X42Y49         FDRE                                         r  mic_codec/bclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.478    -1.630 r  mic_codec/bclk_cnt_reg[1]/Q
                         net (fo=36, routed)          1.660     0.030    mic_codec/bclk_cnt_reg[1]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.295     0.325 r  mic_codec/pbdat_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.000     0.325    mic_codec/pbdat_OBUF_inst_i_9_n_0
    SLICE_X39Y50         MUXF7 (Prop_muxf7_I1_O)      0.217     0.542 r  mic_codec/pbdat_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.945     1.487    mic_codec/pbdat_OBUF_inst_i_3_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I1_O)        0.299     1.786 r  mic_codec/pbdat_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.119     4.905    pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.514     8.418 r  pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     8.418    pbdat
    R18                                                               r  pbdat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/lrc_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            reclrc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.291ns  (logic 4.009ns (63.725%)  route 2.282ns (36.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.756    -2.110    mic_codec/clk_out1
    SLICE_X41Y8          FDRE                                         r  mic_codec/lrc_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.456    -1.654 r  mic_codec/lrc_sig_reg/Q
                         net (fo=3, routed)           2.282     0.628    reclrc_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.553     4.181 r  reclrc_OBUF_inst/O
                         net (fo=0)                   0.000     4.181    reclrc
    Y18                                                               r  reclrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/lrc_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            pblrc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.928ns  (logic 3.976ns (67.067%)  route 1.952ns (32.933%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.756    -2.110    mic_codec/clk_out1
    SLICE_X41Y8          FDRE                                         r  mic_codec/lrc_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.456    -1.654 r  mic_codec/lrc_sig_reg/Q
                         net (fo=3, routed)           1.952     0.298    reclrc_OBUF
    T19                  OBUF (Prop_obuf_I_O)         3.520     3.818 r  pblrc_OBUF_inst/O
                         net (fo=0)                   0.000     3.818    pblrc
    T19                                                               r  pblrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/bclk_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.840ns  (logic 4.008ns (68.629%)  route 1.832ns (31.371%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.741    -2.125    mic_codec/clk_out1
    SLICE_X43Y51         FDRE                                         r  mic_codec/bclk_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456    -1.669 r  mic_codec/bclk_sig_reg/Q
                         net (fo=3, routed)           1.832     0.163    bclk_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.552     3.715 r  bclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.715    bclk
    R19                                                               r  bclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_combined_clock_gen'  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.472ns  (logic 1.229ns (49.708%)  route 1.243ns (50.292%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.746    -0.262    mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         1.203     0.941 r  mclk_OBUF_inst/O
                         net (fo=0)                   0.000     0.941    mclk
    R17                                                               r  mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/bclk_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.394ns (77.049%)  route 0.415ns (22.951%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.589    -0.419    mic_codec/clk_out1
    SLICE_X43Y51         FDRE                                         r  mic_codec/bclk_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  mic_codec/bclk_sig_reg/Q
                         net (fo=3, routed)           0.415     0.137    bclk_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.253     1.390 r  bclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.390    bclk
    R19                                                               r  bclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/lrc_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            pblrc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.362ns (73.929%)  route 0.480ns (26.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.593    -0.415    mic_codec/clk_out1
    SLICE_X41Y8          FDRE                                         r  mic_codec/lrc_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  mic_codec/lrc_sig_reg/Q
                         net (fo=3, routed)           0.480     0.206    reclrc_OBUF
    T19                  OBUF (Prop_obuf_I_O)         1.221     1.426 r  pblrc_OBUF_inst/O
                         net (fo=0)                   0.000     1.426    pblrc
    T19                                                               r  pblrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/lrc_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            reclrc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.395ns (69.845%)  route 0.602ns (30.155%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.593    -0.415    mic_codec/clk_out1
    SLICE_X41Y8          FDRE                                         r  mic_codec/lrc_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  mic_codec/lrc_sig_reg/Q
                         net (fo=3, routed)           0.602     0.328    reclrc_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.254     1.582 r  reclrc_OBUF_inst/O
                         net (fo=0)                   0.000     1.582    reclrc
    Y18                                                               r  reclrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/bclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.593ns  (logic 1.424ns (54.903%)  route 1.169ns (45.097%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.595    -0.413    mic_codec/clk_out1
    SLICE_X42Y49         FDRE                                         r  mic_codec/bclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.249 r  mic_codec/bclk_cnt_reg[3]/Q
                         net (fo=28, routed)          0.220    -0.030    mic_codec/bclk_cnt_reg[3]
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.045     0.015 r  mic_codec/pbdat_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.950     0.965    pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.215     2.180 r  pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     2.180    pbdat
    R18                                                               r  pbdat (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_combined_clock_gen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_combined_clock_gen'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.387ns  (logic 0.029ns (2.091%)  route 1.358ns (97.909%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_combined_clock_gen fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447    20.447 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.928    clk_gen/inst/clk_in1_combined_clock_gen
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.543    18.385 f  clk_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    18.929    clk_gen/inst/clkfbout_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    18.958 f  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.814    19.772    clk_gen/inst/clkfbout_buf_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    f  clk_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_combined_clock_gen'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.181ns  (logic 0.091ns (2.861%)  route 3.090ns (97.139%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clkfbout_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.496    -1.854    clk_gen/inst/clkfbout_buf_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    r  clk_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





