Analysis & Synthesis report for AES
Sun Oct 31 11:58:39 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |AES|control:contrl|state
  9. User-Specified and Inferred Latches
 10. Logic Cells Representing Combinational Loops
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Post-Synthesis Netlist Statistics for Top Partition
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Oct 31 11:58:39 2021       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; AES                                         ;
; Top-level Entity Name           ; AES                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 561                                         ;
; Total pins                      ; 42                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; AES                ; AES                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
;     Processor 5            ;   0.2%      ;
;     Processor 6            ;   0.2%      ;
;     Processor 7            ;   0.2%      ;
;     Processor 8            ;   0.2%      ;
;     Processors 9-12        ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                         ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                  ; Library ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------+---------+
; s_box_4 .vhd                     ; yes             ; User VHDL File  ; K:/School Stuff/CIS492/AES/s_box_4 .vhd       ;         ;
; s_box.vhd                        ; yes             ; User VHDL File  ; K:/School Stuff/CIS492/AES/s_box.vhd          ;         ;
; shift_rows.vhd                   ; yes             ; User VHDL File  ; K:/School Stuff/CIS492/AES/shift_rows.vhd     ;         ;
; round.vhd                        ; yes             ; User VHDL File  ; K:/School Stuff/CIS492/AES/round.vhd          ;         ;
; mix_column.vhd                   ; yes             ; User VHDL File  ; K:/School Stuff/CIS492/AES/mix_column.vhd     ;         ;
; key_schedule.vhd                 ; yes             ; User VHDL File  ; K:/School Stuff/CIS492/AES/key_schedule.vhd   ;         ;
; inv_s_box.vhd                    ; yes             ; User VHDL File  ; K:/School Stuff/CIS492/AES/inv_s_box.vhd      ;         ;
; inv_shift_rows.vhd               ; yes             ; User VHDL File  ; K:/School Stuff/CIS492/AES/inv_shift_rows.vhd ;         ;
; inv_round.vhd                    ; yes             ; User VHDL File  ; K:/School Stuff/CIS492/AES/inv_round.vhd      ;         ;
; inv_mix_column.vhd               ; yes             ; User VHDL File  ; K:/School Stuff/CIS492/AES/inv_mix_column.vhd ;         ;
; control.vhd                      ; yes             ; User VHDL File  ; K:/School Stuff/CIS492/AES/control.vhd        ;         ;
; AES.vhd                          ; yes             ; User VHDL File  ; K:/School Stuff/CIS492/AES/AES.vhd            ;         ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 2680        ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 3379        ;
;     -- 7 input functions                    ; 145         ;
;     -- 6 input functions                    ; 1833        ;
;     -- 5 input functions                    ; 192         ;
;     -- 4 input functions                    ; 608         ;
;     -- <=3 input functions                  ; 601         ;
;                                             ;             ;
; Dedicated logic registers                   ; 561         ;
;                                             ;             ;
; I/O pins                                    ; 42          ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; reset~input ;
; Maximum fan-out                             ; 688         ;
; Total fan-out                               ; 19251       ;
; Average fan-out                             ; 4.78        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                       ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------+----------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                     ; Entity Name    ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------+----------------+--------------+
; |AES                                   ; 3379 (986)          ; 561 (532)                 ; 0                 ; 0          ; 42   ; 0            ; |AES                                                                    ; AES            ; work         ;
;    |control:contrl|                    ; 19 (19)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |AES|control:contrl                                                     ; control        ; work         ;
;    |inv_round:layers1|                 ; 1039 (128)          ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|inv_round:layers1                                                  ; inv_round      ; work         ;
;       |inv_mix_column:mixcolumn_s|     ; 352 (352)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|inv_round:layers1|inv_mix_column:mixcolumn_s                       ; inv_mix_column ; work         ;
;       |inv_s_box:\sbox_16:0:sbox_map|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|inv_round:layers1|inv_s_box:\sbox_16:0:sbox_map                    ; inv_s_box      ; work         ;
;       |inv_s_box:\sbox_16:10:sbox_map| ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|inv_round:layers1|inv_s_box:\sbox_16:10:sbox_map                   ; inv_s_box      ; work         ;
;       |inv_s_box:\sbox_16:11:sbox_map| ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|inv_round:layers1|inv_s_box:\sbox_16:11:sbox_map                   ; inv_s_box      ; work         ;
;       |inv_s_box:\sbox_16:12:sbox_map| ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|inv_round:layers1|inv_s_box:\sbox_16:12:sbox_map                   ; inv_s_box      ; work         ;
;       |inv_s_box:\sbox_16:13:sbox_map| ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|inv_round:layers1|inv_s_box:\sbox_16:13:sbox_map                   ; inv_s_box      ; work         ;
;       |inv_s_box:\sbox_16:14:sbox_map| ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|inv_round:layers1|inv_s_box:\sbox_16:14:sbox_map                   ; inv_s_box      ; work         ;
;       |inv_s_box:\sbox_16:15:sbox_map| ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|inv_round:layers1|inv_s_box:\sbox_16:15:sbox_map                   ; inv_s_box      ; work         ;
;       |inv_s_box:\sbox_16:1:sbox_map|  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|inv_round:layers1|inv_s_box:\sbox_16:1:sbox_map                    ; inv_s_box      ; work         ;
;       |inv_s_box:\sbox_16:2:sbox_map|  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|inv_round:layers1|inv_s_box:\sbox_16:2:sbox_map                    ; inv_s_box      ; work         ;
;       |inv_s_box:\sbox_16:3:sbox_map|  ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|inv_round:layers1|inv_s_box:\sbox_16:3:sbox_map                    ; inv_s_box      ; work         ;
;       |inv_s_box:\sbox_16:4:sbox_map|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|inv_round:layers1|inv_s_box:\sbox_16:4:sbox_map                    ; inv_s_box      ; work         ;
;       |inv_s_box:\sbox_16:5:sbox_map|  ; 39 (39)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|inv_round:layers1|inv_s_box:\sbox_16:5:sbox_map                    ; inv_s_box      ; work         ;
;       |inv_s_box:\sbox_16:6:sbox_map|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|inv_round:layers1|inv_s_box:\sbox_16:6:sbox_map                    ; inv_s_box      ; work         ;
;       |inv_s_box:\sbox_16:7:sbox_map|  ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|inv_round:layers1|inv_s_box:\sbox_16:7:sbox_map                    ; inv_s_box      ; work         ;
;       |inv_s_box:\sbox_16:8:sbox_map|  ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|inv_round:layers1|inv_s_box:\sbox_16:8:sbox_map                    ; inv_s_box      ; work         ;
;       |inv_s_box:\sbox_16:9:sbox_map|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|inv_round:layers1|inv_s_box:\sbox_16:9:sbox_map                    ; inv_s_box      ; work         ;
;    |key_schedule:key_generator|        ; 480 (320)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|key_schedule:key_generator                                         ; key_schedule   ; work         ;
;       |s_box_4:sbox_q|                 ; 160 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|key_schedule:key_generator|s_box_4:sbox_q                          ; s_box_4        ; work         ;
;          |s_box:\sbox_4:0:sbox_map|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|key_schedule:key_generator|s_box_4:sbox_q|s_box:\sbox_4:0:sbox_map ; s_box          ; work         ;
;          |s_box:\sbox_4:1:sbox_map|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|key_schedule:key_generator|s_box_4:sbox_q|s_box:\sbox_4:1:sbox_map ; s_box          ; work         ;
;          |s_box:\sbox_4:2:sbox_map|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|key_schedule:key_generator|s_box_4:sbox_q|s_box:\sbox_4:2:sbox_map ; s_box          ; work         ;
;          |s_box:\sbox_4:3:sbox_map|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|key_schedule:key_generator|s_box_4:sbox_q|s_box:\sbox_4:3:sbox_map ; s_box          ; work         ;
;    |round:layers|                      ; 855 (123)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|round:layers                                                       ; round          ; work         ;
;       |mix_column:mixcolumn_s|         ; 92 (92)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|round:layers|mix_column:mixcolumn_s                                ; mix_column     ; work         ;
;       |s_box:\sbox_16:0:sbox_map|      ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|round:layers|s_box:\sbox_16:0:sbox_map                             ; s_box          ; work         ;
;       |s_box:\sbox_16:10:sbox_map|     ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|round:layers|s_box:\sbox_16:10:sbox_map                            ; s_box          ; work         ;
;       |s_box:\sbox_16:11:sbox_map|     ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|round:layers|s_box:\sbox_16:11:sbox_map                            ; s_box          ; work         ;
;       |s_box:\sbox_16:12:sbox_map|     ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|round:layers|s_box:\sbox_16:12:sbox_map                            ; s_box          ; work         ;
;       |s_box:\sbox_16:13:sbox_map|     ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|round:layers|s_box:\sbox_16:13:sbox_map                            ; s_box          ; work         ;
;       |s_box:\sbox_16:14:sbox_map|     ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|round:layers|s_box:\sbox_16:14:sbox_map                            ; s_box          ; work         ;
;       |s_box:\sbox_16:15:sbox_map|     ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|round:layers|s_box:\sbox_16:15:sbox_map                            ; s_box          ; work         ;
;       |s_box:\sbox_16:1:sbox_map|      ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|round:layers|s_box:\sbox_16:1:sbox_map                             ; s_box          ; work         ;
;       |s_box:\sbox_16:2:sbox_map|      ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|round:layers|s_box:\sbox_16:2:sbox_map                             ; s_box          ; work         ;
;       |s_box:\sbox_16:3:sbox_map|      ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|round:layers|s_box:\sbox_16:3:sbox_map                             ; s_box          ; work         ;
;       |s_box:\sbox_16:4:sbox_map|      ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|round:layers|s_box:\sbox_16:4:sbox_map                             ; s_box          ; work         ;
;       |s_box:\sbox_16:5:sbox_map|      ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|round:layers|s_box:\sbox_16:5:sbox_map                             ; s_box          ; work         ;
;       |s_box:\sbox_16:6:sbox_map|      ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|round:layers|s_box:\sbox_16:6:sbox_map                             ; s_box          ; work         ;
;       |s_box:\sbox_16:7:sbox_map|      ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|round:layers|s_box:\sbox_16:7:sbox_map                             ; s_box          ; work         ;
;       |s_box:\sbox_16:8:sbox_map|      ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|round:layers|s_box:\sbox_16:8:sbox_map                             ; s_box          ; work         ;
;       |s_box:\sbox_16:9:sbox_map|      ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES|round:layers|s_box:\sbox_16:9:sbox_map                             ; s_box          ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------+----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |AES|control:contrl|state                                                                                                                                                                                ;
+-------------------+--------------+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------------+------------+
; Name              ; state.round0 ; state.round10 ; state.round9 ; state.round8 ; state.round7 ; state.round6 ; state.round5 ; state.round4 ; state.round3 ; state.round2 ; state.round1 ; state.load_inputs ; state.init ;
+-------------------+--------------+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------------+------------+
; state.init        ; 0            ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                 ; 0          ;
; state.load_inputs ; 0            ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1                 ; 1          ;
; state.round1      ; 0            ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0                 ; 1          ;
; state.round2      ; 0            ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0                 ; 1          ;
; state.round3      ; 0            ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0                 ; 1          ;
; state.round4      ; 0            ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0                 ; 1          ;
; state.round5      ; 0            ; 0             ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0                 ; 1          ;
; state.round6      ; 0            ; 0             ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                 ; 1          ;
; state.round7      ; 0            ; 0             ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                 ; 1          ;
; state.round8      ; 0            ; 0             ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                 ; 1          ;
; state.round9      ; 0            ; 0             ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                 ; 1          ;
; state.round10     ; 0            ; 1             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                 ; 1          ;
; state.round0      ; 1            ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                 ; 1          ;
+-------------------+--------------+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------------+------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+------------------------------------------------------+---------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal ; Free of Timing Hazards ;
+------------------------------------------------------+---------------------+------------------------+
; data_out[0]                                          ; data_out[0]         ; yes                    ;
; data_out[16]                                         ; data_out[0]         ; yes                    ;
; data_out[48]                                         ; data_out[0]         ; yes                    ;
; data_out[32]                                         ; data_out[0]         ; yes                    ;
; data_out[64]                                         ; data_out[0]         ; yes                    ;
; data_out[80]                                         ; data_out[0]         ; yes                    ;
; data_out[96]                                         ; data_out[0]         ; yes                    ;
; data_out[112]                                        ; data_out[0]         ; yes                    ;
; data_out[1]                                          ; data_out[0]         ; yes                    ;
; data_out[17]                                         ; data_out[0]         ; yes                    ;
; data_out[49]                                         ; data_out[0]         ; yes                    ;
; data_out[33]                                         ; data_out[0]         ; yes                    ;
; data_out[65]                                         ; data_out[0]         ; yes                    ;
; data_out[81]                                         ; data_out[0]         ; yes                    ;
; data_out[97]                                         ; data_out[0]         ; yes                    ;
; data_out[113]                                        ; data_out[0]         ; yes                    ;
; data_out[2]                                          ; data_out[0]         ; yes                    ;
; data_out[18]                                         ; data_out[0]         ; yes                    ;
; data_out[50]                                         ; data_out[0]         ; yes                    ;
; data_out[34]                                         ; data_out[0]         ; yes                    ;
; data_out[66]                                         ; data_out[0]         ; yes                    ;
; data_out[82]                                         ; data_out[0]         ; yes                    ;
; data_out[98]                                         ; data_out[0]         ; yes                    ;
; data_out[114]                                        ; data_out[0]         ; yes                    ;
; data_out[3]                                          ; data_out[0]         ; yes                    ;
; data_out[19]                                         ; data_out[0]         ; yes                    ;
; data_out[51]                                         ; data_out[0]         ; yes                    ;
; data_out[35]                                         ; data_out[0]         ; yes                    ;
; data_out[67]                                         ; data_out[0]         ; yes                    ;
; data_out[83]                                         ; data_out[0]         ; yes                    ;
; data_out[99]                                         ; data_out[0]         ; yes                    ;
; data_out[115]                                        ; data_out[0]         ; yes                    ;
; data_out[4]                                          ; data_out[0]         ; yes                    ;
; data_out[20]                                         ; data_out[0]         ; yes                    ;
; data_out[52]                                         ; data_out[0]         ; yes                    ;
; data_out[36]                                         ; data_out[0]         ; yes                    ;
; data_out[68]                                         ; data_out[0]         ; yes                    ;
; data_out[84]                                         ; data_out[0]         ; yes                    ;
; data_out[100]                                        ; data_out[0]         ; yes                    ;
; data_out[116]                                        ; data_out[0]         ; yes                    ;
; data_out[5]                                          ; data_out[0]         ; yes                    ;
; data_out[21]                                         ; data_out[0]         ; yes                    ;
; data_out[53]                                         ; data_out[0]         ; yes                    ;
; data_out[37]                                         ; data_out[0]         ; yes                    ;
; data_out[69]                                         ; data_out[0]         ; yes                    ;
; data_out[85]                                         ; data_out[0]         ; yes                    ;
; data_out[101]                                        ; data_out[0]         ; yes                    ;
; data_out[117]                                        ; data_out[0]         ; yes                    ;
; data_out[6]                                          ; data_out[0]         ; yes                    ;
; data_out[22]                                         ; data_out[0]         ; yes                    ;
; data_out[54]                                         ; data_out[0]         ; yes                    ;
; data_out[38]                                         ; data_out[0]         ; yes                    ;
; data_out[70]                                         ; data_out[0]         ; yes                    ;
; data_out[86]                                         ; data_out[0]         ; yes                    ;
; data_out[102]                                        ; data_out[0]         ; yes                    ;
; data_out[118]                                        ; data_out[0]         ; yes                    ;
; data_out[7]                                          ; data_out[0]         ; yes                    ;
; data_out[23]                                         ; data_out[0]         ; yes                    ;
; data_out[55]                                         ; data_out[0]         ; yes                    ;
; data_out[39]                                         ; data_out[0]         ; yes                    ;
; data_out[71]                                         ; data_out[0]         ; yes                    ;
; data_out[87]                                         ; data_out[0]         ; yes                    ;
; data_out[103]                                        ; data_out[0]         ; yes                    ;
; data_out[119]                                        ; data_out[0]         ; yes                    ;
; data_out[8]                                          ; data_out[0]         ; yes                    ;
; data_out[24]                                         ; data_out[0]         ; yes                    ;
; data_out[56]                                         ; data_out[0]         ; yes                    ;
; data_out[40]                                         ; data_out[0]         ; yes                    ;
; data_out[72]                                         ; data_out[0]         ; yes                    ;
; data_out[88]                                         ; data_out[0]         ; yes                    ;
; data_out[104]                                        ; data_out[0]         ; yes                    ;
; data_out[120]                                        ; data_out[0]         ; yes                    ;
; data_out[9]                                          ; data_out[0]         ; yes                    ;
; data_out[25]                                         ; data_out[0]         ; yes                    ;
; data_out[57]                                         ; data_out[0]         ; yes                    ;
; data_out[41]                                         ; data_out[0]         ; yes                    ;
; data_out[73]                                         ; data_out[0]         ; yes                    ;
; data_out[89]                                         ; data_out[0]         ; yes                    ;
; data_out[105]                                        ; data_out[0]         ; yes                    ;
; data_out[121]                                        ; data_out[0]         ; yes                    ;
; data_out[10]                                         ; data_out[0]         ; yes                    ;
; data_out[26]                                         ; data_out[0]         ; yes                    ;
; data_out[58]                                         ; data_out[0]         ; yes                    ;
; data_out[42]                                         ; data_out[0]         ; yes                    ;
; data_out[74]                                         ; data_out[0]         ; yes                    ;
; data_out[90]                                         ; data_out[0]         ; yes                    ;
; data_out[106]                                        ; data_out[0]         ; yes                    ;
; data_out[122]                                        ; data_out[0]         ; yes                    ;
; data_out[11]                                         ; data_out[0]         ; yes                    ;
; data_out[27]                                         ; data_out[0]         ; yes                    ;
; data_out[59]                                         ; data_out[0]         ; yes                    ;
; data_out[43]                                         ; data_out[0]         ; yes                    ;
; data_out[75]                                         ; data_out[0]         ; yes                    ;
; data_out[91]                                         ; data_out[0]         ; yes                    ;
; data_out[107]                                        ; data_out[0]         ; yes                    ;
; data_out[123]                                        ; data_out[0]         ; yes                    ;
; data_out[12]                                         ; data_out[0]         ; yes                    ;
; data_out[28]                                         ; data_out[0]         ; yes                    ;
; data_out[60]                                         ; data_out[0]         ; yes                    ;
; data_out[44]                                         ; data_out[0]         ; yes                    ;
; Number of user-specified and inferred latches = 512  ;                     ;                        ;
+------------------------------------------------------+---------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                 ;
+--------------------------------------------------------+-----+
; Logic Cell Name                                        ;     ;
+--------------------------------------------------------+-----+
; inv_round:layers1|mux[64]~5                            ;     ;
; data_reg_in_de[112]~28                                 ;     ;
; inv_round:layers1|mux[113]~80                          ;     ;
; inv_round:layers1|mux[101]~58                          ;     ;
; inv_round:layers1|mux[103]~60                          ;     ;
; inv_round:layers1|mux[104]~61                          ;     ;
; inv_round:layers1|mux[109]~62                          ;     ;
; inv_round:layers1|mux[110]~63                          ;     ;
; inv_round:layers1|mux[111]~64                          ;     ;
; inv_round:layers1|mux[125]~65                          ;     ;
; inv_round:layers1|mux[126]~71                          ;     ;
; inv_round:layers1|mux[121]~72                          ;     ;
; inv_round:layers1|mux[97]~73                           ;     ;
; inv_round:layers1|mux[105]~74                          ;     ;
; inv_round:layers1|mux[117]~76                          ;     ;
; inv_round:layers1|mux[112]~77                          ;     ;
; data_reg_in_de[119]~3                                  ;     ;
; data_reg_in_de[118]~7                                  ;     ;
; data_reg_in_de[116]~15                                 ;     ;
; inv_round:layers1|mux[102]~59                          ;     ;
; inv_round:layers1|mux[98]~66                           ;     ;
; inv_round:layers1|mux[106]~67                          ;     ;
; inv_round:layers1|mux[122]~69                          ;     ;
; inv_round:layers1|mux[127]~70                          ;     ;
; inv_round:layers1|mux[118]~79                          ;     ;
; inv_round:layers1|mux[114]~81                          ;     ;
; inv_round:layers1|mux[99]~82                           ;     ;
; inv_round:layers1|mux[115]~83                          ;     ;
; inv_round:layers1|mux[108]~85                          ;     ;
; inv_round:layers1|mux[116]~86                          ;     ;
; data_reg_in_de[115]~16                                 ;     ;
; data_reg_in_de[114]~20                                 ;     ;
; inv_round:layers1|mux[70]~6                            ;     ;
; inv_round:layers1|mux[71]~7                            ;     ;
; inv_round:layers1|mux[69]~0                            ;     ;
; inv_round:layers1|mux[72]~8                            ;     ;
; inv_round:layers1|mux[77]~9                            ;     ;
; inv_round:layers1|mux[93]~12                           ;     ;
; inv_round:layers1|mux[95]~16                           ;     ;
; inv_round:layers1|mux[88]~20                           ;     ;
; inv_round:layers1|mux[65]~4                            ;     ;
; inv_round:layers1|mux[78]~10                           ;     ;
; inv_round:layers1|mux[94]~17                           ;     ;
; inv_round:layers1|mux[73]~19                           ;     ;
; data_reg_in_de[89]~77                                  ;     ;
; data_reg_in_de[90]~76                                  ;     ;
; data_reg_in_de[91]~75                                  ;     ;
; data_reg_in_de[92]~74                                  ;     ;
; data_reg_in_de[95]~71                                  ;     ;
; data_reg_in_de[93]~73                                  ;     ;
; data_reg_in_de[94]~72                                  ;     ;
; inv_round:layers1|mux[68]~1                            ;     ;
; inv_round:layers1|mux[79]~11                           ;     ;
; inv_round:layers1|mux[76]~27                           ;     ;
; inv_round:layers1|inv_mix_column:mixcolumn_s|value1~3  ;     ;
; inv_round:layers1|mux[75]~14                           ;     ;
; inv_round:layers1|inv_mix_column:mixcolumn_s|value1~0  ;     ;
; inv_round:layers1|mux[74]~13                           ;     ;
; data_reg_in_de[67]~48                                  ;     ;
; data_reg_in_de[66]~52                                  ;     ;
; inv_round:layers1|mux[120]~75                          ;     ;
; inv_round:layers1|mux[119]~78                          ;     ;
; data_reg_in_de[127]~99                                 ;     ;
; data_reg_in_de[123]~103                                ;     ;
; data_reg_in_de[124]~102                                ;     ;
; data_reg_in_de[126]~100                                ;     ;
; data_reg_in_de[125]~101                                ;     ;
; inv_round:layers1|mux[107]~68                          ;     ;
; inv_round:layers1|mux[32]~88                           ;     ;
; inv_round:layers1|mux[39]~89                           ;     ;
; inv_round:layers1|mux[38]~95                           ;     ;
; inv_round:layers1|mux[37]~87                           ;     ;
; inv_round:layers1|mux[61]~93                           ;     ;
; inv_round:layers1|mux[63]~99                           ;     ;
; inv_round:layers1|mux[56]~104                          ;     ;
; inv_round:layers1|mux[53]~105                          ;     ;
; inv_round:layers1|mux[48]~106                          ;     ;
; inv_round:layers1|mux[54]~108                          ;     ;
; inv_round:layers1|mux[33]~102                          ;     ;
; inv_round:layers1|mux[62]~100                          ;     ;
; inv_round:layers1|mux[55]~107                          ;     ;
; inv_round:layers1|mux[49]~109                          ;     ;
; data_reg_in_de[57]~112                                 ;     ;
; data_reg_in_de[58]~111                                 ;     ;
; data_reg_in_de[59]~110                                 ;     ;
; data_reg_in_de[60]~109                                 ;     ;
; data_reg_in_de[63]~106                                 ;     ;
; data_reg_in_de[61]~108                                 ;     ;
; data_reg_in_de[62]~107                                 ;     ;
; inv_round:layers1|mux[34]~94                           ;     ;
; inv_round:layers1|mux[50]~110                          ;     ;
; inv_round:layers1|mux[35]~111                          ;     ;
; inv_round:layers1|mux[51]~112                          ;     ;
; inv_round:layers1|mux[36]~113                          ;     ;
; inv_round:layers1|mux[52]~115                          ;     ;
; inv_round:layers1|mux[29]~35                           ;     ;
; inv_round:layers1|mux[31]~41                           ;     ;
; inv_round:layers1|mux[24]~46                           ;     ;
; round:layers|s_box:\sbox_16:4:sbox_map|Mux0~0          ;     ;
; round:layers|s_box:\sbox_16:9:sbox_map|Mux7~0          ;     ;
; Number of logic cells representing combinational loops ; 190 ;
+--------------------------------------------------------+-----+
Table restricted to first 100 entries. Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+----------------------------------------+--------------------+
; Register name                          ; Reason for Removal ;
+----------------------------------------+--------------------+
; i[7..31]                               ; Lost fanout        ;
; Total Number of Removed Registers = 25 ;                    ;
+----------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 561   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 543   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 516   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; control:contrl|data_sel[0]             ; 133     ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |AES|control:contrl|decision                   ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |AES|d_out[3]                                  ;
; 3:1                ; 128 bits  ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; No         ; |AES|data_reg_in_en[28]                        ;
; 3:1                ; 96 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |AES|key_schedule:key_generator|key_reg_in[42] ;
; 4:1                ; 128 bits  ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; No         ; |AES|data_reg_in_de[5]                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 561                         ;
;     CLR               ; 28                          ;
;     ENA               ; 1                           ;
;     ENA CLR           ; 515                         ;
;     plain             ; 17                          ;
; arriav_lcell_comb     ; 3383                        ;
;     arith             ; 2                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 1                           ;
;     extend            ; 145                         ;
;         7 data inputs ; 145                         ;
;     normal            ; 3236                        ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 203                         ;
;         3 data inputs ; 394                         ;
;         4 data inputs ; 608                         ;
;         5 data inputs ; 192                         ;
;         6 data inputs ; 1833                        ;
; boundary_port         ; 42                          ;
;                       ;                             ;
; Max LUT depth         ; 30.00                       ;
; Average LUT depth     ; 7.38                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:25     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Oct 31 11:57:58 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AES -c AES
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file s_box_4 .vhd
    Info (12022): Found design unit 1: s_box_4-beh File: K:/School Stuff/CIS492/AES/s_box_4 .vhd Line: 12
    Info (12023): Found entity 1: s_box_4 File: K:/School Stuff/CIS492/AES/s_box_4 .vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file s_box.vhd
    Info (12022): Found design unit 1: s_box-beh File: K:/School Stuff/CIS492/AES/s_box.vhd Line: 12
    Info (12023): Found entity 1: s_box File: K:/School Stuff/CIS492/AES/s_box.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file shift_rows.vhd
    Info (12022): Found design unit 1: shift_rows-beh File: K:/School Stuff/CIS492/AES/shift_rows.vhd Line: 12
    Info (12023): Found entity 1: shift_rows File: K:/School Stuff/CIS492/AES/shift_rows.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file round.vhd
    Info (12022): Found design unit 1: round-beh File: K:/School Stuff/CIS492/AES/round.vhd Line: 14
    Info (12023): Found entity 1: round File: K:/School Stuff/CIS492/AES/round.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mix_column.vhd
    Info (12022): Found design unit 1: mix_column-beh File: K:/School Stuff/CIS492/AES/mix_column.vhd Line: 12
    Info (12023): Found entity 1: mix_column File: K:/School Stuff/CIS492/AES/mix_column.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file key_schedule.vhd
    Info (12022): Found design unit 1: key_schedule-beh File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 21
    Info (12023): Found entity 1: key_schedule File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file inv_s_box.vhd
    Info (12022): Found design unit 1: inv_s_box-beh File: K:/School Stuff/CIS492/AES/inv_s_box.vhd Line: 12
    Info (12023): Found entity 1: inv_s_box File: K:/School Stuff/CIS492/AES/inv_s_box.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file inv_shift_rows.vhd
    Info (12022): Found design unit 1: inv_shift_rows-beh File: K:/School Stuff/CIS492/AES/inv_shift_rows.vhd Line: 12
    Info (12023): Found entity 1: inv_shift_rows File: K:/School Stuff/CIS492/AES/inv_shift_rows.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file inv_round.vhd
    Info (12022): Found design unit 1: inv_round-beh File: K:/School Stuff/CIS492/AES/inv_round.vhd Line: 14
    Info (12023): Found entity 1: inv_round File: K:/School Stuff/CIS492/AES/inv_round.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file inv_mix_column.vhd
    Info (12022): Found design unit 1: inv_mix_column-beh File: K:/School Stuff/CIS492/AES/inv_mix_column.vhd Line: 12
    Info (12023): Found entity 1: inv_mix_column File: K:/School Stuff/CIS492/AES/inv_mix_column.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file control.vhd
    Info (12022): Found design unit 1: control-beh File: K:/School Stuff/CIS492/AES/control.vhd Line: 22
    Info (12023): Found entity 1: control File: K:/School Stuff/CIS492/AES/control.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file aes.vhd
    Info (12022): Found design unit 1: AES-beh File: K:/School Stuff/CIS492/AES/AES.vhd Line: 37
    Info (12023): Found entity 1: AES File: K:/School Stuff/CIS492/AES/AES.vhd Line: 7
Info (12127): Elaborating entity "AES" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at AES.vhd(137): used explicit default value for signal "textin" because signal was never assigned a value File: K:/School Stuff/CIS492/AES/AES.vhd Line: 137
Warning (10540): VHDL Signal Declaration warning at AES.vhd(138): used explicit default value for signal "keyin" because signal was never assigned a value File: K:/School Stuff/CIS492/AES/AES.vhd Line: 138
Warning (10492): VHDL Process Statement warning at AES.vhd(155): signal "data_reg_out_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: K:/School Stuff/CIS492/AES/AES.vhd Line: 155
Warning (10492): VHDL Process Statement warning at AES.vhd(159): signal "data_reg_out_de" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: K:/School Stuff/CIS492/AES/AES.vhd Line: 159
Warning (10631): VHDL Process Statement warning at AES.vhd(144): inferring latch(es) for signal or variable "data_out", which holds its previous value in one or more paths through the process File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Warning (10492): VHDL Process Statement warning at AES.vhd(179): signal "clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: K:/School Stuff/CIS492/AES/AES.vhd Line: 179
Warning (10492): VHDL Process Statement warning at AES.vhd(298): signal "clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: K:/School Stuff/CIS492/AES/AES.vhd Line: 298
Warning (10631): VHDL Process Statement warning at AES.vhd(293): inferring latch(es) for signal or variable "i", which holds its previous value in one or more paths through the process File: K:/School Stuff/CIS492/AES/AES.vhd Line: 293
Info (10041): Inferred latch for "i[0]" at AES.vhd(293) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 293
Info (10041): Inferred latch for "i[1]" at AES.vhd(293) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 293
Info (10041): Inferred latch for "i[2]" at AES.vhd(293) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 293
Info (10041): Inferred latch for "i[3]" at AES.vhd(293) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 293
Info (10041): Inferred latch for "key_m[0]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[1]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[2]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[3]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[4]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[5]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[6]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[7]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[8]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[9]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[10]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[11]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[12]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[13]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[14]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[15]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[16]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[17]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[18]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[19]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[20]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[21]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[22]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[23]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[24]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[25]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[26]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[27]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[28]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[29]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[30]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[31]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[32]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[33]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[34]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[35]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[36]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[37]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[38]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[39]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[40]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[41]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[42]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[43]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[44]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[45]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[46]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[47]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[48]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[49]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[50]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[51]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[52]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[53]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[54]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[55]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[56]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[57]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[58]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[59]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[60]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[61]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[62]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[63]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[64]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[65]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[66]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[67]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[68]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[69]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[70]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[71]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[72]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[73]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[74]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[75]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[76]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[77]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[78]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[79]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[80]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[81]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[82]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[83]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[84]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[85]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[86]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[87]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[88]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[89]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[90]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[91]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[92]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[93]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[94]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[95]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[96]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[97]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[98]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[99]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[100]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[101]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[102]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[103]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[104]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[105]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[106]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[107]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[108]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[109]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[110]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[111]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[112]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[113]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[114]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[115]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[116]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[117]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[118]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[119]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[120]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[121]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[122]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[123]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[124]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[125]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[126]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "key_m[127]" at AES.vhd(170) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 170
Info (10041): Inferred latch for "data_in[0]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[1]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[2]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[3]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[4]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[5]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[6]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[7]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[8]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[9]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[10]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[11]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[12]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[13]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[14]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[15]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[16]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[17]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[18]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[19]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[20]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[21]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[22]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[23]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[24]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[25]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[26]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[27]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[28]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[29]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[30]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[31]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[32]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[33]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[34]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[35]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[36]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[37]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[38]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[39]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[40]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[41]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[42]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[43]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[44]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[45]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[46]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[47]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[48]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[49]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[50]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[51]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[52]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[53]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[54]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[55]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[56]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[57]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[58]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[59]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[60]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[61]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[62]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[63]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[64]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[65]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[66]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[67]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[68]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[69]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[70]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[71]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[72]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[73]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[74]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[75]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[76]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[77]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[78]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[79]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[80]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[81]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[82]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[83]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[84]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[85]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[86]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[87]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[88]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[89]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[90]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[91]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[92]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[93]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[94]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[95]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[96]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[97]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[98]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[99]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[100]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[101]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[102]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[103]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[104]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[105]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[106]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[107]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[108]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[109]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[110]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[111]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[112]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[113]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[114]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[115]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[116]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[117]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[118]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[119]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[120]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[121]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[122]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[123]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[124]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[125]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[126]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_in[127]" at AES.vhd(168) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 168
Info (10041): Inferred latch for "data_out[0]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[1]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[2]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[3]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[4]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[5]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[6]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[7]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[8]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[9]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[10]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[11]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[12]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[13]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[14]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[15]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[16]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[17]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[18]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[19]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[20]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[21]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[22]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[23]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[24]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[25]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[26]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[27]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[28]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[29]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[30]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[31]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[32]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[33]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[34]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[35]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[36]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[37]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[38]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[39]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[40]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[41]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[42]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[43]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[44]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[45]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[46]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[47]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[48]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[49]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[50]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[51]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[52]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[53]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[54]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[55]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[56]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[57]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[58]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[59]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[60]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[61]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[62]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[63]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[64]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[65]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[66]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[67]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[68]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[69]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[70]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[71]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[72]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[73]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[74]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[75]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[76]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[77]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[78]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[79]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[80]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[81]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[82]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[83]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[84]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[85]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[86]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[87]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[88]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[89]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[90]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[91]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[92]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[93]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[94]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[95]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[96]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[97]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[98]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[99]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[100]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[101]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[102]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[103]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[104]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[105]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[106]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[107]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[108]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[109]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[110]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[111]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[112]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[113]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[114]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[115]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[116]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[117]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[118]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[119]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[120]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[121]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[122]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[123]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[124]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[125]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[126]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (10041): Inferred latch for "data_out[127]" at AES.vhd(144) File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
Info (12128): Elaborating entity "control" for hierarchy "control:contrl" File: K:/School Stuff/CIS492/AES/AES.vhd Line: 207
Info (12128): Elaborating entity "key_schedule" for hierarchy "key_schedule:key_generator" File: K:/School Stuff/CIS492/AES/AES.vhd Line: 225
Warning (10492): VHDL Process Statement warning at key_schedule.vhd(67): signal "load_key" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 67
Warning (10492): VHDL Process Statement warning at key_schedule.vhd(69): signal "key_reg_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 69
Warning (10631): VHDL Process Statement warning at key_schedule.vhd(56): inferring latch(es) for signal or variable "key_reg_out", which holds its previous value in one or more paths through the process File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[0]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[1]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[2]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[3]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[4]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[5]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[6]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[7]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[8]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[9]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[10]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[11]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[12]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[13]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[14]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[15]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[16]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[17]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[18]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[19]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[20]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[21]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[22]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[23]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[24]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[25]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[26]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[27]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[28]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[29]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[30]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[31]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[32]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[33]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[34]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[35]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[36]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[37]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[38]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[39]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[40]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[41]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[42]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[43]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[44]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[45]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[46]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[47]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[48]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[49]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[50]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[51]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[52]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[53]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[54]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[55]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[56]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[57]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[58]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[59]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[60]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[61]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[62]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[63]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[64]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[65]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[66]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[67]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[68]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[69]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[70]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[71]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[72]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[73]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[74]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[75]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[76]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[77]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[78]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[79]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[80]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[81]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[82]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[83]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[84]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[85]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[86]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[87]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[88]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[89]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[90]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[91]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[92]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[93]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[94]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[95]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[96]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[97]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[98]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[99]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[100]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[101]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[102]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[103]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[104]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[105]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[106]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[107]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[108]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[109]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[110]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[111]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[112]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[113]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[114]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[115]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[116]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[117]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[118]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[119]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[120]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[121]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[122]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[123]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[124]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[125]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[126]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (10041): Inferred latch for "key_reg_out[127]" at key_schedule.vhd(56) File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 56
Info (12128): Elaborating entity "s_box_4" for hierarchy "key_schedule:key_generator|s_box_4:sbox_q" File: K:/School Stuff/CIS492/AES/key_schedule.vhd Line: 117
Info (12128): Elaborating entity "s_box" for hierarchy "key_schedule:key_generator|s_box_4:sbox_q|s_box:\sbox_4:3:sbox_map" File: K:/School Stuff/CIS492/AES/s_box_4 .vhd Line: 24
Info (12128): Elaborating entity "round" for hierarchy "round:layers" File: K:/School Stuff/CIS492/AES/AES.vhd Line: 256
Info (12128): Elaborating entity "shift_rows" for hierarchy "round:layers|shift_rows:shiftrow_s" File: K:/School Stuff/CIS492/AES/round.vhd Line: 56
Info (12128): Elaborating entity "mix_column" for hierarchy "round:layers|mix_column:mixcolumn_s" File: K:/School Stuff/CIS492/AES/round.vhd Line: 62
Info (12128): Elaborating entity "inv_round" for hierarchy "inv_round:layers1" File: K:/School Stuff/CIS492/AES/AES.vhd Line: 266
Info (12128): Elaborating entity "inv_shift_rows" for hierarchy "inv_round:layers1|inv_shift_rows:shiftrow_s" File: K:/School Stuff/CIS492/AES/inv_round.vhd Line: 49
Info (12128): Elaborating entity "inv_s_box" for hierarchy "inv_round:layers1|inv_s_box:\sbox_16:15:sbox_map" File: K:/School Stuff/CIS492/AES/inv_round.vhd Line: 59
Info (12128): Elaborating entity "inv_mix_column" for hierarchy "inv_round:layers1|inv_mix_column:mixcolumn_s" File: K:/School Stuff/CIS492/AES/inv_round.vhd Line: 68
Warning (13012): Latch data_out[0] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[16] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[48] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[32] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[64] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[80] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[96] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[112] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[1] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[17] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[49] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[33] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[65] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[81] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[97] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[113] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[2] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[18] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[50] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[34] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[66] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[82] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[98] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[114] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[3] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[19] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[51] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[35] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[67] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[83] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[99] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[115] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[4] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[20] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[52] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[36] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[68] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[84] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[100] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[116] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[5] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[21] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[53] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[37] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[69] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[85] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[101] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[117] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[6] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[22] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[54] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[38] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[70] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[86] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[102] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[118] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[7] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[23] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[55] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[39] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[71] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[87] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[103] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[119] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[8] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[24] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[56] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[40] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[72] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[88] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[104] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[120] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[9] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[25] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[57] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[41] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[73] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[89] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[105] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[121] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[10] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[26] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[58] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[42] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[74] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[90] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[106] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[122] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[11] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[27] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[59] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[43] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[75] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[91] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[107] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[123] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[12] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[28] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[60] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[44] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[76] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[92] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[108] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[124] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[13] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[29] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[61] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[45] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[77] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[93] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[109] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[125] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[14] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[30] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[62] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[46] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[78] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[94] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[110] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[126] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[15] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[31] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[63] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[47] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[79] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[95] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[111] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Warning (13012): Latch data_out[127] has unsafe behavior File: K:/School Stuff/CIS492/AES/AES.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encrypt File: K:/School Stuff/CIS492/AES/AES.vhd Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (17049): 25 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "d_in[0]" File: K:/School Stuff/CIS492/AES/AES.vhd Line: 19
    Warning (15610): No output dependent on input pin "d_in[1]" File: K:/School Stuff/CIS492/AES/AES.vhd Line: 19
    Warning (15610): No output dependent on input pin "d_in[2]" File: K:/School Stuff/CIS492/AES/AES.vhd Line: 19
    Warning (15610): No output dependent on input pin "d_key[0]" File: K:/School Stuff/CIS492/AES/AES.vhd Line: 20
    Warning (15610): No output dependent on input pin "d_key[1]" File: K:/School Stuff/CIS492/AES/AES.vhd Line: 20
    Warning (15610): No output dependent on input pin "d_key[2]" File: K:/School Stuff/CIS492/AES/AES.vhd Line: 20
Info (21057): Implemented 3945 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 3903 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 275 warnings
    Info: Peak virtual memory: 4975 megabytes
    Info: Processing ended: Sun Oct 31 11:58:39 2021
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:00:51


