// Seed: 1022253924
module module_0;
  uwire id_1, id_2 = id_2, id_3, id_4, id_5;
  always assign id_5 = id_1 << id_1;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output uwire id_2,
    input tri id_3,
    output wor id_4,
    input tri0 id_5
    , id_21,
    input supply1 id_6,
    input uwire id_7,
    output wire id_8,
    output tri id_9,
    output wand id_10,
    input tri0 id_11,
    input wand id_12#(
        .id_22(id_21),
        .id_23(1'h0),
        .id_24(1 * id_1),
        .id_25(1),
        .id_26(1'h0),
        .id_27(1)
    ),
    input tri1 id_13,
    output wand id_14,
    output tri0 id_15,
    input tri0 id_16,
    output supply0 id_17,
    input tri1 id_18,
    output wire id_19
);
  wire id_28, id_29;
  wire id_30;
  module_0();
endmodule
