<html><head><title>Icestorm: STR (post-index, 64-bit) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>STR (post-index, 64-bit)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  str x0, [x6], #8</pre><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 1.000</p><p>Issues: 2.000</p><p>Integer unit issues: 1.001</p><p>Load/store unit issues: 1.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td></tr></thead><tr><td>1005</td><td>1411</td><td>2059</td><td>1041</td><td>1018</td><td>1040</td><td>1000</td><td>4641</td><td>18325</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1074</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4641</td><td>17479</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1074</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4641</td><td>17497</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1077</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4641</td><td>17569</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1107</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4641</td><td>17623</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1078</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4641</td><td>17569</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1077</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4641</td><td>18217</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1080</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4641</td><td>17641</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1077</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4641</td><td>17695</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1076</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4629</td><td>18937</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: Latency 2->2</h2><div style="margin-left: 40px"><p>Code:</p><pre>  str x0, [x6], #8</pre><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 1.0089</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>10209</td><td>11206</td><td>20400</td><td>10310</td><td>10090</td><td>10310</td><td>10003</td><td>105464</td><td>171163</td><td>20109</td><td>200</td><td>10010</td><td>200</td><td>20020</td><td>10001</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>10088</td><td>20104</td><td>10104</td><td>10000</td><td>10104</td><td>10002</td><td>43508</td><td>170881</td><td>20106</td><td>200</td><td>10008</td><td>200</td><td>20016</td><td>10004</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>10090</td><td>20104</td><td>10104</td><td>10000</td><td>10104</td><td>10002</td><td>43510</td><td>170809</td><td>20106</td><td>200</td><td>10008</td><td>200</td><td>20016</td><td>10004</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>10091</td><td>20104</td><td>10104</td><td>10000</td><td>10104</td><td>10002</td><td>43510</td><td>170935</td><td>20106</td><td>200</td><td>10008</td><td>200</td><td>20016</td><td>10003</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>10088</td><td>20104</td><td>10104</td><td>10000</td><td>10104</td><td>10002</td><td>43509</td><td>170863</td><td>20106</td><td>200</td><td>10008</td><td>200</td><td>20016</td><td>10003</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>10088</td><td>20104</td><td>10104</td><td>10000</td><td>10104</td><td>10002</td><td>43511</td><td>170899</td><td>20106</td><td>200</td><td>10008</td><td>200</td><td>20016</td><td>10004</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>10086</td><td>20104</td><td>10104</td><td>10000</td><td>10104</td><td>10002</td><td>43510</td><td>170827</td><td>20106</td><td>200</td><td>10008</td><td>200</td><td>20016</td><td>10004</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>10088</td><td>20104</td><td>10104</td><td>10000</td><td>10104</td><td>10002</td><td>43511</td><td>170845</td><td>20106</td><td>200</td><td>10008</td><td>200</td><td>20016</td><td>10004</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>10099</td><td>20104</td><td>10104</td><td>10000</td><td>10104</td><td>10002</td><td>43516</td><td>171511</td><td>20106</td><td>200</td><td>10008</td><td>200</td><td>20016</td><td>10004</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>10089</td><td>20104</td><td>10104</td><td>10000</td><td>10104</td><td>10002</td><td>43510</td><td>170809</td><td>20106</td><td>200</td><td>10008</td><td>200</td><td>20016</td><td>10004</td><td>10000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 1.0094</p><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>10030</td><td>12006</td><td>20353</td><td>10246</td><td>10107</td><td>10250</td><td>10002</td><td>60820</td><td>170904</td><td>20016</td><td>20</td><td>10008</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr><tr><td>10025</td><td>10225</td><td>20064</td><td>10047</td><td>10017</td><td>10052</td><td>10000</td><td>60522</td><td>171078</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>10105</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>43071</td><td>171199</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>10103</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>43069</td><td>170839</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>10130</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>43078</td><td>171337</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>10111</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>43074</td><td>171307</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>10098</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>43075</td><td>170941</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>10108</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>43071</td><td>170929</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>10094</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>43071</td><td>170875</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>10094</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>43071</td><td>170929</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  str x0, [x6], #8
  str x0, [x7], #8
  str x0, [x8], #8
  str x0, [x9], #8
  str x0, [x10], #8
  str x0, [x11], #8
  str x0, [x12], #8
  str x0, [x13], #8</pre><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0006</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>80209</td><td>81115</td><td>160401</td><td>80311</td><td>80090</td><td>80311</td><td>80002</td><td>240312</td><td>1360162</td><td>160106</td><td>200</td><td>80008</td><td>200</td><td>160016</td><td>80005</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>80056</td><td>160105</td><td>80105</td><td>80000</td><td>80104</td><td>80002</td><td>240312</td><td>1360051</td><td>160106</td><td>200</td><td>80008</td><td>200</td><td>160016</td><td>80005</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>80048</td><td>160105</td><td>80105</td><td>80000</td><td>80104</td><td>80002</td><td>240312</td><td>1360051</td><td>160106</td><td>200</td><td>80008</td><td>200</td><td>160016</td><td>80005</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>80048</td><td>160105</td><td>80105</td><td>80000</td><td>80104</td><td>80002</td><td>240312</td><td>1360051</td><td>160106</td><td>200</td><td>80008</td><td>200</td><td>160016</td><td>80005</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>80048</td><td>160105</td><td>80105</td><td>80000</td><td>80104</td><td>80002</td><td>240312</td><td>1360051</td><td>160106</td><td>200</td><td>80008</td><td>200</td><td>160016</td><td>80005</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>80048</td><td>160105</td><td>80105</td><td>80000</td><td>80104</td><td>80002</td><td>240312</td><td>1360051</td><td>160106</td><td>200</td><td>80008</td><td>200</td><td>160016</td><td>80005</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>80048</td><td>160105</td><td>80105</td><td>80000</td><td>80104</td><td>80002</td><td>240312</td><td>1360051</td><td>160106</td><td>200</td><td>80008</td><td>200</td><td>160016</td><td>80005</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>80048</td><td>160105</td><td>80105</td><td>80000</td><td>80104</td><td>80002</td><td>240312</td><td>1360051</td><td>160106</td><td>200</td><td>80008</td><td>200</td><td>160016</td><td>80005</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>80048</td><td>160105</td><td>80105</td><td>80000</td><td>80104</td><td>80002</td><td>240312</td><td>1360051</td><td>160106</td><td>200</td><td>80008</td><td>200</td><td>160016</td><td>80005</td><td>80000</td><td>100</td></tr><tr><td>80205</td><td>80107</td><td>160154</td><td>80137</td><td>80017</td><td>80140</td><td>80002</td><td>240312</td><td>1360211</td><td>160106</td><td>200</td><td>80008</td><td>200</td><td>160016</td><td>80005</td><td>80000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0006</p><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>80029</td><td>81493</td><td>160305</td><td>80215</td><td>80090</td><td>80214</td><td>80002</td><td>240042</td><td>1360051</td><td>160016</td><td>20</td><td>80008</td><td>20</td><td>160176</td><td>80085</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>80048</td><td>160015</td><td>80015</td><td>80000</td><td>80014</td><td>80000</td><td>240030</td><td>1360045</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>80048</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>1360045</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>80048</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>1360045</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>80048</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>1360045</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>80048</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>1360045</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>80048</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>1360171</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>80048</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>1360045</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>80048</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>1360045</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>80048</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80035</td><td>240149</td><td>1360647</td><td>160085</td><td>20</td><td>80048</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>10</td></tr></table></div></div></div></div></body></html>