#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000024a220f8060 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000024a220f8820 .scope module, "alu" "alu" 3 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /INPUT 3 "funct3";
    .port_info 4 /INPUT 7 "funct7";
    .port_info 5 /OUTPUT 64 "result";
o0000024a220f94b8 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024a220f03f0_0 .net "a", 63 0, o0000024a220f94b8;  0 drivers
o0000024a220f94e8 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024a220f0850_0 .net "b", 63 0, o0000024a220f94e8;  0 drivers
o0000024a220f9518 .functor BUFZ 3, C4<zzz>; HiZ drive
v0000024a220f1250_0 .net "funct3", 2 0, o0000024a220f9518;  0 drivers
o0000024a220f9548 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0000024a220f0b70_0 .net "funct7", 6 0, o0000024a220f9548;  0 drivers
o0000024a220f9578 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0000024a220f1390_0 .net "opcode", 6 0, o0000024a220f9578;  0 drivers
v0000024a220f12f0_0 .var "result", 63 0;
E_0000024a220eb9d0/0 .event anyedge, v0000024a220f1390_0, v0000024a220f1250_0, v0000024a220f0b70_0, v0000024a220f03f0_0;
E_0000024a220eb9d0/1 .event anyedge, v0000024a220f0850_0;
E_0000024a220eb9d0 .event/or E_0000024a220eb9d0/0, E_0000024a220eb9d0/1;
S_0000024a220f89b0 .scope module, "tb_processor" "tb_processor" 4 3;
 .timescale -9 -12;
L_0000024a220d6aa0 .functor BUFZ 32, L_0000024a22154590, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024a220d6e20 .functor BUFZ 64, L_0000024a22154810, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0000024a22155710_0 .net *"_ivl_0", 31 0, L_0000024a22154590;  1 drivers
v0000024a221543b0_0 .net *"_ivl_10", 63 0, L_0000024a22154810;  1 drivers
v0000024a22155210_0 .net *"_ivl_12", 63 0, L_0000024a221549f0;  1 drivers
v0000024a221557b0_0 .net *"_ivl_14", 60 0, L_0000024a22154950;  1 drivers
L_0000024a221600d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000024a22154a90_0 .net *"_ivl_16", 2 0, L_0000024a221600d0;  1 drivers
v0000024a22155850_0 .net *"_ivl_2", 63 0, L_0000024a221546d0;  1 drivers
v0000024a221558f0_0 .net *"_ivl_4", 61 0, L_0000024a22154630;  1 drivers
L_0000024a22160088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024a22155cb0_0 .net *"_ivl_6", 1 0, L_0000024a22160088;  1 drivers
v0000024a22154d10_0 .var "clk", 0 0;
v0000024a221541d0 .array "data_mem", 255 0, 63 0;
v0000024a22155a30_0 .net "data_mem_addr", 63 0, L_0000024a221b9870;  1 drivers
v0000024a22154270_0 .net "data_mem_rdata", 63 0, L_0000024a220d6e20;  1 drivers
v0000024a22155ad0_0 .net "data_mem_wdata", 63 0, L_0000024a221b9d40;  1 drivers
v0000024a22155030_0 .net "data_mem_we", 0 0, L_0000024a221b9330;  1 drivers
v0000024a22155b70_0 .var/i "i", 31 0;
v0000024a22153e10_0 .net "instr_addr", 63 0, L_0000024a220d6e90;  1 drivers
v0000024a22153f50_0 .net "instr_data", 31 0, L_0000024a220d6aa0;  1 drivers
v0000024a22154450 .array "instr_mem", 255 0, 31 0;
v0000024a22154b30_0 .var "rst", 0 0;
E_0000024a220ebb90 .event posedge, v0000024a220f0670_0;
L_0000024a22154590 .array/port v0000024a22154450, L_0000024a221546d0;
L_0000024a22154630 .part L_0000024a220d6e90, 2, 62;
L_0000024a221546d0 .concat [ 62 2 0 0], L_0000024a22154630, L_0000024a22160088;
L_0000024a22154810 .array/port v0000024a221541d0, L_0000024a221549f0;
L_0000024a22154950 .part L_0000024a221b9870, 3, 61;
L_0000024a221549f0 .concat [ 61 3 0 0], L_0000024a22154950, L_0000024a221600d0;
S_0000024a220dcad0 .scope module, "dut" "top" 4 58, 5 1 0, S_0000024a220f89b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instr_mem_rdata";
    .port_info 3 /OUTPUT 64 "instr_mem_addr";
    .port_info 4 /INPUT 64 "data_mem_rdata";
    .port_info 5 /OUTPUT 64 "data_mem_addr";
    .port_info 6 /OUTPUT 64 "data_mem_wdata";
    .port_info 7 /OUTPUT 1 "data_mem_we";
v0000024a22154c70_0 .net "clk", 0 0, v0000024a22154d10_0;  1 drivers
v0000024a22155530_0 .net "data_mem_addr", 63 0, L_0000024a221b9870;  alias, 1 drivers
v0000024a22155670_0 .net "data_mem_rdata", 63 0, L_0000024a220d6e20;  alias, 1 drivers
v0000024a22154ef0_0 .net "data_mem_wdata", 63 0, L_0000024a221b9d40;  alias, 1 drivers
v0000024a221552b0_0 .net "data_mem_we", 0 0, L_0000024a221b9330;  alias, 1 drivers
v0000024a22154f90_0 .net "instr_mem_addr", 63 0, L_0000024a220d6e90;  alias, 1 drivers
v0000024a22154130_0 .net "instr_mem_rdata", 31 0, L_0000024a220d6aa0;  alias, 1 drivers
v0000024a22154090_0 .net "rst", 0 0, v0000024a22154b30_0;  1 drivers
S_0000024a220dcc60 .scope module, "core" "riscv_core" 5 14, 6 1 0, S_0000024a220dcad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instr_mem_rdata";
    .port_info 3 /OUTPUT 64 "instr_mem_addr";
    .port_info 4 /INPUT 64 "data_mem_rdata";
    .port_info 5 /OUTPUT 64 "data_mem_addr";
    .port_info 6 /OUTPUT 64 "data_mem_wdata";
    .port_info 7 /OUTPUT 1 "data_mem_we";
L_0000024a220d6e90 .functor BUFZ 64, v0000024a220e2980_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0000024a22160118 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000024a221522a0_0 .net/2u *"_ivl_0", 63 0, L_0000024a22160118;  1 drivers
v0000024a22150ea0_0 .net "alu_result", 63 0, v0000024a220f0c10_0;  1 drivers
v0000024a22151300_0 .net "clk", 0 0, v0000024a22154d10_0;  alias, 1 drivers
v0000024a22151f80_0 .net "data_mem_addr", 63 0, L_0000024a221b9870;  alias, 1 drivers
v0000024a22151120_0 .net "data_mem_rdata", 63 0, L_0000024a220d6e20;  alias, 1 drivers
v0000024a22152340_0 .net "data_mem_wdata", 63 0, L_0000024a221b9d40;  alias, 1 drivers
v0000024a22150fe0_0 .net "data_mem_we", 0 0, L_0000024a221b9330;  alias, 1 drivers
v0000024a22152480_0 .net "funct3", 2 0, L_0000024a22156500;  1 drivers
v0000024a22151080_0 .net "funct7", 6 0, L_0000024a22155f60;  1 drivers
v0000024a221514e0_0 .net "imm_i", 63 0, L_0000024a22156000;  1 drivers
v0000024a221511c0_0 .net "imm_s", 63 0, L_0000024a22157400;  1 drivers
v0000024a22155490_0 .net "instr_mem_addr", 63 0, L_0000024a220d6e90;  alias, 1 drivers
v0000024a22154db0_0 .net "instr_mem_rdata", 31 0, L_0000024a220d6aa0;  alias, 1 drivers
v0000024a22155170_0 .net "mem_to_reg", 0 0, v0000024a220f1d90_0;  1 drivers
v0000024a22155c10_0 .net "mem_we", 0 0, v0000024a220f0170_0;  1 drivers
v0000024a22154e50_0 .net "opcode", 6 0, L_0000024a22155e20;  1 drivers
v0000024a22155990_0 .net "pc", 63 0, v0000024a220e2980_0;  1 drivers
v0000024a221544f0_0 .net "pc_next", 63 0, L_0000024a221550d0;  1 drivers
v0000024a22155350_0 .net "rd", 4 0, L_0000024a22156320;  1 drivers
v0000024a22153eb0_0 .net "rd_data", 63 0, L_0000024a22156460;  1 drivers
v0000024a221555d0_0 .net "rd_we", 0 0, v0000024a220f1e30_0;  1 drivers
v0000024a22154310_0 .net "rs1", 4 0, L_0000024a22157c20;  1 drivers
v0000024a22154770_0 .net "rs1_data", 63 0, L_0000024a221566e0;  1 drivers
v0000024a221553f0_0 .net "rs2", 4 0, L_0000024a22156280;  1 drivers
v0000024a221548b0_0 .net "rs2_data", 63 0, L_0000024a22157540;  1 drivers
v0000024a22153ff0_0 .net "rst", 0 0, v0000024a22154b30_0;  alias, 1 drivers
v0000024a22154bd0_0 .net "store_data", 63 0, L_0000024a220c42a0;  1 drivers
L_0000024a221550d0 .arith/sum 64, v0000024a220e2980_0, L_0000024a22160118;
S_0000024a220ccaa0 .scope module, "ex_stage" "execute" 6 73, 7 1 0, S_0000024a220dcc60;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "rs1_data";
    .port_info 1 /INPUT 64 "rs2_data";
    .port_info 2 /INPUT 64 "imm_i";
    .port_info 3 /INPUT 64 "imm_s";
    .port_info 4 /INPUT 7 "opcode";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 7 "funct7";
    .port_info 7 /OUTPUT 64 "alu_result";
    .port_info 8 /OUTPUT 64 "store_data";
    .port_info 9 /OUTPUT 1 "mem_we";
    .port_info 10 /OUTPUT 1 "mem_to_reg";
    .port_info 11 /OUTPUT 1 "rd_we";
L_0000024a220c42a0 .functor BUFZ 64, L_0000024a22157540, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0000024a221b99c0 .functor AND 1, L_0000024a22157220, L_0000024a22156f00, C4<1>, C4<1>;
L_0000024a221603a0 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0000024a220f0df0_0 .net/2u *"_ivl_2", 6 0, L_0000024a221603a0;  1 drivers
v0000024a220f1750_0 .net *"_ivl_4", 0 0, L_0000024a22157220;  1 drivers
L_0000024a221603e8 .functor BUFT 1, C4<0000100>, C4<0>, C4<0>, C4<0>;
v0000024a220f16b0_0 .net/2u *"_ivl_6", 6 0, L_0000024a221603e8;  1 drivers
v0000024a220f1430_0 .net *"_ivl_8", 0 0, L_0000024a22156f00;  1 drivers
v0000024a220f0c10_0 .var "alu_result", 63 0;
v0000024a220f0ad0_0 .net "funct3", 2 0, L_0000024a22156500;  alias, 1 drivers
v0000024a220f02b0_0 .net "funct7", 6 0, L_0000024a22155f60;  alias, 1 drivers
v0000024a220f08f0_0 .net "imm_i", 63 0, L_0000024a22156000;  alias, 1 drivers
v0000024a220f0990_0 .net "imm_s", 63 0, L_0000024a22157400;  alias, 1 drivers
v0000024a220f0a30_0 .net "is_zba", 0 0, L_0000024a221b99c0;  1 drivers
v0000024a220f1d90_0 .var "mem_to_reg", 0 0;
v0000024a220f0170_0 .var "mem_we", 0 0;
v0000024a220f1b10_0 .net "opcode", 6 0, L_0000024a22155e20;  alias, 1 drivers
v0000024a220f1e30_0 .var "rd_we", 0 0;
v0000024a220f1bb0_0 .net "rs1_data", 63 0, L_0000024a221566e0;  alias, 1 drivers
v0000024a220f0e90_0 .net "rs2_data", 63 0, L_0000024a22157540;  alias, 1 drivers
v0000024a220f17f0_0 .net "store_data", 63 0, L_0000024a220c42a0;  alias, 1 drivers
v0000024a220f14d0_0 .net "zba_result", 63 0, v0000024a220f00d0_0;  1 drivers
E_0000024a220eb1d0/0 .event anyedge, v0000024a220f1b10_0, v0000024a220f0a30_0, v0000024a220f00d0_0, v0000024a220f0490_0;
E_0000024a220eb1d0/1 .event anyedge, v0000024a220f02b0_0, v0000024a220f0cb0_0, v0000024a220f1570_0, v0000024a220f08f0_0;
E_0000024a220eb1d0/2 .event anyedge, v0000024a220f0990_0;
E_0000024a220eb1d0 .event/or E_0000024a220eb1d0/0, E_0000024a220eb1d0/1, E_0000024a220eb1d0/2;
L_0000024a22157220 .cmp/eq 7, L_0000024a22155e20, L_0000024a221603a0;
L_0000024a22156f00 .cmp/eq 7, L_0000024a22155f60, L_0000024a221603e8;
S_0000024a220ccc30 .scope module, "zba" "zba_unit" 7 26, 8 1 0, S_0000024a220ccaa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "rs1";
    .port_info 1 /INPUT 64 "rs2";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /OUTPUT 64 "result";
v0000024a220f0490_0 .net "funct3", 2 0, L_0000024a22156500;  alias, 1 drivers
v0000024a220f00d0_0 .var "result", 63 0;
v0000024a220f0cb0_0 .net "rs1", 63 0, L_0000024a221566e0;  alias, 1 drivers
v0000024a220f1570_0 .net "rs2", 63 0, L_0000024a22157540;  alias, 1 drivers
E_0000024a220ebf90 .event anyedge, v0000024a220f0490_0, v0000024a220f0cb0_0, v0000024a220f1570_0;
S_0000024a220abd50 .scope module, "id_stage" "decode" 6 37, 9 1 0, S_0000024a220dcc60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rs1";
    .port_info 3 /OUTPUT 5 "rs2";
    .port_info 4 /OUTPUT 5 "rd";
    .port_info 5 /OUTPUT 3 "funct3";
    .port_info 6 /OUTPUT 7 "funct7";
    .port_info 7 /OUTPUT 64 "imm_i";
    .port_info 8 /OUTPUT 64 "imm_s";
v0000024a220f1930_0 .net *"_ivl_13", 0 0, L_0000024a22155ec0;  1 drivers
v0000024a220f0fd0_0 .net *"_ivl_14", 51 0, L_0000024a22157cc0;  1 drivers
v0000024a220f0210_0 .net *"_ivl_17", 11 0, L_0000024a22156640;  1 drivers
v0000024a220f0350_0 .net *"_ivl_21", 0 0, L_0000024a22156780;  1 drivers
v0000024a220f1610_0 .net *"_ivl_22", 51 0, L_0000024a22157680;  1 drivers
v0000024a220f1ed0_0 .net *"_ivl_25", 6 0, L_0000024a221563c0;  1 drivers
v0000024a220f1070_0 .net *"_ivl_27", 4 0, L_0000024a22157180;  1 drivers
v0000024a220f1a70_0 .net "funct3", 2 0, L_0000024a22156500;  alias, 1 drivers
v0000024a220f1c50_0 .net "funct7", 6 0, L_0000024a22155f60;  alias, 1 drivers
v0000024a220f0530_0 .net "imm_i", 63 0, L_0000024a22156000;  alias, 1 drivers
v0000024a220f0710_0 .net "imm_s", 63 0, L_0000024a22157400;  alias, 1 drivers
v0000024a220f1cf0_0 .net "instr", 31 0, L_0000024a220d6aa0;  alias, 1 drivers
v0000024a220f1110_0 .net "opcode", 6 0, L_0000024a22155e20;  alias, 1 drivers
v0000024a220f11b0_0 .net "rd", 4 0, L_0000024a22156320;  alias, 1 drivers
v0000024a220f1f70_0 .net "rs1", 4 0, L_0000024a22157c20;  alias, 1 drivers
v0000024a220f05d0_0 .net "rs2", 4 0, L_0000024a22156280;  alias, 1 drivers
L_0000024a22155e20 .part L_0000024a220d6aa0, 0, 7;
L_0000024a22156320 .part L_0000024a220d6aa0, 7, 5;
L_0000024a22156500 .part L_0000024a220d6aa0, 12, 3;
L_0000024a22157c20 .part L_0000024a220d6aa0, 15, 5;
L_0000024a22156280 .part L_0000024a220d6aa0, 20, 5;
L_0000024a22155f60 .part L_0000024a220d6aa0, 25, 7;
L_0000024a22155ec0 .part L_0000024a220d6aa0, 31, 1;
LS_0000024a22157cc0_0_0 .concat [ 1 1 1 1], L_0000024a22155ec0, L_0000024a22155ec0, L_0000024a22155ec0, L_0000024a22155ec0;
LS_0000024a22157cc0_0_4 .concat [ 1 1 1 1], L_0000024a22155ec0, L_0000024a22155ec0, L_0000024a22155ec0, L_0000024a22155ec0;
LS_0000024a22157cc0_0_8 .concat [ 1 1 1 1], L_0000024a22155ec0, L_0000024a22155ec0, L_0000024a22155ec0, L_0000024a22155ec0;
LS_0000024a22157cc0_0_12 .concat [ 1 1 1 1], L_0000024a22155ec0, L_0000024a22155ec0, L_0000024a22155ec0, L_0000024a22155ec0;
LS_0000024a22157cc0_0_16 .concat [ 1 1 1 1], L_0000024a22155ec0, L_0000024a22155ec0, L_0000024a22155ec0, L_0000024a22155ec0;
LS_0000024a22157cc0_0_20 .concat [ 1 1 1 1], L_0000024a22155ec0, L_0000024a22155ec0, L_0000024a22155ec0, L_0000024a22155ec0;
LS_0000024a22157cc0_0_24 .concat [ 1 1 1 1], L_0000024a22155ec0, L_0000024a22155ec0, L_0000024a22155ec0, L_0000024a22155ec0;
LS_0000024a22157cc0_0_28 .concat [ 1 1 1 1], L_0000024a22155ec0, L_0000024a22155ec0, L_0000024a22155ec0, L_0000024a22155ec0;
LS_0000024a22157cc0_0_32 .concat [ 1 1 1 1], L_0000024a22155ec0, L_0000024a22155ec0, L_0000024a22155ec0, L_0000024a22155ec0;
LS_0000024a22157cc0_0_36 .concat [ 1 1 1 1], L_0000024a22155ec0, L_0000024a22155ec0, L_0000024a22155ec0, L_0000024a22155ec0;
LS_0000024a22157cc0_0_40 .concat [ 1 1 1 1], L_0000024a22155ec0, L_0000024a22155ec0, L_0000024a22155ec0, L_0000024a22155ec0;
LS_0000024a22157cc0_0_44 .concat [ 1 1 1 1], L_0000024a22155ec0, L_0000024a22155ec0, L_0000024a22155ec0, L_0000024a22155ec0;
LS_0000024a22157cc0_0_48 .concat [ 1 1 1 1], L_0000024a22155ec0, L_0000024a22155ec0, L_0000024a22155ec0, L_0000024a22155ec0;
LS_0000024a22157cc0_1_0 .concat [ 4 4 4 4], LS_0000024a22157cc0_0_0, LS_0000024a22157cc0_0_4, LS_0000024a22157cc0_0_8, LS_0000024a22157cc0_0_12;
LS_0000024a22157cc0_1_4 .concat [ 4 4 4 4], LS_0000024a22157cc0_0_16, LS_0000024a22157cc0_0_20, LS_0000024a22157cc0_0_24, LS_0000024a22157cc0_0_28;
LS_0000024a22157cc0_1_8 .concat [ 4 4 4 4], LS_0000024a22157cc0_0_32, LS_0000024a22157cc0_0_36, LS_0000024a22157cc0_0_40, LS_0000024a22157cc0_0_44;
LS_0000024a22157cc0_1_12 .concat [ 4 0 0 0], LS_0000024a22157cc0_0_48;
L_0000024a22157cc0 .concat [ 16 16 16 4], LS_0000024a22157cc0_1_0, LS_0000024a22157cc0_1_4, LS_0000024a22157cc0_1_8, LS_0000024a22157cc0_1_12;
L_0000024a22156640 .part L_0000024a220d6aa0, 20, 12;
L_0000024a22156000 .concat [ 12 52 0 0], L_0000024a22156640, L_0000024a22157cc0;
L_0000024a22156780 .part L_0000024a220d6aa0, 31, 1;
LS_0000024a22157680_0_0 .concat [ 1 1 1 1], L_0000024a22156780, L_0000024a22156780, L_0000024a22156780, L_0000024a22156780;
LS_0000024a22157680_0_4 .concat [ 1 1 1 1], L_0000024a22156780, L_0000024a22156780, L_0000024a22156780, L_0000024a22156780;
LS_0000024a22157680_0_8 .concat [ 1 1 1 1], L_0000024a22156780, L_0000024a22156780, L_0000024a22156780, L_0000024a22156780;
LS_0000024a22157680_0_12 .concat [ 1 1 1 1], L_0000024a22156780, L_0000024a22156780, L_0000024a22156780, L_0000024a22156780;
LS_0000024a22157680_0_16 .concat [ 1 1 1 1], L_0000024a22156780, L_0000024a22156780, L_0000024a22156780, L_0000024a22156780;
LS_0000024a22157680_0_20 .concat [ 1 1 1 1], L_0000024a22156780, L_0000024a22156780, L_0000024a22156780, L_0000024a22156780;
LS_0000024a22157680_0_24 .concat [ 1 1 1 1], L_0000024a22156780, L_0000024a22156780, L_0000024a22156780, L_0000024a22156780;
LS_0000024a22157680_0_28 .concat [ 1 1 1 1], L_0000024a22156780, L_0000024a22156780, L_0000024a22156780, L_0000024a22156780;
LS_0000024a22157680_0_32 .concat [ 1 1 1 1], L_0000024a22156780, L_0000024a22156780, L_0000024a22156780, L_0000024a22156780;
LS_0000024a22157680_0_36 .concat [ 1 1 1 1], L_0000024a22156780, L_0000024a22156780, L_0000024a22156780, L_0000024a22156780;
LS_0000024a22157680_0_40 .concat [ 1 1 1 1], L_0000024a22156780, L_0000024a22156780, L_0000024a22156780, L_0000024a22156780;
LS_0000024a22157680_0_44 .concat [ 1 1 1 1], L_0000024a22156780, L_0000024a22156780, L_0000024a22156780, L_0000024a22156780;
LS_0000024a22157680_0_48 .concat [ 1 1 1 1], L_0000024a22156780, L_0000024a22156780, L_0000024a22156780, L_0000024a22156780;
LS_0000024a22157680_1_0 .concat [ 4 4 4 4], LS_0000024a22157680_0_0, LS_0000024a22157680_0_4, LS_0000024a22157680_0_8, LS_0000024a22157680_0_12;
LS_0000024a22157680_1_4 .concat [ 4 4 4 4], LS_0000024a22157680_0_16, LS_0000024a22157680_0_20, LS_0000024a22157680_0_24, LS_0000024a22157680_0_28;
LS_0000024a22157680_1_8 .concat [ 4 4 4 4], LS_0000024a22157680_0_32, LS_0000024a22157680_0_36, LS_0000024a22157680_0_40, LS_0000024a22157680_0_44;
LS_0000024a22157680_1_12 .concat [ 4 0 0 0], LS_0000024a22157680_0_48;
L_0000024a22157680 .concat [ 16 16 16 4], LS_0000024a22157680_1_0, LS_0000024a22157680_1_4, LS_0000024a22157680_1_8, LS_0000024a22157680_1_12;
L_0000024a221563c0 .part L_0000024a220d6aa0, 25, 7;
L_0000024a22157180 .part L_0000024a220d6aa0, 7, 5;
L_0000024a22157400 .concat [ 5 7 52 0], L_0000024a22157180, L_0000024a221563c0, L_0000024a22157680;
S_0000024a220abee0 .scope module, "if_stage" "fetch" 6 20, 10 1 0, S_0000024a220dcc60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 64 "pc_next";
    .port_info 3 /OUTPUT 64 "pc";
v0000024a220f0670_0 .net "clk", 0 0, v0000024a22154d10_0;  alias, 1 drivers
v0000024a220e2980_0 .var "pc", 63 0;
v0000024a220e2c00_0 .net "pc_next", 63 0, L_0000024a221550d0;  alias, 1 drivers
v0000024a22151b20_0 .net "rst", 0 0, v0000024a22154b30_0;  alias, 1 drivers
E_0000024a220eb550 .event posedge, v0000024a22151b20_0, v0000024a220f0670_0;
S_0000024a220b04c0 .scope module, "mem_stage_i" "mem_stage" 6 91, 11 1 0, S_0000024a220dcc60;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "alu_result";
    .port_info 1 /INPUT 64 "store_data";
    .port_info 2 /INPUT 1 "mem_we";
    .port_info 3 /OUTPUT 64 "data_mem_addr";
    .port_info 4 /OUTPUT 64 "data_mem_wdata";
    .port_info 5 /OUTPUT 1 "data_mem_we";
L_0000024a221b9870 .functor BUFZ 64, v0000024a220f0c10_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0000024a221b9d40 .functor BUFZ 64, L_0000024a220c42a0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0000024a221b9330 .functor BUFZ 1, v0000024a220f0170_0, C4<0>, C4<0>, C4<0>;
v0000024a22151760_0 .net "alu_result", 63 0, v0000024a220f0c10_0;  alias, 1 drivers
v0000024a22150720_0 .net "data_mem_addr", 63 0, L_0000024a221b9870;  alias, 1 drivers
v0000024a221518a0_0 .net "data_mem_wdata", 63 0, L_0000024a221b9d40;  alias, 1 drivers
v0000024a22152020_0 .net "data_mem_we", 0 0, L_0000024a221b9330;  alias, 1 drivers
v0000024a22150ae0_0 .net "mem_we", 0 0, v0000024a220f0170_0;  alias, 1 drivers
v0000024a22151d00_0 .net "store_data", 63 0, L_0000024a220c42a0;  alias, 1 drivers
S_0000024a220b0650 .scope module, "rf" "regfile" 6 55, 12 1 0, S_0000024a220dcc60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 1 "rd_we";
    .port_info 6 /INPUT 64 "rd_data";
    .port_info 7 /OUTPUT 64 "rs1_data";
    .port_info 8 /OUTPUT 64 "rs2_data";
v0000024a22151c60_0 .net *"_ivl_0", 31 0, L_0000024a221570e0;  1 drivers
v0000024a22150f40_0 .net *"_ivl_10", 63 0, L_0000024a221579a0;  1 drivers
v0000024a22151da0_0 .net *"_ivl_12", 6 0, L_0000024a221560a0;  1 drivers
L_0000024a22160238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024a22151440_0 .net *"_ivl_15", 1 0, L_0000024a22160238;  1 drivers
v0000024a22150860_0 .net *"_ivl_18", 31 0, L_0000024a22157900;  1 drivers
L_0000024a22160280 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024a221507c0_0 .net *"_ivl_21", 26 0, L_0000024a22160280;  1 drivers
L_0000024a221602c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024a22150b80_0 .net/2u *"_ivl_22", 31 0, L_0000024a221602c8;  1 drivers
v0000024a22150c20_0 .net *"_ivl_24", 0 0, L_0000024a22156140;  1 drivers
L_0000024a22160310 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024a22151e40_0 .net/2u *"_ivl_26", 63 0, L_0000024a22160310;  1 drivers
v0000024a22152160_0 .net *"_ivl_28", 63 0, L_0000024a22157720;  1 drivers
L_0000024a22160160 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024a221520c0_0 .net *"_ivl_3", 26 0, L_0000024a22160160;  1 drivers
v0000024a221519e0_0 .net *"_ivl_30", 6 0, L_0000024a22156d20;  1 drivers
L_0000024a22160358 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024a221523e0_0 .net *"_ivl_33", 1 0, L_0000024a22160358;  1 drivers
L_0000024a221601a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024a22151580_0 .net/2u *"_ivl_4", 31 0, L_0000024a221601a8;  1 drivers
v0000024a22151ee0_0 .net *"_ivl_6", 0 0, L_0000024a22157040;  1 drivers
L_0000024a221601f0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024a22151a80_0 .net/2u *"_ivl_8", 63 0, L_0000024a221601f0;  1 drivers
v0000024a22151620_0 .net "clk", 0 0, v0000024a22154d10_0;  alias, 1 drivers
v0000024a22150680_0 .var/i "i", 31 0;
v0000024a22151800_0 .net "rd", 4 0, L_0000024a22156320;  alias, 1 drivers
v0000024a221516c0_0 .net "rd_data", 63 0, L_0000024a22156460;  alias, 1 drivers
v0000024a22150e00_0 .net "rd_we", 0 0, v0000024a220f1e30_0;  alias, 1 drivers
v0000024a22150cc0 .array "regs", 0 31, 63 0;
v0000024a22151940_0 .net "rs1", 4 0, L_0000024a22157c20;  alias, 1 drivers
v0000024a221505e0_0 .net "rs1_data", 63 0, L_0000024a221566e0;  alias, 1 drivers
v0000024a22150900_0 .net "rs2", 4 0, L_0000024a22156280;  alias, 1 drivers
v0000024a22151bc0_0 .net "rs2_data", 63 0, L_0000024a22157540;  alias, 1 drivers
v0000024a22152200_0 .net "rst", 0 0, v0000024a22154b30_0;  alias, 1 drivers
L_0000024a221570e0 .concat [ 5 27 0 0], L_0000024a22157c20, L_0000024a22160160;
L_0000024a22157040 .cmp/eq 32, L_0000024a221570e0, L_0000024a221601a8;
L_0000024a221579a0 .array/port v0000024a22150cc0, L_0000024a221560a0;
L_0000024a221560a0 .concat [ 5 2 0 0], L_0000024a22157c20, L_0000024a22160238;
L_0000024a221566e0 .functor MUXZ 64, L_0000024a221579a0, L_0000024a221601f0, L_0000024a22157040, C4<>;
L_0000024a22157900 .concat [ 5 27 0 0], L_0000024a22156280, L_0000024a22160280;
L_0000024a22156140 .cmp/eq 32, L_0000024a22157900, L_0000024a221602c8;
L_0000024a22157720 .array/port v0000024a22150cc0, L_0000024a22156d20;
L_0000024a22156d20 .concat [ 5 2 0 0], L_0000024a22156280, L_0000024a22160358;
L_0000024a22157540 .functor MUXZ 64, L_0000024a22157720, L_0000024a22160310, L_0000024a22156140, C4<>;
S_0000024a220cdb30 .scope module, "wb_stage" "writeback" 6 103, 13 1 0, S_0000024a220dcc60;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "alu_result";
    .port_info 1 /INPUT 64 "mem_data";
    .port_info 2 /INPUT 1 "mem_to_reg";
    .port_info 3 /OUTPUT 64 "rd_data";
v0000024a221509a0_0 .net "alu_result", 63 0, v0000024a220f0c10_0;  alias, 1 drivers
v0000024a221513a0_0 .net "mem_data", 63 0, L_0000024a220d6e20;  alias, 1 drivers
v0000024a22150d60_0 .net "mem_to_reg", 0 0, v0000024a220f1d90_0;  alias, 1 drivers
v0000024a22150a40_0 .net "rd_data", 63 0, L_0000024a22156460;  alias, 1 drivers
L_0000024a22156460 .functor MUXZ 64, v0000024a220f0c10_0, L_0000024a220d6e20, v0000024a220f1d90_0, C4<>;
    .scope S_0000024a220f8820;
T_0 ;
Ewait_0 .event/or E_0000024a220eb9d0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000024a220f12f0_0, 0, 64;
    %load/vec4 v0000024a220f1390_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024a220f1250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0000024a220f0b70_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_0.6, 8;
    %load/vec4 v0000024a220f03f0_0;
    %load/vec4 v0000024a220f0850_0;
    %sub;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %load/vec4 v0000024a220f03f0_0;
    %load/vec4 v0000024a220f0850_0;
    %add;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %store/vec4 v0000024a220f12f0_0, 0, 64;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0000024a220f03f0_0;
    %load/vec4 v0000024a220f0850_0;
    %and;
    %store/vec4 v0000024a220f12f0_0, 0, 64;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0000024a220f03f0_0;
    %load/vec4 v0000024a220f0850_0;
    %or;
    %store/vec4 v0000024a220f12f0_0, 0, 64;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0.1;
T_0.1 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000024a220abee0;
T_1 ;
    %wait E_0000024a220eb550;
    %load/vec4 v0000024a22151b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000024a220e2980_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000024a220e2c00_0;
    %assign/vec4 v0000024a220e2980_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024a220b0650;
T_2 ;
    %wait E_0000024a220eb550;
    %load/vec4 v0000024a22152200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024a22150680_0, 0, 32;
T_2.2 ;
    %load/vec4 v0000024a22150680_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0000024a22150680_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024a22150cc0, 0, 4;
    %load/vec4 v0000024a22150680_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024a22150680_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000024a22150e00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0000024a22151800_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0000024a221516c0_0;
    %load/vec4 v0000024a22151800_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024a22150cc0, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000024a220ccc30;
T_3 ;
Ewait_1 .event/or E_0000024a220ebf90, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0000024a220f0490_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000024a220f00d0_0, 0, 64;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0000024a220f0cb0_0;
    %load/vec4 v0000024a220f1570_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0000024a220f00d0_0, 0, 64;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0000024a220f0cb0_0;
    %load/vec4 v0000024a220f1570_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0000024a220f00d0_0, 0, 64;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0000024a220f0cb0_0;
    %load/vec4 v0000024a220f1570_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0000024a220f00d0_0, 0, 64;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000024a220ccaa0;
T_4 ;
Ewait_2 .event/or E_0000024a220eb1d0, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000024a220f0c10_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024a220f0170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024a220f1d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024a220f1e30_0, 0, 1;
    %load/vec4 v0000024a220f1b10_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.5;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024a220f1e30_0, 0, 1;
    %load/vec4 v0000024a220f0a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0000024a220f14d0_0;
    %store/vec4 v0000024a220f0c10_0, 0, 64;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0000024a220f0ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000024a220f0c10_0, 0, 64;
    %jmp T_4.12;
T_4.8 ;
    %load/vec4 v0000024a220f02b0_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_4.13, 8;
    %load/vec4 v0000024a220f1bb0_0;
    %load/vec4 v0000024a220f0e90_0;
    %sub;
    %jmp/1 T_4.14, 8;
T_4.13 ; End of true expr.
    %load/vec4 v0000024a220f1bb0_0;
    %load/vec4 v0000024a220f0e90_0;
    %add;
    %jmp/0 T_4.14, 8;
 ; End of false expr.
    %blend;
T_4.14;
    %store/vec4 v0000024a220f0c10_0, 0, 64;
    %jmp T_4.12;
T_4.9 ;
    %load/vec4 v0000024a220f1bb0_0;
    %load/vec4 v0000024a220f0e90_0;
    %and;
    %store/vec4 v0000024a220f0c10_0, 0, 64;
    %jmp T_4.12;
T_4.10 ;
    %load/vec4 v0000024a220f1bb0_0;
    %load/vec4 v0000024a220f0e90_0;
    %or;
    %store/vec4 v0000024a220f0c10_0, 0, 64;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
T_4.7 ;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0000024a220f0ad0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_4.15, 4;
    %load/vec4 v0000024a220f1bb0_0;
    %load/vec4 v0000024a220f08f0_0;
    %add;
    %store/vec4 v0000024a220f0c10_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024a220f1e30_0, 0, 1;
T_4.15 ;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0000024a220f1bb0_0;
    %load/vec4 v0000024a220f08f0_0;
    %add;
    %store/vec4 v0000024a220f0c10_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024a220f1d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024a220f1e30_0, 0, 1;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0000024a220f1bb0_0;
    %load/vec4 v0000024a220f0990_0;
    %add;
    %store/vec4 v0000024a220f0c10_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024a220f0170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024a220f1e30_0, 0, 1;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000024a220f89b0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024a22154d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024a22154b30_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0000024a220f89b0;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0000024a22154d10_0;
    %inv;
    %store/vec4 v0000024a22154d10_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0000024a220f89b0;
T_7 ;
    %wait E_0000024a220ebb90;
    %load/vec4 v0000024a22155030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000024a22155ad0_0;
    %load/vec4 v0000024a22155a30_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024a221541d0, 0, 4;
    %vpi_call/w 4 50 "$display", "MEM WRITE: addr=0x%0h data=0x%0h", v0000024a22155a30_0, v0000024a22155ad0_0 {0 0 0};
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000024a220f89b0;
T_8 ;
    %vpi_call/w 4 75 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 4 76 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024a220f89b0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024a22155b70_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000024a22155b70_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0000024a22155b70_0;
    %store/vec4a v0000024a22154450, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0000024a22155b70_0;
    %store/vec4a v0000024a221541d0, 4, 0;
    %load/vec4 v0000024a22155b70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024a22155b70_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %vpi_call/w 4 89 "$readmemh", "program.hex", v0000024a22154450, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024a22154b30_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024a22154b30_0, 0, 1;
    %delay 300000, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024a22150cc0, 4;
    %cmpi/ne 42, 0, 64;
    %jmp/0xz  T_8.2, 6;
    %vpi_call/w 4 107 "$fatal", 32'sb00000000000000000000000000000001, "LD/SD FAILED: x3 = 0x%0h", &A<v0000024a22150cc0, 3> {0 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 4 111 "$display", "LD/SD PASSED: x3 = 0x%0h", &A<v0000024a22150cc0, 3> {0 0 0};
T_8.3 ;
    %vpi_call/w 4 115 "$display", "=================================" {0 0 0};
    %vpi_call/w 4 116 "$display", "TEST PASSED" {0 0 0};
    %vpi_call/w 4 117 "$display", "=================================" {0 0 0};
    %vpi_call/w 4 118 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/core/alu.sv";
    "tb/tb_processor.sv";
    "rtl/top.sv";
    "rtl/core/riscv_core.sv";
    "rtl/core/execute.sv";
    "rtl/core/zba_unit.sv";
    "rtl/core/decode.sv";
    "rtl/core/fetch.sv";
    "rtl/core/mem_stage.sv";
    "rtl/core/regfile.sv";
    "rtl/core/writeback.sv";
