Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Mar 30 11:16:20 2023
| Host         : DESKTOP-55K0DUP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file seppe_timing_summary_routed.rpt -pb seppe_timing_summary_routed.pb -rpx seppe_timing_summary_routed.rpx -warn_on_violation
| Design       : seppe
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     32          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (64)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: CLK_in (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   70          inf        0.000                      0                   70           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_temp_reg/G
                            (positive level-sensitive latch)
  Destination:            Y18
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.969ns  (logic 4.151ns (41.635%)  route 5.818ns (58.365%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        LDCE                         0.000     0.000 r  CLK_temp_reg/G
    SLICE_X112Y67        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  CLK_temp_reg/Q
                         net (fo=4, routed)           5.818     6.443    Y18_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.526     9.969 r  Y18_OBUF_inst/O
                         net (fo=0)                   0.000     9.969    Y18
    W6                                                                r  Y18 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_temp_reg/G
                            (positive level-sensitive latch)
  Destination:            Data_OUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.395ns  (logic 4.302ns (58.181%)  route 3.092ns (41.819%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        LDCE                         0.000     0.000 r  CLK_temp_reg/G
    SLICE_X112Y67        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  CLK_temp_reg/Q
                         net (fo=4, routed)           0.687     1.312    Y18_OBUF
    SLICE_X112Y68        LUT1 (Prop_lut1_I0_O)        0.124     1.436 r  Data_OUT_OBUF[4]_inst_i_1/O
                         net (fo=3, routed)           2.405     3.841    Data_OUT_OBUF[1]
    U18                  OBUF (Prop_obuf_I_O)         3.553     7.395 r  Data_OUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.395    Data_OUT[4]
    U18                                                               r  Data_OUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_temp_reg/G
                            (positive level-sensitive latch)
  Destination:            Data_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.994ns  (logic 4.322ns (61.799%)  route 2.672ns (38.201%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        LDCE                         0.000     0.000 r  CLK_temp_reg/G
    SLICE_X112Y67        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  CLK_temp_reg/Q
                         net (fo=4, routed)           0.687     1.312    Y18_OBUF
    SLICE_X112Y68        LUT1 (Prop_lut1_I0_O)        0.124     1.436 r  Data_OUT_OBUF[4]_inst_i_1/O
                         net (fo=3, routed)           1.984     3.421    Data_OUT_OBUF[1]
    Y19                  OBUF (Prop_obuf_I_O)         3.573     6.994 r  Data_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.994    Data_OUT[1]
    Y19                                                               r  Data_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_temp_reg/G
                            (positive level-sensitive latch)
  Destination:            Data_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.902ns  (logic 4.249ns (61.558%)  route 2.653ns (38.442%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        LDCE                         0.000     0.000 r  CLK_temp_reg/G
    SLICE_X112Y67        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  CLK_temp_reg/Q
                         net (fo=4, routed)           2.653     3.278    Y18_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         3.624     6.902 r  Data_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.902    Data_OUT[2]
    Y16                                                               r  Data_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_temp_reg/G
                            (positive level-sensitive latch)
  Destination:            Data_OUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.300ns  (logic 4.183ns (66.394%)  route 2.117ns (33.606%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        LDCE                         0.000     0.000 r  CLK_temp_reg/G
    SLICE_X112Y67        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  CLK_temp_reg/Q
                         net (fo=4, routed)           2.117     2.742    Y18_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.558     6.300 r  Data_OUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.300    Data_OUT[5]
    U19                                                               r  Data_OUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.484ns  (logic 0.867ns (15.810%)  route 4.617ns (84.190%))
  Logic Levels:           4  (BUFG=1 FDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE                         0.000     0.000 r  counter_reg[23]/C
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  counter_reg[23]/Q
                         net (fo=2, routed)           1.097     1.615    counter_reg[23]
    SLICE_X51Y49         LUT6 (Prop_lut6_I1_O)        0.124     1.739 f  n_0_1_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.941     2.680    n_0_1_BUFG_inst_i_6_n_1
    SLICE_X51Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.804 f  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730     3.535    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.636 f  n_0_1_BUFG_inst/O
                         net (fo=33, routed)          1.848     5.484    n_0_1_BUFG
    SLICE_X50Y47         FDCE                                         f  counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.484ns  (logic 0.867ns (15.810%)  route 4.617ns (84.190%))
  Logic Levels:           4  (BUFG=1 FDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE                         0.000     0.000 r  counter_reg[23]/C
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  counter_reg[23]/Q
                         net (fo=2, routed)           1.097     1.615    counter_reg[23]
    SLICE_X51Y49         LUT6 (Prop_lut6_I1_O)        0.124     1.739 f  n_0_1_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.941     2.680    n_0_1_BUFG_inst_i_6_n_1
    SLICE_X51Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.804 f  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730     3.535    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.636 f  n_0_1_BUFG_inst/O
                         net (fo=33, routed)          1.848     5.484    n_0_1_BUFG
    SLICE_X50Y47         FDCE                                         f  counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.484ns  (logic 0.867ns (15.810%)  route 4.617ns (84.190%))
  Logic Levels:           4  (BUFG=1 FDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE                         0.000     0.000 r  counter_reg[23]/C
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  counter_reg[23]/Q
                         net (fo=2, routed)           1.097     1.615    counter_reg[23]
    SLICE_X51Y49         LUT6 (Prop_lut6_I1_O)        0.124     1.739 f  n_0_1_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.941     2.680    n_0_1_BUFG_inst_i_6_n_1
    SLICE_X51Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.804 f  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730     3.535    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.636 f  n_0_1_BUFG_inst/O
                         net (fo=33, routed)          1.848     5.484    n_0_1_BUFG
    SLICE_X50Y47         FDCE                                         f  counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.484ns  (logic 0.867ns (15.810%)  route 4.617ns (84.190%))
  Logic Levels:           4  (BUFG=1 FDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE                         0.000     0.000 r  counter_reg[23]/C
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  counter_reg[23]/Q
                         net (fo=2, routed)           1.097     1.615    counter_reg[23]
    SLICE_X51Y49         LUT6 (Prop_lut6_I1_O)        0.124     1.739 f  n_0_1_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.941     2.680    n_0_1_BUFG_inst_i_6_n_1
    SLICE_X51Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.804 f  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730     3.535    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.636 f  n_0_1_BUFG_inst/O
                         net (fo=33, routed)          1.848     5.484    n_0_1_BUFG
    SLICE_X50Y47         FDCE                                         f  counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[16]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.484ns  (logic 0.867ns (15.810%)  route 4.617ns (84.190%))
  Logic Levels:           4  (BUFG=1 FDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE                         0.000     0.000 r  counter_reg[23]/C
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  counter_reg[23]/Q
                         net (fo=2, routed)           1.097     1.615    counter_reg[23]
    SLICE_X51Y49         LUT6 (Prop_lut6_I1_O)        0.124     1.739 f  n_0_1_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.941     2.680    n_0_1_BUFG_inst_i_6_n_1
    SLICE_X51Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.804 f  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730     3.535    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.636 f  n_0_1_BUFG_inst/O
                         net (fo=33, routed)          1.848     5.484    n_0_1_BUFG
    SLICE_X50Y48         FDCE                                         f  counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE                         0.000     0.000 r  counter_reg[10]/C
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  counter_reg[10]/Q
                         net (fo=2, routed)           0.125     0.289    counter_reg[10]
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    counter_reg[8]_i_1_n_6
    SLICE_X50Y46         FDCE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDCE                         0.000     0.000 r  counter_reg[30]/C
    SLICE_X50Y51         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  counter_reg[30]/Q
                         net (fo=2, routed)           0.125     0.289    counter_reg[30]
    SLICE_X50Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    counter_reg[28]_i_1_n_6
    SLICE_X50Y51         FDCE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDCE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X50Y45         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.125     0.289    counter_reg[6]
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    counter_reg[4]_i_1_n_6
    SLICE_X50Y45         FDCE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDCE                         0.000     0.000 r  counter_reg[18]/C
    SLICE_X50Y48         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  counter_reg[18]/Q
                         net (fo=2, routed)           0.126     0.290    counter_reg[18]
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.400 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.400    counter_reg[16]_i_1_n_6
    SLICE_X50Y48         FDCE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE                         0.000     0.000 r  counter_reg[22]/C
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  counter_reg[22]/Q
                         net (fo=2, routed)           0.126     0.290    counter_reg[22]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.400 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.400    counter_reg[20]_i_1_n_6
    SLICE_X50Y49         FDCE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE                         0.000     0.000 r  counter_reg[14]/C
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  counter_reg[14]/Q
                         net (fo=2, routed)           0.127     0.291    counter_reg[14]
    SLICE_X50Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    counter_reg[12]_i_1_n_6
    SLICE_X50Y47         FDCE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDCE                         0.000     0.000 r  counter_reg[26]/C
    SLICE_X50Y50         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  counter_reg[26]/Q
                         net (fo=2, routed)           0.127     0.291    counter_reg[26]
    SLICE_X50Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    counter_reg[24]_i_1_n_6
    SLICE_X50Y50         FDCE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE                         0.000     0.000 r  counter_reg[10]/C
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  counter_reg[10]/Q
                         net (fo=2, routed)           0.125     0.289    counter_reg[10]
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.435 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.435    counter_reg[8]_i_1_n_5
    SLICE_X50Y46         FDCE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDCE                         0.000     0.000 r  counter_reg[30]/C
    SLICE_X50Y51         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  counter_reg[30]/Q
                         net (fo=2, routed)           0.125     0.289    counter_reg[30]
    SLICE_X50Y51         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.435 r  counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.435    counter_reg[28]_i_1_n_5
    SLICE_X50Y51         FDCE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDCE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X50Y45         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.125     0.289    counter_reg[6]
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.435 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.435    counter_reg[4]_i_1_n_5
    SLICE_X50Y45         FDCE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------





