{
  "name": "core_simd::vector::Simd::<T, N>::scatter_select",
  "safe": true,
  "callees": {
    "core_simd::vector::Simd::<T, N>::splat": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Constructs a new SIMD vector with all elements set to the given value.\n\n # Examples\n\n ```\n # #![feature(portable_simd)]\n # #[cfg(feature = \"as_crate\")] use core_simd::simd;\n # #[cfg(not(feature = \"as_crate\"))] use core::simd;\n # use simd::u32x4;\n let v = u32x4::splat(8);\n assert_eq!(v.as_array(), &[8, 8, 8, 8]);\n ```\n",
      "adt": {
        "core_simd::vector::Simd": "Constructor"
      }
    },
    "core_simd::simd::cmp::ord::SimdPartialOrd::simd_lt": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Test if each element is less than the corresponding element in `other`.\n",
      "adt": {}
    },
    "ops::bit::BitAnd::bitand": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Performs the `&` operation.\n\n # Examples\n\n ```\n assert_eq!(true & false, false);\n assert_eq!(true & true, true);\n assert_eq!(5u8 & 1u8, 1);\n assert_eq!(5u8 & 2u8, 0);\n ```\n",
      "adt": {}
    },
    "core_simd::vector::Simd::<T, N>::scatter_select_unchecked": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Writes values from a SIMD vector to multiple potentially discontiguous indices in `slice`.\n The mask `enable`s all `true` indices and disables all `false` indices.\n If two enabled elements in the scattered vector would write to the same index,\n only the last element is guaranteed to actually be written.\n\n # Safety\n\n Calling this function with an enabled out-of-bounds index is *[undefined behavior]*,\n and may lead to memory corruption.\n\n # Examples\n ```\n # #![feature(portable_simd)]\n # #[cfg(feature = \"as_crate\")] use core_simd::simd;\n # #[cfg(not(feature = \"as_crate\"))] use core::simd;\n # use simd::{Simd, cmp::SimdPartialOrd, Mask};\n let mut vec: Vec<i32> = vec![10, 11, 12, 13, 14, 15, 16, 17, 18];\n let idxs = Simd::from_array([9, 3, 0, 0]);\n let vals = Simd::from_array([-27, 82, -41, 124]);\n let enable = Mask::from_array([true, true, true, false]); // Masks the final index\n // If this mask was used to scatter, it would be unsound. Let's fix that.\n let enable = enable & idxs.simd_lt(Simd::splat(vec.len()));\n\n // We have masked the OOB index, so it's safe to scatter now.\n unsafe { vals.scatter_select_unchecked(&mut vec, enable, idxs); }\n // The second write to index 0 was masked, thus omitted.\n assert_eq!(vec, vec![-41, 11, 12, 82, 14, 15, 16, 17, 18]);\n ```\n [undefined behavior]: https://doc.rust-lang.org/reference/behavior-considered-undefined.html\n",
      "adt": {}
    }
  },
  "adts": {
    "core_simd::vector::Simd": [
      "Plain"
    ],
    "core_simd::masks::Mask": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_simd::vector::Simd::<T, N>::scatter_select"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../portable-simd/crates/core_simd/src/vector.rs:785:5: 789:6",
  "src": "pub fn scatter_select(self, slice: &mut [T], enable: Mask<isize, N>, idxs: Simd<usize, N>) {\n        let enable: Mask<isize, N> = enable & idxs.simd_lt(Simd::splat(slice.len()));\n        // Safety: We have masked-off out-of-bounds indices.\n        unsafe { self.scatter_select_unchecked(slice, enable, idxs) }\n    }",
  "mir": "fn core_simd::vector::Simd::<T, N>::scatter_select(_1: core_simd::vector::Simd<T, N>, _2: &mut [T], _3: core_simd::masks::Mask<isize, N>, _4: core_simd::vector::Simd<usize, N>) -> () {\n    let mut _0: ();\n    let  _5: core_simd::masks::Mask<isize, N>;\n    let mut _6: core_simd::masks::Mask<isize, N>;\n    let mut _7: core_simd::vector::Simd<usize, N>;\n    let mut _8: usize;\n    let mut _9: &[T];\n    debug self => _1;\n    debug slice => _2;\n    debug enable => _3;\n    debug idxs => _4;\n    debug enable => _5;\n    bb0: {\n        StorageLive(_6);\n        StorageLive(_7);\n        StorageLive(_8);\n        StorageLive(_9);\n        _9 = &(*_2);\n        _8 = PtrMetadata(move _9);\n        StorageDead(_9);\n        _7 = core_simd::vector::Simd::<usize, N>::splat(move _8) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_8);\n        _6 = <core_simd::vector::Simd<usize, N> as core_simd::simd::cmp::ord::SimdPartialOrd>::simd_lt(_4, move _7) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_7);\n        _5 = <core_simd::masks::Mask<isize, N> as ops::bit::BitAnd>::bitand(_3, move _6) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_6);\n        _0 = core_simd::vector::Simd::<T, N>::scatter_select_unchecked(_1, _2, _5, _4) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        return;\n    }\n}\n",
  "doc": " Writes values from a SIMD vector to multiple potentially discontiguous indices in `slice`.\n The mask `enable`s all `true` indices and disables all `false` indices.\n If an enabled index is out-of-bounds, the write is suppressed without panicking.\n If two enabled elements in the scattered vector would write to the same index,\n only the last element is guaranteed to actually be written.\n\n # Examples\n ```\n # #![feature(portable_simd)]\n # #[cfg(feature = \"as_crate\")] use core_simd::simd;\n # #[cfg(not(feature = \"as_crate\"))] use core::simd;\n # use simd::{Simd, Mask};\n let mut vec: Vec<i32> = vec![10, 11, 12, 13, 14, 15, 16, 17, 18];\n let idxs = Simd::from_array([9, 3, 0, 0]); // Includes an out-of-bounds index\n let vals = Simd::from_array([-27, 82, -41, 124]);\n let enable = Mask::from_array([true, true, true, false]); // Includes a masked element\n\n vals.scatter_select(&mut vec, enable, idxs); // The last write is masked, thus omitted.\n assert_eq!(vec, vec![-41, 11, 12, 82, 14, 15, 16, 17, 18]);\n ```\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}