<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Dedicated IO 16 Configuration Register - configuration_dedicated_io_16</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Dedicated IO 16 Configuration Register - configuration_dedicated_io_16</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___g_r_p.html">Component : ALT_PINMUX_DCTD_IO_GRP</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register is used to control the electrical behavior and direction of Dedicated IO 16</p>
<p>Only reset by a cold reset (ignores warm reset).</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[4:0] </td><td align="left">RW </td><td align="left">0x8 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PD_DRV_STRG">Pull down drive strength</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PD_SLW_RT">NMOS slew rate</a> </td></tr>
<tr>
<td align="left">[7:6] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6</a> </td></tr>
<tr>
<td align="left">[12:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PU_DRV_STRG">Pull up drive strength</a> </td></tr>
<tr>
<td align="left">[13] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PU_SLW_RT">PMOS slew rate</a> </td></tr>
<tr>
<td align="left">[15:14] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14</a> </td></tr>
<tr>
<td align="left">[16] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_WK_PU_EN">Weak pull up signal</a> </td></tr>
<tr>
<td align="left">[18:17] </td><td align="left">RW </td><td align="left">0x2 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_INPUT_BUF_EN">LVTTL input buffer enable signal</a> </td></tr>
<tr>
<td align="left">[21:19] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RTRIM">Bias trim bits</a> </td></tr>
<tr>
<td align="left">[31:22] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22</a> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Pull down drive strength - PD_DRV_STRG </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfaef414b17c6e71d9a912b8aeadabbde"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_16_PD_DRV_STRG"></a></p>
<p>Configuration bits for NMOS pull down drive strength.</p>
<p>Pending Characterization</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga6ebfbf0529a53d3ebf39245c9bdfe908"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga6ebfbf0529a53d3ebf39245c9bdfe908">ALT_PINMUX_DCTD_IO_CFG_16_PD_DRV_STRG_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga6ebfbf0529a53d3ebf39245c9bdfe908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga507c89c893edefdf08b8f29ad577462d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga507c89c893edefdf08b8f29ad577462d">ALT_PINMUX_DCTD_IO_CFG_16_PD_DRV_STRG_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga507c89c893edefdf08b8f29ad577462d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbaecb2a2249365f2c6db82efd5a0ae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#gafbaecb2a2249365f2c6db82efd5a0ae9">ALT_PINMUX_DCTD_IO_CFG_16_PD_DRV_STRG_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gafbaecb2a2249365f2c6db82efd5a0ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c5463a62ebf02390acf4dfd139e0807"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga2c5463a62ebf02390acf4dfd139e0807">ALT_PINMUX_DCTD_IO_CFG_16_PD_DRV_STRG_SET_MSK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:ga2c5463a62ebf02390acf4dfd139e0807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga646123eb3d3ae8e7f1aa5a94dd0b46f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga646123eb3d3ae8e7f1aa5a94dd0b46f6">ALT_PINMUX_DCTD_IO_CFG_16_PD_DRV_STRG_CLR_MSK</a>&#160;&#160;&#160;0xffffffe0</td></tr>
<tr class="separator:ga646123eb3d3ae8e7f1aa5a94dd0b46f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga255891d74588fb2a599d0aac8988ca02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga255891d74588fb2a599d0aac8988ca02">ALT_PINMUX_DCTD_IO_CFG_16_PD_DRV_STRG_RESET</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:ga255891d74588fb2a599d0aac8988ca02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f7698ec644ef55b93416cbf6afd07cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga3f7698ec644ef55b93416cbf6afd07cf">ALT_PINMUX_DCTD_IO_CFG_16_PD_DRV_STRG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga3f7698ec644ef55b93416cbf6afd07cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6db858032f5d34394344f51314ac4bdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga6db858032f5d34394344f51314ac4bdf">ALT_PINMUX_DCTD_IO_CFG_16_PD_DRV_STRG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td></tr>
<tr class="separator:ga6db858032f5d34394344f51314ac4bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : NMOS slew rate - PD_SLW_RT </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp590696d44416b27071be85fbc30501d4"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_16_PD_SLW_RT"></a></p>
<p>Configuration bit for output pull down slew rate control</p>
<p>0 : slow N slew</p>
<p>1 : fast N slew</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad71de7ffe306be79fc4bf8ddddaadc36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#gad71de7ffe306be79fc4bf8ddddaadc36">ALT_PINMUX_DCTD_IO_CFG_16_PD_SLW_RT_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gad71de7ffe306be79fc4bf8ddddaadc36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae93ac95da95211a541260e81561fa454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#gae93ac95da95211a541260e81561fa454">ALT_PINMUX_DCTD_IO_CFG_16_PD_SLW_RT_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gae93ac95da95211a541260e81561fa454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e34a0e3a5d4bb7ccaa6091699a222c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga0e34a0e3a5d4bb7ccaa6091699a222c9">ALT_PINMUX_DCTD_IO_CFG_16_PD_SLW_RT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0e34a0e3a5d4bb7ccaa6091699a222c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga251d27971f98348aa1eb5babd1a64d84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga251d27971f98348aa1eb5babd1a64d84">ALT_PINMUX_DCTD_IO_CFG_16_PD_SLW_RT_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:ga251d27971f98348aa1eb5babd1a64d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0d28bed6584dc8f56398bd7ad93c58f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#gab0d28bed6584dc8f56398bd7ad93c58f">ALT_PINMUX_DCTD_IO_CFG_16_PD_SLW_RT_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:gab0d28bed6584dc8f56398bd7ad93c58f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc0b8c3d2fed0b0c66d4aef904147e62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#gafc0b8c3d2fed0b0c66d4aef904147e62">ALT_PINMUX_DCTD_IO_CFG_16_PD_SLW_RT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gafc0b8c3d2fed0b0c66d4aef904147e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c1a5d7f9b3d62f8ac22d7a9fccd1e90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga5c1a5d7f9b3d62f8ac22d7a9fccd1e90">ALT_PINMUX_DCTD_IO_CFG_16_PD_SLW_RT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:ga5c1a5d7f9b3d62f8ac22d7a9fccd1e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dea0ee3aa2b9d14d5de0706c6382f2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga3dea0ee3aa2b9d14d5de0706c6382f2a">ALT_PINMUX_DCTD_IO_CFG_16_PD_SLW_RT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:ga3dea0ee3aa2b9d14d5de0706c6382f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_7to6 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbc6095de605c5d6a2680a6e6f3c21f5a"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gafdd6518e094364a83d492ae0cfd86bf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#gafdd6518e094364a83d492ae0cfd86bf9">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gafdd6518e094364a83d492ae0cfd86bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27d1c55e642dd42cea47952835080510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga27d1c55e642dd42cea47952835080510">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga27d1c55e642dd42cea47952835080510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadce2606160cdc50beb2bab7f9c29bb41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#gadce2606160cdc50beb2bab7f9c29bb41">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gadce2606160cdc50beb2bab7f9c29bb41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebb07f3b13e38cc840c629c749d0fde1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#gaebb07f3b13e38cc840c629c749d0fde1">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6_SET_MSK</a>&#160;&#160;&#160;0x000000c0</td></tr>
<tr class="separator:gaebb07f3b13e38cc840c629c749d0fde1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40333ffa82dfe5f529358406ef2fe7c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga40333ffa82dfe5f529358406ef2fe7c0">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6_CLR_MSK</a>&#160;&#160;&#160;0xffffff3f</td></tr>
<tr class="separator:ga40333ffa82dfe5f529358406ef2fe7c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga681cecde61a751f16c268ef0d0cc8f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga681cecde61a751f16c268ef0d0cc8f03">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga681cecde61a751f16c268ef0d0cc8f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb3a3b52860edf14b0a60e94ace76500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#gafb3a3b52860edf14b0a60e94ace76500">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td></tr>
<tr class="separator:gafb3a3b52860edf14b0a60e94ace76500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fe2b2461baebc6082d64c3d3920887"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga96fe2b2461baebc6082d64c3d3920887">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td></tr>
<tr class="separator:ga96fe2b2461baebc6082d64c3d3920887"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Pull up drive strength - PU_DRV_STRG </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbfd0498c1a3d301f005b4c93b6501e36"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_16_PU_DRV_STRG"></a></p>
<p>Configuration bits for PMOS pull up drive strength</p>
<p>Pending Characterization</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga708804eebc437d4fa50fb6ff3507a977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga708804eebc437d4fa50fb6ff3507a977">ALT_PINMUX_DCTD_IO_CFG_16_PU_DRV_STRG_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga708804eebc437d4fa50fb6ff3507a977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac0f87431d20fe52828e7e61788dc07d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#gaac0f87431d20fe52828e7e61788dc07d">ALT_PINMUX_DCTD_IO_CFG_16_PU_DRV_STRG_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gaac0f87431d20fe52828e7e61788dc07d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab374a028a06634b232ad65c07106eda0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#gab374a028a06634b232ad65c07106eda0">ALT_PINMUX_DCTD_IO_CFG_16_PU_DRV_STRG_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gab374a028a06634b232ad65c07106eda0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab64c3f929cd2938424c61830cc037e5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#gab64c3f929cd2938424c61830cc037e5d">ALT_PINMUX_DCTD_IO_CFG_16_PU_DRV_STRG_SET_MSK</a>&#160;&#160;&#160;0x00001f00</td></tr>
<tr class="separator:gab64c3f929cd2938424c61830cc037e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50777542ef95bb8d0c2f06d930f520f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga50777542ef95bb8d0c2f06d930f520f8">ALT_PINMUX_DCTD_IO_CFG_16_PU_DRV_STRG_CLR_MSK</a>&#160;&#160;&#160;0xffffe0ff</td></tr>
<tr class="separator:ga50777542ef95bb8d0c2f06d930f520f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542f131da83e0547d42e1cf577bd8515"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga542f131da83e0547d42e1cf577bd8515">ALT_PINMUX_DCTD_IO_CFG_16_PU_DRV_STRG_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga542f131da83e0547d42e1cf577bd8515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bd7a6aaaf0db337793704132c23ceaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga0bd7a6aaaf0db337793704132c23ceaf">ALT_PINMUX_DCTD_IO_CFG_16_PU_DRV_STRG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga0bd7a6aaaf0db337793704132c23ceaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ecb1a076a7c8e413385a86a4e67fad1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga6ecb1a076a7c8e413385a86a4e67fad1">ALT_PINMUX_DCTD_IO_CFG_16_PU_DRV_STRG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td></tr>
<tr class="separator:ga6ecb1a076a7c8e413385a86a4e67fad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : PMOS slew rate - PU_SLW_RT </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpdc51341a5ae20fa9aff8c2f1ab6f3520"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_16_PU_SLW_RT"></a></p>
<p>Configuration bit for output pull up slew rate control</p>
<p>0 : slow P slew</p>
<p>1 : fast P slew</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga430ada9435179a0329f1e7dd4ff22d1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga430ada9435179a0329f1e7dd4ff22d1b">ALT_PINMUX_DCTD_IO_CFG_16_PU_SLW_RT_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga430ada9435179a0329f1e7dd4ff22d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcdf7f314c2a69cbd0114fd95b93d07b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#gabcdf7f314c2a69cbd0114fd95b93d07b">ALT_PINMUX_DCTD_IO_CFG_16_PU_SLW_RT_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gabcdf7f314c2a69cbd0114fd95b93d07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3421853c72586da294259616495d545d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga3421853c72586da294259616495d545d">ALT_PINMUX_DCTD_IO_CFG_16_PU_SLW_RT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga3421853c72586da294259616495d545d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950c3bdf3f1700f7bdb736e09a4a7c42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga950c3bdf3f1700f7bdb736e09a4a7c42">ALT_PINMUX_DCTD_IO_CFG_16_PU_SLW_RT_SET_MSK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:ga950c3bdf3f1700f7bdb736e09a4a7c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4b5e013fd585f8508b4f88f353dd665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#gaa4b5e013fd585f8508b4f88f353dd665">ALT_PINMUX_DCTD_IO_CFG_16_PU_SLW_RT_CLR_MSK</a>&#160;&#160;&#160;0xffffdfff</td></tr>
<tr class="separator:gaa4b5e013fd585f8508b4f88f353dd665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16b5f9acd5cf56afe461ca25ff244a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga16b5f9acd5cf56afe461ca25ff244a63">ALT_PINMUX_DCTD_IO_CFG_16_PU_SLW_RT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga16b5f9acd5cf56afe461ca25ff244a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad912f83947bb5e440f675561e4b683d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#gad912f83947bb5e440f675561e4b683d5">ALT_PINMUX_DCTD_IO_CFG_16_PU_SLW_RT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td></tr>
<tr class="separator:gad912f83947bb5e440f675561e4b683d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e3a596b914f39afa0577648b954bf83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga8e3a596b914f39afa0577648b954bf83">ALT_PINMUX_DCTD_IO_CFG_16_PU_SLW_RT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td></tr>
<tr class="separator:ga8e3a596b914f39afa0577648b954bf83"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_15to14 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp33b00dcd9b5b6c0c59955b0aff0d6137"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga95c1bd174d27e935d83df02063d53796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga95c1bd174d27e935d83df02063d53796">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga95c1bd174d27e935d83df02063d53796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb1f110653b7506a5ebca2f8dd7a49f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#gafb1f110653b7506a5ebca2f8dd7a49f6">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gafb1f110653b7506a5ebca2f8dd7a49f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f95d864464ca06393dd8d1b3712699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga27f95d864464ca06393dd8d1b3712699">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga27f95d864464ca06393dd8d1b3712699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf768ed8b2662fd11b8fc0c4394ae6cd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#gaf768ed8b2662fd11b8fc0c4394ae6cd7">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14_SET_MSK</a>&#160;&#160;&#160;0x0000c000</td></tr>
<tr class="separator:gaf768ed8b2662fd11b8fc0c4394ae6cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ac4b26279e9400f9e8be50389975a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga0ac4b26279e9400f9e8be50389975a80">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14_CLR_MSK</a>&#160;&#160;&#160;0xffff3fff</td></tr>
<tr class="separator:ga0ac4b26279e9400f9e8be50389975a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab99054b676d2cfd75432c3a6633bf028"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#gab99054b676d2cfd75432c3a6633bf028">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab99054b676d2cfd75432c3a6633bf028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0332a3f036262f6b83cad02ccab021a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga0332a3f036262f6b83cad02ccab021a6">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td></tr>
<tr class="separator:ga0332a3f036262f6b83cad02ccab021a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7148ca7c46c06e8a034a7b96f6cb8dbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga7148ca7c46c06e8a034a7b96f6cb8dbb">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td></tr>
<tr class="separator:ga7148ca7c46c06e8a034a7b96f6cb8dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Weak pull up signal - WK_PU_EN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpee73fb24dceb3e9a506db4dfbdd6ba30"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_16_WK_PU_EN"></a></p>
<p>Configuration bit for weak pull up enable</p>
<p>0 : weak pull up disable</p>
<p>1 : weak pull up enable</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga4c2e1691b3b188b0b09e477959886373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga4c2e1691b3b188b0b09e477959886373">ALT_PINMUX_DCTD_IO_CFG_16_WK_PU_EN_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga4c2e1691b3b188b0b09e477959886373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac53e7c6fbebdb18e62a5a005f8730d05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#gac53e7c6fbebdb18e62a5a005f8730d05">ALT_PINMUX_DCTD_IO_CFG_16_WK_PU_EN_MSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gac53e7c6fbebdb18e62a5a005f8730d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62f9a08a988f7ffb0213daa04d2b1fa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga62f9a08a988f7ffb0213daa04d2b1fa3">ALT_PINMUX_DCTD_IO_CFG_16_WK_PU_EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga62f9a08a988f7ffb0213daa04d2b1fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81a39dc772eb39e00d22802d4f08b605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga81a39dc772eb39e00d22802d4f08b605">ALT_PINMUX_DCTD_IO_CFG_16_WK_PU_EN_SET_MSK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ga81a39dc772eb39e00d22802d4f08b605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25c5c22b39330b4ece3f9ac1a6212110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga25c5c22b39330b4ece3f9ac1a6212110">ALT_PINMUX_DCTD_IO_CFG_16_WK_PU_EN_CLR_MSK</a>&#160;&#160;&#160;0xfffeffff</td></tr>
<tr class="separator:ga25c5c22b39330b4ece3f9ac1a6212110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40bd0bc5d554e42425b032ac9cdf40f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga40bd0bc5d554e42425b032ac9cdf40f4">ALT_PINMUX_DCTD_IO_CFG_16_WK_PU_EN_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga40bd0bc5d554e42425b032ac9cdf40f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3469ab20b4c829e0a3dcf4b05f1882eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga3469ab20b4c829e0a3dcf4b05f1882eb">ALT_PINMUX_DCTD_IO_CFG_16_WK_PU_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga3469ab20b4c829e0a3dcf4b05f1882eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e9c058a1ca433436b5af7e38e9a0742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga3e9c058a1ca433436b5af7e38e9a0742">ALT_PINMUX_DCTD_IO_CFG_16_WK_PU_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td></tr>
<tr class="separator:ga3e9c058a1ca433436b5af7e38e9a0742"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : LVTTL input buffer enable signal - INPUT_BUF_EN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3cef051c8b8b1c7187afca6a3ed0852f"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_16_INPUT_BUF_EN"></a></p>
<p>Configuration bits for LVTTL input buffer enable</p>
<p>00 : disable</p>
<p>01 : 1.8V TTL</p>
<p>10 : 2.5V/3.0V TTL</p>
<p>11 : 1.8V TTL</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga6f206adf79a9405db4dce7b32ed92f86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga6f206adf79a9405db4dce7b32ed92f86">ALT_PINMUX_DCTD_IO_CFG_16_INPUT_BUF_EN_LSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga6f206adf79a9405db4dce7b32ed92f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e7b3f5d778564921d8173839936b950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga4e7b3f5d778564921d8173839936b950">ALT_PINMUX_DCTD_IO_CFG_16_INPUT_BUF_EN_MSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga4e7b3f5d778564921d8173839936b950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0e6e02bd88dd7e934371bece68236c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#gac0e6e02bd88dd7e934371bece68236c0">ALT_PINMUX_DCTD_IO_CFG_16_INPUT_BUF_EN_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gac0e6e02bd88dd7e934371bece68236c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab677883ab883819e1701a81e4239dc02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#gab677883ab883819e1701a81e4239dc02">ALT_PINMUX_DCTD_IO_CFG_16_INPUT_BUF_EN_SET_MSK</a>&#160;&#160;&#160;0x00060000</td></tr>
<tr class="separator:gab677883ab883819e1701a81e4239dc02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga266892401492e3309b734050725840a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga266892401492e3309b734050725840a8">ALT_PINMUX_DCTD_IO_CFG_16_INPUT_BUF_EN_CLR_MSK</a>&#160;&#160;&#160;0xfff9ffff</td></tr>
<tr class="separator:ga266892401492e3309b734050725840a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91bd837b2eeed731e227eb75fe7f08a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga91bd837b2eeed731e227eb75fe7f08a5">ALT_PINMUX_DCTD_IO_CFG_16_INPUT_BUF_EN_RESET</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga91bd837b2eeed731e227eb75fe7f08a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad32793e0b5b2f603a32959e51b811c0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#gad32793e0b5b2f603a32959e51b811c0b">ALT_PINMUX_DCTD_IO_CFG_16_INPUT_BUF_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00060000) &gt;&gt; 17)</td></tr>
<tr class="separator:gad32793e0b5b2f603a32959e51b811c0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdd89ff0f2c5009ab1d696f4b58c1f4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#gacdd89ff0f2c5009ab1d696f4b58c1f4f">ALT_PINMUX_DCTD_IO_CFG_16_INPUT_BUF_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00060000)</td></tr>
<tr class="separator:gacdd89ff0f2c5009ab1d696f4b58c1f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Bias trim bits - RTRIM </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbb83dfc68993ea76cfccfa1c81060679"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_16_RTRIM"></a></p>
<p>Configuration bits for bias trim</p>
<p>000 : disable</p>
<p>001 : default</p>
<p>010 : trim low</p>
<p>100 : trim high</p>
<p>others : invalid/reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga292e07af1b0257f4f17f335fe5401bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga292e07af1b0257f4f17f335fe5401bb3">ALT_PINMUX_DCTD_IO_CFG_16_RTRIM_LSB</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ga292e07af1b0257f4f17f335fe5401bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d9475f9c413a37aa913fff564d3d6e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga8d9475f9c413a37aa913fff564d3d6e1">ALT_PINMUX_DCTD_IO_CFG_16_RTRIM_MSB</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga8d9475f9c413a37aa913fff564d3d6e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f6bb2d4a1467753f06ff65eea8b0511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga8f6bb2d4a1467753f06ff65eea8b0511">ALT_PINMUX_DCTD_IO_CFG_16_RTRIM_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga8f6bb2d4a1467753f06ff65eea8b0511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fb60638e6bc806c365e0c9db73069dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga6fb60638e6bc806c365e0c9db73069dd">ALT_PINMUX_DCTD_IO_CFG_16_RTRIM_SET_MSK</a>&#160;&#160;&#160;0x00380000</td></tr>
<tr class="separator:ga6fb60638e6bc806c365e0c9db73069dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac00155508dc479d6cd7c4a240746fbb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#gac00155508dc479d6cd7c4a240746fbb5">ALT_PINMUX_DCTD_IO_CFG_16_RTRIM_CLR_MSK</a>&#160;&#160;&#160;0xffc7ffff</td></tr>
<tr class="separator:gac00155508dc479d6cd7c4a240746fbb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49ce038e05c8987fced0c309eb4f81d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga49ce038e05c8987fced0c309eb4f81d6">ALT_PINMUX_DCTD_IO_CFG_16_RTRIM_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga49ce038e05c8987fced0c309eb4f81d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7ed5fc40ffebe28840347d821ca8314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#gaa7ed5fc40ffebe28840347d821ca8314">ALT_PINMUX_DCTD_IO_CFG_16_RTRIM_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00380000) &gt;&gt; 19)</td></tr>
<tr class="separator:gaa7ed5fc40ffebe28840347d821ca8314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee19bca0b719d26cf665347f52537dfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#gaee19bca0b719d26cf665347f52537dfd">ALT_PINMUX_DCTD_IO_CFG_16_RTRIM_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00380000)</td></tr>
<tr class="separator:gaee19bca0b719d26cf665347f52537dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_31to22 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1ad7a8398d34948578d4a71df33f9e08"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga5acebf86c80d9daa838e947922ab87d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga5acebf86c80d9daa838e947922ab87d1">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22_LSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga5acebf86c80d9daa838e947922ab87d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22753de8bcba4b3e1901419604ec2340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga22753de8bcba4b3e1901419604ec2340">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22_MSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga22753de8bcba4b3e1901419604ec2340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a9f986b4bfc2eb3202bd3c4fee6df40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga0a9f986b4bfc2eb3202bd3c4fee6df40">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22_WIDTH</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga0a9f986b4bfc2eb3202bd3c4fee6df40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ec24100b7a64c7d287bbdd7a317b870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga2ec24100b7a64c7d287bbdd7a317b870">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22_SET_MSK</a>&#160;&#160;&#160;0xffc00000</td></tr>
<tr class="separator:ga2ec24100b7a64c7d287bbdd7a317b870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09c31303bb920b6c0734357673f90523"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga09c31303bb920b6c0734357673f90523">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22_CLR_MSK</a>&#160;&#160;&#160;0x003fffff</td></tr>
<tr class="separator:ga09c31303bb920b6c0734357673f90523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84d8a5550f6f54be396c7e751d471ada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga84d8a5550f6f54be396c7e751d471ada">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga84d8a5550f6f54be396c7e751d471ada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8be6193587cf1b6278344c11fbc82704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga8be6193587cf1b6278344c11fbc82704">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0xffc00000) &gt;&gt; 22)</td></tr>
<tr class="separator:ga8be6193587cf1b6278344c11fbc82704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85d0f6d18fb2701816df9e7c88830d76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga85d0f6d18fb2701816df9e7c88830d76">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0xffc00000)</td></tr>
<tr class="separator:ga85d0f6d18fb2701816df9e7c88830d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16__s">ALT_PINMUX_DCTD_IO_CFG_16_s</a></td></tr>
<tr class="separator:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga8cadb85b9fdae22392859a6646f12004"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ga8cadb85b9fdae22392859a6646f12004">ALT_PINMUX_DCTD_IO_CFG_16_RESET</a>&#160;&#160;&#160;0x000d0008</td></tr>
<tr class="separator:ga8cadb85b9fdae22392859a6646f12004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4245fcc0a95fd29745524d4633754fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#gaf4245fcc0a95fd29745524d4633754fd">ALT_PINMUX_DCTD_IO_CFG_16_OFST</a>&#160;&#160;&#160;0x140</td></tr>
<tr class="separator:gaf4245fcc0a95fd29745524d4633754fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gae618d4a8322fbbc19aff595e694b77ae"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16__s">ALT_PINMUX_DCTD_IO_CFG_16_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#gae618d4a8322fbbc19aff595e694b77ae">ALT_PINMUX_DCTD_IO_CFG_16_t</a></td></tr>
<tr class="separator:gae618d4a8322fbbc19aff595e694b77ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16__s" id="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_PINMUX_DCTD_IO_CFG_16_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html">ALT_PINMUX_DCTD_IO_CFG_16</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a02a9408f6179858ff3ff77d3259ae755"></a>uint32_t</td>
<td class="fieldname">
PD_DRV_STRG: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PD_DRV_STRG">Pull down drive strength</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2a0b7a9a03c1275b50c0354302f218df"></a>uint32_t</td>
<td class="fieldname">
PD_SLW_RT: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PD_SLW_RT">NMOS slew rate</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afe48315f6333e35c4bef8b76c9162f49"></a>const uint32_t</td>
<td class="fieldname">
Reserved_7to6: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aba46d2e42d27672b749c503e8c06da7f"></a>uint32_t</td>
<td class="fieldname">
PU_DRV_STRG: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PU_DRV_STRG">Pull up drive strength</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa519c010a164b7d2850f5a8cc69de779"></a>uint32_t</td>
<td class="fieldname">
PU_SLW_RT: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PU_SLW_RT">PMOS slew rate</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="add04e87b4c3ac318632a795705528360"></a>const uint32_t</td>
<td class="fieldname">
Reserved_15to14: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afdba9f220493e84a6d19a947a2c17661"></a>uint32_t</td>
<td class="fieldname">
WK_PU_EN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_WK_PU_EN">Weak pull up signal</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a43040406bed0c0d11779d63a686970f1"></a>uint32_t</td>
<td class="fieldname">
INPUT_BUF_EN: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_INPUT_BUF_EN">LVTTL input buffer enable signal</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="acc6b7576b1f703d6229688941ccb4f76"></a>uint32_t</td>
<td class="fieldname">
RTRIM: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RTRIM">Bias trim bits</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aea46f90f9c62a53fce746b33b64c537a"></a>const uint32_t</td>
<td class="fieldname">
Reserved_31to22: 10</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22</a> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga6ebfbf0529a53d3ebf39245c9bdfe908"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_PD_DRV_STRG_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_16_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga507c89c893edefdf08b8f29ad577462d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_PD_DRV_STRG_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_16_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafbaecb2a2249365f2c6db82efd5a0ae9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_PD_DRV_STRG_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_16_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2c5463a62ebf02390acf4dfd139e0807"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_PD_DRV_STRG_SET_MSK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_16_PD_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga646123eb3d3ae8e7f1aa5a94dd0b46f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_PD_DRV_STRG_CLR_MSK&#160;&#160;&#160;0xffffffe0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_16_PD_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga255891d74588fb2a599d0aac8988ca02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_PD_DRV_STRG_RESET&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_16_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3f7698ec644ef55b93416cbf6afd07cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_PD_DRV_STRG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_16_PD_DRV_STRG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga6db858032f5d34394344f51314ac4bdf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_PD_DRV_STRG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_16_PD_DRV_STRG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad71de7ffe306be79fc4bf8ddddaadc36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_PD_SLW_RT_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_16_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae93ac95da95211a541260e81561fa454"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_PD_SLW_RT_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_16_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0e34a0e3a5d4bb7ccaa6091699a222c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_PD_SLW_RT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_16_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga251d27971f98348aa1eb5babd1a64d84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_PD_SLW_RT_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_16_PD_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab0d28bed6584dc8f56398bd7ad93c58f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_PD_SLW_RT_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_16_PD_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafc0b8c3d2fed0b0c66d4aef904147e62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_PD_SLW_RT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_16_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5c1a5d7f9b3d62f8ac22d7a9fccd1e90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_PD_SLW_RT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_16_PD_SLW_RT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3dea0ee3aa2b9d14d5de0706c6382f2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_PD_SLW_RT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_16_PD_SLW_RT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gafdd6518e094364a83d492ae0cfd86bf9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga27d1c55e642dd42cea47952835080510"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadce2606160cdc50beb2bab7f9c29bb41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaebb07f3b13e38cc840c629c749d0fde1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6_SET_MSK&#160;&#160;&#160;0x000000c0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga40333ffa82dfe5f529358406ef2fe7c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6_CLR_MSK&#160;&#160;&#160;0xffffff3f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga681cecde61a751f16c268ef0d0cc8f03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafb3a3b52860edf14b0a60e94ace76500"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga96fe2b2461baebc6082d64c3d3920887"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_7TO6</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga708804eebc437d4fa50fb6ff3507a977"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_PU_DRV_STRG_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_16_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaac0f87431d20fe52828e7e61788dc07d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_PU_DRV_STRG_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_16_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab374a028a06634b232ad65c07106eda0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_PU_DRV_STRG_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_16_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab64c3f929cd2938424c61830cc037e5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_PU_DRV_STRG_SET_MSK&#160;&#160;&#160;0x00001f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_16_PU_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga50777542ef95bb8d0c2f06d930f520f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_PU_DRV_STRG_CLR_MSK&#160;&#160;&#160;0xffffe0ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_16_PU_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga542f131da83e0547d42e1cf577bd8515"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_PU_DRV_STRG_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_16_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0bd7a6aaaf0db337793704132c23ceaf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_PU_DRV_STRG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_16_PU_DRV_STRG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga6ecb1a076a7c8e413385a86a4e67fad1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_PU_DRV_STRG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_16_PU_DRV_STRG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga430ada9435179a0329f1e7dd4ff22d1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_PU_SLW_RT_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_16_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabcdf7f314c2a69cbd0114fd95b93d07b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_PU_SLW_RT_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_16_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3421853c72586da294259616495d545d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_PU_SLW_RT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_16_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga950c3bdf3f1700f7bdb736e09a4a7c42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_PU_SLW_RT_SET_MSK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_16_PU_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa4b5e013fd585f8508b4f88f353dd665"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_PU_SLW_RT_CLR_MSK&#160;&#160;&#160;0xffffdfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_16_PU_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga16b5f9acd5cf56afe461ca25ff244a63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_PU_SLW_RT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_16_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad912f83947bb5e440f675561e4b683d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_PU_SLW_RT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_16_PU_SLW_RT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga8e3a596b914f39afa0577648b954bf83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_PU_SLW_RT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_16_PU_SLW_RT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga95c1bd174d27e935d83df02063d53796"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafb1f110653b7506a5ebca2f8dd7a49f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga27f95d864464ca06393dd8d1b3712699"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf768ed8b2662fd11b8fc0c4394ae6cd7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14_SET_MSK&#160;&#160;&#160;0x0000c000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0ac4b26279e9400f9e8be50389975a80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14_CLR_MSK&#160;&#160;&#160;0xffff3fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab99054b676d2cfd75432c3a6633bf028"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0332a3f036262f6b83cad02ccab021a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga7148ca7c46c06e8a034a7b96f6cb8dbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_15TO14</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga4c2e1691b3b188b0b09e477959886373"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_WK_PU_EN_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_16_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac53e7c6fbebdb18e62a5a005f8730d05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_WK_PU_EN_MSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_16_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga62f9a08a988f7ffb0213daa04d2b1fa3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_WK_PU_EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_16_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga81a39dc772eb39e00d22802d4f08b605"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_WK_PU_EN_SET_MSK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_16_WK_PU_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga25c5c22b39330b4ece3f9ac1a6212110"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_WK_PU_EN_CLR_MSK&#160;&#160;&#160;0xfffeffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_16_WK_PU_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga40bd0bc5d554e42425b032ac9cdf40f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_WK_PU_EN_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_16_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3469ab20b4c829e0a3dcf4b05f1882eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_WK_PU_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_16_WK_PU_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3e9c058a1ca433436b5af7e38e9a0742"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_WK_PU_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_16_WK_PU_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga6f206adf79a9405db4dce7b32ed92f86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_INPUT_BUF_EN_LSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_16_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4e7b3f5d778564921d8173839936b950"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_INPUT_BUF_EN_MSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_16_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac0e6e02bd88dd7e934371bece68236c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_INPUT_BUF_EN_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_16_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab677883ab883819e1701a81e4239dc02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_INPUT_BUF_EN_SET_MSK&#160;&#160;&#160;0x00060000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_16_INPUT_BUF_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga266892401492e3309b734050725840a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_INPUT_BUF_EN_CLR_MSK&#160;&#160;&#160;0xfff9ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_16_INPUT_BUF_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga91bd837b2eeed731e227eb75fe7f08a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_INPUT_BUF_EN_RESET&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_16_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad32793e0b5b2f603a32959e51b811c0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_INPUT_BUF_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00060000) &gt;&gt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_16_INPUT_BUF_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gacdd89ff0f2c5009ab1d696f4b58c1f4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_INPUT_BUF_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00060000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_16_INPUT_BUF_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga292e07af1b0257f4f17f335fe5401bb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_RTRIM_LSB&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RTRIM">ALT_PINMUX_DCTD_IO_CFG_16_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8d9475f9c413a37aa913fff564d3d6e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_RTRIM_MSB&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RTRIM">ALT_PINMUX_DCTD_IO_CFG_16_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8f6bb2d4a1467753f06ff65eea8b0511"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_RTRIM_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RTRIM">ALT_PINMUX_DCTD_IO_CFG_16_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6fb60638e6bc806c365e0c9db73069dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_RTRIM_SET_MSK&#160;&#160;&#160;0x00380000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RTRIM">ALT_PINMUX_DCTD_IO_CFG_16_RTRIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac00155508dc479d6cd7c4a240746fbb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_RTRIM_CLR_MSK&#160;&#160;&#160;0xffc7ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RTRIM">ALT_PINMUX_DCTD_IO_CFG_16_RTRIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga49ce038e05c8987fced0c309eb4f81d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_RTRIM_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RTRIM">ALT_PINMUX_DCTD_IO_CFG_16_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa7ed5fc40ffebe28840347d821ca8314"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_RTRIM_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00380000) &gt;&gt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RTRIM">ALT_PINMUX_DCTD_IO_CFG_16_RTRIM</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaee19bca0b719d26cf665347f52537dfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_RTRIM_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00380000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RTRIM">ALT_PINMUX_DCTD_IO_CFG_16_RTRIM</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga5acebf86c80d9daa838e947922ab87d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22_LSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga22753de8bcba4b3e1901419604ec2340"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22_MSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0a9f986b4bfc2eb3202bd3c4fee6df40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22_WIDTH&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2ec24100b7a64c7d287bbdd7a317b870"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22_SET_MSK&#160;&#160;&#160;0xffc00000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga09c31303bb920b6c0734357673f90523"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22_CLR_MSK&#160;&#160;&#160;0x003fffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga84d8a5550f6f54be396c7e751d471ada"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8be6193587cf1b6278344c11fbc82704"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0xffc00000) &gt;&gt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga85d0f6d18fb2701816df9e7c88830d76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0xffc00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_16_RSVD_31TO22</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga8cadb85b9fdae22392859a6646f12004"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_RESET&#160;&#160;&#160;0x000d0008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html">ALT_PINMUX_DCTD_IO_CFG_16</a> register. </p>

</div>
</div>
<a class="anchor" id="gaf4245fcc0a95fd29745524d4633754fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_16_OFST&#160;&#160;&#160;0x140</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html">ALT_PINMUX_DCTD_IO_CFG_16</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gae618d4a8322fbbc19aff595e694b77ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16__s">ALT_PINMUX_DCTD_IO_CFG_16_s</a> <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html#gae618d4a8322fbbc19aff595e694b77ae">ALT_PINMUX_DCTD_IO_CFG_16_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__16.html">ALT_PINMUX_DCTD_IO_CFG_16</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:47 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
