# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1060 0.000256 4096 4.57594e-41 6700 91712 17.5944 2155.46 524.224 2697.33 2697.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1060 0.000256 4096 4.58939e-41 6700 91656 17.5865 2610.12 524.028 3151.78 3151.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1060 0.000256 4096 4.56179e-41 6700 91680 17.5978 2707.6 523.731 3248.99 3249.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1060 0.000256 4096 4.55674e-41 6700 91680 17.5864 2532.34 523.767 3073.75 3073.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1060 0.000256 4096 4.58491e-41 6700 91600 17.5612 2548.29 523.792 3089.69 3089.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1060 0.000256 4096 4.57608e-41 6700 91616 17.5862 2610.91 523.98 3152.53 3152.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1060 0.000256 4096 4.55884e-41 6700 91560 17.5718 2622.99 523.321 3163.95 3164.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1060 0.000256 4096 4.57426e-41 6700 91648 17.5885 2542.07 524.278 3084 3084.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1060 0.000256 4096 4.55983e-41 6700 91584 17.5882 2587.16 523.922 3128.72 3128.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1060 0.000256 4096 4.56067e-41 6700 91400 17.554 2768.1 523.345 3309.06 3309.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1060 0.000256 4096 4.57916e-41 6700 91392 17.5672 3197.35 523.651 3738.63 3738.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1060 0.000256 4096 4.5807e-41 6705 91744 17.5764 2232.4 523.766 2773.79 2773.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1060 0.000256 4096 4.55632e-41 6705 91720 17.5718 2245.67 524.155 2787.46 2787.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1060 0.000256 4096 4.58127e-41 6705 91728 17.5739 2242.75 523.811 2784.19 2784.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1060 0.000256 4096 4.57132e-41 6705 91728 17.58 2279.51 523.903 2821.04 2821.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1060 0.000256 4096 4.57944e-41 6705 91712 17.5789 2220.29 523.758 2761.68 2761.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1060 0.000256 4096 4.57048e-41 6705 91656 17.5741 2640.85 523.954 3182.43 3182.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1060 0.000256 4096 4.56921e-41 6705 91680 17.5658 2579.35 524.275 3121.25 3121.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1060 0.000256 4096 4.59065e-41 6705 91680 17.5797 2749.69 523.791 3291.12 3291.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1060 0.000256 4096 4.57454e-41 6705 91600 17.5706 2712.38 523.537 3253.54 3253.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1060 0.000256 4096 4.58169e-41 6705 91616 17.5732 2743.39 523.649 3284.66 3284.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1060 0.000256 4096 4.56389e-41 6705 91560 17.5677 2702.86 523.421 3243.91 3243.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1060 0.000256 4096 4.58407e-41 6705 91648 17.5842 2592.17 524.364 3134.17 3134.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1060 0.000256 4096 4.56781e-41 6705 91584 17.5753 3018.59 524.298 3560.52 3560.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1060 0.000256 4096 4.56417e-41 6705 91400 17.5522 3062.31 522.903 3602.82 3602.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1060 0.000256 4096 4.5573e-41 6705 91392 17.568 2765.4 523.565 3306.59 3306.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1060 0.000256 4096 4.57202e-41 6700 91744 17.5944 2100.8 524.281 2642.73 2642.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1060 0.000256 4096 4.56431e-41 6700 91720 17.5885 2352.63 523.733 2894 2894.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1060 0.000256 4096 4.57244e-41 6700 91728 17.5913 2196.03 523.839 2737.51 2737.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1060 0.000256 4096 4.5587e-41 6700 91728 17.5903 2225.24 523.886 2766.77 2766.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1060 0.000256 4096 4.57062e-41 6700 91712 17.6017 2125.38 523.84 2666.88 2666.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1060 0.000256 4096 4.56921e-41 6700 91656 17.586 2762.78 523.585 3304.01 3304.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1060 0.000256 4096 4.57356e-41 6700 91584 17.578 1919.63 523.635 2460.89 2460.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1060 0.000256 4096 4.5559e-41 6700 91680 17.5997 2665.23 524.155 3207.03 3207.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1060 0.000256 4096 4.56501e-41 6700 91520 17.5708 1865.06 523.4 2406.09 2406.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1060 0.000256 4096 4.56011e-41 6700 91680 17.5895 2515.96 523.818 3057.43 3057.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1060 0.000256 4096 4.58897e-41 6700 91584 17.5822 1792.54 524.284 2334.46 2334.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1060 0.000256 4096 4.57944e-41 6700 91600 17.5583 2606.53 523.825 3147.97 3148.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1060 0.000256 4096 4.58897e-41 6700 91400 17.5636 1829.8 523.406 2370.82 2370.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1060 0.000256 4096 4.57146e-41 6700 91616 17.581 3321.63 523.59 3862.85 3862.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1060 0.000256 4096 4.58127e-41 6700 91392 17.5573 2174.87 523.355 2715.83 2715.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1060 0.000256 4096 4.56991e-41 6700 91560 17.5725 3190.99 523.335 3731.95 3732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1060 0.000256 4096 4.56837e-41 6700 91440 17.5698 2157.27 523.304 2698.2 2698.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1060 0.000256 4096 4.55898e-41 6700 91648 17.5841 3108.15 524.345 3650.13 3650.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1060 0.000256 4096 4.57384e-41 6700 91392 17.5656 2083.59 523.652 2624.86 2624.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1060 0.000256 4096 4.56501e-41 6700 91584 17.5937 2731.03 524.35 3273.02 3273.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1060 0.000256 4096 4.56109e-41 6700 91392 17.5904 1899.08 524.231 2440.95 2441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1060 0.000256 4096 4.59107e-41 6700 91400 17.5571 2810.77 523.336 3351.72 3351.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1060 0.000256 4096 4.55997e-41 6700 91200 17.5629 2038.32 523.273 2579.21 2579.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1060 0.000256 4096 4.58505e-41 6696 91744 17.5298 2075.97 524.256 2617.81 2617.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1060 0.000256 4096 4.58211e-41 6696 91760 17.5838 2186.73 524.39 2728.75 2728.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1060 0.000256 4096 4.58407e-41 6696 91728 17.5364 2156.32 523.821 2697.73 2697.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1060 0.000256 4096 4.56641e-41 6696 91680 17.5411 1386.08 524.317 1927.99 1928.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1060 0.000256 4096 4.56193e-41 6696 91728 17.5839 2501.29 523.862 3042.8 3042.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1060 0.000256 4096 4.56025e-41 6696 91616 17.5621 1571.71 523.695 2113.02 2113.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1060 0.000256 4096 4.58225e-41 6696 91712 17.5474 2277.53 523.898 2819.03 2819.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1060 0.000256 4096 4.5758e-41 6696 91648 17.5411 1454.89 523.706 1996.2 1996.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1060 0.000256 4096 4.58084e-41 6696 91728 17.5841 2653.67 524.449 3195.76 3195.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1060 0.000256 4096 4.58267e-41 6696 91584 17.5515 1858.89 523.643 2400.14 2400.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1060 0.000256 4096 4.59093e-41 6696 91680 17.5719 2519.64 524.235 3061.51 3061.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1060 0.000256 4096 4.57342e-41 6696 91520 17.5384 0 523.299 540.849 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1060 0.000256 4096 4.57804e-41 6696 91680 17.5411 3215.53 524.256 3757.38 3757.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1060 0.000256 4096 4.58645e-41 6696 91584 17.5419 2080.21 523.719 2621.53 2621.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1060 0.000256 4096 4.55786e-41 6696 91700 17.5791 3175.1 523.948 3716.68 3716.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1060 0.000256 4096 4.56781e-41 6696 91600 17.5739 2149.67 524.243 2691.53 2691.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1060 0.000256 4096 4.5723e-41 6696 91616 17.5555 3108.74 528.695 3655.05 3655.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1060 0.000256 4096 4.58617e-41 6696 91392 17.5206 2049.92 523.048 2590.55 2590.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1060 0.000256 4096 4.58855e-41 6696 91680 17.5718 3010.31 524.385 3552.33 3552.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1060 0.000256 4096 4.56081e-41 6696 91440 17.5391 0 523.279 540.832 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1060 0.000256 4096 4.55716e-41 6696 91648 17.5413 2875.63 523.701 3416.93 3416.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1060 0.000256 4096 4.56277e-41 6696 91392 17.5354 1936.36 523.447 2477.4 2477.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1060 0.000256 4096 4.57706e-41 6700 91744 17.5876 2336.38 523.919 2877.95 2878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1060 0.000256 4096 4.56977e-41 6700 91720 17.5903 2103.22 523.704 2644.57 2644.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1060 0.000256 4096 4.55702e-41 6700 91680 17.5988 1357.38 524.157 1899.18 1899.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1060 0.000256 4096 4.5559e-41 6700 91728 17.5876 2241.74 524.189 2783.57 2783.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1060 0.000256 4096 4.58323e-41 6700 91680 17.5988 1441.74 523.846 1983.23 1983.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1060 0.000256 4096 4.57566e-41 6700 91728 17.5907 2406.03 523.887 2947.57 2947.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1060 0.000256 4096 4.58925e-41 6700 91616 17.5845 1511.58 524.024 2053.24 2053.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1060 0.000256 4096 4.5737e-41 6700 91712 17.5891 2396.19 524.194 2938.03 2938.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1060 0.000256 4096 4.58281e-41 6700 91648 17.5881 1514.42 523.929 2055.99 2056.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1060 0.000256 4096 4.56193e-41 6700 91656 17.5951 2655.03 524.024 3196.71 3196.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1060 0.000256 4096 4.55618e-41 6700 91584 17.5868 1905 523.576 2446.23 2446.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1060 0.000256 4096 4.55772e-41 6700 91680 17.5951 2580.49 524.149 3122.29 3122.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1060 0.000256 4096 4.56529e-41 6700 91520 17.5759 1808.52 523.833 2349.99 2350.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1060 0.000256 4096 4.55814e-41 6700 91680 17.5903 3143.58 523.845 3685.07 3685.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1060 0.000256 4096 4.58197e-41 6700 91584 17.5835 2113.89 524.233 2655.76 2655.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1060 0.000256 4096 4.58855e-41 6700 91600 17.5651 3148.89 523.874 3690.38 3690.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1060 0.000256 4096 4.58351e-41 6700 91400 17.5572 2114.42 523.479 2655.51 2655.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1060 0.000256 4096 4.56809e-41 6700 91616 17.5844 3040.94 523.667 3582.24 3582.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1060 0.000256 4096 4.55534e-41 6700 91392 17.5601 1988.24 522.889 2528.74 2528.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1060 0.000256 4096 4.55983e-41 6700 91560 17.5677 2939.2 523.842 3480.67 3480.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1060 0.000256 4096 4.57706e-41 6700 91440 17.5777 1948.65 523.402 2489.69 2489.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1060 0.000256 4096 4.5744e-41 6700 91648 17.5964 2818.86 523.812 3360.32 3360.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1060 0.000256 4096 4.55744e-41 6700 91392 17.574 2000.17 523.523 2541.32 2541.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1060 0.000256 4096 4.57776e-41 6720 91744 17.6046 2053.17 523.948 2594.78 2594.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1060 0.000256 4096 4.58897e-41 6720 91712 17.6072 1323.85 524.313 1865.83 1865.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1060 0.000256 4096 4.56753e-41 6720 91720 17.5976 2101.98 524.231 2643.86 2643.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1060 0.000256 4096 4.5786e-41 6720 91680 17.6032 1348.82 523.722 1890.2 1890.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1060 0.000256 4096 4.58337e-41 6720 91728 17.6108 2276.46 524.316 2818.44 2818.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1060 0.000256 4096 4.55618e-41 6720 91680 17.6044 1452.31 524.615 1994.59 1994.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1060 0.000256 4096 4.57678e-41 6720 91672 17.6055 2236.11 524.181 2777.95 2778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1060 0.000256 4096 4.56739e-41 6720 91616 17.5964 1426.66 523.745 1968.05 1968.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1060 0.000256 4096 4.55562e-41 6720 91560 17.6028 1172.95 524.28 1714.89 1714.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1060 0.000256 4096 4.55632e-41 6720 91712 17.6045 2159.18 523.839 2700.68 2700.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1060 0.000256 4096 4.57888e-41 6720 91648 17.6124 1381.62 524.274 1923.56 1923.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1060 0.000256 4096 4.55954e-41 6720 91584 17.6092 1153.03 523.952 1694.65 1694.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1060 0.000256 4096 4.55828e-41 6720 91656 17.5998 3229.53 524.11 3771.29 3771.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1060 0.000256 4096 4.58112e-41 6720 91584 17.6019 2073.12 523.95 2614.73 2614.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1060 0.000256 4096 4.58112e-41 6720 91368 17.5759 1689.63 523.422 2230.68 2230.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1060 0.000256 4096 4.56137e-41 6720 91680 17.6148 3035.91 524.345 3577.92 3577.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1060 0.000256 4096 4.57019e-41 6720 91520 17.5862 2046.88 523.922 2588.44 2588.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1060 0.000256 4096 4.56655e-41 6720 91440 17.5858 1720.09 523.788 2261.52 2261.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1060 0.000256 4096 4.57664e-41 6720 91680 17.6046 2865.82 524.319 3407.8 3407.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1060 0.000256 4096 4.58757e-41 6720 91584 17.6103 1864.82 523.908 2406.39 2406.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1060 0.000256 4096 4.56193e-41 6720 91296 17.5741 1609.85 523.068 2150.54 2150.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1060 0.000256 4096 4.57356e-41 6720 91600 17.5976 2826.75 524.016 3368.42 3368.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1060 0.000256 4096 4.58897e-41 6720 91400 17.577 1972.54 523.071 2513.24 2513.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1060 0.000256 4096 4.57748e-41 6720 91200 17.5657 1627.05 522.498 2167.17 2167.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1060 0.000256 4096 4.55772e-41 6720 91616 17.6046 2761.8 524.183 3303.64 3303.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1060 0.000256 4096 4.57314e-41 6720 91392 17.5821 1921.75 523.074 2462.45 2462.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1060 0.000256 4096 4.57538e-41 6720 91392 17.5987 1576.73 524.053 2118.44 2118.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1060 0.000256 4096 4.56949e-41 6720 91560 17.5879 2717.15 523.77 3258.57 3258.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1060 0.000256 4096 4.56725e-41 6720 91440 17.5821 1918.76 523.96 2460.36 2460.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1060 0.000256 4096 4.56669e-41 6720 91080 17.5572 1594 522.132 2133.74 2133.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1060 0.000256 4096 4.56641e-41 6720 91648 17.5985 2704.94 524.425 3247.02 3247.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1060 0.000256 4096 4.55912e-41 6720 91392 17.5841 1824.14 523.332 2365.11 2365.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1060 0.000256 4096 4.56767e-41 6720 91392 17.6087 1671.04 524.072 2212.77 2212.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1060 0.000256 4096 4.55576e-41 6720 91744 17.6043 2091.34 523.869 2632.88 2632.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1060 0.000256 4096 4.56767e-41 6720 91712 17.6005 1338.12 523.862 1879.64 1879.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1060 0.000256 4096 4.58673e-41 6720 91720 17.6062 2382.13 524.337 2924.12 2924.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1060 0.000256 4096 4.56669e-41 6720 91680 17.6128 1508.73 523.851 2050.25 2050.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1060 0.000256 4096 4.56151e-41 6720 91560 17.5944 1231.29 523.808 1772.74 1772.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1060 0.000256 4096 4.58673e-41 6720 91728 17.6027 2190.31 524.374 2732.34 2732.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1060 0.000256 4096 4.55632e-41 6720 91680 17.5998 1430.81 523.954 1972.42 1972.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1060 0.000256 4096 4.5737e-41 6720 91584 17.609 1171.29 523.668 1712.62 1712.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1060 0.000256 4096 4.58028e-41 6720 91672 17.6058 3107.44 523.664 3648.76 3648.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1060 0.000256 4096 4.56963e-41 6720 91616 17.5881 1962.13 523.738 2503.51 2503.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1060 0.000256 4096 4.57328e-41 6720 91560 17.6071 1596.15 524.115 2137.93 2137.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1060 0.000256 4096 4.58337e-41 6720 91712 17.6057 2869.35 524.379 3411.4 3411.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1060 0.000256 4096 4.59037e-41 6720 91648 17.6088 1750.95 524.313 2292.92 2292.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1060 0.000256 4096 4.55618e-41 6720 91584 17.6025 1447.43 523.936 1989.03 1989.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1060 0.000256 4096 4.57384e-41 6720 91656 17.6031 2985.38 524.116 3527.15 3527.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1060 0.000256 4096 4.57846e-41 6720 91584 17.6069 1940.63 524.113 2482.41 2482.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1060 0.000256 4096 4.56655e-41 6720 91368 17.5718 1710.98 522.908 2251.51 2251.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1060 0.000256 4096 4.58379e-41 6720 91296 17.5744 1526.74 523.399 2067.76 2067.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1060 0.000256 4096 4.57328e-41 6720 91680 17.6043 2812.99 523.796 3354.45 3354.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1060 0.000256 4096 4.56585e-41 6720 91520 17.5944 1914.23 523.289 2455.16 2455.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1060 0.000256 4096 4.56025e-41 6720 91440 17.5903 1604.71 523.857 2146.22 2146.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1060 0.000256 4096 4.58799e-41 6720 91200 17.5677 1605.15 523.012 2145.79 2145.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1060 0.000256 4096 4.58239e-41 6720 91680 17.6082 2677.08 524.419 3219.17 3219.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1060 0.000256 4096 4.55716e-41 6720 91584 17.6005 1893.48 524.376 2435.51 2435.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1060 0.000256 4096 4.57566e-41 6720 91296 17.5797 1554.54 523.347 2095.52 2095.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1060 0.000256 4096 4.57412e-41 6720 91392 17.6067 1453.99 528.965 2000.61 2000.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1060 0.000256 4096 4.58715e-41 6720 91600 17.5899 2747.45 523.911 3289 3289.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1060 0.000256 4096 4.57706e-41 6720 91400 17.5762 1859.38 523.424 2400.44 2400.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1060 0.000256 4096 4.58084e-41 6720 91200 17.5677 1661.35 522.326 2201.3 2201.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1060 0.000256 4096 4.56123e-41 6720 91200 17.578 1476.7 523 2017.34 2017.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1060 0.000256 4096 4.58351e-41 6720 91744 17.6292 2254.42 524.442 2796.55 2796.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1060 0.000256 4096 4.58673e-41 6720 91712 17.6271 1446.52 524.327 1988.53 1988.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1060 0.000256 4096 4.57342e-41 6720 91680 17.61 1197.95 524.429 1740.04 1740.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1060 0.000256 4096 4.56473e-41 6720 91720 17.6046 2184.65 524.344 2726.66 2726.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1060 0.000256 4096 4.58813e-41 6720 91680 17.5985 1429.12 523.802 1970.57 1970.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1060 0.000256 4096 4.58911e-41 6720 91560 17.5839 1161.05 523.409 1702.09 1702.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1060 0.000256 4096 4.55674e-41 6720 91728 17.6009 3020.3 523.936 3561.9 3561.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1060 0.000256 4096 4.57019e-41 6720 91680 17.6017 1907.95 523.926 2449.53 2449.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1060 0.000256 4096 4.57328e-41 6720 91584 17.6031 1538.08 524.114 2079.85 2079.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1060 0.000256 4096 4.56627e-41 6720 91584 17.6128 1300.1 523.932 1841.7 1841.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1060 0.000256 4096 4.56137e-41 6720 91672 17.5968 2791.25 524.073 3332.97 3333.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1060 0.000256 4096 4.57454e-41 6720 91616 17.6024 1769.49 523.715 2310.86 2310.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1060 0.000256 4096 4.57678e-41 6720 91560 17.6005 1455.06 524.059 1996.77 1996.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1060 0.000256 4096 4.56473e-41 6720 91392 17.5843 1311.84 523.081 1852.55 1852.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1060 0.000256 4096 4.56557e-41 6720 91712 17.6041 2617.22 524.431 3159.3 3159.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1060 0.000256 4096 4.56207e-41 6720 91648 17.6076 1654.49 523.942 2196.1 2196.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1060 0.000256 4096 4.58757e-41 6720 91584 17.6032 1364.3 523.936 1905.89 1905.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1060 0.000256 4096 4.56389e-41 6720 91392 17.5875 1209.22 523.757 1750.61 1750.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1060 0.000256 4096 4.56305e-41 6720 91656 17.6126 2702.39 524.075 3244.13 3244.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1060 0.000256 4096 4.55898e-41 6720 91584 17.5947 1860.66 524.118 2402.43 2402.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1060 0.000256 4096 4.5786e-41 6720 91368 17.5748 1575.96 523.424 2117.01 2117.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1060 0.000256 4096 4.58351e-41 6720 91296 17.571 1581.18 523.412 2122.22 2122.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1060 0.000256 4096 4.58925e-41 6720 91680 17.5971 2686.06 523.988 3227.71 3227.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1060 0.000256 4096 4.58533e-41 6720 91520 17.5829 1900.24 523.457 2441.34 2441.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1060 0.000256 4096 4.56109e-41 6720 91440 17.5858 1567.18 523.293 2108.11 2108.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1060 0.000256 4096 4.57608e-41 6720 91200 17.5636 1451.86 522.936 1992.41 1992.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1060 0.000256 4096 4.58743e-41 6700 91744 17.5985 2341.96 523.786 2883.39 2883.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1060 0.000256 4096 4.57244e-41 6700 91712 17.5841 1493.23 523.766 2034.63 2034.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1060 0.000256 4096 4.56977e-41 6700 91680 17.5931 1224.72 523.831 1766.2 1766.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1060 0.000256 4096 4.56921e-41 6700 91720 17.5923 2187.04 523.75 2728.44 2728.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1060 0.000256 4096 4.58883e-41 6700 91680 17.5985 1405.15 524.202 1947.01 1947.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1060 0.000256 4096 4.56165e-41 6700 91560 17.5698 1165.6 523.77 1706.99 1707.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1060 0.000256 4096 4.57874e-41 6700 91520 17.5708 1004.82 523.836 1546.28 1546.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1060 0.000256 4096 4.56515e-41 6700 91728 17.5782 2967.77 523.928 3509.33 3509.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1060 0.000256 4096 4.57776e-41 6700 91680 17.5843 1854.13 524.21 2395.98 2396.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1060 0.000256 4096 4.58197e-41 6700 91584 17.5911 1509.02 524.032 2050.7 2050.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1060 0.000256 4096 4.55674e-41 6700 91584 17.5976 1284.88 524.282 1826.81 1826.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1060 0.000256 4096 4.55828e-41 6700 91728 17.58 2714.45 524.324 3256.41 3256.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1060 0.000256 4096 4.57594e-41 6700 91616 17.5862 1731.34 528.669 2277.65 2277.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1060 0.000256 4096 4.56515e-41 6700 91560 17.5807 1421.11 524.084 1962.83 1962.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1060 0.000256 4096 4.58197e-41 6700 91392 17.5635 1279.83 522.989 1820.44 1820.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1060 0.000256 4096 4.56417e-41 6700 91712 17.5903 2611.48 524.277 3153.4 3153.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1060 0.000256 4096 4.56011e-41 6700 91648 17.5912 1706.08 523.785 2247.51 2247.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1060 0.000256 4096 4.57538e-41 6700 91584 17.5879 1398.74 524.285 1940.67 1940.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1060 0.000256 4096 4.58715e-41 6700 91392 17.578 1219.99 523.027 1760.64 1760.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1060 0.000256 4096 4.5594e-41 6700 91656 17.5881 2794 524.079 3335.72 3335.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1060 0.000256 4096 4.55898e-41 6700 91584 17.5965 1988.95 523.594 2530.19 2530.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1060 0.000256 4096 4.58785e-41 6700 91368 17.5635 1637.97 522.68 2178.26 2178.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1060 0.000256 4096 4.56907e-41 6700 91296 17.5564 1541.78 522.749 2082.14 2082.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1060 0.000256 4096 4.57286e-41 6700 91080 17.5402 1407.38 522.119 1947.09 1947.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1060 0.000256 4096 4.56893e-41 6700 91680 17.5979 2709.91 524.251 3251.81 3251.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1060 0.000256 4096 4.58547e-41 6700 91520 17.5737 1854.24 523.718 2395.58 2395.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1060 0.000256 4096 4.56123e-41 6700 91440 17.5661 1598.62 523.725 2139.97 2140.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1060 0.000256 4096 4.57762e-41 6700 91200 17.5556 1450.9 522.838 1991.34 1991.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1060 0.000256 4096 4.57958e-41 6700 91200 17.5563 1404.62 522.863 1945.09 1945.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1060 0.000256 4096 4.58645e-41 6720 91744 17.6067 2172.83 524.373 2714.87 2714.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1060 0.000256 4096 4.55534e-41 6720 91712 17.6064 1421.53 524.433 1963.63 1963.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1060 0.000256 4096 4.57874e-41 6720 91680 17.6026 1146.33 524.326 1688.32 1688.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1060 0.000256 4096 4.58183e-41 6720 91648 17.6028 995.55 524.44 1537.65 1537.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1060 0.000256 4096 4.58098e-41 6720 91720 17.5976 2969.24 524.284 3511.18 3511.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1060 0.000256 4096 4.58491e-41 6720 91680 17.6002 1861.01 523.925 2402.59 2402.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1060 0.000256 4096 4.5709e-41 6720 91560 17.5881 1511.04 523.852 2052.54 2052.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1060 0.000256 4096 4.57734e-41 6720 91520 17.5899 1282.36 523.857 1823.86 1823.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1060 0.000256 4096 4.55534e-41 6720 91728 17.5995 2725.57 523.936 3267.16 3267.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1060 0.000256 4096 4.56585e-41 6720 91680 17.6115 1718.69 524.431 2260.79 2260.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1060 0.000256 4096 4.57692e-41 6720 91584 17.6026 1413.57 523.684 1954.91 1954.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1060 0.000256 4096 4.55576e-41 6720 91584 17.6044 1276.27 524.321 1818.24 1818.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1060 0.000256 4096 4.57132e-41 6720 91440 17.5777 1103.77 523.426 1644.83 1644.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1060 0.000256 4096 4.5716e-41 6720 91672 17.6051 2612.74 523.682 3154.08 3154.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1060 0.000256 4096 4.5716e-41 6720 91616 17.5926 1665.17 524.106 2206.92 2206.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1060 0.000256 4096 4.56655e-41 6720 91560 17.6085 1391.78 523.674 1933.12 1933.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1060 0.000256 4096 4.56221e-41 6720 91392 17.578 1223.67 523.569 1764.88 1764.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1060 0.000256 4096 4.56207e-41 6720 91280 17.5692 1078.03 523.159 1618.81 1618.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1060 0.000256 4096 4.56459e-41 6720 91712 17.6005 2374.06 524.374 2916.09 2916.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1060 0.000256 4096 4.58084e-41 6720 91648 17.6066 1587.18 523.906 2128.74 2128.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1060 0.000256 4096 4.57748e-41 6720 91584 17.6007 1312.78 524.306 1854.74 1854.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1060 0.000256 4096 4.58953e-41 6720 91392 17.5872 1165.05 523.69 1706.38 1706.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1060 0.000256 4096 4.59079e-41 6720 91200 17.5648 1070.98 522.929 1611.53 1611.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1060 0.000256 4096 4.58267e-41 6720 91744 17.6087 2137.74 524.37 2679.77 2679.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1060 0.000256 4096 4.56487e-41 6720 91712 17.6043 1372.99 523.88 1914.53 1914.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1060 0.000256 4096 4.57146e-41 6720 91680 17.6026 1127.34 524.366 1669.36 1669.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1060 0.000256 4096 4.56529e-41 6720 91648 17.6067 977.818 524.437 1519.91 1519.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1060 0.000256 4096 4.56207e-41 6720 91720 17.5986 2872.94 523.923 3414.51 3414.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1060 0.000256 4096 4.57398e-41 6720 91680 17.6019 1753.45 523.735 2294.84 2294.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1060 0.000256 4096 4.5716e-41 6720 91560 17.6006 1450.7 523.858 1992.21 1992.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1060 0.000256 4096 4.56151e-41 6720 91520 17.5948 1244.19 523.858 1785.7 1785.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1060 0.000256 4096 4.56431e-41 6720 91400 17.5736 1133.43 522.988 1674.05 1674.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1060 0.000256 4096 4.55716e-41 6720 91728 17.607 2641.26 524.332 3183.25 3183.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1060 0.000256 4096 4.56081e-41 6720 91680 17.5996 1648.35 524.012 2190.02 2190.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1060 0.000256 4096 4.57174e-41 6720 91584 17.6026 1361.92 523.609 1903.19 1903.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1060 0.000256 4096 4.56291e-41 6720 91584 17.6041 1212.56 523.924 1754.15 1754.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1060 0.000256 4096 4.5793e-41 6720 91440 17.5916 1063.25 523.41 1604.3 1604.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1060 0.000256 4096 4.56753e-41 6720 91672 17.6026 2494.9 524.117 3036.67 3036.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1060 0.000256 4096 4.57958e-41 6720 91616 17.6012 1581.51 523.629 2122.79 2122.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1060 0.000256 4096 4.58014e-41 6720 91560 17.6046 1338.46 523.665 1879.79 1879.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1060 0.000256 4096 4.58617e-41 6720 91392 17.5909 1172.13 523.076 1712.85 1712.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1060 0.000256 4096 4.56893e-41 6720 91280 17.5807 1037.24 522.858 1577.73 1577.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1060 0.000256 4096 4.57874e-41 6720 91712 17.6028 2365.21 523.942 2906.8 2906.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1060 0.000256 4096 4.57636e-41 6720 91648 17.6058 1542.2 524.43 2084.29 2084.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1060 0.000256 4096 4.58673e-41 6720 91584 17.6148 1268.52 523.809 1810 1810.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1060 0.000256 4096 4.57538e-41 6720 91392 17.5799 1131.9 523.736 1673.28 1673.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1060 0.000256 4096 4.57216e-41 6720 91200 17.5681 1040.76 522.561 1580.94 1581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1060 0.000256 4096 4.56907e-41 6720 91392 17.6087 954.633 524.381 1496.68 1496.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1060 0.000256 4096 4.57538e-41 6784 91696 17.6074 2149.27 524.323 2691.26 2691.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1060 0.000256 4096 4.58028e-41 6784 91680 17.6066 2396.12 523.971 2937.75 2937.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1060 0.000256 4096 4.56823e-41 6784 91648 17.6084 1553.22 523.872 2094.75 2094.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1060 0.000256 4096 4.58911e-41 6784 91584 17.6024 1267.76 524.224 1809.64 1809.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1060 0.000256 4096 4.59093e-41 6784 91520 17.5958 1131.9 523.414 1672.96 1673.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1060 0.000256 4096 4.58169e-41 6784 91520 17.611 1037.84 524.147 1579.66 1579.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1060 0.000256 4096 4.59079e-41 6784 91392 17.5841 958.044 523.518 1499.2 1499.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1060 0.000256 4096 4.55898e-41 6784 91392 17.5827 900.338 523.456 1441.43 1441.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1060 0.000256 4096 4.56207e-41 6784 91392 17.5885 856.515 523.532 1397.69 1397.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1060 0.000256 4096 4.59037e-41 6720 91392 17.5821 827.457 523.466 1368.56 1368.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1060 0.000256 4096 4.58603e-41 6720 91392 17.581 808.228 523.141 1349 1349.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1060 0.000256 4096 4.59023e-41 6700 91280 17.5497 827.179 523.124 1367.9 1367.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1060 0.000256 4096 4.58155e-41 6720 91280 17.5641 826.251 522.851 1366.72 1366.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1060 0.000256 4096 4.57832e-41 6720 91648 17.6061 949.878 524.004 1491.54 1491.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1060 0.000256 4096 4.56571e-41 6720 91200 17.5865 1442.82 523.856 1984.32 1984.38
