// Seed: 3464022316
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  output id_2;
  input id_1;
  reg id_4;
  assign id_3 = id_4;
  assign id_4 = id_1;
  assign id_4 = 1;
  reg id_5;
  assign id_4 = id_5;
  reg   id_6;
  logic id_7;
  logic id_8;
  assign id_2 = 1 == id_5;
  reg   id_9;
  logic id_10;
  always @(negedge id_8 - 1 or negedge id_5)
    #1 begin
      SystemTFIdentifier;
      if (id_5) begin
        if (1'h0) id_9 <= id_1;
      end else id_6 <= id_9;
      id_3 = 1;
    end
endmodule
