
*** Running vivado
    with args -log xcl_design_ddrmem_3_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xcl_design_ddrmem_3_0.tcl



****** Vivado v2016.4_sdx (64-bit)
  **** SW Build 1806307 on Thu Mar  9 15:24:31 MST 2017
  **** IP Build 1759159 on Thu Jan 26 07:31:30 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/SDx/2016.4/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
source xcl_design_ddrmem_3_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 473.816 ; gain = 263.523
INFO: [Synth 8-638] synthesizing module 'xcl_design_ddrmem_3_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/ip_top/xcl_design_ddrmem_3_0.sv:74]
INFO: [Synth 8-638] synthesizing module 'xcl_design_ddrmem_3_0_ddr4' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/ip_top/xcl_design_ddrmem_3_0_ddr4.sv:157]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_infrastructure' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/clocking/ddr4_v2_1_infrastructure.sv:68]
INFO: [Synth 8-638] synthesizing module 'MMCME3_ADV' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:20605]
INFO: [Synth 8-256] done synthesizing module 'MMCME3_ADV' (1#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:20605]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_infrastructure' (3#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/clocking/ddr4_v2_1_infrastructure.sv:68]
INFO: [Synth 8-638] synthesizing module 'xcl_design_ddrmem_3_0_ddr4_mem_intfc' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/ip_top/xcl_design_ddrmem_3_0_ddr4_mem_intfc.sv:70]
INFO: [Synth 8-638] synthesizing module 'xcl_design_ddrmem_3_0_phy' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/ip_top/xcl_design_ddrmem_3_0_phy.sv:80]
INFO: [Synth 8-638] synthesizing module 'xcl_design_ddrmem_3_0_phy_ddr4' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/phy/xcl_design_ddrmem_3_0_phy_ddr4.sv:86]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/phy/ddr4_phy_v2_1_xiphy.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE' (4#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper' (5#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized0' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized0' (5#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized0' (5#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized1' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized1' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized1' (5#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized1' (5#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_tristate_wrapper' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_tristate_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'TX_BITSLICE_TRI' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:44339]
INFO: [Synth 8-256] done synthesizing module 'TX_BITSLICE_TRI' (6#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:44339]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_tristate_wrapper' (7#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_tristate_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL' (8#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper' (9#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized0' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized0' (9#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized0' (9#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_riuor_wrapper' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_riuor_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RIU_OR' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:42974]
INFO: [Synth 8-256] done synthesizing module 'RIU_OR' (10#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:42974]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_riuor_wrapper' (11#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_riuor_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'LUT1' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:20134]
INFO: [Synth 8-256] done synthesizing module 'LUT1' (12#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:20134]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper__parameterized0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized2' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized2' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized2' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized2' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized3' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized3' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized3' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized3' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized4' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized4' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized4' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized4' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized5' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized5' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized5' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized5' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized6' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized6' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized6' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized6' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized7' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized7' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized7' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized7' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized8' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized8' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized8' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized8' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized9' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized9' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized9' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized9' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized10' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized10' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized10' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized10' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized11' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized11' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized11' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized11' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized1' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized1' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized1' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized1' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized2' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized2' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized2' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized2' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper__parameterized0' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper__parameterized1' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized12' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized12' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized12' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized12' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized13' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized13' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized13' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized13' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized14' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized14' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized14' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized14' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized15' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized15' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized15' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized15' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized16' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized16' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized16' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized16' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized17' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized17' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized17' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized17' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized18' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized18' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized18' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized18' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized19' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized19' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized19' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized19' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized20' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized20' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized20' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized20' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized21' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized21' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized21' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized21' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized22' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized22' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized22' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized22' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized23' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized23' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized23' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized23' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized24' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized24' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized24' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized24' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized3' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized3' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized3' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized3' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized4' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized4' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized4' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized4' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper__parameterized1' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper__parameterized2' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized25' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized25' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized25' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized25' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized5' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized5' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized5' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized5' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper__parameterized2' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper__parameterized3' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized26' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized26' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized26' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized26' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized6' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized6' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized6' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized6' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper__parameterized3' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper__parameterized4' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized27' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized27' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized27' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized27' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized7' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized7' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized7' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized7' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper__parameterized4' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper__parameterized5' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized28' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized28' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized28' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized28' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized8' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized8' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized8' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized8' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper__parameterized5' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper__parameterized6' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized29' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized29' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized29' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized29' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized9' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized9' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized9' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized9' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper__parameterized6' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper__parameterized7' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized30' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized30' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized30' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized30' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized10' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized10' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized10' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized10' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper__parameterized7' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper__parameterized8' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized31' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized31' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized31' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized31' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized11' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized11' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized11' (13#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized11' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper__parameterized8' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy' (14#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/phy/ddr4_phy_v2_1_xiphy.sv:68]
INFO: [Synth 8-638] synthesizing module 'OBUF' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:21927]
INFO: [Synth 8-256] done synthesizing module 'OBUF' (15#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:21927]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_pll' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/clocking/ddr4_phy_v2_1_pll.sv:67]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:14161]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (16#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:14161]
INFO: [Synth 8-638] synthesizing module 'PLLE3_ADV' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:32808]
INFO: [Synth 8-256] done synthesizing module 'PLLE3_ADV' (17#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:32808]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_pll' (18#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/clocking/ddr4_phy_v2_1_pll.sv:67]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_iob' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/iob/ddr4_phy_v2_1_iob.sv:72]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_iob_byte' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'HPIO_VREF' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:14135]
INFO: [Synth 8-256] done synthesizing module 'HPIO_VREF' (19#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:14135]
INFO: [Synth 8-638] synthesizing module 'IOBUFE3' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:17551]
INFO: [Synth 8-256] done synthesizing module 'IOBUFE3' (20#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:17551]
INFO: [Synth 8-638] synthesizing module 'IOBUFDS' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:17350]
INFO: [Synth 8-256] done synthesizing module 'IOBUFDS' (21#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:17350]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_iob_byte' (22#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_iob_byte__parameterized0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (23#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_iob_byte__parameterized0' (23#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_iob_byte__parameterized1' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_iob_byte__parameterized1' (23#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_iob_byte__parameterized2' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_iob_byte__parameterized2' (23#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_iob_byte__parameterized3' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_iob_byte__parameterized3' (23#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_iob_byte__parameterized4' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_iob_byte__parameterized4' (23#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_iob_byte__parameterized5' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_iob_byte__parameterized5' (23#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_iob_byte__parameterized6' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_iob_byte__parameterized6' (23#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_iob_byte__parameterized7' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_iob_byte__parameterized7' (23#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_iob_byte__parameterized8' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_iob_byte__parameterized8' (23#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_iob' (24#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/iob/ddr4_phy_v2_1_iob.sv:72]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_ddrmem_3_0_phy_ddr4' (25#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/phy/xcl_design_ddrmem_3_0_phy_ddr4.sv:86]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_ddrmem_3_0_phy' (26#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/rtl/ip_top/xcl_design_ddrmem_3_0_phy.sv:80]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc_group' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_group.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc_group' (27#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_group.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc_act_timer' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_act_timer.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc_act_rank' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_act_rank.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc_act_rank' (28#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_act_rank.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc_act_timer' (29#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_act_timer.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc_arb_a' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_arb_a.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc_arb_a' (30#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_arb_a.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc_rd_wr' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_rd_wr.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc_wtr' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_wtr.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc_wtr' (31#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_wtr.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc_rd_wr' (32#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_rd_wr.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc_arb_c' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_arb_c.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc_arb_c' (33#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_arb_c.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc_arb_mux_p' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_arb_mux_p.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc_arb_p' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_arb_p.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc_arb_p' (34#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_arb_p.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc_cmd_mux_ap' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_cmd_mux_ap.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc_cmd_mux_ap' (35#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_cmd_mux_ap.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc_arb_mux_p' (36#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_arb_mux_p.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc_ctl' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_ctl.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_mc_odt' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_mc_odt.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_mc_odt' (37#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_mc_odt.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc_ctl' (38#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_ctl.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc_cmd_mux_c' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_cmd_mux_c.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc_cmd_mux_c' (39#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_cmd_mux_c.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc_ref' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_ref.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc_ref' (40#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_ref.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc_periodic' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_periodic.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc_periodic' (41#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_periodic.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc_ecc' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_ecc.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc_ecc_dec_fix' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_ecc_dec_fix.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc_ecc_dec_fix' (42#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_ecc_dec_fix.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc_ecc_buf' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_ecc_buf.sv:69]
INFO: [Synth 8-638] synthesizing module 'RAM32M' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:36749]
INFO: [Synth 8-256] done synthesizing module 'RAM32M' (43#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:36749]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc_ecc_buf' (44#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_ecc_buf.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc_ecc_merge_enc' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_ecc_merge_enc.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc_ecc_merge_enc' (45#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_ecc_merge_enc.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc_ecc_fi_xor' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_ecc_fi_xor.sv:70]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc_ecc_fi_xor' (46#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_ecc_fi_xor.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc_ecc_gen' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_ecc_gen.sv:105]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc_ecc_gen' (47#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_ecc_gen.sv:105]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc_ecc' (48#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc_ecc.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc' (49#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/controller/ddr4_v2_1_mc.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_ui' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/ui/ddr4_v2_1_ui.sv:71]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_ui_cmd' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/ui/ddr4_v2_1_ui_cmd.sv:70]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_ui_cmd' (50#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/ui/ddr4_v2_1_ui_cmd.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_ui_wr_data' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/ui/ddr4_v2_1_ui_wr_data.sv:131]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_ui_wr_data' (51#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/ui/ddr4_v2_1_ui_wr_data.sv:131]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_ui_rd_data' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/ui/ddr4_v2_1_ui_rd_data.sv:140]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_ui_rd_data' (52#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/ui/ddr4_v2_1_ui_rd_data.sv:140]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_ui' (53#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/ui/ddr4_v2_1_ui.sv:71]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_top' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_top.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_addr_decode' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_addr_decode.sv:85]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_cplx' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_cplx.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_cplx_data' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_cplx_data.sv:71]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_cplx_data' (54#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_cplx_data.sv:71]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_cplx' (55#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_cplx.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_mc_odt__parameterized0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_mc_odt.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_mc_odt__parameterized0' (55#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_mc_odt.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_addr_decode' (56#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_addr_decode.sv:85]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_config_rom' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_config_rom.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_config_rom' (57#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_config_rom.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_chipscope_xsdb_slave' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_chipscope_xsdb_slave.sv:29]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_chipscope_xsdb_slave' (58#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_chipscope_xsdb_slave.sv:29]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_xsdb_arbiter' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_xsdb_arbiter.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync' (59#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized0' (59#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized1' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized1' (59#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized2' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized2' (59#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized3' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized3' (59#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_xsdb_arbiter' (60#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_xsdb_arbiter.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_xsdb_bram' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_xsdb_bram.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cfg_mem_mod' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_dp_AB9.sv:66]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_bram_tdp' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_dp_AB9.sv:174]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_bram_tdp' (61#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_dp_AB9.sv:174]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cfg_mem_mod' (62#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_dp_AB9.sv:66]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_xsdb_bram' (63#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_xsdb_bram.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal' (64#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_pi' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_pi.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_rd_en' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_rd_en.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_rd_en' (65#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_rd_en.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_read' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_read.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_read' (66#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_read.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_write' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_write.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_wr_byte' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_wr_byte.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_wr_bit' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_wr_bit.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_wr_bit' (67#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_wr_bit.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_wr_byte' (68#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_wr_byte.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_write' (69#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_write.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_pi' (70#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_pi.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_top' (71#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_top.sv:69]
INFO: [Synth 8-638] synthesizing module 'xcl_design_ddrmem_3_0_ddr4_cal_riu' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/xcl_design_ddrmem_3_0_ddr4_cal_riu.sv:85]
INFO: [Synth 8-638] synthesizing module 'xcl_design_ddrmem_3_0_microblaze_mcs' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_0/synth/xcl_design_ddrmem_3_0_microblaze_mcs.v:60]
INFO: [Synth 8-638] synthesizing module 'bd_c613' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/hdl/bd_c613.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_c613_dlmb_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_3/synth/bd_c613_dlmb_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/162e/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-638] synthesizing module 'FDS' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:4087]
INFO: [Synth 8-256] done synthesizing module 'FDS' (72#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:4087]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (73#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/162e/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_c613_dlmb_0' (74#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_3/synth/bd_c613_dlmb_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'bd_c613_dlmb_cntlr_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_4/synth/bd_c613_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_10_pselect_mask' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_10_pselect_mask' (75#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (76#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (77#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-256] done synthesizing module 'bd_c613_dlmb_cntlr_0' (78#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_4/synth/bd_c613_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_c613_ilmb_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_2/synth/bd_c613_ilmb_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'lmb_v10__parameterized1' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/162e/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10__parameterized1' (78#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/162e/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_c613_ilmb_0' (79#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_2/synth/bd_c613_ilmb_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'bd_c613_ilmb_cntlr_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_5/synth/bd_c613_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_10_pselect_mask__parameterized0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_10_pselect_mask__parameterized0' (79#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (79#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (79#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-256] done synthesizing module 'bd_c613_ilmb_cntlr_0' (80#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_5/synth/bd_c613_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_c613_iomodule_0_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_10/synth/bd_c613_iomodule_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'iomodule' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:5720]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_0_6_pselect_mask' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:5374]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_0_6_pselect_mask' (81#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:5374]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_0_6_pselect_mask__parameterized0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:5374]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_0_6_pselect_mask__parameterized0' (81#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:5374]
INFO: [Synth 8-638] synthesizing module 'Iomodule_core' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:4387]
INFO: [Synth 8-638] synthesizing module 'FIT_Module' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:1392]
INFO: [Synth 8-256] done synthesizing module 'FIT_Module' (82#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:1392]
INFO: [Synth 8-638] synthesizing module 'PIT_Module' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:2620]
INFO: [Synth 8-256] done synthesizing module 'PIT_Module' (83#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:2620]
INFO: [Synth 8-638] synthesizing module 'GPO_Module' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:1977]
INFO: [Synth 8-256] done synthesizing module 'GPO_Module' (84#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:1977]
INFO: [Synth 8-638] synthesizing module 'GPI_Module' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:1811]
INFO: [Synth 8-256] done synthesizing module 'GPI_Module' (85#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:1811]
INFO: [Synth 8-638] synthesizing module 'intr_ctrl' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:2131]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_0_6_MB_FDR' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:559]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_0_6_MB_FDR' (86#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:559]
INFO: [Synth 8-256] done synthesizing module 'intr_ctrl' (87#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:2131]
INFO: [Synth 8-256] done synthesizing module 'Iomodule_core' (88#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:4387]
INFO: [Synth 8-256] done synthesizing module 'iomodule' (89#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:5720]
INFO: [Synth 8-256] done synthesizing module 'bd_c613_iomodule_0_0' (90#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_10/synth/bd_c613_iomodule_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'bd_c613_lmb_bram_I_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_6/synth/bd_c613_lmb_bram_I_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'bd_c613_lmb_bram_I_0' (101#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_6/synth/bd_c613_lmb_bram_I_0.vhd:78]
INFO: [Synth 8-638] synthesizing module 'bd_c613_microblaze_I_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_0/synth/bd_c613_microblaze_I_0.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'bd_c613_microblaze_I_0' (152#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_0/synth/bd_c613_microblaze_I_0.vhd:118]
INFO: [Synth 8-638] synthesizing module 'bd_c613_rst_0_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_1/synth/bd_c613_rst_0_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (153#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (154#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (155#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (156#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (157#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (158#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_c613_rst_0_0' (159#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_1/synth/bd_c613_rst_0_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'bd_c613_second_dlmb_cntlr_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_7/synth/bd_c613_second_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized3' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized3' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_10_pselect_mask__parameterized1' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_10_pselect_mask__parameterized1' (159#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized3' (159#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized3' (159#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-256] done synthesizing module 'bd_c613_second_dlmb_cntlr_0' (160#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_7/synth/bd_c613_second_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_c613_second_ilmb_cntlr_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_8/synth/bd_c613_second_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized5' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized5' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_10_pselect_mask__parameterized2' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_10_pselect_mask__parameterized2' (160#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized5' (160#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized5' (160#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-256] done synthesizing module 'bd_c613_second_ilmb_cntlr_0' (161#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_8/synth/bd_c613_second_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_c613_second_lmb_bram_I_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_9/synth/bd_c613_second_lmb_bram_I_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'bd_c613_second_lmb_bram_I_0' (162#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_9/synth/bd_c613_second_lmb_bram_I_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'bd_c613' (163#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/hdl/bd_c613.v:13]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_ddrmem_3_0_microblaze_mcs' (164#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_0/synth/xcl_design_ddrmem_3_0_microblaze_mcs.v:60]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_ddrmem_3_0_ddr4_cal_riu' (165#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/xcl_design_ddrmem_3_0_ddr4_cal_riu.sv:85]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized4' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized4' (165#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized5' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized5' (165#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized6' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized6' (165#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized7' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized7' (165#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized8' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized8' (165#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized9' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized9' (165#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized10' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized10' (165#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized11' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized11' (165#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized12' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized12' (165#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized13' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized13' (165#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized14' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized14' (165#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized15' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized15' (165#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized16' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized16' (165#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized17' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized17' (165#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized18' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized18' (165#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_ddrmem_3_0_ddr4_mem_intfc' (166#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/ip_top/xcl_design_ddrmem_3_0_ddr4_mem_intfc.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi.sv:83]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_register_slice' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_register_slice.sv:78]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axic_register_slice' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axic_register_slice' (167#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized0' (167#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized1' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized1' (167#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized2' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized2' (167#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_register_slice' (168#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_register_slice.sv:78]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_aw_channel' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_aw_channel.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_cmd_translator' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_cmd_translator.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_incr_cmd' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_incr_cmd.sv:76]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_incr_cmd' (169#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_incr_cmd.sv:76]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_wrap_cmd' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_wrap_cmd.sv:111]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_wrap_cmd' (170#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_wrap_cmd.sv:111]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_cmd_translator' (171#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_cmd_translator.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_wr_cmd_fsm' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_wr_cmd_fsm.sv:89]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_wr_cmd_fsm' (172#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_wr_cmd_fsm.sv:89]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_aw_channel' (173#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_aw_channel.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_w_channel' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_w_channel.sv:76]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_w_channel' (174#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_w_channel.sv:76]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_b_channel' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_b_channel.sv:97]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_fifo' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_fifo.sv:82]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_fifo' (175#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_fifo.sv:82]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_b_channel' (176#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_b_channel.sv:97]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_ar_channel' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_ar_channel.sv:67]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_cmd_translator__parameterized0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_cmd_translator.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_incr_cmd__parameterized0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_incr_cmd.sv:76]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_incr_cmd__parameterized0' (176#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_incr_cmd.sv:76]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_wrap_cmd__parameterized0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_wrap_cmd.sv:111]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_wrap_cmd__parameterized0' (176#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_wrap_cmd.sv:111]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_cmd_translator__parameterized0' (176#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_cmd_translator.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_cmd_fsm' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_cmd_fsm.sv:85]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_cmd_fsm' (177#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_cmd_fsm.sv:85]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_ar_channel' (178#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_ar_channel.sv:67]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_r_channel' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_r_channel.sv:78]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_fifo__parameterized0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_fifo.sv:82]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_fifo__parameterized0' (178#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_fifo.sv:82]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_fifo__parameterized1' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_fifo.sv:82]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_fifo__parameterized1' (178#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_fifo.sv:82]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_r_channel' (179#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_r_channel.sv:78]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_cmd_arbiter' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_cmd_arbiter.sv:73]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_cmd_arbiter' (180#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi_cmd_arbiter.sv:73]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi' (181#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi/ddr4_v2_1_axi.sv:83]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_ctrl_top' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_top.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_ctrl_write' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_write.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_ctrl_addr_decode' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_addr_decode.sv:61]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_ctrl_addr_decode' (182#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_addr_decode.sv:61]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_ctrl_write' (183#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_write.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_ctrl_read' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_read.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_ctrl_addr_decode__parameterized0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_addr_decode.sv:61]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_ctrl_addr_decode__parameterized0' (183#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_addr_decode.sv:61]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_ctrl_read' (184#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_read.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg_bank' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg_bank.sv:61]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg' (185#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized0' (185#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized1' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized1' (185#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized2' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized2' (185#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized3' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized3' (185#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized4' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized4' (185#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized5' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized5' (185#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized6' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized6' (185#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized7' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized7' (185#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized8' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized8' (185#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized9' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized9' (185#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized10' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized10' (185#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized11' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized11' (185#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized12' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized12' (185#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized13' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized13' (185#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized14' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized14' (185#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized15' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized15' (185#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized16' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized16' (185#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized17' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg__parameterized17' (185#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_ctrl_reg_bank' (186#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg_bank.sv:61]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_ctrl_top' (187#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_top.sv:68]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_ddrmem_3_0_ddr4' (188#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/ip_top/xcl_design_ddrmem_3_0_ddr4.sv:157]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_ddrmem_3_0' (189#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/rtl/ip_top/xcl_design_ddrmem_3_0.sv:74]
Finished RTL Elaboration : Time (s): cpu = 00:02:53 ; elapsed = 00:03:01 . Memory (MB): peak = 1033.762 ; gain = 823.469
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:58 ; elapsed = 00:03:07 . Memory (MB): peak = 1033.762 ; gain = 823.469
INFO: [Device 21-403] Loading part xcku115-flvb2104-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1714.879 ; gain = 5.949
Finished Constraint Validation : Time (s): cpu = 00:04:15 ; elapsed = 00:04:20 . Memory (MB): peak = 1714.879 ; gain = 1504.586
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:00 ; elapsed = 00:05:07 . Memory (MB): peak = 1714.879 ; gain = 1504.586
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:34 ; elapsed = 00:06:43 . Memory (MB): peak = 1728.070 ; gain = 1517.777
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------------+---------------------+---------------+----------------+
|Module Name                | RTL Object          | Depth x Width | Implemented As | 
+---------------------------+---------------------+---------------+----------------+
|ddr4_v2_1_1_cal_cplx_data  | rd_addr_101_reg_rep | 256x16        | Block RAM      | 
|ddr4_v2_1_1_cal            | cmr                 | 32x13         | LUT            | 
|xcl_design_ddrmem_3_0_ddr4 | cmr                 | 32x13         | LUT            | 
+---------------------------+---------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ddr4_v2_1_1_bram_tdp | mem_reg    | 4 K x 9(WRITE_FIRST)   | W | R | 4 K x 9(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:04 ; elapsed = 00:07:13 . Memory (MB): peak = 2024.191 ; gain = 1813.898
Finished Timing Optimization : Time (s): cpu = 00:08:22 ; elapsed = 00:08:32 . Memory (MB): peak = 2222.781 ; gain = 2012.488
Finished Technology Mapping : Time (s): cpu = 00:08:52 ; elapsed = 00:09:01 . Memory (MB): peak = 2222.781 ; gain = 2012.488
Finished IO Insertion : Time (s): cpu = 00:09:10 ; elapsed = 00:09:20 . Memory (MB): peak = 2222.781 ; gain = 2012.488
Finished Renaming Generated Instances : Time (s): cpu = 00:09:11 ; elapsed = 00:09:21 . Memory (MB): peak = 2222.781 ; gain = 2012.488
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:24 ; elapsed = 00:09:34 . Memory (MB): peak = 2222.781 ; gain = 2012.488
Finished Renaming Generated Ports : Time (s): cpu = 00:09:25 ; elapsed = 00:09:35 . Memory (MB): peak = 2222.781 ; gain = 2012.488
Finished Handling Custom Attributes : Time (s): cpu = 00:09:29 ; elapsed = 00:09:38 . Memory (MB): peak = 2222.781 ; gain = 2012.488
Finished Renaming Generated Nets : Time (s): cpu = 00:09:29 ; elapsed = 00:09:39 . Memory (MB): peak = 2222.781 ; gain = 2012.488

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |AND2B1L            |     1|
|2     |BITSLICE_CONTROL   |     9|
|3     |BITSLICE_CONTROL_1 |     9|
|4     |BITSLICE_CONTROL_2 |     4|
|5     |BUFG               |     9|
|6     |CARRY8             |    36|
|7     |DSP48E1            |     3|
|8     |HPIO_VREF          |     9|
|9     |LUT1               |   352|
|10    |LUT2               |  1579|
|11    |LUT3               |  6975|
|12    |LUT4               |  3197|
|13    |LUT5               |  4027|
|14    |LUT6               |  6994|
|15    |LUT6_2             |    63|
|16    |MMCME3_ADV         |     1|
|17    |MULT_AND           |     1|
|18    |MUXCY_L            |   154|
|19    |MUXF7              |   497|
|20    |MUXF8              |    27|
|21    |PLLE3_ADV          |     3|
|22    |RAM32M             |   291|
|23    |RAMB18E2_1         |     1|
|24    |RAMB36E2           |     1|
|25    |RAMB36E2_1         |    16|
|26    |RAMB36E2_2         |     8|
|27    |RIU_OR             |    11|
|28    |RXTX_BITSLICE      |    81|
|29    |RXTX_BITSLICE_1    |    22|
|30    |RXTX_BITSLICE_2    |    12|
|31    |SRL16              |     1|
|32    |SRL16E             |    81|
|33    |SRLC32E            |   516|
|34    |TX_BITSLICE_TRI    |    22|
|35    |XORCY              |   126|
|36    |FDE                |    32|
|37    |FDPE               |     2|
|38    |FDR                |    97|
|39    |FDRE               | 21280|
|40    |FDS                |     3|
|41    |FDSE               |   423|
|42    |IBUFDS             |     1|
|43    |IOBUFDS            |     9|
|44    |IOBUFE3            |    81|
|45    |OBUF               |    25|
|46    |OBUFDS             |     1|
+------+-------------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:09:29 ; elapsed = 00:09:39 . Memory (MB): peak = 2222.781 ; gain = 2012.488
synth_design: Time (s): cpu = 00:09:55 ; elapsed = 00:10:01 . Memory (MB): peak = 2222.781 ; gain = 1839.828
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2222.781 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2222.781 ; gain = 0.000
