

================================================================
== Vitis HLS Report for 'interleave_manual_rnd_Pipeline_WRITE'
================================================================
* Date:           Sat Jun  1 16:44:04 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        w72
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- WRITE   |        4|        4|         3|          1|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 6 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 7 'alloca' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x2_V, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x1_V, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%y_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %y"   --->   Operation 12 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i2 0, i2 %indvars_iv"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i2 0, i2 %idx"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%idx_1 = load i2 %idx" [../src/interleave_manual_rnd.cpp:21]   --->   Operation 16 'load' 'idx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i2 %indvars_iv"   --->   Operation 17 'load' 'indvars_iv_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %y_read" [../src/interleave_manual_rnd.cpp:19]   --->   Operation 19 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.39ns)   --->   "%icmp_ln19 = icmp_eq  i2 %idx_1, i2 3" [../src/interleave_manual_rnd.cpp:19]   --->   Operation 20 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.62ns)   --->   "%indvars_iv_next = add i2 %indvars_iv_load, i2 1"   --->   Operation 22 'add' 'indvars_iv_next' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %.split4, void %.loopexit.loopexit2.exitStub" [../src/interleave_manual_rnd.cpp:19]   --->   Operation 23 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i2 %indvars_iv_load"   --->   Operation 24 'zext' 'zext_ln587' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x_x0_V_addr = getelementptr i8 %x_x0_V, i64 0, i64 %zext_ln587" [../src/./read_mem_rnd.hpp:16]   --->   Operation 25 'getelementptr' 'x_x0_V_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.29ns)   --->   "%tmp_V = load i2 %x_x0_V_addr" [../src/./read_mem_rnd.hpp:16]   --->   Operation 26 'load' 'tmp_V' <Predicate = (!icmp_ln19)> <Delay = 1.29> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%x_x1_V_addr = getelementptr i8 %x_x1_V, i64 0, i64 %zext_ln587" [../src/./read_mem_rnd.hpp:19]   --->   Operation 27 'getelementptr' 'x_x1_V_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.29ns)   --->   "%tmp_V_1 = load i2 %x_x1_V_addr" [../src/./read_mem_rnd.hpp:19]   --->   Operation 28 'load' 'tmp_V_1' <Predicate = (!icmp_ln19)> <Delay = 1.29> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_x2_V_addr = getelementptr i8 %x_x2_V, i64 0, i64 %zext_ln587" [../src/./read_mem_rnd.hpp:22]   --->   Operation 29 'getelementptr' 'x_x2_V_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.29ns)   --->   "%tmp_V_2 = load i2 %x_x2_V_addr" [../src/./read_mem_rnd.hpp:22]   --->   Operation 30 'load' 'tmp_V_2' <Predicate = (!icmp_ln19)> <Delay = 1.29> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 31 [1/1] (0.62ns)   --->   "%add_ln21 = add i2 %idx_1, i2 1" [../src/interleave_manual_rnd.cpp:21]   --->   Operation 31 'add' 'add_ln21' <Predicate = (!icmp_ln19)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.46ns)   --->   "%store_ln0 = store i2 %indvars_iv_next, i2 %indvars_iv"   --->   Operation 32 'store' 'store_ln0' <Predicate = (!icmp_ln19)> <Delay = 0.46>
ST_1 : Operation 33 [1/1] (0.46ns)   --->   "%store_ln21 = store i2 %add_ln21, i2 %idx" [../src/interleave_manual_rnd.cpp:21]   --->   Operation 33 'store' 'store_ln21' <Predicate = (!icmp_ln19)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 34 [1/2] (1.29ns)   --->   "%tmp_V = load i2 %x_x0_V_addr" [../src/./read_mem_rnd.hpp:16]   --->   Operation 34 'load' 'tmp_V' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 35 [1/2] (1.29ns)   --->   "%tmp_V_1 = load i2 %x_x1_V_addr" [../src/./read_mem_rnd.hpp:19]   --->   Operation 35 'load' 'tmp_V_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 36 [1/2] (1.29ns)   --->   "%tmp_V_2 = load i2 %x_x2_V_addr" [../src/./read_mem_rnd.hpp:22]   --->   Operation 36 'load' 'tmp_V_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln70 = add i8 %tmp_V, i8 %tmp_V_2"   --->   Operation 37 'add' 'add_ln70' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln70_1 = add i8 %add_ln70, i8 %tmp_V_1"   --->   Operation 38 'add' 'add_ln70_1' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln321 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 39 'specpipeline' 'specpipeline_ln321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13"   --->   Operation 40 'specloopname' 'specloopname_ln321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (7.30ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr, i8 %add_ln70_1, i1 1" [../src/interleave_manual_rnd.cpp:21]   --->   Operation 41 'write' 'write_ln21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	'alloca' operation ('indvars_iv') [7]  (0 ns)
	'load' operation ('indvars_iv_load') on local variable 'indvars_iv' [18]  (0 ns)
	'getelementptr' operation ('x_x0_V_addr', ../src/./read_mem_rnd.hpp:16) [29]  (0 ns)
	'load' operation ('tmp.V', ../src/./read_mem_rnd.hpp:16) on array 'x_x0_V' [30]  (1.3 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('tmp.V', ../src/./read_mem_rnd.hpp:16) on array 'x_x0_V' [30]  (1.3 ns)
	'add' operation ('add_ln70') [35]  (0 ns)
	'add' operation ('add_ln70_1') [36]  (1.03 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln21', ../src/interleave_manual_rnd.cpp:21) on port 'gmem' (../src/interleave_manual_rnd.cpp:21) [38]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
