Analysis & Synthesis report for bomb
Wed Jan 04 02:07:26 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |bomb|type
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: Top-level Entity: |bomb
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages
 20. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jan 04 02:07:26 2017       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; bomb                                        ;
; Top-level Entity Name           ; bomb                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 571                                         ;
; Total pins                      ; 108                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 24                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; bomb               ; bomb               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                           ;
+----------------------------------+-----------------+------------------------+------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path             ; Library ;
+----------------------------------+-----------------+------------------------+------------------------------------------+---------+
; bomb.v                           ; yes             ; User Verilog HDL File  ; D:/cygwin/home/user/pro/col3/bomb/bomb.v ;         ;
+----------------------------------+-----------------+------------------------+------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 1032        ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 1669        ;
;     -- 7 input functions                    ; 2           ;
;     -- 6 input functions                    ; 392         ;
;     -- 5 input functions                    ; 230         ;
;     -- 4 input functions                    ; 155         ;
;     -- <=3 input functions                  ; 890         ;
;                                             ;             ;
; Dedicated logic registers                   ; 571         ;
;                                             ;             ;
; I/O pins                                    ; 108         ;
;                                             ;             ;
; Total DSP Blocks                            ; 24          ;
;                                             ;             ;
; Maximum fan-out node                        ; reset~input ;
; Maximum fan-out                             ; 485         ;
; Total fan-out                               ; 9348        ;
; Average fan-out                             ; 3.77        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                      ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------+--------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                 ; Entity Name  ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------+--------------+--------------+
; |bomb                      ; 1669 (1433)       ; 571 (429)    ; 0                 ; 24         ; 108  ; 0            ; |bomb                               ; bomb         ; work         ;
;    |Seven:s1|              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |bomb|Seven:s1                      ; Seven        ; work         ;
;    |Seven:s2|              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |bomb|Seven:s2                      ; Seven        ; work         ;
;    |Seven:s3|              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |bomb|Seven:s3                      ; Seven        ; work         ;
;    |Seven:s4|              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |bomb|Seven:s4                      ; Seven        ; work         ;
;    |Seven:s5|              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |bomb|Seven:s5                      ; Seven        ; work         ;
;    |Seven:s6|              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |bomb|Seven:s6                      ; Seven        ; work         ;
;    |key:comb_4|            ; 54 (50)           ; 34 (34)      ; 0                 ; 0          ; 0    ; 0            ; |bomb|key:comb_4                    ; key          ; work         ;
;       |SevenSegment:seven| ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |bomb|key:comb_4|SevenSegment:seven ; SevenSegment ; work         ;
;    |move:comb_5698|        ; 35 (35)           ; 27 (27)      ; 0                 ; 0          ; 0    ; 0            ; |bomb|move:comb_5698                ; move         ; work         ;
;    |move:comb_5699|        ; 35 (35)           ; 27 (27)      ; 0                 ; 0          ; 0    ; 0            ; |bomb|move:comb_5699                ; move         ; work         ;
;    |move:comb_5700|        ; 35 (35)           ; 27 (27)      ; 0                 ; 0          ; 0    ; 0            ; |bomb|move:comb_5700                ; move         ; work         ;
;    |move:comb_5701|        ; 35 (35)           ; 27 (27)      ; 0                 ; 0          ; 0    ; 0            ; |bomb|move:comb_5701                ; move         ; work         ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 12          ;
; Independent 18x18 plus 36       ; 2           ;
; Sum of two 18x18                ; 10          ;
; Total number of DSP blocks      ; 24          ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 34          ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------+
; State Machine - |bomb|type                                      ;
+----------+----------+----------+----------+----------+----------+
; Name     ; type.101 ; type.100 ; type.001 ; type.000 ; type.011 ;
+----------+----------+----------+----------+----------+----------+
; type.000 ; 0        ; 0        ; 0        ; 0        ; 0        ;
; type.001 ; 0        ; 0        ; 1        ; 1        ; 0        ;
; type.011 ; 0        ; 0        ; 0        ; 1        ; 1        ;
; type.100 ; 0        ; 1        ; 0        ; 1        ; 0        ;
; type.101 ; 1        ; 0        ; 0        ; 1        ; 0        ;
+----------+----------+----------+----------+----------+----------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; dotC[0]$latch                                       ; times[3]            ; yes                    ;
; dotC[1]$latch                                       ; times[3]            ; yes                    ;
; dotC[2]$latch                                       ; times[3]            ; yes                    ;
; dotC[3]$latch                                       ; times[3]            ; yes                    ;
; dotC[4]$latch                                       ; times[3]            ; yes                    ;
; dotC[5]$latch                                       ; times[3]            ; yes                    ;
; dotC[6]$latch                                       ; times[3]            ; yes                    ;
; dotC[7]$latch                                       ; times[3]            ; yes                    ;
; dotC[8]$latch                                       ; times[3]            ; yes                    ;
; dotC[9]$latch                                       ; times[3]            ; yes                    ;
; dotC[10]$latch                                      ; times[3]            ; yes                    ;
; dotC[11]$latch                                      ; times[3]            ; yes                    ;
; dotC[12]$latch                                      ; times[3]            ; yes                    ;
; dotC[13]$latch                                      ; times[3]            ; yes                    ;
; dotC[14]$latch                                      ; times[3]            ; yes                    ;
; dotC[15]$latch                                      ; times[3]            ; yes                    ;
; dotR[0]$latch                                       ; times[3]            ; yes                    ;
; dotR[1]$latch                                       ; times[3]            ; yes                    ;
; dotR[2]$latch                                       ; times[3]            ; yes                    ;
; dotR[3]$latch                                       ; times[3]            ; yes                    ;
; dotR[4]$latch                                       ; times[3]            ; yes                    ;
; dotR[5]$latch                                       ; times[3]            ; yes                    ;
; dotR[6]$latch                                       ; times[3]            ; yes                    ;
; dotR[7]$latch                                       ; times[3]            ; yes                    ;
; gameover                                            ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 25  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------+
; Registers Removed During Synthesis                           ;
+---------------------------------------+----------------------+
; Register name                         ; Reason for Removal   ;
+---------------------------------------+----------------------+
; typeGameover                          ; Merged with State[3] ;
; type~9                                ; Lost fanout          ;
; type~11                               ; Lost fanout          ;
; type.000                              ; Lost fanout          ;
; Total Number of Removed Registers = 4 ;                      ;
+---------------------------------------+----------------------+


+-----------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                 ;
+---------------+--------------------+----------------------------------------+
; Register name ; Reason for Removal ; Registers Removed due to This Register ;
+---------------+--------------------+----------------------------------------+
; type~9        ; Lost Fanouts       ; type.000                               ;
+---------------+--------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 571   ;
; Number of registers using Synchronous Clear  ; 259   ;
; Number of registers using Synchronous Load   ; 131   ;
; Number of registers using Asynchronous Clear ; 429   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 267   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; verf~reg0_emulated                     ; 1       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |bomb|key:comb_4|keypadDelay[13]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |bomb|key:comb_4|keypadRow[3]        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |bomb|countvs[8]                     ;
; 4:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |bomb|move:comb_5698|delayButton[0]  ;
; 4:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |bomb|move:comb_5699|delayButton[11] ;
; 4:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |bomb|move:comb_5700|delayButton[2]  ;
; 4:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |bomb|move:comb_5701|delayButton[21] ;
; 258:1              ; 4 bits    ; 688 LEs       ; 44 LEs               ; 644 LEs                ; Yes        ; |bomb|key:comb_4|keypadBuf[2]        ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |bomb|Add1                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |bomb|type.001                       ;
; 128:1              ; 2 bits    ; 170 LEs       ; 170 LEs              ; 0 LEs                  ; No         ; |bomb|Mux0                           ;
; 16:1               ; 16 bits   ; 160 LEs       ; 96 LEs               ; 64 LEs                 ; No         ; |bomb|Mux17                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |bomb ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; S0             ; 0     ; Signed Integer                              ;
; S1             ; 1     ; Signed Integer                              ;
; S2             ; 2     ; Signed Integer                              ;
; S3             ; 3     ; Signed Integer                              ;
; S4             ; 4     ; Signed Integer                              ;
; S5             ; 5     ; Signed Integer                              ;
; S6             ; 6     ; Signed Integer                              ;
; S7             ; 7     ; Signed Integer                              ;
; S8             ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 571                         ;
;     CLR               ; 159                         ;
;     CLR SCLR          ; 110                         ;
;     ENA CLR           ; 22                          ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA CLR SLD       ; 128                         ;
;     ENA SCLR          ; 104                         ;
;     ENA SLD           ; 3                           ;
;     SCLR              ; 35                          ;
; arriav_lcell_comb     ; 1677                        ;
;     arith             ; 494                         ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 364                         ;
;         2 data inputs ; 102                         ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 11                          ;
;         5 data inputs ; 10                          ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 981                         ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 45                          ;
;         3 data inputs ; 171                         ;
;         4 data inputs ; 144                         ;
;         5 data inputs ; 220                         ;
;         6 data inputs ; 392                         ;
;     shared            ; 200                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 39                          ;
;         2 data inputs ; 38                          ;
;         3 data inputs ; 120                         ;
; arriav_mac            ; 24                          ;
; boundary_port         ; 108                         ;
;                       ;                             ;
; Max LUT depth         ; 9.40                        ;
; Average LUT depth     ; 5.26                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Wed Jan 04 02:07:07 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bomb -c bomb
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (10463): Verilog HDL Declaration warning at bomb.v(40): "type" is SystemVerilog-2005 keyword File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 40
Info (12021): Found 5 design units, including 5 entities, in source file bomb.v
    Info (12023): Found entity 1: bomb File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 1
    Info (12023): Found entity 2: Seven File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 604
    Info (12023): Found entity 3: move File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 632
    Info (12023): Found entity 4: key File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 668
    Info (12023): Found entity 5: SevenSegment File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 802
Critical Warning (10846): Verilog HDL Instantiation warning at bomb.v(56): instance has no name File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 56
Critical Warning (10846): Verilog HDL Instantiation warning at bomb.v(356): instance has no name File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 356
Critical Warning (10846): Verilog HDL Instantiation warning at bomb.v(357): instance has no name File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 357
Critical Warning (10846): Verilog HDL Instantiation warning at bomb.v(358): instance has no name File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 358
Critical Warning (10846): Verilog HDL Instantiation warning at bomb.v(359): instance has no name File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 359
Info (12127): Elaborating entity "bomb" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at bomb.v(69): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 69
Warning (10235): Verilog HDL Always Construct warning at bomb.v(165): variable "reset" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 165
Warning (10235): Verilog HDL Always Construct warning at bomb.v(176): variable "twinkle" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 176
Warning (10235): Verilog HDL Always Construct warning at bomb.v(176): variable "pos" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 176
Warning (10235): Verilog HDL Always Construct warning at bomb.v(176): variable "twink" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 176
Warning (10235): Verilog HDL Always Construct warning at bomb.v(181): variable "twinkle" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 181
Warning (10235): Verilog HDL Always Construct warning at bomb.v(181): variable "pos" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 181
Warning (10235): Verilog HDL Always Construct warning at bomb.v(181): variable "twink" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 181
Warning (10235): Verilog HDL Always Construct warning at bomb.v(186): variable "twinkle" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 186
Warning (10235): Verilog HDL Always Construct warning at bomb.v(186): variable "pos" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 186
Warning (10235): Verilog HDL Always Construct warning at bomb.v(186): variable "twink" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 186
Warning (10235): Verilog HDL Always Construct warning at bomb.v(191): variable "twinkle" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 191
Warning (10235): Verilog HDL Always Construct warning at bomb.v(191): variable "pos" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 191
Warning (10235): Verilog HDL Always Construct warning at bomb.v(191): variable "twink" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 191
Warning (10235): Verilog HDL Always Construct warning at bomb.v(196): variable "twinkle" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 196
Warning (10235): Verilog HDL Always Construct warning at bomb.v(196): variable "pos" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 196
Warning (10235): Verilog HDL Always Construct warning at bomb.v(196): variable "twink" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 196
Warning (10235): Verilog HDL Always Construct warning at bomb.v(201): variable "twinkle" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 201
Warning (10235): Verilog HDL Always Construct warning at bomb.v(201): variable "pos" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 201
Warning (10235): Verilog HDL Always Construct warning at bomb.v(201): variable "twink" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 201
Warning (10235): Verilog HDL Always Construct warning at bomb.v(206): variable "twinkle" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 206
Warning (10235): Verilog HDL Always Construct warning at bomb.v(206): variable "pos" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 206
Warning (10235): Verilog HDL Always Construct warning at bomb.v(206): variable "twink" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 206
Warning (10235): Verilog HDL Always Construct warning at bomb.v(211): variable "twinkle" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 211
Warning (10235): Verilog HDL Always Construct warning at bomb.v(211): variable "pos" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 211
Warning (10235): Verilog HDL Always Construct warning at bomb.v(211): variable "twink" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 211
Warning (10270): Verilog HDL Case Statement warning at bomb.v(172): incomplete case statement has no default case item File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 172
Warning (10240): Verilog HDL Always Construct warning at bomb.v(163): inferring latch(es) for variable "dotC", which holds its previous value in one or more paths through the always construct File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 163
Warning (10240): Verilog HDL Always Construct warning at bomb.v(163): inferring latch(es) for variable "dotR", which holds its previous value in one or more paths through the always construct File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 163
Warning (10230): Verilog HDL assignment warning at bomb.v(223): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 223
Warning (10230): Verilog HDL assignment warning at bomb.v(231): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 231
Warning (10240): Verilog HDL Always Construct warning at bomb.v(218): inferring latch(es) for variable "gameover", which holds its previous value in one or more paths through the always construct File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 218
Warning (10230): Verilog HDL assignment warning at bomb.v(313): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 313
Warning (10230): Verilog HDL assignment warning at bomb.v(317): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 317
Warning (10230): Verilog HDL assignment warning at bomb.v(322): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 322
Warning (10230): Verilog HDL assignment warning at bomb.v(327): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 327
Warning (10230): Verilog HDL assignment warning at bomb.v(332): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 332
Warning (10230): Verilog HDL assignment warning at bomb.v(337): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 337
Warning (10230): Verilog HDL assignment warning at bomb.v(368): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 368
Warning (10230): Verilog HDL assignment warning at bomb.v(370): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 370
Warning (10230): Verilog HDL assignment warning at bomb.v(372): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 372
Warning (10230): Verilog HDL assignment warning at bomb.v(377): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 377
Warning (10230): Verilog HDL assignment warning at bomb.v(379): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 379
Warning (10230): Verilog HDL assignment warning at bomb.v(381): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 381
Warning (10230): Verilog HDL assignment warning at bomb.v(383): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 383
Warning (10230): Verilog HDL assignment warning at bomb.v(388): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 388
Warning (10230): Verilog HDL assignment warning at bomb.v(390): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 390
Warning (10230): Verilog HDL assignment warning at bomb.v(392): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 392
Warning (10230): Verilog HDL assignment warning at bomb.v(394): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 394
Warning (10230): Verilog HDL assignment warning at bomb.v(399): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 399
Warning (10230): Verilog HDL assignment warning at bomb.v(401): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 401
Warning (10230): Verilog HDL assignment warning at bomb.v(403): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 403
Warning (10230): Verilog HDL assignment warning at bomb.v(408): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 408
Warning (10230): Verilog HDL assignment warning at bomb.v(410): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 410
Warning (10230): Verilog HDL assignment warning at bomb.v(412): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 412
Warning (10230): Verilog HDL assignment warning at bomb.v(417): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 417
Warning (10230): Verilog HDL assignment warning at bomb.v(419): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 419
Warning (10230): Verilog HDL assignment warning at bomb.v(421): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 421
Warning (10230): Verilog HDL assignment warning at bomb.v(423): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 423
Warning (10230): Verilog HDL assignment warning at bomb.v(428): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 428
Warning (10230): Verilog HDL assignment warning at bomb.v(430): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 430
Warning (10230): Verilog HDL assignment warning at bomb.v(432): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 432
Warning (10230): Verilog HDL assignment warning at bomb.v(434): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 434
Warning (10230): Verilog HDL assignment warning at bomb.v(439): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 439
Warning (10230): Verilog HDL assignment warning at bomb.v(441): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 441
Warning (10230): Verilog HDL assignment warning at bomb.v(443): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 443
Warning (10230): Verilog HDL assignment warning at bomb.v(446): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 446
Warning (10230): Verilog HDL assignment warning at bomb.v(476): truncated value with size 16 to match size of target (11) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 476
Info (10041): Inferred latch for "gameover" at bomb.v(228) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 228
Info (10041): Inferred latch for "dotR[0]" at bomb.v(172) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 172
Info (10041): Inferred latch for "dotR[1]" at bomb.v(172) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 172
Info (10041): Inferred latch for "dotR[2]" at bomb.v(172) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 172
Info (10041): Inferred latch for "dotR[3]" at bomb.v(172) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 172
Info (10041): Inferred latch for "dotR[4]" at bomb.v(172) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 172
Info (10041): Inferred latch for "dotR[5]" at bomb.v(172) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 172
Info (10041): Inferred latch for "dotR[6]" at bomb.v(172) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 172
Info (10041): Inferred latch for "dotR[7]" at bomb.v(172) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 172
Info (10041): Inferred latch for "dotC[0]" at bomb.v(172) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 172
Info (10041): Inferred latch for "dotC[1]" at bomb.v(172) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 172
Info (10041): Inferred latch for "dotC[2]" at bomb.v(172) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 172
Info (10041): Inferred latch for "dotC[3]" at bomb.v(172) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 172
Info (10041): Inferred latch for "dotC[4]" at bomb.v(172) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 172
Info (10041): Inferred latch for "dotC[5]" at bomb.v(172) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 172
Info (10041): Inferred latch for "dotC[6]" at bomb.v(172) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 172
Info (10041): Inferred latch for "dotC[7]" at bomb.v(172) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 172
Info (10041): Inferred latch for "dotC[8]" at bomb.v(172) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 172
Info (10041): Inferred latch for "dotC[9]" at bomb.v(172) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 172
Info (10041): Inferred latch for "dotC[10]" at bomb.v(172) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 172
Info (10041): Inferred latch for "dotC[11]" at bomb.v(172) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 172
Info (10041): Inferred latch for "dotC[12]" at bomb.v(172) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 172
Info (10041): Inferred latch for "dotC[13]" at bomb.v(172) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 172
Info (10041): Inferred latch for "dotC[14]" at bomb.v(172) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 172
Info (10041): Inferred latch for "dotC[15]" at bomb.v(172) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 172
Info (12128): Elaborating entity "key" for hierarchy "key:comb_4" File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 56
Info (12128): Elaborating entity "SevenSegment" for hierarchy "key:comb_4|SevenSegment:seven" File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 681
Info (12128): Elaborating entity "Seven" for hierarchy "Seven:s1" File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 348
Info (12128): Elaborating entity "move" for hierarchy "move:comb_5698" File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 356
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "State[3]" is converted into an equivalent circuit using register "State[3]~_emulated" and latch "State[3]~1" File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 236
    Warning (13310): Register "verf~reg0" is converted into an equivalent circuit using register "verf~reg0_emulated" and latch "verf~1" File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 12
    Warning (13310): Register "second" is converted into an equivalent circuit using register "second~_emulated" and latch "second~1" File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 29
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/cygwin/home/user/pro/col3/bomb/output_files/bomb.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1912 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 94 output pins
    Info (21061): Implemented 1780 logic cells
    Info (21062): Implemented 24 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings
    Info: Peak virtual memory: 927 megabytes
    Info: Processing ended: Wed Jan 04 02:07:26 2017
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/cygwin/home/user/pro/col3/bomb/output_files/bomb.map.smsg.


