$date
	Tue Apr 30 10:10:01 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_Fibonacci $end
$var wire 4 ! fib_out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 4 $ fib_out [3:0] $end
$var wire 1 # rst $end
$var wire 4 % mux2 [3:0] $end
$var wire 4 & mux1 [3:0] $end
$var wire 4 ' fibn [3:0] $end
$var reg 4 ( fibn_minus1 [3:0] $end
$var reg 4 ) fibn_minus2 [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx )
bx (
bx '
b1 &
b0 %
bx $
1#
0"
bx !
$end
#5
b1 '
b0 !
b0 $
b0 )
b1 (
1"
#10
0"
#15
1"
#20
b1 %
0"
0#
#25
b10 &
b10 '
b1 !
b1 $
b1 )
1"
#30
0"
#35
b10 %
b11 &
b11 '
b10 (
1"
#40
0"
#45
b11 %
b101 &
b10 !
b10 $
b10 )
b101 '
b11 (
1"
#50
0"
#55
b101 %
b1000 &
b11 !
b11 $
b11 )
b1000 '
b101 (
1"
#60
0"
#65
b1000 %
b1101 &
b101 !
b101 $
b101 )
b1101 '
b1000 (
1"
#70
0"
#75
b1101 %
b101 &
b1000 !
b1000 $
b1000 )
b101 '
b1101 (
1"
#80
0"
#85
b101 %
b10 &
b1101 !
b1101 $
b1101 )
b10 '
b101 (
1"
#90
0"
#95
b10 %
b111 &
b101 !
b101 $
b101 )
b111 '
b10 (
1"
#100
0"
