#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5b215c5426d0 .scope module, "testbench" "testbench" 2 3;
 .timescale -6 -9;
P_0x5b215c560bd0 .param/l "TEST_DURATION" 0 2 5, +C4<00000000000011110100001001000000>;
P_0x5b215c560c10 .param/l "WIDTH" 0 2 4, +C4<00000000000000000000000000100000>;
L_0x7a5da769d408 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b215c582600_0 .net *"_ivl_16", 15 0, L_0x7a5da769d408;  1 drivers
L_0x7a5da769d2a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b215c5826e0_0 .net *"_ivl_7", 23 0, L_0x7a5da769d2a0;  1 drivers
v0x5b215c5827c0_0 .var "adder_input_1", 31 0;
v0x5b215c5828c0_0 .var "adder_input_2", 31 0;
v0x5b215c582990_0 .var "clk", 0 0;
v0x5b215c582a80_0 .net "dds1_signal_out", 31 0, v0x5b215c57ea90_0;  1 drivers
v0x5b215c582b70_0 .net "dds2_signal_out", 31 0, v0x5b215c57f1b0_0;  1 drivers
v0x5b215c582c80_0 .var "reset", 0 0;
v0x5b215c582d70_0 .net "square_signal_out", 31 0, L_0x5b215c593bb0;  1 drivers
v0x5b215c582ec0_0 .net "tria_signal_out", 31 0, L_0x5b215c593930;  1 drivers
v0x5b215c582fd0_0 .net "vca32_signal_out", 31 0, L_0x5b215c5962f0;  1 drivers
v0x5b215c583090_0 .net "vca_signal_out", 31 0, L_0x5b215c594b50;  1 drivers
v0x5b215c583150_0 .net "vcaw_signal_out", 31 0, L_0x5b215c595780;  1 drivers
L_0x5b215c5948f0 .part L_0x5b215c593bb0, 24, 8;
L_0x5b215c594a20 .part L_0x5b215c593930, 24, 8;
L_0x5b215c594b50 .concat [ 8 24 0 0], L_0x5b215c5947a0, L_0x7a5da769d2a0;
L_0x5b215c595570 .part L_0x5b215c593bb0, 24, 8;
L_0x5b215c595690 .part L_0x5b215c593930, 24, 8;
L_0x5b215c595780 .concat [ 16 16 0 0], L_0x5b215c595430, L_0x7a5da769d408;
S_0x5b215c55c490 .scope module, "dds2square_1" "dds2square" 2 51, 3 1 0, S_0x5b215c5426d0;
 .timescale -6 -9;
    .port_info 0 /INPUT 32 "signal_in";
    .port_info 1 /OUTPUT 32 "signal_out";
P_0x5b215c5510d0 .param/l "WIDTH" 0 3 1, +C4<00000000000000000000000000100000>;
v0x5b215c53a030_0 .net *"_ivl_1", 0 0, L_0x5b215c593ac0;  1 drivers
L_0x7a5da769d0f0 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5b215c57d720_0 .net/2u *"_ivl_2", 31 0, L_0x7a5da769d0f0;  1 drivers
L_0x7a5da769d138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b215c57d800_0 .net/2u *"_ivl_4", 31 0, L_0x7a5da769d138;  1 drivers
v0x5b215c57d8c0_0 .net "signal_in", 31 0, v0x5b215c57ea90_0;  alias, 1 drivers
v0x5b215c57d9a0_0 .net "signal_out", 31 0, L_0x5b215c593bb0;  alias, 1 drivers
L_0x5b215c593ac0 .part v0x5b215c57ea90_0, 31, 1;
L_0x5b215c593bb0 .functor MUXZ 32, L_0x7a5da769d138, L_0x7a5da769d0f0, L_0x5b215c593ac0, C4<>;
S_0x5b215c5606b0 .scope module, "dds2tria_1" "dds2tria" 2 46, 4 1 0, S_0x5b215c5426d0;
 .timescale -6 -9;
    .port_info 0 /INPUT 32 "signal_in";
    .port_info 1 /OUTPUT 32 "signal_out";
P_0x5b215c57db80 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
v0x5b215c57dc20_0 .net *"_ivl_1", 0 0, L_0x5b215c583230;  1 drivers
v0x5b215c57dd20_0 .net *"_ivl_10", 31 0, L_0x5b215c593570;  1 drivers
v0x5b215c57de00_0 .net *"_ivl_13", 30 0, L_0x5b215c5936e0;  1 drivers
L_0x7a5da769d0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b215c57dec0_0 .net/2u *"_ivl_14", 0 0, L_0x7a5da769d0a8;  1 drivers
v0x5b215c57dfa0_0 .net *"_ivl_16", 31 0, L_0x5b215c593780;  1 drivers
v0x5b215c57e0d0_0 .net *"_ivl_3", 30 0, L_0x5b215c5832d0;  1 drivers
L_0x7a5da769d018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b215c57e1b0_0 .net *"_ivl_4", 30 0, L_0x7a5da769d018;  1 drivers
v0x5b215c57e290_0 .net *"_ivl_7", 30 0, L_0x5b215c593410;  1 drivers
L_0x7a5da769d060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b215c57e370_0 .net/2u *"_ivl_8", 0 0, L_0x7a5da769d060;  1 drivers
v0x5b215c57e450_0 .net "signal_in", 31 0, v0x5b215c57f1b0_0;  alias, 1 drivers
v0x5b215c57e530_0 .net "signal_out", 31 0, L_0x5b215c593930;  alias, 1 drivers
L_0x5b215c583230 .part v0x5b215c57f1b0_0, 31, 1;
L_0x5b215c5832d0 .part v0x5b215c57f1b0_0, 0, 31;
L_0x5b215c593410 .arith/sub 31, L_0x7a5da769d018, L_0x5b215c5832d0;
L_0x5b215c593570 .concat [ 1 31 0 0], L_0x7a5da769d060, L_0x5b215c593410;
L_0x5b215c5936e0 .part v0x5b215c57f1b0_0, 0, 31;
L_0x5b215c593780 .concat [ 1 31 0 0], L_0x7a5da769d0a8, L_0x5b215c5936e0;
L_0x5b215c593930 .functor MUXZ 32, L_0x5b215c593780, L_0x5b215c593570, L_0x5b215c583230, C4<>;
S_0x5b215c55d7c0 .scope module, "dds_1" "dds" 2 32, 5 1 0, S_0x5b215c5426d0;
 .timescale -6 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "adder";
    .port_info 3 /OUTPUT 32 "signal_out";
P_0x5b215c57e670 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
v0x5b215c57e820_0 .net "adder", 31 0, v0x5b215c5827c0_0;  1 drivers
v0x5b215c57e900_0 .net "clk", 0 0, v0x5b215c582990_0;  1 drivers
v0x5b215c57e9c0_0 .net "reset", 0 0, v0x5b215c582c80_0;  1 drivers
v0x5b215c57ea90_0 .var "signal_out", 31 0;
E_0x5b215c556840 .event posedge, v0x5b215c57e900_0;
S_0x5b215c57ec10 .scope module, "dds_2" "dds" 2 39, 5 1 0, S_0x5b215c5426d0;
 .timescale -6 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "adder";
    .port_info 3 /OUTPUT 32 "signal_out";
P_0x5b215c57edf0 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
v0x5b215c57eec0_0 .net "adder", 31 0, v0x5b215c5828c0_0;  1 drivers
v0x5b215c57efc0_0 .net "clk", 0 0, v0x5b215c582990_0;  alias, 1 drivers
v0x5b215c57f0b0_0 .net "reset", 0 0, v0x5b215c582c80_0;  alias, 1 drivers
v0x5b215c57f1b0_0 .var "signal_out", 31 0;
S_0x5b215c57f2b0 .scope module, "vca_1" "svca" 2 56, 6 2 0, S_0x5b215c5426d0;
 .timescale -6 -9;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /INPUT 8 "cv";
    .port_info 2 /OUTPUT 8 "signal_out";
P_0x5b215c57f4e0 .param/l "WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
v0x5b215c57f5f0_0 .net *"_ivl_0", 8 0, L_0x5b215c593d40;  1 drivers
L_0x7a5da769d210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b215c57f6f0_0 .net *"_ivl_11", 0 0, L_0x7a5da769d210;  1 drivers
v0x5b215c57f7d0_0 .net/s *"_ivl_12", 16 0, L_0x5b215c594060;  1 drivers
v0x5b215c57f890_0 .net/s *"_ivl_14", 16 0, L_0x5b215c594180;  1 drivers
v0x5b215c57f970_0 .net *"_ivl_20", 8 0, L_0x5b215c5943f0;  1 drivers
L_0x7a5da769d258 .functor BUFT 1, C4<00000000010000000>, C4<0>, C4<0>, C4<0>;
v0x5b215c57faa0_0 .net/2u *"_ivl_22", 16 0, L_0x7a5da769d258;  1 drivers
L_0x7a5da769d180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b215c57fb80_0 .net *"_ivl_3", 0 0, L_0x7a5da769d180;  1 drivers
L_0x7a5da769d1c8 .functor BUFT 1, C4<010000000>, C4<0>, C4<0>, C4<0>;
v0x5b215c57fc60_0 .net/2u *"_ivl_4", 8 0, L_0x7a5da769d1c8;  1 drivers
v0x5b215c57fd40_0 .net "cv", 7 0, L_0x5b215c594a20;  1 drivers
v0x5b215c57fe20_0 .net "in", 7 0, L_0x5b215c5948f0;  1 drivers
v0x5b215c57ff00_0 .net/s "result_s", 16 0, L_0x5b215c594270;  1 drivers
v0x5b215c57ffe0_0 .net/s "result_ss", 16 0, L_0x5b215c5944e0;  1 drivers
v0x5b215c5800c0_0 .net "result_sss", 16 0, L_0x5b215c5946b0;  1 drivers
v0x5b215c5801a0_0 .net/s "s_cv", 8 0, L_0x5b215c593f70;  1 drivers
v0x5b215c580280_0 .net/s "s_in", 8 0, L_0x5b215c593e30;  1 drivers
v0x5b215c580360_0 .net "signal_out", 7 0, L_0x5b215c5947a0;  1 drivers
L_0x5b215c593d40 .concat [ 8 1 0 0], L_0x5b215c5948f0, L_0x7a5da769d180;
L_0x5b215c593e30 .arith/sub 9, L_0x5b215c593d40, L_0x7a5da769d1c8;
L_0x5b215c593f70 .concat [ 8 1 0 0], L_0x5b215c594a20, L_0x7a5da769d210;
L_0x5b215c594060 .extend/s 17, L_0x5b215c593e30;
L_0x5b215c594180 .extend/s 17, L_0x5b215c593f70;
L_0x5b215c594270 .arith/mult 17, L_0x5b215c594060, L_0x5b215c594180;
L_0x5b215c5943f0 .part L_0x5b215c594270, 8, 9;
L_0x5b215c5944e0 .extend/s 17, L_0x5b215c5943f0;
L_0x5b215c5946b0 .arith/sum 17, L_0x5b215c5944e0, L_0x7a5da769d258;
L_0x5b215c5947a0 .part L_0x5b215c5946b0, 0, 8;
S_0x5b215c5804c0 .scope module, "vca_2" "svca_wide" 2 62, 7 1 0, S_0x5b215c5426d0;
 .timescale -6 -9;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /INPUT 8 "cv";
    .port_info 2 /OUTPUT 16 "signal_out";
P_0x5b215c580650 .param/l "WIDTH" 0 7 2, +C4<00000000000000000000000000001000>;
v0x5b215c5807d0_0 .net *"_ivl_0", 8 0, L_0x5b215c594c40;  1 drivers
L_0x7a5da769d378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b215c5808d0_0 .net *"_ivl_11", 0 0, L_0x7a5da769d378;  1 drivers
v0x5b215c5809b0_0 .net/s *"_ivl_12", 16 0, L_0x5b215c594f60;  1 drivers
v0x5b215c580aa0_0 .net/s *"_ivl_14", 16 0, L_0x5b215c595080;  1 drivers
L_0x7a5da769d3c0 .functor BUFT 1, C4<01000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b215c580b80_0 .net/2u *"_ivl_18", 16 0, L_0x7a5da769d3c0;  1 drivers
L_0x7a5da769d2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b215c580cb0_0 .net *"_ivl_3", 0 0, L_0x7a5da769d2e8;  1 drivers
L_0x7a5da769d330 .functor BUFT 1, C4<010000000>, C4<0>, C4<0>, C4<0>;
v0x5b215c580d90_0 .net/2u *"_ivl_4", 8 0, L_0x7a5da769d330;  1 drivers
v0x5b215c580e70_0 .net "cv", 7 0, L_0x5b215c595690;  1 drivers
v0x5b215c580f50_0 .net "in", 7 0, L_0x5b215c595570;  1 drivers
v0x5b215c581030_0 .net/s "result_s", 16 0, L_0x5b215c595170;  1 drivers
v0x5b215c581110_0 .net "result_sss", 16 0, L_0x5b215c5952f0;  1 drivers
v0x5b215c5811f0_0 .net/s "s_cv", 8 0, L_0x5b215c594e70;  1 drivers
v0x5b215c5812d0_0 .net/s "s_in", 8 0, L_0x5b215c594d30;  1 drivers
v0x5b215c5813b0_0 .net "signal_out", 15 0, L_0x5b215c595430;  1 drivers
L_0x5b215c594c40 .concat [ 8 1 0 0], L_0x5b215c595570, L_0x7a5da769d2e8;
L_0x5b215c594d30 .arith/sub 9, L_0x5b215c594c40, L_0x7a5da769d330;
L_0x5b215c594e70 .concat [ 8 1 0 0], L_0x5b215c595690, L_0x7a5da769d378;
L_0x5b215c594f60 .extend/s 17, L_0x5b215c594d30;
L_0x5b215c595080 .extend/s 17, L_0x5b215c594e70;
L_0x5b215c595170 .arith/mult 17, L_0x5b215c594f60, L_0x5b215c595080;
L_0x5b215c5952f0 .arith/sum 17, L_0x5b215c595170, L_0x7a5da769d3c0;
L_0x5b215c595430 .part L_0x5b215c5952f0, 0, 16;
S_0x5b215c581510 .scope module, "vca_3" "svca32" 2 68, 8 2 0, S_0x5b215c5426d0;
 .timescale -6 -9;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 32 "cv";
    .port_info 2 /OUTPUT 32 "signal_out";
v0x5b215c5816f0_0 .net *"_ivl_1", 15 0, L_0x5b215c595900;  1 drivers
v0x5b215c5817f0_0 .net *"_ivl_11", 15 0, L_0x5b215c595c20;  1 drivers
L_0x7a5da769d4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b215c5818d0_0 .net *"_ivl_15", 0 0, L_0x7a5da769d4e0;  1 drivers
v0x5b215c581990_0 .net/s *"_ivl_16", 32 0, L_0x5b215c595e00;  1 drivers
v0x5b215c581a70_0 .net/s *"_ivl_18", 32 0, L_0x5b215c595f30;  1 drivers
v0x5b215c581ba0_0 .net *"_ivl_2", 16 0, L_0x5b215c5959a0;  1 drivers
L_0x7a5da769d528 .functor BUFT 1, C4<010000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b215c581c80_0 .net/2u *"_ivl_22", 32 0, L_0x7a5da769d528;  1 drivers
L_0x7a5da769d450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b215c581d60_0 .net *"_ivl_5", 0 0, L_0x7a5da769d450;  1 drivers
L_0x7a5da769d498 .functor BUFT 1, C4<01000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b215c581e40_0 .net/2u *"_ivl_6", 16 0, L_0x7a5da769d498;  1 drivers
v0x5b215c581fb0_0 .net "cv", 31 0, L_0x5b215c593930;  alias, 1 drivers
v0x5b215c582070_0 .net "in", 31 0, L_0x5b215c593bb0;  alias, 1 drivers
v0x5b215c582140_0 .net/s "result_s", 32 0, L_0x5b215c596020;  1 drivers
v0x5b215c582200_0 .net "result_sss", 32 0, L_0x5b215c5961b0;  1 drivers
v0x5b215c5822e0_0 .net/s "s_cv", 16 0, L_0x5b215c595cc0;  1 drivers
v0x5b215c5823c0_0 .net/s "s_in", 16 0, L_0x5b215c595ae0;  1 drivers
v0x5b215c5824a0_0 .net "signal_out", 31 0, L_0x5b215c5962f0;  alias, 1 drivers
L_0x5b215c595900 .part L_0x5b215c593bb0, 16, 16;
L_0x5b215c5959a0 .concat [ 16 1 0 0], L_0x5b215c595900, L_0x7a5da769d450;
L_0x5b215c595ae0 .arith/sub 17, L_0x5b215c5959a0, L_0x7a5da769d498;
L_0x5b215c595c20 .part L_0x5b215c593930, 16, 16;
L_0x5b215c595cc0 .concat [ 16 1 0 0], L_0x5b215c595c20, L_0x7a5da769d4e0;
L_0x5b215c595e00 .extend/s 33, L_0x5b215c595ae0;
L_0x5b215c595f30 .extend/s 33, L_0x5b215c595cc0;
L_0x5b215c596020 .arith/mult 33, L_0x5b215c595e00, L_0x5b215c595f30;
L_0x5b215c5961b0 .arith/sum 33, L_0x5b215c596020, L_0x7a5da769d528;
L_0x5b215c5962f0 .part L_0x5b215c5961b0, 0, 32;
    .scope S_0x5b215c55d7c0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b215c57ea90_0, 0;
    %end;
    .thread T_0;
    .scope S_0x5b215c55d7c0;
T_1 ;
    %wait E_0x5b215c556840;
    %load/vec4 v0x5b215c57e9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b215c57ea90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5b215c57ea90_0;
    %load/vec4 v0x5b215c57e820_0;
    %add;
    %assign/vec4 v0x5b215c57ea90_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5b215c57ec10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b215c57f1b0_0, 0;
    %end;
    .thread T_2;
    .scope S_0x5b215c57ec10;
T_3 ;
    %wait E_0x5b215c556840;
    %load/vec4 v0x5b215c57f0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b215c57f1b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5b215c57f1b0_0;
    %load/vec4 v0x5b215c57eec0_0;
    %add;
    %assign/vec4 v0x5b215c57f1b0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5b215c5426d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b215c582990_0, 0;
    %end;
    .thread T_4;
    .scope S_0x5b215c5426d0;
T_5 ;
    %delay 10000, 0;
    %load/vec4 v0x5b215c582990_0;
    %inv;
    %assign/vec4 v0x5b215c582990_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5b215c5426d0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b215c582c80_0, 0, 1;
    %pushi/vec4 33333333, 0, 32;
    %assign/vec4 v0x5b215c5827c0_0, 0;
    %pushi/vec4 3333333, 0, 32;
    %assign/vec4 v0x5b215c5828c0_0, 0;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b215c582c80_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x5b215c5426d0;
T_7 ;
    %vpi_call 2 76 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call 2 77 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5b215c5426d0 {0 0 0};
    %delay 1000000000, 0;
    %vpi_call 2 80 "$display", "DDS test completed." {0 0 0};
    %vpi_call 2 81 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "testbench.v";
    "../../dds_transform/dds2square.v";
    "../../dds_transform/dds2tria.v";
    "../../dds/dds.v";
    "../svca.v";
    "../svca_wide.v";
    "../svca32.v";
