\hypertarget{namespace_c_r4}{}\section{C\+R4 Namespace Reference}
\label{namespace_c_r4}\index{C\+R4@{C\+R4}}


Control register 4.  


\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \+: uint8\+\_\+t \{ \newline
\hyperlink{namespace_c_r4_aafe95739cfe1ff98b6250e2af6613758aa569bc9b3252f731550182a03c650797}{V\+ME} = 0, 
\hyperlink{namespace_c_r4_aafe95739cfe1ff98b6250e2af6613758a6b65c8f982880d05c6a32200c60242db}{P\+VI} = 1, 
\hyperlink{namespace_c_r4_aafe95739cfe1ff98b6250e2af6613758ace0ed188ba0369731b44b7df079a518b}{T\+SD} = 2, 
\hyperlink{namespace_c_r4_aafe95739cfe1ff98b6250e2af6613758a6ba0a01eeee81d3b2b4165a5084b507a}{DE} = 3, 
\newline
\hyperlink{namespace_c_r4_aafe95739cfe1ff98b6250e2af6613758af62a80eb9fee090b45e3962ca9adb6cd}{P\+SE} = 4, 
\hyperlink{namespace_c_r4_aafe95739cfe1ff98b6250e2af6613758a3a3afec51c05f51090a3d704d31ff310}{P\+AE} = 5, 
\hyperlink{namespace_c_r4_aafe95739cfe1ff98b6250e2af6613758ab6bdf44cebbecb78a845af15d91a1d0a}{M\+CE} = 6, 
\hyperlink{namespace_c_r4_aafe95739cfe1ff98b6250e2af6613758adef854f9df515146e4f5c5b7c46206ee}{P\+GE} = 7, 
\newline
\hyperlink{namespace_c_r4_aafe95739cfe1ff98b6250e2af6613758afd06ff4443c1659425fefcc65fc76419}{P\+CE} = 8, 
\hyperlink{namespace_c_r4_aafe95739cfe1ff98b6250e2af6613758ab0cf978bb5b8c32070363ab81d327c53}{O\+S\+F\+X\+SR} = 9, 
\hyperlink{namespace_c_r4_aafe95739cfe1ff98b6250e2af6613758abb68ec0930317011b84484346947f472}{O\+S\+X\+M\+M\+E\+X\+C\+PT} = 10
 \}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Control register 4. 

\subsection{Enumeration Type Documentation}
\mbox{\Hypertarget{namespace_c_r4_aafe95739cfe1ff98b6250e2af6613758}\label{namespace_c_r4_aafe95739cfe1ff98b6250e2af6613758}} 
\subsubsection{\texorpdfstring{anonymous enum}{anonymous enum}}
{\footnotesize\ttfamily anonymous enum \+: uint8\+\_\+t}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{V\+ME@{V\+ME}!C\+R4@{C\+R4}}\index{C\+R4@{C\+R4}!V\+ME@{V\+ME}}}\mbox{\Hypertarget{namespace_c_r4_aafe95739cfe1ff98b6250e2af6613758aa569bc9b3252f731550182a03c650797}\label{namespace_c_r4_aafe95739cfe1ff98b6250e2af6613758aa569bc9b3252f731550182a03c650797}} 
V\+ME&
\begin{DoxyPre}Virtual 8086 extension                     | Set to enable interrupt/exception extension in virtual 8086 \end{DoxyPre}
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{P\+VI@{P\+VI}!C\+R4@{C\+R4}}\index{C\+R4@{C\+R4}!P\+VI@{P\+VI}}}\mbox{\Hypertarget{namespace_c_r4_aafe95739cfe1ff98b6250e2af6613758a6b65c8f982880d05c6a32200c60242db}\label{namespace_c_r4_aafe95739cfe1ff98b6250e2af6613758a6b65c8f982880d05c6a32200c60242db}} 
P\+VI&
\begin{DoxyPre}Protected virtual interrupt                | Set to enable hardware support for virtual interrupt flag \end{DoxyPre}
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{T\+SD@{T\+SD}!C\+R4@{C\+R4}}\index{C\+R4@{C\+R4}!T\+SD@{T\+SD}}}\mbox{\Hypertarget{namespace_c_r4_aafe95739cfe1ff98b6250e2af6613758ace0ed188ba0369731b44b7df079a518b}\label{namespace_c_r4_aafe95739cfe1ff98b6250e2af6613758ace0ed188ba0369731b44b7df079a518b}} 
T\+SD&
\begin{DoxyPre}Time stamp disable                         | Set to restrict RDTSC instructions to ring 0 \end{DoxyPre}
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DE@{DE}!C\+R4@{C\+R4}}\index{C\+R4@{C\+R4}!DE@{DE}}}\mbox{\Hypertarget{namespace_c_r4_aafe95739cfe1ff98b6250e2af6613758a6ba0a01eeee81d3b2b4165a5084b507a}\label{namespace_c_r4_aafe95739cfe1ff98b6250e2af6613758a6ba0a01eeee81d3b2b4165a5084b507a}} 
DE&
\begin{DoxyPre}Debugging extensions                       | Set to reserve debug registers DR4, and DR5 \end{DoxyPre}
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{P\+SE@{P\+SE}!C\+R4@{C\+R4}}\index{C\+R4@{C\+R4}!P\+SE@{P\+SE}}}\mbox{\Hypertarget{namespace_c_r4_aafe95739cfe1ff98b6250e2af6613758af62a80eb9fee090b45e3962ca9adb6cd}\label{namespace_c_r4_aafe95739cfe1ff98b6250e2af6613758af62a80eb9fee090b45e3962ca9adb6cd}} 
P\+SE&
\begin{DoxyPre}Page size extensions                       | Set to use 4MB page size \end{DoxyPre}
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{P\+AE@{P\+AE}!C\+R4@{C\+R4}}\index{C\+R4@{C\+R4}!P\+AE@{P\+AE}}}\mbox{\Hypertarget{namespace_c_r4_aafe95739cfe1ff98b6250e2af6613758a3a3afec51c05f51090a3d704d31ff310}\label{namespace_c_r4_aafe95739cfe1ff98b6250e2af6613758a3a3afec51c05f51090a3d704d31ff310}} 
P\+AE&
\begin{DoxyPre}Physical address extension                 | Set to use 36 bit physical address \end{DoxyPre}
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{M\+CE@{M\+CE}!C\+R4@{C\+R4}}\index{C\+R4@{C\+R4}!M\+CE@{M\+CE}}}\mbox{\Hypertarget{namespace_c_r4_aafe95739cfe1ff98b6250e2af6613758ab6bdf44cebbecb78a845af15d91a1d0a}\label{namespace_c_r4_aafe95739cfe1ff98b6250e2af6613758ab6bdf44cebbecb78a845af15d91a1d0a}} 
M\+CE&
\begin{DoxyPre}Machine-check enable                       | Set to enable machine-check exception \end{DoxyPre}
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{P\+GE@{P\+GE}!C\+R4@{C\+R4}}\index{C\+R4@{C\+R4}!P\+GE@{P\+GE}}}\mbox{\Hypertarget{namespace_c_r4_aafe95739cfe1ff98b6250e2af6613758adef854f9df515146e4f5c5b7c46206ee}\label{namespace_c_r4_aafe95739cfe1ff98b6250e2af6613758adef854f9df515146e4f5c5b7c46206ee}} 
P\+GE&
\begin{DoxyPre}Page global enable                         | Set to enable global page, i.e. marking page as global to all user \end{DoxyPre}
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{P\+CE@{P\+CE}!C\+R4@{C\+R4}}\index{C\+R4@{C\+R4}!P\+CE@{P\+CE}}}\mbox{\Hypertarget{namespace_c_r4_aafe95739cfe1ff98b6250e2af6613758afd06ff4443c1659425fefcc65fc76419}\label{namespace_c_r4_aafe95739cfe1ff98b6250e2af6613758afd06ff4443c1659425fefcc65fc76419}} 
P\+CE&
\begin{DoxyPre}Performance-monitoring counter enable      | Set to enable RDPMC inst. at any protection level \end{DoxyPre}
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{O\+S\+F\+X\+SR@{O\+S\+F\+X\+SR}!C\+R4@{C\+R4}}\index{C\+R4@{C\+R4}!O\+S\+F\+X\+SR@{O\+S\+F\+X\+SR}}}\mbox{\Hypertarget{namespace_c_r4_aafe95739cfe1ff98b6250e2af6613758ab0cf978bb5b8c32070363ab81d327c53}\label{namespace_c_r4_aafe95739cfe1ff98b6250e2af6613758ab0cf978bb5b8c32070363ab81d327c53}} 
O\+S\+F\+X\+SR&
\begin{DoxyPre}OS support for FXSAVE/FXRSTOR              | Set to indicate OS support for save/restore of XMM, and MXCSR registers \end{DoxyPre}
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{O\+S\+X\+M\+M\+E\+X\+C\+PT@{O\+S\+X\+M\+M\+E\+X\+C\+PT}!C\+R4@{C\+R4}}\index{C\+R4@{C\+R4}!O\+S\+X\+M\+M\+E\+X\+C\+PT@{O\+S\+X\+M\+M\+E\+X\+C\+PT}}}\mbox{\Hypertarget{namespace_c_r4_aafe95739cfe1ff98b6250e2af6613758abb68ec0930317011b84484346947f472}\label{namespace_c_r4_aafe95739cfe1ff98b6250e2af6613758abb68ec0930317011b84484346947f472}} 
O\+S\+X\+M\+M\+E\+X\+C\+PT&
\begin{DoxyPre}OS support for unmasked SIMD FP exceptions | Set to allow SIMD floating-point exception \end{DoxyPre}
 \\
\hline

\end{DoxyEnumFields}


Definition at line 32 of file registers.\+h.

