<html>
<head>
<meta charset="UTF-8">
<title>*vl-1-bit-mult*</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=VL2014_____A2VL-1-BIT-MULT_A2">Click for *vl-1-bit-mult* in the Full Manual</a></h3>

<p>One-bit multiplier.</p><p>This module implements a one-bit multiply.  Normally you would 
think of this as an <span class="v">and</span> gate, but the X-detection semantics are slightly 
different: a multiply must emit X whenever either argument is X or Z, whereas, 
e.g., <span class="v">X &amp; 0</span> yields <span class="v">0</span>.</p> 
 
<p>The actual Verilog definition of this module is as follows.  These gates 
precisely implement the Verilog semantics for <span class="v">o = a * b</span> when <span class="v">o</span>, 
<span class="v">a</span>, and <span class="v">b</span> are one-bit wide.</p> 
 
<pre class="code">module VL_1_BIT_MULT (o, a, b);
  output o;
  input a, b;

  wire p0, x0, x1;

  and (p0, a, b);
  xor (x0, a, b);
  xor (x1, x0, x0);
  xor (o, p0, x1);
endmodule</pre><p><b>Definition: </b>*vl-1-bit-mult*</p><pre class="code">(<a href="ACL2____DEFCONST.html">defconst</a>
 *vl-1-bit-mult*
 (<a href="ACL2____B_A2.html">b*</a>
  ((name (<a href="ACL2____HONS-COPY.html">hons-copy</a> "VL_1_BIT_MULT"))
   ((<a href="ACL2____MV.html">mv</a> o-expr o-port o-portdecl o-vardecl)
    (<a href="VL2014____VL-PRIMITIVE-MKPORT.html">vl-primitive-mkport</a> "o" :vl-output))
   ((<a href="ACL2____MV.html">mv</a> a-expr a-port a-portdecl a-vardecl)
    (<a href="VL2014____VL-PRIMITIVE-MKPORT.html">vl-primitive-mkport</a> "a" :vl-input))
   ((<a href="ACL2____MV.html">mv</a> b-expr b-port b-portdecl b-vardecl)
    (<a href="VL2014____VL-PRIMITIVE-MKPORT.html">vl-primitive-mkport</a> "b" :vl-input))
   ((<a href="ACL2____MV.html">mv</a> p0-expr p0-vardecl)
    (<a href="VL2014____VL-PRIMITIVE-MKWIRE.html">vl-primitive-mkwire</a> "p0"))
   ((<a href="ACL2____MV.html">mv</a> x0-expr x0-vardecl)
    (<a href="VL2014____VL-PRIMITIVE-MKWIRE.html">vl-primitive-mkwire</a> "x0"))
   ((<a href="ACL2____MV.html">mv</a> x1-expr x1-vardecl)
    (<a href="VL2014____VL-PRIMITIVE-MKWIRE.html">vl-primitive-mkwire</a> "x1"))
   (p0-inst (<a href="VL2014____VL-SIMPLE-INST.html">vl-simple-inst</a> *vl-1-bit-and*
                            "mk_p0" p0-expr a-expr b-expr))
   (x0-inst (<a href="VL2014____VL-SIMPLE-INST.html">vl-simple-inst</a> *vl-1-bit-xor*
                            "mk_x0" x0-expr a-expr b-expr))
   (x1-inst (<a href="VL2014____VL-SIMPLE-INST.html">vl-simple-inst</a> *vl-1-bit-xor*
                            "mk_x1" x1-expr x0-expr x0-expr))
   (o-inst (<a href="VL2014____VL-SIMPLE-INST.html">vl-simple-inst</a> *vl-1-bit-xor*
                           "mk_o" o-expr p0-expr x1-expr)))
  (<a href="ACL2____HONS-COPY.html">hons-copy</a> (<a href="VL2014____MAKE-VL-MODULE.html">make-vl-module</a>
                  :name name
                  :origname name
                  :ports (<a href="COMMON-LISP____LIST.html">list</a> o-port a-port b-port)
                  :portdecls (<a href="COMMON-LISP____LIST.html">list</a> o-portdecl a-portdecl b-portdecl)
                  :vardecls (<a href="COMMON-LISP____LIST.html">list</a> o-vardecl a-vardecl b-vardecl
                                  p0-vardecl x0-vardecl x1-vardecl)
                  :modinsts (<a href="COMMON-LISP____LIST.html">list</a> p0-inst x0-inst x1-inst o-inst)
                  :minloc *vl-fakeloc*
                  :maxloc *vl-fakeloc*))))</pre> 
 

</body>
</html>
