// Seed: 3043786480
module module_0 (
    id_1
);
  input id_1;
  reg id_1, id_2;
  initial id_1 <= id_2;
  always id_1 <= 1'b0;
  assign id_2 = id_1 * 1;
  initial if (id_1) @(negedge id_1) id_2 <= id_1;
endmodule
