[
  {
    "mnemonic": "ACI data(8-bit)",
    "opcode": "ACI",
    "operand": "data(8-bit)",
    "group": "Arithmetic & Logical : Arithmetic & Logical Immediate",
    "addressingMode": "Immediate",
    "instruction": "Add Immediate to Accumulator with Carry",
    "code": "CE data",
    "bytes": "2",
    "mCycles": "2",
    "tStates": "7",
    "machineCycles": "F R",
    "flagsAffected": {
      "all": "Yes",
      "none": "No",
      "s": "Yes",
      "z": "Yes",
      "ac": "Yes",
      "p": "Yes",
      "cy": "Yes"
    },
    "example": "",
    "notes": "Add 8-bit and CY to A"
  },
  {
    "mnemonic": "ADC r",
    "opcode": "ADC",
    "operand": "r",
    "group": "Arithmetic & Logical : Add",
    "addressingMode": "Register Direct",
    "instruction": "Add Register to Accumulator with Carry",
    "code": "1000 1SSS",
    "bytes": "1",
    "mCycles": "1",
    "tStates": "4",
    "machineCycles": "F",
    "flagsAffected": {
      "all": "Yes",
      "none": "No",
      "s": "Yes",
      "z": "Yes",
      "ac": "Yes",
      "p": "Yes",
      "cy": "Yes"
    },
    "example": "",
    "notes": "Add Reg. and CY to A"
  },
  {
    "mnemonic": "ADC m",
    "opcode": "ADC",
    "operand": "m",
    "group": "Arithmetic & Logical : Add",
    "addressingMode": "Register Indirect",
    "instruction": "Add Register to Accumulator with Carry",
    "code": "8E",
    "bytes": "1",
    "mCycles": "2",
    "tStates": "7",
    "machineCycles": "F R",
    "flagsAffected": {
      "all": "Yes",
      "none": "No",
      "s": "Yes",
      "z": "Yes",
      "ac": "Yes",
      "p": "Yes",
      "cy": "Yes"
    },
    "example": "",
    "notes": "Add Mem. and CY to A"
  },
  {
    "mnemonic": "ADD r",
    "opcode": "ADD",
    "operand": "r",
    "group": "Arithmetic & Logical : Add",
    "addressingMode": "Register Direct",
    "instruction": "Add Register to Accumulator",
    "code": "1000 0SSS",
    "bytes": "1",
    "mCycles": "1",
    "tStates": "4",
    "machineCycles": "F",
    "flagsAffected": {
      "all": "Yes",
      "none": "No",
      "s": "Yes",
      "z": "Yes",
      "ac": "Yes",
      "p": "Yes",
      "cy": "Yes"
    },
    "example": "",
    "notes": "Add Reg. to A"
  },
  {
    "mnemonic": "ADD m",
    "opcode": "ADD",
    "operand": "m",
    "group": "Arithmetic & Logical : Add",
    "addressingMode": "Register Indirect",
    "instruction": "Add Register to Accumulator",
    "code": "86",
    "bytes": "1",
    "mCycles": "2",
    "tStates": "7",
    "machineCycles": "F R",
    "flagsAffected": {
      "all": "Yes",
      "none": "No",
      "s": "Yes",
      "z": "Yes",
      "ac": "Yes",
      "p": "Yes",
      "cy": "Yes"
    },
    "example": "",
    "notes": "Add Mem. to A"
  },
  {
    "mnemonic": "ADI data(8-bit)",
    "opcode": "ADI",
    "operand": "data(8-bit)",
    "group": "Arithmetic & Logical : Arithmetic & Logical Immediate",
    "addressingMode": "Immediate",
    "instruction": "Add Immediate to Accumulator",
    "code": "C6 data",
    "bytes": "2",
    "mCycles": "2",
    "tStates": "7",
    "machineCycles": "F R",
    "flagsAffected": {
      "all": "Yes",
      "none": "No",
      "s": "Yes",
      "z": "Yes",
      "ac": "Yes",
      "p": "Yes",
      "cy": "Yes"
    },
    "example": "",
    "notes": "Add 8-bit to A"
  },
  {
    "mnemonic": "ANA r",
    "opcode": "ANA",
    "operand": "r",
    "group": "Arithmetic & Logical : Logical",
    "addressingMode": "Register Direct",
    "instruction": "Logical AND with Accumulator",
    "code": "1010 0SSS",
    "bytes": "1",
    "mCycles": "1",
    "tStates": "7",
    "machineCycles": "F",
    "flagsAffected": {
      "all": "Yes",
      "none": "No",
      "s": "Yes",
      "z": "Yes",
      "ac": "Set",
      "p": "Yes",
      "cy": "Reset"
    },
    "example": "",
    "notes": "And Reg. with A"
  },
  {
    "mnemonic": "ANA m",
    "opcode": "ANA",
    "operand": "m",
    "group": "Arithmetic & Logical : Logical",
    "addressingMode": "Register Indirect",
    "instruction": "Logical AND with Accumulator",
    "code": "A6",
    "bytes": "1",
    "mCycles": "2",
    "tStates": "7",
    "machineCycles": "F R",
    "flagsAffected": {
      "all": "Yes",
      "none": "No",
      "s": "Yes",
      "z": "Yes",
      "ac": "Set",
      "p": "Yes",
      "cy": "Reset"
    },
    "example": "",
    "notes": "And Mem. with A"
  },
  {
    "mnemonic": "ANI data(8-bit)",
    "opcode": "ANI",
    "operand": "data(8-bit)",
    "group": "Arithmetic & Logical : Arithmetic & Logical Immediate",
    "addressingMode": "Immediate",
    "instruction": "AND Immediate with Accumulator",
    "code": "E6 data",
    "bytes": "2",
    "mCycles": "2",
    "tStates": "7",
    "machineCycles": "F R",
    "flagsAffected": {
      "all": "Yes",
      "none": "No",
      "s": "Yes",
      "z": "Yes",
      "ac": "Set",
      "p": "Yes",
      "cy": "Reset"
    },
    "example": "",
    "notes": "And 8-bit with A"
  },
  {
    "mnemonic": "CALL addr",
    "opcode": "CALL",
    "operand": "addr",
    "group": "Branch Control : Call",
    "addressingMode": "Direct",
    "instruction": "Unconditional Subroutine Call",
    "code": "CD addr",
    "bytes": "3",
    "mCycles": "5",
    "tStates": "18",
    "machineCycles": "S R R W W",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Call Unconditional"
  },
  {
    "mnemonic": "CC addr",
    "opcode": "CC",
    "operand": "addr",
    "group": "Branch Control : Call",
    "addressingMode": "Direct",
    "instruction": "Conditional Call to Subroutine",
    "code": "DC addr",
    "bytes": "3",
    "mCycles": "5",
    "tStates": "9-18",
    "machineCycles": "S R R W W",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Call on CY"
  },
  {
    "mnemonic": "CM addr",
    "opcode": "CM",
    "operand": "addr",
    "group": "Branch Control : Call",
    "addressingMode": "Direct",
    "instruction": "Conditional Call to Subroutine",
    "code": "FC addr",
    "bytes": "3",
    "mCycles": "5",
    "tStates": "9-18",
    "machineCycles": "S R R W W",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Call on Minus"
  },
  {
    "mnemonic": "CMA none",
    "opcode": "CMA",
    "operand": "none",
    "group": "Arithmetic & Logical : Specials",
    "addressingMode": "Implied",
    "instruction": "Complement Accumulator",
    "code": "2F",
    "bytes": "1",
    "mCycles": "1",
    "tStates": "4",
    "machineCycles": "F",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Complement A"
  },
  {
    "mnemonic": "CMC none",
    "opcode": "CMC",
    "operand": "none",
    "group": "Arithmetic & Logical : Specials",
    "addressingMode": "Implied",
    "instruction": "Complement Carry",
    "code": "3F",
    "bytes": "1",
    "mCycles": "1",
    "tStates": "4",
    "machineCycles": "F",
    "flagsAffected": {
      "all": "No",
      "none": "No",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "Yes"
    },
    "example": "",
    "notes": "Complement CY"
  },
  {
    "mnemonic": "CMP r",
    "opcode": "CMP",
    "operand": "r",
    "group": "Arithmetic & Logical : Logical",
    "addressingMode": "Register Direct",
    "instruction": "Compare with Accumulator",
    "code": "1011 1SSS",
    "bytes": "1",
    "mCycles": "1",
    "tStates": "4",
    "machineCycles": "F",
    "flagsAffected": {
      "all": "Yes",
      "none": "No",
      "s": "Yes",
      "z": "Yes",
      "ac": "Yes",
      "p": "Yes",
      "cy": "Yes"
    },
    "example": "",
    "notes": "Compare Reg. with A"
  },
  {
    "mnemonic": "CMP m",
    "opcode": "CMP",
    "operand": "m",
    "group": "Arithmetic & Logical : Logical",
    "addressingMode": "Register Indirect",
    "instruction": "Compare with Accumulator",
    "code": "BE",
    "bytes": "1",
    "mCycles": "2",
    "tStates": "7",
    "machineCycles": "F R",
    "flagsAffected": {
      "all": "Yes",
      "none": "No",
      "s": "Yes",
      "z": "Yes",
      "ac": "Yes",
      "p": "Yes",
      "cy": "Yes"
    },
    "example": "",
    "notes": "Compare Mem. with A"
  },
  {
    "mnemonic": "CNC addr",
    "opcode": "CNC",
    "operand": "addr",
    "group": "Branch Control : Call",
    "addressingMode": "Direct",
    "instruction": "Conditional Call to Subroutine",
    "code": "D4 addr",
    "bytes": "3",
    "mCycles": "5",
    "tStates": "9-18",
    "machineCycles": "S R R W W",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Call on No CY"
  },
  {
    "mnemonic": "CNZ addr",
    "opcode": "CNZ",
    "operand": "addr",
    "group": "Branch Control : Call",
    "addressingMode": "Direct",
    "instruction": "Conditional Call to Subroutine",
    "code": "C4 addr",
    "bytes": "3",
    "mCycles": "5",
    "tStates": "9-18",
    "machineCycles": "S R R W W",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Call on No Zero"
  },
  {
    "mnemonic": "CP addr",
    "opcode": "CP",
    "operand": "addr",
    "group": "Branch Control : Call",
    "addressingMode": "Direct",
    "instruction": "Conditional Call to Subroutine",
    "code": "F4 addr",
    "bytes": "3",
    "mCycles": "5",
    "tStates": "9-18",
    "machineCycles": "S R R W W",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Call on Positive"
  },
  {
    "mnemonic": "CPE addr",
    "opcode": "CPE",
    "operand": "addr",
    "group": "Branch Control : Call",
    "addressingMode": "Direct",
    "instruction": "Conditional Call to Subroutine",
    "code": "EC addr",
    "bytes": "3",
    "mCycles": "5",
    "tStates": "9-18",
    "machineCycles": "S R R W W",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Call on Parity Even"
  },
  {
    "mnemonic": "CPI data(8-bit)",
    "opcode": "CPI",
    "operand": "data(8-bit)",
    "group": "Arithmetic & Logical : Arithmetic & Logical Immediate",
    "addressingMode": "Immediate",
    "instruction": "Compare Immediate with Accumulator",
    "code": "FE data",
    "bytes": "2",
    "mCycles": "2",
    "tStates": "7",
    "machineCycles": "F R",
    "flagsAffected": {
      "all": "Yes",
      "none": "No",
      "s": "Yes",
      "z": "Yes",
      "ac": "Yes",
      "p": "Yes",
      "cy": "Yes"
    },
    "example": "",
    "notes": "Compare 8-bit with A"
  },
  {
    "mnemonic": "CPO addr",
    "opcode": "CPO",
    "operand": "addr",
    "group": "Group",
    "addressingMode": "Direct",
    "instruction": "Conditional Call to Subroutine",
    "code": "E4 addr",
    "bytes": "3",
    "mCycles": "5",
    "tStates": "9-18",
    "machineCycles": "S R R W W",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Call on Parity Odd"
  },
  {
    "mnemonic": "CZ addr",
    "opcode": "CZ",
    "operand": "addr",
    "group": "Branch Control : Call",
    "addressingMode": "Direct",
    "instruction": "Conditional Call to Subroutine",
    "code": "CC addr",
    "bytes": "3",
    "mCycles": "5",
    "tStates": "9-18",
    "machineCycles": "S R R W W",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Call on Zero"
  },
  {
    "mnemonic": "DAA none",
    "opcode": "DAA",
    "operand": "none",
    "group": "Arithmetic & Logical : Specials",
    "addressingMode": "Implied",
    "instruction": "Decimal-Adjust Accumulator",
    "code": "27",
    "bytes": "1",
    "mCycles": "1",
    "tStates": "4",
    "machineCycles": "F",
    "flagsAffected": {
      "all": "Yes",
      "none": "No",
      "s": "Yes",
      "z": "Yes",
      "ac": "Yes",
      "p": "Yes",
      "cy": "Yes"
    },
    "example": "",
    "notes": "Decimal-Adjust A"
  },
  {
    "mnemonic": "DAD rp",
    "opcode": "DAD",
    "operand": "rp",
    "group": "Arithmetic & Logical : Double Add",
    "addressingMode": "Register Direct",
    "instruction": "Add Register Pair to H and L Registers",
    "code": "00rp 1001",
    "bytes": "1",
    "mCycles": "3",
    "tStates": "10",
    "machineCycles": "F B B",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Add Reg. Pair to HL"
  },
  {
    "mnemonic": "DCR r",
    "opcode": "DCR",
    "operand": "r",
    "group": "Arithmetic & Logical : Decrement",
    "addressingMode": "Register Direct",
    "instruction": "Decrement Source by 1",
    "code": "00SS S101",
    "bytes": "1",
    "mCycles": "1",
    "tStates": "4",
    "machineCycles": "F",
    "flagsAffected": {
      "all": "Yes",
      "none": "No",
      "s": "Yes",
      "z": "Yes",
      "ac": "Yes",
      "p": "Yes",
      "cy": "Yes"
    },
    "example": "",
    "notes": "Decrement Reg."
  },
  {
    "mnemonic": "DCR m",
    "opcode": "DCR",
    "operand": "m",
    "group": "Arithmetic & Logical : Decrement",
    "addressingMode": "Register Indirect",
    "instruction": "Decrement Source by 1",
    "code": "35",
    "bytes": "1",
    "mCycles": "3",
    "tStates": "10",
    "machineCycles": "F R W",
    "flagsAffected": {
      "all": "No",
      "none": "No",
      "s": "Yes",
      "z": "Yes",
      "ac": "Yes",
      "p": "Yes",
      "cy": "No"
    },
    "example": "",
    "notes": "Decrement Mem. Contents"
  },
  {
    "mnemonic": "DCX rp",
    "opcode": "DCX",
    "operand": "rp",
    "group": "Arithmetic & Logical : Decrement",
    "addressingMode": "Register Direct",
    "instruction": "Decrement Register Pair by 1",
    "code": "00rp 1011",
    "bytes": "1",
    "mCycles": "1",
    "tStates": "6",
    "machineCycles": "S",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Decrement Reg. Pair"
  },
  {
    "mnemonic": "DI none",
    "opcode": "DI",
    "operand": "none",
    "group": "IO & Machine Control : Control",
    "addressingMode": "Implied",
    "instruction": "Disable Interrupts",
    "code": "F3",
    "bytes": "1",
    "mCycles": "1",
    "tStates": "4",
    "machineCycles": "F",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Disable Interrupts"
  },
  {
    "mnemonic": "EI none",
    "opcode": "EI",
    "operand": "none",
    "group": "IO & Machine Control : Control",
    "addressingMode": "Implied",
    "instruction": "Enable Interrupts",
    "code": "FB",
    "bytes": "1",
    "mCycles": "1",
    "tStates": "4",
    "machineCycles": "F",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Enable Interrupts"
  },
  {
    "mnemonic": "HLT none",
    "opcode": "HLT",
    "operand": "none",
    "group": "IO & Machine Control : Control",
    "addressingMode": "Implied",
    "instruction": "Halt and Enter Wait State",
    "code": "76",
    "bytes": "1",
    "mCycles": "2",
    "tStates": "5",
    "machineCycles": "F B",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Halt"
  },
  {
    "mnemonic": "IN port",
    "opcode": "IN",
    "operand": "port",
    "group": "IO & Machine Control : Input/Output",
    "addressingMode": "Direct",
    "instruction": "Input Data to Accumulator from a Port with 8-bit Address",
    "code": "DB port",
    "bytes": "2",
    "mCycles": "3",
    "tStates": "10",
    "machineCycles": "F R I",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Input from 8-bit port"
  },
  {
    "mnemonic": "INR r",
    "opcode": "INR",
    "operand": "r",
    "group": "Arithmetic & Logical : Increment",
    "addressingMode": "Register Direct",
    "instruction": "Increment Contents of Register by 1",
    "code": "00SS S100",
    "bytes": "1",
    "mCycles": "1",
    "tStates": "4",
    "machineCycles": "F",
    "flagsAffected": {
      "all": "No",
      "none": "No",
      "s": "Yes",
      "z": "Yes",
      "ac": "Yes",
      "p": "Yes",
      "cy": "No"
    },
    "example": "",
    "notes": "Increment Reg."
  },
  {
    "mnemonic": "INR m",
    "opcode": "INR",
    "operand": "m",
    "group": "Arithmetic & Logical : Increment",
    "addressingMode": "Register Indirect",
    "instruction": "Increment Contents of Memory by 1",
    "code": "34",
    "bytes": "1",
    "mCycles": "3",
    "tStates": "10",
    "machineCycles": "F R W",
    "flagsAffected": {
      "all": "No",
      "none": "No",
      "s": "Yes",
      "z": "Yes",
      "ac": "Yes",
      "p": "Yes",
      "cy": "No"
    },
    "example": "",
    "notes": "Increment Mem. Contents"
  },
  {
    "mnemonic": "INX rp",
    "opcode": "INX",
    "operand": "rp",
    "group": "Arithmetic & Logical : Increment",
    "addressingMode": "Register Direct",
    "instruction": "Increment Register Pair by 1",
    "code": "00rp 0011",
    "bytes": "1",
    "mCycles": "1",
    "tStates": "6",
    "machineCycles": "S",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Increment Reg. Pair"
  },
  {
    "mnemonic": "JC addr",
    "opcode": "JC",
    "operand": "addr",
    "group": "Branch Control : Jump",
    "addressingMode": "Direct",
    "instruction": "Jump Conditionally",
    "code": "DA addr",
    "bytes": "3",
    "mCycles": "3",
    "tStates": "7-10",
    "machineCycles": "F R R",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Jump on CY"
  },
  {
    "mnemonic": "JM addr",
    "opcode": "JM",
    "operand": "addr",
    "group": "Branch Control : Jump",
    "addressingMode": "Direct",
    "instruction": "Jump Conditionally",
    "code": "FA addr",
    "bytes": "3",
    "mCycles": "3",
    "tStates": "7-10",
    "machineCycles": "F R R",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Jump on Minus"
  },
  {
    "mnemonic": "JMP addr",
    "opcode": "JMP",
    "operand": "addr",
    "group": "Branch Control : Jump",
    "addressingMode": "Direct",
    "instruction": "Jump Unconditionally",
    "code": "C3 addr",
    "bytes": "3",
    "mCycles": "3",
    "tStates": "10",
    "machineCycles": "F R R",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Unconditional Jump"
  },
  {
    "mnemonic": "JNC addr",
    "opcode": "JNC",
    "operand": "addr",
    "group": "Branch Control : Jump",
    "addressingMode": "Direct",
    "instruction": "Jump Conditionally",
    "code": "D2 addr",
    "bytes": "3",
    "mCycles": "3",
    "tStates": "7-10",
    "machineCycles": "F R R",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Jump on No CY"
  },
  {
    "mnemonic": "JNZ addr",
    "opcode": "JNZ",
    "operand": "addr",
    "group": "Group",
    "addressingMode": "Direct",
    "instruction": "Jump Conditionally",
    "code": "C2 addr",
    "bytes": "3",
    "mCycles": "3",
    "tStates": "7-10",
    "machineCycles": "F R R",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Jump on No Zero"
  },
  {
    "mnemonic": "JP addr",
    "opcode": "JP",
    "operand": "addr",
    "group": "Branch Control : Jump",
    "addressingMode": "Direct",
    "instruction": "Jump Conditionally",
    "code": "F2 addr",
    "bytes": "3",
    "mCycles": "3",
    "tStates": "7-10",
    "machineCycles": "F R R",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Jump on Positive"
  },
  {
    "mnemonic": "JPE addr",
    "opcode": "JPE",
    "operand": "addr",
    "group": "Branch Control : Jump",
    "addressingMode": "Direct",
    "instruction": "Jump Conditionally",
    "code": "EA addr",
    "bytes": "3",
    "mCycles": "3",
    "tStates": "7-10",
    "machineCycles": "F R R",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Jump on Parity Even"
  },
  {
    "mnemonic": "JPO addr",
    "opcode": "JPO",
    "operand": "addr",
    "group": "Branch Control : Jump",
    "addressingMode": "Direct",
    "instruction": "Jump Conditionally",
    "code": "E2 addr",
    "bytes": "3",
    "mCycles": "3",
    "tStates": "7-10",
    "machineCycles": "F R R",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Jump on Parity Odd"
  },
  {
    "mnemonic": "JZ addr",
    "opcode": "JZ",
    "operand": "addr",
    "group": "Branch Control : Jump",
    "addressingMode": "Direct",
    "instruction": "Jump Conditionally",
    "code": "CA addr",
    "bytes": "3",
    "mCycles": "3",
    "tStates": "7-10",
    "machineCycles": "F R R",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Jump on Zero"
  },
  {
    "mnemonic": "LDA addr",
    "opcode": "LDA",
    "operand": "addr",
    "group": "Data Transfer : Load/Store",
    "addressingMode": "Direct",
    "instruction": "Load Accumulator Direct",
    "code": "3A addr",
    "bytes": "3",
    "mCycles": "4",
    "tStates": "13",
    "machineCycles": "F R R R",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Load A Direct"
  },
  {
    "mnemonic": "LDAX rp",
    "opcode": "LDAX",
    "operand": "rp",
    "group": "Data Transfer : Load/Store",
    "addressingMode": "Register Indirect",
    "instruction": "Load Accumulator Indirect",
    "code": "000X 1010",
    "bytes": "1",
    "mCycles": "2",
    "tStates": "7",
    "machineCycles": "F R",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Load A from M; memory address is in BC(X = 0) / DE(X = 1)"
  },
  {
    "mnemonic": "LHLD addr",
    "opcode": "LHLD",
    "operand": "addr",
    "group": "Data Transfer : Load/Store",
    "addressingMode": "Direct",
    "instruction": "Load H and L Registers Direct",
    "code": "RA addr",
    "bytes": "3",
    "mCycles": "5",
    "tStates": "16",
    "machineCycles": "F R R R R",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Load HL Direct"
  },
  {
    "mnemonic": "LXI rp, data(16-bit)",
    "opcode": "LXI",
    "operand": "rp, data(16-bit)",
    "group": "Data Transfer : Load Immediate",
    "addressingMode": "Immediate",
    "instruction": "Load Register Pair Immediate",
    "code": "00rp 0001 data",
    "bytes": "3",
    "mCycles": "3",
    "tStates": "10",
    "machineCycles": "F R R",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Load 16-bit in Reg. Pair"
  },
  {
    "mnemonic": "MOV rd, rs",
    "opcode": "MOV",
    "operand": "rd, rs",
    "group": "Data Transfer : Move",
    "addressingMode": "Register Direct",
    "instruction": "Move-Copy from Source to Destination",
    "code": "01DD DSSS",
    "bytes": "1",
    "mCycles": "1",
    "tStates": "4",
    "machineCycles": "F",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Move from Reg. rs  to Reg. rd"
  },
  {
    "mnemonic": "MOV m, rs",
    "opcode": "MOV",
    "operand": "m, rs",
    "group": "Data Transfer : Move",
    "addressingMode": "Register Direct",
    "instruction": "Move-Copy from Source to Destination",
    "code": "0111 0SSS",
    "bytes": "1",
    "mCycles": "2",
    "tStates": "7",
    "machineCycles": "F W",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Move from Reg. to Mem."
  },
  {
    "mnemonic": "MOV rd, m",
    "opcode": "MOV",
    "operand": "rd, m",
    "group": "Data Transfer : Move",
    "addressingMode": "Register Indirect",
    "instruction": "Move-Copy from Source to Destination",
    "code": "01DD D100",
    "bytes": "1",
    "mCycles": "2",
    "tStates": "7",
    "machineCycles": "F R",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Move from Mem. to Reg."
  },
  {
    "mnemonic": "MVI r, data(8-bit)",
    "opcode": "MVI",
    "operand": "r, data(8-bit)",
    "group": "Data Transfer : Move Immediate",
    "addressingMode": "Immediate",
    "instruction": "Move Immediate 8-bit",
    "code": "00DD D110 data",
    "bytes": "2",
    "mCycles": "2",
    "tStates": "7",
    "machineCycles": "F R",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Load 8-bit in Reg."
  },
  {
    "mnemonic": "MVI m, data(8-bit)",
    "opcode": "MVI",
    "operand": "m, data(8-bit)",
    "group": "Data Transfer : Move Immediate",
    "addressingMode": "Immediate",
    "instruction": "Move Immediate 8-bit",
    "code": "36 data",
    "bytes": "2",
    "mCycles": "3",
    "tStates": "10",
    "machineCycles": "F R W",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Load 8-bit in Mem."
  },
  {
    "mnemonic": "NOP none",
    "opcode": "NOP",
    "operand": "none",
    "group": "IO & Machine Control : Control",
    "addressingMode": "Implied",
    "instruction": "No Operation",
    "code": "00",
    "bytes": "1",
    "mCycles": "1",
    "tStates": "4",
    "machineCycles": "F",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "No Operation"
  },
  {
    "mnemonic": "ORA r",
    "opcode": "ORA",
    "operand": "r",
    "group": "Arithmetic & Logical : Logical",
    "addressingMode": "Register Direct",
    "instruction": "Logically OR with Accumulator",
    "code": "1011 0SSS",
    "bytes": "1",
    "mCycles": "1",
    "tStates": "4",
    "machineCycles": "F",
    "flagsAffected": {
      "all": "Yes",
      "none": "No",
      "s": "Yes",
      "z": "Yes",
      "ac": "Reset",
      "p": "Yes",
      "cy": "Reset"
    },
    "example": "",
    "notes": "Or Reg. with A"
  },
  {
    "mnemonic": "ORA m",
    "opcode": "ORA",
    "operand": "m",
    "group": "Arithmetic & Logical : Logical",
    "addressingMode": "Register Indirect",
    "instruction": "Logically OR with Accumulator",
    "code": "B6",
    "bytes": "2",
    "mCycles": "2",
    "tStates": "7",
    "machineCycles": "F R",
    "flagsAffected": {
      "all": "Yes",
      "none": "No",
      "s": "Yes",
      "z": "Yes",
      "ac": "Reset",
      "p": "Yes",
      "cy": "Reset"
    },
    "example": "",
    "notes": "Or Mem. Contents with A"
  },
  {
    "mnemonic": "ORI data(8-bit)",
    "opcode": "ORI",
    "operand": "data(8-bit)",
    "group": "Arithmetic & Logical : Arithmetic & Logical Immediate",
    "addressingMode": "Immediate",
    "instruction": "Logically OR Immediate",
    "code": "F6 data",
    "bytes": "2",
    "mCycles": "2",
    "tStates": "7",
    "machineCycles": "F R",
    "flagsAffected": {
      "all": "Yes",
      "none": "No",
      "s": "Yes",
      "z": "Yes",
      "ac": "Reset",
      "p": "Yes",
      "cy": "Reset"
    },
    "example": "",
    "notes": "Or 8-bit with A"
  },
  {
    "mnemonic": "OUT port",
    "opcode": "OUT",
    "operand": "port",
    "group": "IO & Machine Control : Input/Output",
    "addressingMode": "Direct",
    "instruction": "Output Data from Accumulator to a Port with 8-bit Address",
    "code": "D3",
    "bytes": "2",
    "mCycles": "3",
    "tStates": "10",
    "machineCycles": "F R O",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Output to 8-bit Port"
  },
  {
    "mnemonic": "PCHL none",
    "opcode": "PCHL",
    "operand": "none",
    "group": "Branch Control : Jump",
    "addressingMode": "Implied",
    "instruction": "Load Program Counter with HL Contents",
    "code": "E9",
    "bytes": "1",
    "mCycles": "1",
    "tStates": "6",
    "machineCycles": "S",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Move HL to Program Counter"
  },
  {
    "mnemonic": "POP rp",
    "opcode": "POP",
    "operand": "rp",
    "group": "IO & Machine Control : Stack Ops",
    "addressingMode": "Register Indirect",
    "instruction": "Pop off Stack to Register Pair",
    "code": "11rp 0001",
    "bytes": "1",
    "mCycles": "3",
    "tStates": "10",
    "machineCycles": "F R R",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Pop Reg. Pair"
  },
  {
    "mnemonic": "PUSH rp",
    "opcode": "PUSH",
    "operand": "rp",
    "group": "IO & Machine Control : Stack Ops",
    "addressingMode": "Register Direct",
    "instruction": "Push Register Pair onto Stack",
    "code": "11rp 0101",
    "bytes": "1",
    "mCycles": "3",
    "tStates": "12",
    "machineCycles": "S W W",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Push Reg. Pair"
  },
  {
    "mnemonic": "RAL none",
    "opcode": "RAL",
    "operand": "none",
    "group": "Arithmetic & Logical : Rotate",
    "addressingMode": "Implied",
    "instruction": "Rotate Accumulator Left through Carry",
    "code": "17",
    "bytes": "1",
    "mCycles": "1",
    "tStates": "4",
    "machineCycles": "F",
    "flagsAffected": {
      "all": "No",
      "none": "No",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "Yes"
    },
    "example": "",
    "notes": "Rotate A Left through CY"
  },
  {
    "mnemonic": "RAR none",
    "opcode": "RAR",
    "operand": "none",
    "group": "Arithmetic & Logical : Rotate",
    "addressingMode": "Implied",
    "instruction": "Rotate Accumulator Right through Carry",
    "code": "1F",
    "bytes": "1",
    "mCycles": "1",
    "tStates": "4",
    "machineCycles": "F",
    "flagsAffected": {
      "all": "No",
      "none": "No",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "Yes"
    },
    "example": "",
    "notes": "Rotate A Right through CY"
  },
  {
    "mnemonic": "RC none",
    "opcode": "RC",
    "operand": "none",
    "group": "Branch Control : Return",
    "addressingMode": "Implied",
    "instruction": "Return Conditionally",
    "code": "D8",
    "bytes": "1",
    "mCycles": "3",
    "tStates": "6-12",
    "machineCycles": "S R R",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Return on CY"
  },
  {
    "mnemonic": "RET none",
    "opcode": "RET",
    "operand": "none",
    "group": "Branch Control : Return",
    "addressingMode": "Implied",
    "instruction": "Return from Subroutine Unconditionally",
    "code": "C9",
    "bytes": "1",
    "mCycles": "3",
    "tStates": "10",
    "machineCycles": "F R R",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Return"
  },
  {
    "mnemonic": "RIM none",
    "opcode": "RIM",
    "operand": "none",
    "group": "IO & Machine Control : New Instructions",
    "addressingMode": "Implied",
    "instruction": "Read Interrupt Mask",
    "code": "20",
    "bytes": "1",
    "mCycles": "1",
    "tStates": "4",
    "machineCycles": "F",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Read Interrupt Mask"
  },
  {
    "mnemonic": "RLC none",
    "opcode": "RLC",
    "operand": "none",
    "group": "Arithmetic & Logical : Rotate",
    "addressingMode": "Implied",
    "instruction": "Rotate Accumulator Left",
    "code": "07",
    "bytes": "1",
    "mCycles": "1",
    "tStates": "4",
    "machineCycles": "F",
    "flagsAffected": {
      "all": "No",
      "none": "No",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "Yes"
    },
    "example": "",
    "notes": ""
  },
  {
    "mnemonic": "RM none",
    "opcode": "RM",
    "operand": "none",
    "group": "Branch Control : Return",
    "addressingMode": "Implied",
    "instruction": "Return Conditionally",
    "code": "F8",
    "bytes": "1",
    "mCycles": "3",
    "tStates": "6-12",
    "machineCycles": "S R R",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Return on Minus"
  },
  {
    "mnemonic": "RNC none",
    "opcode": "RNC",
    "operand": "none",
    "group": "Branch Control : Return",
    "addressingMode": "Implied",
    "instruction": "Return Conditionally",
    "code": "D0",
    "bytes": "1",
    "mCycles": "3",
    "tStates": "6-12",
    "machineCycles": "S R R",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Return on No CY"
  },
  {
    "mnemonic": "RNZ none",
    "opcode": "RNZ",
    "operand": "none",
    "group": "Arithmetic & Logical : Rotate",
    "addressingMode": "Implied",
    "instruction": "Return Conditionally",
    "code": "C0",
    "bytes": "1",
    "mCycles": "3",
    "tStates": "6-12",
    "machineCycles": "S R R",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Return on No Zero"
  },
  {
    "mnemonic": "RP none",
    "opcode": "RP",
    "operand": "none",
    "group": "Branch Control : Return",
    "addressingMode": "Implied",
    "instruction": "Return Conditionally",
    "code": "F0",
    "bytes": "1",
    "mCycles": "3",
    "tStates": "6-12",
    "machineCycles": "S R R",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Return on Positive"
  },
  {
    "mnemonic": "RPE none",
    "opcode": "RPE",
    "operand": "none",
    "group": "Branch Control : Return",
    "addressingMode": "Implied",
    "instruction": "Return Conditionally",
    "code": "E8",
    "bytes": "1",
    "mCycles": "3",
    "tStates": "6-12",
    "machineCycles": "S R R",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Return on Parity Even"
  },
  {
    "mnemonic": "RTO none",
    "opcode": "RTO",
    "operand": "none",
    "group": "Branch Control : Return",
    "addressingMode": "Implied",
    "instruction": "Return Conditionally",
    "code": "E0",
    "bytes": "1",
    "mCycles": "3",
    "tStates": "6-12",
    "machineCycles": "S R R",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Return on Parity Odd"
  },
  {
    "mnemonic": "RRC none",
    "opcode": "RRC",
    "operand": "none",
    "group": "Arithmetic & Logical : Rotate",
    "addressingMode": "Implied",
    "instruction": "Rotate Accumulator Right",
    "code": "0F",
    "bytes": "1",
    "mCycles": "1",
    "tStates": "4",
    "machineCycles": "F",
    "flagsAffected": {
      "all": "No",
      "none": "No",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "Yes"
    },
    "example": "",
    "notes": "Rotate A to Right"
  },
  {
    "mnemonic": "RST n",
    "opcode": "RST",
    "operand": "n",
    "group": "Branch Control : Restart",
    "addressingMode": "Implied",
    "instruction": "Restart",
    "code": "11XX X111",
    "bytes": "1",
    "mCycles": "3",
    "tStates": "12",
    "machineCycles": "S W W",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Restart"
  },
  {
    "mnemonic": "RZ none",
    "opcode": "RZ",
    "operand": "none",
    "group": "Branch Control : Return",
    "addressingMode": "Implied",
    "instruction": "Return Conditionally",
    "code": "C8",
    "bytes": "1",
    "mCycles": "3",
    "tStates": "6-12",
    "machineCycles": "S R R",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Return on Zero"
  },
  {
    "mnemonic": "SBB r",
    "opcode": "SBB",
    "operand": "r",
    "group": "Arithmetic & Logical : Subtract",
    "addressingMode": "Register Direct",
    "instruction": "Subtract Source and Borrow from Accumulator",
    "code": "1001 1SSS",
    "bytes": "1",
    "mCycles": "1",
    "tStates": "4",
    "machineCycles": "F",
    "flagsAffected": {
      "all": "Yes",
      "none": "No",
      "s": "Yes",
      "z": "Yes",
      "ac": "Yes",
      "p": "Yes",
      "cy": "Yes"
    },
    "example": "",
    "notes": "Subtract Reg. from A with CY (Borrow)"
  },
  {
    "mnemonic": "SBB m",
    "opcode": "SBB",
    "operand": "m",
    "group": "Arithmetic & Logical : Subtract",
    "addressingMode": "Register Indirect",
    "instruction": "Subtract Source and Borrow from Accumulator",
    "code": "9E",
    "bytes": "1",
    "mCycles": "2",
    "tStates": "7",
    "machineCycles": "F R",
    "flagsAffected": {
      "all": "Yes",
      "none": "No",
      "s": "Yes",
      "z": "Yes",
      "ac": "Yes",
      "p": "Yes",
      "cy": "Yes"
    },
    "example": "",
    "notes": "Subtract Mem. Contents from A with CY (Borrow)"
  },
  {
    "mnemonic": "SBI data(8-bit)",
    "opcode": "SBI",
    "operand": "data(8-bit)",
    "group": "Arithmetic & Logical : Arithmetic & Logical Immediate",
    "addressingMode": "Immediate",
    "instruction": "Subtract Immediate with Borrow",
    "code": "DE data",
    "bytes": "2",
    "mCycles": "2",
    "tStates": "7",
    "machineCycles": "F R",
    "flagsAffected": {
      "all": "Yes",
      "none": "No",
      "s": "Yes",
      "z": "Yes",
      "ac": "Yes",
      "p": "Yes",
      "cy": "Yes"
    },
    "example": "",
    "notes": "Subtract 8-bit from A"
  },
  {
    "mnemonic": "SHLD addr",
    "opcode": "SHLD",
    "operand": "addr",
    "group": "Data Transfer : Load/Store",
    "addressingMode": "Direct",
    "instruction": "Store H and L Register Direct",
    "code": "22 addr",
    "bytes": "3",
    "mCycles": "5",
    "tStates": "16",
    "machineCycles": "F R R W W",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Store HL Direct"
  },
  {
    "mnemonic": "SIM none",
    "opcode": "SIM",
    "operand": "none",
    "group": "IO & Machine Control : New Instructions",
    "addressingMode": "Implied",
    "instruction": "Set Interrupt Mask",
    "code": "30",
    "bytes": "1",
    "mCycles": "1",
    "tStates": "4",
    "machineCycles": "F",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Set Interrupt Mask"
  },
  {
    "mnemonic": "SPHL none",
    "opcode": "SPHL",
    "operand": "none",
    "group": "IO & Machine Control : Stack Ops",
    "addressingMode": "Register Direct",
    "instruction": "Copy H and L Register to Stack Pointer",
    "code": "F9",
    "bytes": "1",
    "mCycles": "1",
    "tStates": "6",
    "machineCycles": "S",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Move HL to SP (Stack Pointer)"
  },
  {
    "mnemonic": "STA addr",
    "opcode": "STA",
    "operand": "addr",
    "group": "Data Transfer : Load/Store",
    "addressingMode": "Direct",
    "instruction": "Store Accumulator Direct",
    "code": "32 addr",
    "bytes": "3",
    "mCycles": "4",
    "tStates": "13",
    "machineCycles": "F R R W",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Store A Direct"
  },
  {
    "mnemonic": "STAX rp",
    "opcode": "STAX",
    "operand": "rp",
    "group": "Data Transfer : Load/Store",
    "addressingMode": "Register Indirect",
    "instruction": "Store Accumulator Indirect",
    "code": "000X 0010",
    "bytes": "1",
    "mCycles": "2",
    "tStates": "7",
    "machineCycles": "F W",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Store A in Mem. ; Memory address is in BC (X = 0) / DE (X = 1)"
  },
  {
    "mnemonic": "STC none",
    "opcode": "STC",
    "operand": "none",
    "group": "Arithmetic & Logical : Specials",
    "addressingMode": "Implied",
    "instruction": "Set Carry",
    "code": "37",
    "bytes": "1",
    "mCycles": "1",
    "tStates": "4",
    "machineCycles": "F",
    "flagsAffected": {
      "all": "No",
      "none": "No",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "Set"
    },
    "example": "",
    "notes": "Set Carry"
  },
  {
    "mnemonic": "SUB r",
    "opcode": "SUB",
    "operand": "r",
    "group": "Arithmetic & Logical : Subtract",
    "addressingMode": "Register Direct",
    "instruction": "Subtract Register from Accumulator",
    "code": "1001 0SSS",
    "bytes": "1",
    "mCycles": "1",
    "tStates": "4",
    "machineCycles": "F",
    "flagsAffected": {
      "all": "Yes",
      "none": "No",
      "s": "Yes",
      "z": "Yes",
      "ac": "Yes",
      "p": "Yes",
      "cy": "Yes"
    },
    "example": "",
    "notes": "Subtract Reg. from A"
  },
  {
    "mnemonic": "SUB m",
    "opcode": "SUB",
    "operand": "m",
    "group": "Arithmetic & Logical : Subtract",
    "addressingMode": "Register Indirect",
    "instruction": "Subtract Memory from Accumulator",
    "code": "96",
    "bytes": "1",
    "mCycles": "2",
    "tStates": "7",
    "machineCycles": "F R",
    "flagsAffected": {
      "all": "Yes",
      "none": "No",
      "s": "Yes",
      "z": "Yes",
      "ac": "Yes",
      "p": "Yes",
      "cy": "Yes"
    },
    "example": "",
    "notes": "Subtract Mem. from A"
  },
  {
    "mnemonic": "SUI data(8-bit)",
    "opcode": "SUI",
    "operand": "data(8-bit)",
    "group": "Arithmetic & Logical : Arithmetic & Logical Immediate",
    "addressingMode": "Immediate",
    "instruction": "Subtract Immediate from Accumulator",
    "code": "D6 data",
    "bytes": "2",
    "mCycles": "2",
    "tStates": "7",
    "machineCycles": "F R",
    "flagsAffected": {
      "all": "Yes",
      "none": "No",
      "s": "Yes",
      "z": "Yes",
      "ac": "Yes",
      "p": "Yes",
      "cy": "Yes"
    },
    "example": "",
    "notes": "Subtract 8-bit from A"
  },
  {
    "mnemonic": "XCHG none",
    "opcode": "XCHG",
    "operand": "none",
    "group": "Data Transfer : Move",
    "addressingMode": "Implied",
    "instruction": "Exchange H and L with D and E",
    "code": "EB",
    "bytes": "1",
    "mCycles": "1",
    "tStates": "4",
    "machineCycles": "F",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Exchange DE with HL"
  },
  {
    "mnemonic": "XRA r",
    "opcode": "XRA",
    "operand": "r",
    "group": "Arithmetic & Logical : Logical",
    "addressingMode": "Register Direct",
    "instruction": "Exclusive OR with Accumulator",
    "code": "1010 1SSS",
    "bytes": "1",
    "mCycles": "1",
    "tStates": "4",
    "machineCycles": "F",
    "flagsAffected": {
      "all": "Yes",
      "none": "No",
      "s": "Yes",
      "z": "Yes",
      "ac": "Reset",
      "p": "Yes",
      "cy": "Reset"
    },
    "example": "",
    "notes": "Exclusive or Reg. with A"
  },
  {
    "mnemonic": "XRA m",
    "opcode": "XRA",
    "operand": "m",
    "group": "Arithmetic & Logical : Logical",
    "addressingMode": "Register Indirect",
    "instruction": "Exclusive OR with Accumulator",
    "code": "AE",
    "bytes": "1",
    "mCycles": "2",
    "tStates": "7",
    "machineCycles": "F R",
    "flagsAffected": {
      "all": "Yes",
      "none": "No",
      "s": "Yes",
      "z": "Yes",
      "ac": "Reset",
      "p": "Yes",
      "cy": "Reset"
    },
    "example": "",
    "notes": "Exclusive or Mem. with A"
  },
  {
    "mnemonic": "XRI data(8-bit)",
    "opcode": "XRI",
    "operand": "data(8-bit)",
    "group": "Arithmetic & Logical : Arithmetic & Logical Immediate",
    "addressingMode": "Immediate",
    "instruction": "Exclusive OR Immediate with Accumulator",
    "code": "EE data",
    "bytes": "2",
    "mCycles": "2",
    "tStates": "7",
    "machineCycles": "F R",
    "flagsAffected": {
      "all": "Yes",
      "none": "No",
      "s": "Yes",
      "z": "Yes",
      "ac": "Reset",
      "p": "Yes",
      "cy": "Reset"
    },
    "example": "",
    "notes": "Exclusive or 8-bit with A"
  },
  {
    "mnemonic": "XTHL none",
    "opcode": "XTHL",
    "operand": "none",
    "group": "IO & Machine Control : Input/Output",
    "addressingMode": "Implied",
    "instruction": "Exchange H and L with Top of Stack",
    "code": "E3",
    "bytes": "1",
    "mCycles": "5",
    "tStates": "16",
    "machineCycles": "F R R W W",
    "flagsAffected": {
      "all": "No",
      "none": "Yes",
      "s": "No",
      "z": "No",
      "ac": "No",
      "p": "No",
      "cy": "No"
    },
    "example": "",
    "notes": "Exchange Stack with HL"
  }
]