Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid this.

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version V-2023.12-SP5 for linux64 - Jul 16, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Wed Apr 30 22:24:18 2025
Hostname:           tux-117
CPU Model:          11th Gen Intel(R) Core(TM) i5-11600 @ 2.80GHz
CPU Details:        Cores = 12 : Sockets = 1 : Cache Size = 12288 KB : Freq = 3.82 GHz
OS:                 Linux 5.10.0-34-amd64
RAM:                 31 GB (Free   3 GB)
Swap:                 1 GB (Free   1 GB)
Work Filesystem:    /filespace/h mounted to files.cae.wisc.edu:/h
Tmp Filesystem:     / mounted to /dev/mapper/tux--117--vg-root
Work Disk:           27 GB (Free  26 GB)
Tmp Disk:           820 GB (Free 819 GB)

CPU Load: 11%, Ram Free: 3 GB, Swap Free: 1 GB, Work Disk Free: 26 GB, Tmp Disk Free: 819 GB
# read files and set top level design 
read_file -format sverilog { PB_intf.sv telemetry.sv UART_tx.sv A2D_intf.sv brushless.sv cadence_filt.sv cadence_LU.sv cadence_meas.sv inert_intf.sv inertial_integrator.sv mtr_drv.sv nonoverlap.sv PB_release.sv PID.sv PWM.sv reset_synch.sv sensorCondition.sv SPI_mnrch.sv desiredDrive.sv incline_sat.sv eBike.sv }
Loading db file '/cae/apps/data/saed32_edk-2022/lib/stdcell_lvt/db_nldm/saed32lvt_tt0p85v25c.db'
Loading db file '/cae/apps/data/saed32_edk-2022/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db'
Loading db file '/cae/apps/data/synopsys-2024/syn/V-2023.12-SP5/libraries/syn/gtech.db'
Loading db file '/cae/apps/data/synopsys-2024/syn/V-2023.12-SP5/libraries/syn/standard.sldb'
  Loading link library 'saed32lvt_tt0p85v25c'
  Loading link library 'saed32io_wb_tt1p05v25c_2p5v'
  Loading link library 'gtech'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /filespace/h/hchan54/ece551/ECE551_/PB_intf.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/telemetry.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/UART_tx.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/brushless.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/cadence_LU.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/cadence_meas.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/inert_intf.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:34: The value 0098 is too large for the numeric data type being used (VER-1)
Compiling source file /filespace/h/hchan54/ece551/ECE551_/mtr_drv.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/nonoverlap.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/PB_release.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/PID.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/PWM.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/reset_synch.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/SPI_mnrch.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/desiredDrive.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/incline_sat.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/eBike.sv

Inferred memory devices in process
	in routine PB_intf line 12 in file
		'/filespace/h/hchan54/ece551/ECE551_/PB_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     setting_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     setting_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 46 in file
	'/filespace/h/hchan54/ece551/ECE551_/telemetry.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            52            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine telemetry line 23 in file
		'/filespace/h/hchan54/ece551/ECE551_/telemetry.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine telemetry line 40 in file
		'/filespace/h/hchan54/ece551/ECE551_/telemetry.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 79 in file
	'/filespace/h/hchan54/ece551/ECE551_/UART_tx.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            88            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_tx line 27 in file
		'/filespace/h/hchan54/ece551/ECE551_/UART_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      n001_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx line 37 in file
		'/filespace/h/hchan54/ece551/ECE551_/UART_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      n004_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx line 48 in file
		'/filespace/h/hchan54/ece551/ECE551_/UART_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      n005_reg       | Flip-flop |   5   |  Y  | N  | N  | Y  | N  | N  | N  |
|      n005_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx line 59 in file
		'/filespace/h/hchan54/ece551/ECE551_/UART_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      n003_reg       | Flip-flop |   9   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx line 70 in file
		'/filespace/h/hchan54/ece551/ECE551_/UART_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     tx_done_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 39 in file
	'/filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            49            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
	'/filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            89            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine A2D_intf line 33 in file
		'/filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine A2D_intf line 84 in file
		'/filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     channel_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine A2D_intf line 102 in file
		'/filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine A2D_intf line 112 in file
		'/filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      batt_reg       | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine A2D_intf line 120 in file
		'/filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      curr_reg       | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine A2D_intf line 128 in file
		'/filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      brake_reg      | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine A2D_intf line 136 in file
		'/filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     torque_reg      | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 47 in file
	'/filespace/h/hchan54/ece551/ECE551_/brushless.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            56            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine brushless line 19 in file
		'/filespace/h/hchan54/ece551/ECE551_/brushless.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     green1_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     green2_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     yellow1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     yellow2_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      blue1_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      blue2_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine brushless line 29 in file
		'/filespace/h/hchan54/ece551/ECE551_/brushless.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    synchBlu_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    synchGrn_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    synchYlw_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_filt line 13 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      meta2_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      meta1_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_filt line 25 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    flop3_out_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_filt line 49 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    stbl_cnt_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_filt line 59 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  cadence_filt_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 14 in file
	'/filespace/h/hchan54/ece551/ECE551_/cadence_LU.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            15            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cadence_meas line 34 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_meas.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_meas line 51 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_meas.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| cadence_filt_ff_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_meas line 69 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_meas.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cadence_per_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 181 in file
	'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           198            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine inert_intf line 45 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     int_ff2_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     int_ff1_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 56 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      timer_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 66 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    H_Roll_ff_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 74 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    L_Roll_ff_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 82 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    H_Yaw_ff_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 90 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    L_Yaw_ff_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 98 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     H_AY_ff_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 106 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     L_AY_ff_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 114 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     H_AZ_ff_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 122 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     L_AZ_ff_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 132 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    prev_done_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 142 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cmd_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|       snd_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 160 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    spi2_vld_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    spi1_vld_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 172 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:46: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:59: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:73: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:81: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:82: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:83: signed to unsigned assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:84: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:96: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:97: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:104: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:105: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
	in routine inertial_integrator line 37 in file
		'/filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     vld_ff2_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     vld_ff_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator line 51 in file
		'/filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   incline_int_reg   | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator line 65 in file
		'/filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    roll_int_reg     | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator line 91 in file
		'/filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| incline_acc_product_reg | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|  roll_acc_product_reg   | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine nonoverlap line 20 in file
		'/filespace/h/hchan54/ece551/ECE551_/nonoverlap.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ff_low_2_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    ff_high_1_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    ff_high_2_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    ff_low_1_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine nonoverlap line 37 in file
		'/filespace/h/hchan54/ece551/ECE551_/nonoverlap.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     highOut_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     lowOut_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine nonoverlap line 56 in file
		'/filespace/h/hchan54/ece551/ECE551_/nonoverlap.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    dead_time_reg    | Flip-flop |   5   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PB_release line 9 in file
		'/filespace/h/hchan54/ece551/ECE551_/PB_release.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      ff_3_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      ff_1_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      ff_2_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:45: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:46: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:59: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:64: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:80: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:81: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:89: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:90: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:97: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine PID line 38 in file
		'/filespace/h/hchan54/ece551/ECE551_/PID.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PID line 50 in file
		'/filespace/h/hchan54/ece551/ECE551_/PID.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   integrator_reg    | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PID line 67 in file
		'/filespace/h/hchan54/ece551/ECE551_/PID.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      e_d2_reg       | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|      e_d3_reg       | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|      e_d1_reg       | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PID line 85 in file
		'/filespace/h/hchan54/ece551/ECE551_/PID.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       D_r_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|       I_r_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PWM line 13 in file
		'/filespace/h/hchan54/ece551/ECE551_/PWM.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     PWM_sig_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PWM line 22 in file
		'/filespace/h/hchan54/ece551/ECE551_/PWM.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine reset_synch line 9 in file
		'/filespace/h/hchan54/ece551/ECE551_/reset_synch.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rst_n_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     rst_ff_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sensorCondition line 65 in file
		'/filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| pedalingflop2out_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| pedalingflop1out_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine sensorCondition line 76 in file
		'/filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   accum_curr_reg    | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sensorCondition line 86 in file
		'/filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  accum_torque_reg   | Flip-flop |  17   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sensorCondition line 103 in file
		'/filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 27 in file
	'/filespace/h/hchan54/ece551/ECE551_/SPI_mnrch.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            34            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SPI_mnrch line 21 in file
		'/filespace/h/hchan54/ece551/ECE551_/SPI_mnrch.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mnrch line 57 in file
		'/filespace/h/hchan54/ece551/ECE551_/SPI_mnrch.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    shft_reg_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mnrch line 64 in file
		'/filespace/h/hchan54/ece551/ECE551_/SPI_mnrch.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    bit_cntr_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mnrch line 84 in file
		'/filespace/h/hchan54/ece551/ECE551_/SPI_mnrch.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    SCLK_div_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mnrch line 91 in file
		'/filespace/h/hchan54/ece551/ECE551_/SPI_mnrch.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      SS_n_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mnrch line 98 in file
		'/filespace/h/hchan54/ece551/ECE551_/SPI_mnrch.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      done_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Warning:  /filespace/h/hchan54/ece551/ECE551_/desiredDrive.sv:43: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/desiredDrive.sv:56: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine desiredDrive line 47 in file
		'/filespace/h/hchan54/ece551/ECE551_/desiredDrive.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|     s0_scale_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|  s0_incline_lim_reg   | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
| s0_cadence_factor_reg | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|   s0_torque_pos_reg   | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|    s0_pedaling_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine desiredDrive line 71 in file
		'/filespace/h/hchan54/ece551/ECE551_/desiredDrive.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|    s1_pedaling_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  s1_partial_prod_reg  | Flip-flop |  21   |  Y  | N  | Y  | N  | N  | N  | N  |
| s1_cadence_factor_reg | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|     s1_scale_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine desiredDrive line 86 in file
		'/filespace/h/hchan54/ece551/ECE551_/desiredDrive.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    s2_scale_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| s2_assist_prod_reg  | Flip-flop |  27   |  Y  | N  | Y  | N  | N  | N  | N  |
|   s2_pedaling_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine desiredDrive line 99 in file
		'/filespace/h/hchan54/ece551/ECE551_/desiredDrive.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     s3_prod_reg     | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine desiredDrive line 106 in file
		'/filespace/h/hchan54/ece551/ECE551_/desiredDrive.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   target_curr_reg   | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Loaded 21 designs.
Current design is 'PB_intf'.
PB_intf telemetry UART_tx A2D_intf brushless cadence_filt cadence_LU cadence_meas inert_intf inertial_integrator mtr_drv nonoverlap PB_release PID PWM reset_synch sensorCondition SPI_mnrch desiredDrive incline_sat eBike
# set current design to eBike
set current_design eBike
eBike
# clock contraints: freq 400 Mhz
create_clock -name "clk" -period 2.5  [get_ports clk]
Information: Building the design 'sensorCondition' instantiated from design 'eBike' with
	the parameters "FAST_SIM=1". (HDL-193)

Inferred memory devices in process
	in routine sensorCondition_FAST_SIM1 line 65 in file
		'/filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| pedalingflop2out_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| pedalingflop1out_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine sensorCondition_FAST_SIM1 line 76 in file
		'/filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   accum_curr_reg    | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sensorCondition_FAST_SIM1 line 86 in file
		'/filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  accum_torque_reg   | Flip-flop |  17   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sensorCondition_FAST_SIM1 line 103 in file
		'/filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sensorCondition_FAST_SIM1)
Information: Building the design 'PID' instantiated from design 'eBike' with
	the parameters "FAST_SIM=1". (HDL-193)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:45: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:46: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:59: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:64: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:80: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:81: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:89: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:90: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:97: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine PID_FAST_SIM1 line 38 in file
		'/filespace/h/hchan54/ece551/ECE551_/PID.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PID_FAST_SIM1 line 50 in file
		'/filespace/h/hchan54/ece551/ECE551_/PID.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   integrator_reg    | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PID_FAST_SIM1 line 67 in file
		'/filespace/h/hchan54/ece551/ECE551_/PID.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      e_d2_reg       | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|      e_d3_reg       | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|      e_d1_reg       | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PID_FAST_SIM1 line 85 in file
		'/filespace/h/hchan54/ece551/ECE551_/PID.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       D_r_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|       I_r_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (PID_FAST_SIM1)
Information: Building the design 'cadence_filt' instantiated from design 'sensorCondition_FAST_SIM1' with
	the parameters "FAST_SIM=1". (HDL-193)

Inferred memory devices in process
	in routine cadence_filt_FAST_SIM1 line 13 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      meta2_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      meta1_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_filt_FAST_SIM1 line 25 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    flop3_out_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_filt_FAST_SIM1 line 49 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    stbl_cnt_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_filt_FAST_SIM1 line 59 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  cadence_filt_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cadence_filt_FAST_SIM1)
1
set_dont_touch_network [find port clk]
1
set prim_inputs [remove_from_collection [all_inputs] [find port clk]]
{RST_n A2D_MISO hallGrn hallYlw hallBlu inertMISO inertINT cadence tgglMd}
# set clock uncertainty to 0.15 ns        
set_clock_uncertainty 0.15 [get_clocks clk]
1
set_input_delay  0.30 -clock clk $prim_inputs
1
set_driving_cell -lib_cell NAND2X2_LVT -library saed32lvt_tt0p85v25c $prim_inputs
Warning: Design rule attributes from the driving cell will be set on the port 'RST_n'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'A2D_MISO'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hallGrn'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hallYlw'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hallBlu'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'inertMISO'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'inertINT'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'cadence'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tgglMd'. (UID-401)
1
set_max_transition 0.20 [current_design]
1
set_output_delay 0.50 -clock clk [all_outputs]
1
set_load 50 [all_outputs] ;# 50 fF
1
set_wire_load_model -name 16000 -library saed32lvt_tt0p85v25c
1
#  
compile -map_effort medium 
CPU Load: 11%, Ram Free: 3 GB, Swap Free: 1 GB, Work Disk Free: 26 GB, Tmp Disk Free: 819 GB
Warning: Setting attribute 'fix_multiple_port_nets' on design 'eBike'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | V-2023.12-DWBB_202312.5 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 2599                                   |
| Number of User Hierarchies                              | 22                                     |
| Sequential Cell Count                                   | 751                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 2                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 814                                    |
| Number of Dont Touch Nets                               | 22                                     |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 75 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design eBike has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'PB_release'
  Processing 'PB_intf'
  Processing 'inertial_integrator'
  Processing 'SPI_mnrch_0'
  Processing 'inert_intf'
Information: The register 'cmd_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'cmd_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'cmd_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'cmd_reg[2]' is a constant and will be removed. (OPT-1206)
  Processing 'nonoverlap_0'
  Processing 'PWM'
  Processing 'mtr_drv'
  Processing 'brushless'
  Processing 'PID_FAST_SIM1'
Information: The register 'D_r_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'I_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'I_r_reg[12]' is a constant and will be removed. (OPT-1206)
  Processing 'UART_tx'
  Processing 'telemetry'
  Processing 'desiredDrive'
  Processing 'cadence_LU'
  Processing 'cadence_meas'
  Processing 'cadence_filt_FAST_SIM1'
  Processing 'sensorCondition_FAST_SIM1'
  Processing 'A2D_intf'
  Processing 'reset_synch'
  Processing 'eBike'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'inert_intf_DW01_inc_0_DW01_inc_2'
  Processing 'inertial_integrator_DW01_cmp2_0'
  Processing 'inertial_integrator_DW01_sub_0'
  Processing 'inertial_integrator_DW01_cmp2_1'
  Processing 'inertial_integrator_DW01_cmp2_2'
  Processing 'inertial_integrator_DW01_sub_1'
  Processing 'SPI_mnrch_1_DW01_inc_0_DW01_inc_3'
  Processing 'SPI_mnrch_1_DW01_inc_1_DW01_inc_4'
  Processing 'nonoverlap_1_DW01_inc_0_DW01_inc_5'
  Processing 'nonoverlap_2_DW01_inc_0_DW01_inc_6'
  Processing 'nonoverlap_0_DW01_inc_0_DW01_inc_7'
  Processing 'PWM_DW01_inc_0_DW01_inc_8'
  Processing 'PWM_DW01_cmp2_0_DW01_cmp2_3'
  Processing 'brushless_DW01_add_0'
  Processing 'PID_FAST_SIM1_DW01_cmp2_0_DW01_cmp2_4'
  Processing 'PID_FAST_SIM1_DW01_cmp2_1_DW01_cmp2_5'
  Processing 'PID_FAST_SIM1_DW01_sub_0_DW01_sub_2'
  Processing 'PID_FAST_SIM1_DW01_cmp2_2_DW01_cmp2_6'
  Processing 'PID_FAST_SIM1_DW01_cmp2_3_DW01_cmp2_7'
  Processing 'PID_FAST_SIM1_DW01_add_0_DW01_add_1'
  Processing 'PID_FAST_SIM1_DW01_cmp2_4_DW01_cmp2_8'
  Processing 'PID_FAST_SIM1_DW01_inc_0_DW01_inc_9'
  Processing 'sensorCondition_FAST_SIM1_DW01_inc_0_DW01_inc_10'
  Processing 'sensorCondition_FAST_SIM1_DW01_sub_0_DW01_sub_3'
  Processing 'sensorCondition_FAST_SIM1_DW01_cmp2_0_DW01_cmp2_9'
  Processing 'telemetry_DW01_inc_0_DW01_inc_11'
  Processing 'UART_tx_DW01_dec_0'
  Processing 'desiredDrive_DW01_add_0_DW01_add_2'
  Processing 'desiredDrive_DW01_cmp2_0_DW01_cmp2_10'
  Processing 'desiredDrive_DW01_cmp2_1_DW01_cmp2_11'
  Processing 'desiredDrive_DW01_sub_0_DW01_sub_4'
  Processing 'desiredDrive_DW01_add_1_DW01_add_3'
  Processing 'cadence_meas_DW01_inc_0_DW01_inc_12'
  Processing 'cadence_filt_FAST_SIM1_DW01_inc_0_DW01_inc_13'
  Processing 'A2D_intf_DW01_inc_0_DW01_inc_14'
  Processing 'SPI_mnrch_0_DW01_inc_0_DW01_inc_15'
  Processing 'SPI_mnrch_0_DW01_inc_1_DW01_inc_16'
  Allocating blocks in 'DW02_mult_A_width27_B_width3'
  Building model 'DW01_MUX'
  Processing 'DW01_MUX'
  Building model 'DW01_mmux_width2'
  Processing 'DW01_mmux_width2'
  Building model 'DW01_mmux_width3'
  Processing 'DW01_mmux_width3'
  Building model 'DW01_mmux_width4'
  Processing 'DW01_mmux_width4'
  Building model 'DW01_mmux_width5'
  Processing 'DW01_mmux_width5'
  Building model 'DW01_NAND2'
  Processing 'DW01_NAND2'
  Building model 'DW01_add_width28' (cla)
  Processing 'DW01_add_width28'
  Building model 'DW02_mult_A_width27_B_width3' (csa)
  Processing 'DW02_mult_A_width27_B_width3'
  Allocating blocks in 'DW02_mult_A_width3_B_width27'
  Building model 'DW01_add_width29' (cla)
  Processing 'DW01_add_width29'
  Allocating blocks in 'DW01_absval_width3'
  Building model 'DW01_inc_width3' (cla)
  Processing 'DW01_inc_width3'
  Building model 'DW01_absval_width3' (cla)
  Processing 'DW01_absval_width3'
  Allocating blocks in 'DW01_absval_width27'
  Building model 'DW01_inc_width27' (cla)
  Processing 'DW01_inc_width27'
  Building model 'DW01_absval_width27' (cla)
  Processing 'DW01_absval_width27'
  Building model 'DW01_inc_width30' (cla)
  Processing 'DW01_inc_width30'
  Building model 'DW02_mult_A_width3_B_width27' (csa)
  Processing 'DW02_mult_A_width3_B_width27'
  Allocating blocks in 'DW02_mult_A_width21_B_width6'
  Building model 'DW01_add_width25' (cla)
  Processing 'DW01_add_width25'
  Building model 'DW02_mult_A_width21_B_width6' (csa)
  Processing 'DW02_mult_A_width21_B_width6'
  Allocating blocks in 'DW02_mult_A_width6_B_width21'
  Building model 'DW02_mult_A_width6_B_width21' (csa)
  Processing 'DW02_mult_A_width6_B_width21'
  Allocating blocks in 'DW02_mult_A_width12_B_width9'
  Building model 'DW01_add_width19' (cla)
  Processing 'DW01_add_width19'
  Building model 'DW02_mult_A_width12_B_width9' (csa)
  Processing 'DW02_mult_A_width12_B_width9'
  Allocating blocks in 'DW02_mult_A_width16_B_width10'
  Building model 'DW01_add_width24' (cla)
  Processing 'DW01_add_width24'
  Building model 'DW02_mult_A_width16_B_width10' (csa)
  Processing 'DW02_mult_A_width16_B_width10'
  Allocating blocks in 'DW02_mult_A_width10_B_width16'
  Building model 'DW02_mult_A_width10_B_width16' (csa)
  Processing 'DW02_mult_A_width10_B_width16'
  Building model 'DW01_add_width17' (rpl)
  Processing 'DW01_add_width17'
  Building model 'DW01_add_width17' (cla)
  Processing 'DW01_add_width17'
  Allocating blocks in 'DW02_mult_A_width17_B_width5'
  Building model 'DW01_add_width20' (cla)
  Processing 'DW01_add_width20'
  Building model 'DW02_mult_A_width17_B_width5' (csa)
  Processing 'DW02_mult_A_width17_B_width5'
  Allocating blocks in 'DW02_mult_A_width5_B_width17'
  Building model 'DW02_mult_A_width5_B_width17' (csa)
  Processing 'DW02_mult_A_width5_B_width17'
  Building model 'DW01_add_width14' (rpl)
  Processing 'DW01_add_width14'
  Building model 'DW01_add_width14' (cla)
  Processing 'DW01_add_width14'
  Allocating blocks in 'DW02_mult_A_width14_B_width2'
  Allocating blocks in 'DW01_absval_width14'
  Building model 'DW01_inc_width14' (cla)
  Processing 'DW01_inc_width14'
  Building model 'DW01_absval_width14' (cla)
  Processing 'DW01_absval_width14'
  Allocating blocks in 'DW01_absval_width2'
  Building model 'DW01_inc_width2' (cla)
  Processing 'DW01_inc_width2'
  Building model 'DW01_absval_width2' (cla)
  Processing 'DW01_absval_width2'
  Building model 'DW01_inc_width16' (cla)
  Processing 'DW01_inc_width16'
  Building model 'DW02_mult_A_width14_B_width2' (csa)
  Processing 'DW02_mult_A_width14_B_width2'
  Building model 'DW01_add_width24' (rpl)
  Processing 'DW01_add_width24'
  Processing 'desiredDrive_DW02_mult_0'
  Processing 'desiredDrive_DW01_add_2_DW01_add_4'
  Processing 'desiredDrive_DW02_mult_1'
  Processing 'desiredDrive_DW01_add_3_DW01_add_5'
  Processing 'desiredDrive_DW02_mult_2'
  Processing 'desiredDrive_DW01_add_4_DW01_add_6'
  Processing 'inertial_integrator_DW02_mult_0_DW02_mult_3'
  Processing 'inertial_integrator_DW01_add_0_DW01_add_7'
  Processing 'inertial_integrator_DW02_mult_1_DW02_mult_4'
  Processing 'inertial_integrator_DW01_add_1_DW01_add_8'
  Processing 'sensorCondition_FAST_SIM1_DW01_add_0_DW01_add_9'
  Processing 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5'
  Processing 'sensorCondition_FAST_SIM1_DW01_add_1_DW01_add_10'
  Processing 'sensorCondition_FAST_SIM1_DW01_add_2_DW01_add_11'
  Processing 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6'
  Processing 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12'
  Processing 'inertial_integrator_DW01_add_2_DW01_add_13'
  Processing 'inertial_integrator_DW01_add_3_DW01_add_14'
  Processing 'inertial_integrator_DW01_add_4_DW01_add_15'
  Processing 'inertial_integrator_DW01_add_5_DW01_add_16'
  Processing 'PID_FAST_SIM1_DW01_add_1_DW01_add_17'
  Processing 'PID_FAST_SIM1_DW01_add_2_DW01_add_18'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: The register 'u_PID/integrator_reg[17]' is a constant and will be removed. (OPT-1206)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10   14918.5      0.62       5.3    3537.8                          
    0:00:10   14916.0      0.62       5.3    3537.8                          
    0:00:10   14916.0      0.62       5.3    3537.8                          
    0:00:10   14914.7      0.61       5.3    3537.8                          
    0:00:10   14914.7      0.61       5.3    3537.8                          
    0:00:10   13575.1      0.61       4.7    3395.4                          
    0:00:10   13536.2      0.61       4.6    3391.9                          
    0:00:10   13555.8      0.61       4.6    3391.8                          
    0:00:11   13564.7      0.61       4.5    3391.8                          
    0:00:11   13601.8      0.58       4.4    3391.8                          
    0:00:11   13601.8      0.58       4.4    3391.8                          
    0:00:11   13603.3      0.56       4.2    3391.8                          
    0:00:11   13603.3      0.56       4.2    3391.8                          
    0:00:11   13622.9      0.55       4.1    3391.8                          
    0:00:11   13622.9      0.55       4.1    3391.8                          
    0:00:11   13622.9      0.55       4.1    3391.8                          
    0:00:11   13694.8      0.55       4.0     409.6                          
    0:00:11   13705.2      0.55       3.9      89.4                          
    0:00:11   13709.3      0.55       3.9      36.8                          
    0:00:11   13712.8      0.55       3.9       0.0                          
    0:00:11   13712.8      0.55       3.9       0.0                          
    0:00:11   13712.8      0.55       3.9       0.0                          
    0:00:11   13712.8      0.55       3.9       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:11   13712.8      0.55       4.0       0.0                          
    0:00:11   13712.8      0.55       4.0       0.0                          
    0:00:11   13712.8      0.55       4.0       0.0                          
    0:00:11   13810.9      0.47       3.5       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:11   13820.4      0.45       3.3       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:11   13829.8      0.43       3.3       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:11   13834.6      0.43       3.2       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:11   13842.5      0.40       3.1       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:11   13848.6      0.33       2.7       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:11   13854.9      0.27       2.4       0.0 u_sensorCondition/drive1/s2_assist_prod_reg[26]/D
    0:00:11   13858.2      0.22       1.9       0.0 u_sensorCondition/drive1/s2_assist_prod_reg[26]/D
    0:00:11   13873.5      0.20       1.7       0.0 u_sensorCondition/drive1/s2_assist_prod_reg[26]/D
    0:00:11   13871.7      0.20       1.6       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:11   13871.9      0.18       1.5       0.0 u_sensorCondition/drive1/s2_assist_prod_reg[26]/D
    0:00:11   13891.3      0.18       1.5       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:12   13892.5      0.18       1.5       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:12   13893.5      0.17       1.4       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:12   13893.5      0.17       1.4       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:12   13888.7      0.17       1.4       0.0                          
    0:00:12   13856.9      0.17       1.4    1727.8                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:12   13856.9      0.17       1.4    1727.8                          
    0:00:12   13939.5      0.17       1.3       0.0 u_sensorCondition/drive1/s2_assist_prod_reg[26]/D
    0:00:12   13939.3      0.16       1.3       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:12   13952.8      0.16       1.3       0.0 u_sensorCondition/drive1/s2_assist_prod_reg[26]/D
    0:00:12   13961.7      0.16       1.3       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:12   13973.3      0.16       1.3       0.0                          
    0:00:12   13975.1      0.16       1.3       0.0                          
    0:00:12   13979.7      0.16       1.2       0.0                          
    0:00:12   13985.3      0.16       1.2       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:12   13985.3      0.16       1.2       0.0                          
    0:00:13   13985.3      0.16       1.2       0.0                          
    0:00:13   13861.5      0.17       1.1       0.0                          
    0:00:13   13829.8      0.17       1.1       0.0                          
    0:00:13   13797.7      0.17       1.1       0.0                          
    0:00:13   13791.9      0.17       1.1       0.0                          
    0:00:13   13786.5      0.17       1.1       0.0                          
    0:00:13   13786.5      0.17       1.1       0.0                          
    0:00:13   13787.6      0.16       1.1       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:13   13787.6      0.16       1.1       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:13   13787.6      0.16       1.1       0.0                          
    0:00:13   13773.3      0.16       1.1       0.0                          
    0:00:13   13773.1      0.16       1.1       0.0                          
    0:00:13   13773.1      0.16       1.1       0.0                          
    0:00:13   13773.1      0.16       1.1       0.0                          
    0:00:13   13773.1      0.16       1.1       0.0                          
    0:00:13   13773.1      0.16       1.1       0.0                          
    0:00:13   13773.1      0.16       1.1       0.0                          
    0:00:13   13773.1      0.15       1.1       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:13   13773.1      0.15       1.1       0.0                          
    0:00:13   13773.1      0.15       1.1       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
CPU Load: 14%, Ram Free: 3 GB, Swap Free: 1 GB, Work Disk Free: 26 GB, Tmp Disk Free: 819 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
check_design
 
****************************************
check_design summary:
Version:     V-2023.12-SP5
Date:        Wed Apr 30 22:24:34 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    235
    Unloaded inputs (LINT-8)                                       37
    Unconnected ports (LINT-28)                                   197
    Constant outputs (LINT-52)                                      1

Cells                                                             163
    Connected to power or ground (LINT-32)                        123
    Nets connected to multiple pins on same cell (LINT-33)         40

Nets                                                               37
    Unloaded nets (LINT-2)                                         37
--------------------------------------------------------------------------------

Warning: In design 'eBike', net 'u_sensorCondition/mult_44/FS_3/A[0]' driven by pin 'u_sensorCondition/mult_44/FS_3/A[0]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_44/FS_3/A[1]' driven by pin 'u_sensorCondition/mult_44/FS_3/A[1]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_44/FS_3/A[2]' driven by pin 'u_sensorCondition/mult_44/FS_3/A[2]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_44/FS_3/A[3]' driven by pin 'u_sensorCondition/mult_44/FS_3/A[3]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_44/FS_3/A[4]' driven by pin 'u_sensorCondition/mult_44/FS_3/A[4]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_44/FS_3/A[5]' driven by pin 'u_sensorCondition/mult_44/FS_3/A[5]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_44/FS_3/A[6]' driven by pin 'u_sensorCondition/mult_44/FS_3/A[6]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_44/FS_3/A[7]' driven by pin 'u_sensorCondition/mult_44/FS_3/A[7]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_44/FS_3/A[8]' driven by pin 'u_sensorCondition/mult_44/FS_3/A[8]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_44/FS_3/A[9]' driven by pin 'u_sensorCondition/mult_44/FS_3/A[9]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_44/FS_3/A[10]' driven by pin 'u_sensorCondition/mult_44/FS_3/A[10]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_44/FS_3/A[11]' driven by pin 'u_sensorCondition/mult_44/FS_3/A[11]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_44/FS_3/A[12]' driven by pin 'u_sensorCondition/mult_44/FS_3/A[12]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_PID/sub_77/B[12]' driven by pin 'u_PID/sub_77/B[12]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_PID/add_57/A[17]' driven by pin 'u_PID/add_57/A[17]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_93/FS_1/A[0]' driven by pin 'u_inert/integrator/mult_93/FS_1/A[0]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_93/FS_1/A[1]' driven by pin 'u_inert/integrator/mult_93/FS_1/A[1]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_93/FS_1/A[2]' driven by pin 'u_inert/integrator/mult_93/FS_1/A[2]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_93/FS_1/A[3]' driven by pin 'u_inert/integrator/mult_93/FS_1/A[3]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_93/FS_1/A[4]' driven by pin 'u_inert/integrator/mult_93/FS_1/A[4]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_93/FS_1/A[5]' driven by pin 'u_inert/integrator/mult_93/FS_1/A[5]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_93/FS_1/A[6]' driven by pin 'u_inert/integrator/mult_93/FS_1/A[6]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_93/FS_1/A[8]' driven by pin 'u_inert/integrator/mult_93/FS_1/A[8]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_93/FS_1/A[9]' driven by pin 'u_inert/integrator/mult_93/FS_1/A[9]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_93/FS_1/A[10]' driven by pin 'u_inert/integrator/mult_93/FS_1/A[10]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_93/FS_1/A[7]' driven by pin 'u_inert/integrator/mult_93/FS_1/A[7]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_92/FS_1/A[0]' driven by pin 'u_inert/integrator/mult_92/FS_1/A[0]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_92/FS_1/A[1]' driven by pin 'u_inert/integrator/mult_92/FS_1/A[1]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_92/FS_1/A[2]' driven by pin 'u_inert/integrator/mult_92/FS_1/A[2]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_92/FS_1/A[3]' driven by pin 'u_inert/integrator/mult_92/FS_1/A[3]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_92/FS_1/A[4]' driven by pin 'u_inert/integrator/mult_92/FS_1/A[4]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_92/FS_1/A[5]' driven by pin 'u_inert/integrator/mult_92/FS_1/A[5]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_92/FS_1/A[6]' driven by pin 'u_inert/integrator/mult_92/FS_1/A[6]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_92/FS_1/A[8]' driven by pin 'u_inert/integrator/mult_92/FS_1/A[8]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_92/FS_1/A[9]' driven by pin 'u_inert/integrator/mult_92/FS_1/A[9]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_92/FS_1/A[10]' driven by pin 'u_inert/integrator/mult_92/FS_1/A[10]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_92/FS_1/A[7]' driven by pin 'u_inert/integrator/mult_92/FS_1/A[7]' has no loads. (LINT-2)
Warning: In design 'PID_FAST_SIM1_DW01_sub_0_DW01_sub_2', input port 'B[12]' is unloaded. (LINT-8)
Warning: In design 'PID_FAST_SIM1_DW01_add_0_DW01_add_1', input port 'A[17]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', input port 'A[10]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', input port 'A[9]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', input port 'A[8]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', input port 'A[7]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', input port 'A[6]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', input port 'A[5]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', input port 'A[4]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', input port 'A[3]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', input port 'A[2]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', input port 'A[1]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', input port 'A[0]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', input port 'A[10]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', input port 'A[9]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', input port 'A[8]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', input port 'A[7]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', input port 'A[6]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', input port 'A[5]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', input port 'A[4]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', input port 'A[3]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', input port 'A[2]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', input port 'A[1]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', input port 'A[0]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[12]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[11]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[10]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[9]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[8]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[7]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[6]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[5]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[4]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[3]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[2]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[1]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[0]' is unloaded. (LINT-8)
Warning: In design 'brushless', port 'drv_mag[1]' is not connected to any nets. (LINT-28)
Warning: In design 'brushless', port 'drv_mag[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator', port 'LED[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator', port 'LED[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator', port 'LED[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator', port 'LED[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator', port 'LED[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator', port 'LED[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator', port 'LED[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator', port 'LED[0]' is not connected to any nets. (LINT-28)
Warning: In design 'PID_FAST_SIM1_DW01_sub_0_DW01_sub_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'PID_FAST_SIM1_DW01_sub_0_DW01_sub_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'PID_FAST_SIM1_DW01_add_0_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'PID_FAST_SIM1_DW01_add_0_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_sub_0_DW01_sub_3', port 'A[12]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_sub_0_DW01_sub_3', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_sub_0_DW01_sub_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_sub_0_DW01_sub_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[7]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[6]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[5]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[4]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[3]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[2]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[1]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[0]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_1', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_2', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'A[18]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[23]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[22]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[13]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'SUM[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'SUM[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'SUM[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'SUM[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'SUM[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'SUM[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'SUM[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'SUM[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'SUM[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'SUM[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[23]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[22]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[13]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'SUM[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'SUM[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'SUM[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'SUM[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'SUM[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'SUM[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'SUM[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'SUM[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'SUM[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'SUM[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_0_DW01_add_9', port 'B[16]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_0_DW01_add_9', port 'B[15]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_0_DW01_add_9', port 'B[14]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_0_DW01_add_9', port 'B[13]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_0_DW01_add_9', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_0_DW01_add_9', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_0_DW01_add_9', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5', port 'PRODUCT[4]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5', port 'PRODUCT[3]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5', port 'PRODUCT[2]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5', port 'PRODUCT[1]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5', port 'PRODUCT[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_2_DW01_add_11', port 'B[13]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_2_DW01_add_11', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_2_DW01_add_11', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_2_DW01_add_11', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', port 'PRODUCT[1]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', port 'PRODUCT[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', port 'A[13]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_3_DW01_add_14', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_3_DW01_add_14', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_4_DW01_add_15', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_4_DW01_add_15', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'PID_FAST_SIM1_DW01_add_1_DW01_add_17', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'PID_FAST_SIM1_DW01_add_1_DW01_add_17', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'PID_FAST_SIM1_DW01_add_2_DW01_add_18', port 'A[13]' is not connected to any nets. (LINT-28)
Warning: In design 'PID_FAST_SIM1_DW01_add_2_DW01_add_18', port 'A[12]' is not connected to any nets. (LINT-28)
Warning: In design 'PID_FAST_SIM1_DW01_add_2_DW01_add_18', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'PID_FAST_SIM1_DW01_add_2_DW01_add_18', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'PID_FAST_SIM1_DW01_add_2_DW01_add_18', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'eBike', a pin on submodule 'u_mtr_drv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'duty[10]' is connected to logic 1. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[15]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[14]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[10]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[9]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[8]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[7]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[6]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[5]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[4]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[3]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[2]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[1]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[0]' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'sub_59' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[12]' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'sub_59' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[12]' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'sub_59' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'mult_44' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 1. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'mult_44' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 1. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'mult_44' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'add_45' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[13]' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'add_45' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[12]' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'add_45' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'mult_50' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 1. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'mult_50' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 1. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'mult_50' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 1. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'mult_50' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 1. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'mult_50' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 1. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'mult_50' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'add_51' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[16]' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'add_51' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[15]' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'add_51' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[14]' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'add_51' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[13]' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'add_51' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[12]' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'add_51' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'PID_FAST_SIM1', a pin on submodule 'sub_77' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'PID_FAST_SIM1', a pin on submodule 'add_57' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[17]' is connected to logic 0. 
Warning: In design 'PID_FAST_SIM1', a pin on submodule 'add_57' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'PID_FAST_SIM1', a pin on submodule 'add_1_root_add_0_root_add_96_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[13]' is connected to logic 0. 
Warning: In design 'PID_FAST_SIM1', a pin on submodule 'add_1_root_add_0_root_add_96_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[12]' is connected to logic 0. 
Warning: In design 'PID_FAST_SIM1', a pin on submodule 'add_1_root_add_0_root_add_96_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 0. 
Warning: In design 'PID_FAST_SIM1', a pin on submodule 'add_1_root_add_0_root_add_96_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'PID_FAST_SIM1', a pin on submodule 'add_0_root_add_0_root_add_96_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'inert_intf', a pin on submodule 'SPI' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[14]' is connected to logic 0. 
Warning: In design 'inert_intf', a pin on submodule 'SPI' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[7]' is connected to logic 0. 
Warning: In design 'inert_intf', a pin on submodule 'SPI' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[3]' is connected to logic 0. 
Warning: In design 'inert_intf', a pin on submodule 'SPI' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[2]' is connected to logic 0. 
Warning: In design 'desiredDrive', a pin on submodule 'mult_103' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 0. 
Warning: In design 'desiredDrive', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 0. 
Warning: In design 'desiredDrive', a pin on submodule 'mult_79' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'add_0_root_add_0_root_add_59_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'add_1_root_add_0_root_add_73_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_92' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_92' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 1. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_92' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[7]' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_92' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 1. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_92' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_92' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_92' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_92' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 1. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_92' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 1. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_92' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 1. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_92' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 1. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 1. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[7]' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 1. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 1. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 1. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 1. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 1. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[18]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[7]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[23]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[22]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[13]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[12]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[11]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[7]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[23]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[22]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[13]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[12]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[11]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[7]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', a pin on submodule 'FS_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[13]' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', a pin on submodule 'FS_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'A2D_intf', the same net is connected to more than one pin on submodule 'SPI_inst'. (LINT-33)
   Net '*Logic0*' is connected to pins 'cmd[15]', 'cmd[14]'', 'cmd[10]', 'cmd[9]', 'cmd[8]', 'cmd[7]', 'cmd[6]', 'cmd[5]', 'cmd[4]', 'cmd[3]', 'cmd[2]', 'cmd[1]', 'cmd[0]'.
Warning: In design 'sensorCondition_FAST_SIM1', the same net is connected to more than one pin on submodule 'sub_59'. (LINT-33)
   Net 'n1' is connected to pins 'A[12]', 'B[12]'', 'CI'.
Warning: In design 'sensorCondition_FAST_SIM1', the same net is connected to more than one pin on submodule 'mult_44'. (LINT-33)
   Net 'n51' is connected to pins 'B[1]', 'B[0]''.
Warning: In design 'sensorCondition_FAST_SIM1', the same net is connected to more than one pin on submodule 'add_45'. (LINT-33)
   Net 'n52' is connected to pins 'B[13]', 'B[12]''.
Warning: In design 'sensorCondition_FAST_SIM1', the same net is connected to more than one pin on submodule 'mult_50'. (LINT-33)
   Net 'n47' is connected to pins 'B[4]', 'B[3]'', 'B[2]', 'B[1]', 'B[0]'.
Warning: In design 'sensorCondition_FAST_SIM1', the same net is connected to more than one pin on submodule 'add_51'. (LINT-33)
   Net 'n48' is connected to pins 'B[16]', 'B[15]'', 'B[14]', 'B[13]', 'B[12]'.
Warning: In design 'PID_FAST_SIM1', the same net is connected to more than one pin on submodule 'sub_77'. (LINT-33)
   Net 'error[12]' is connected to pins 'A[13]', 'A[12]''.
Warning: In design 'PID_FAST_SIM1', the same net is connected to more than one pin on submodule 'sub_77'. (LINT-33)
   Net 'e_d3[12]' is connected to pins 'B[13]', 'B[12]''.
Warning: In design 'PID_FAST_SIM1', the same net is connected to more than one pin on submodule 'add_57'. (LINT-33)
   Net 'error[12]' is connected to pins 'B[17]', 'B[16]'', 'B[15]', 'B[14]', 'B[13]', 'B[12]'.
Warning: In design 'PID_FAST_SIM1', the same net is connected to more than one pin on submodule 'add_0_root_add_0_root_add_96_2'. (LINT-33)
   Net 'error[12]' is connected to pins 'B[13]', 'B[12]''.
Warning: In design 'inertial_integrator', the same net is connected to more than one pin on submodule 'add_0_root_add_0_root_add_59_2'. (LINT-33)
   Net 'n27' is connected to pins 'A[23]', 'A[20]'', 'A[18]', 'A[17]'.
Warning: In design 'inertial_integrator', the same net is connected to more than one pin on submodule 'add_0_root_add_0_root_add_59_2'. (LINT-33)
   Net 'n28' is connected to pins 'A[22]', 'A[21]'', 'A[19]', 'A[16]'.
Warning: In design 'inertial_integrator', the same net is connected to more than one pin on submodule 'add_1_root_add_0_root_add_73_2'. (LINT-33)
   Net 'roll_rt[15]' is connected to pins 'B[23]', 'B[22]'', 'B[21]', 'B[20]', 'B[19]', 'B[18]', 'B[17]', 'B[16]', 'B[15]'.
Warning: In design 'inertial_integrator', the same net is connected to more than one pin on submodule 'mult_92'. (LINT-33)
   Net 'n132' is connected to pins 'B[9]', 'B[7]'', 'B[5]', 'B[4]', 'B[3]'.
Warning: In design 'inertial_integrator', the same net is connected to more than one pin on submodule 'mult_92'. (LINT-33)
   Net 'n133' is connected to pins 'B[8]', 'B[6]'', 'B[2]', 'B[1]', 'B[0]'.
Warning: In design 'inertial_integrator', the same net is connected to more than one pin on submodule 'mult_93'. (LINT-33)
   Net 'n132' is connected to pins 'B[9]', 'B[7]'', 'B[5]', 'B[4]', 'B[3]'.
Warning: In design 'inertial_integrator', the same net is connected to more than one pin on submodule 'mult_93'. (LINT-33)
   Net 'n133' is connected to pins 'B[8]', 'B[6]'', 'B[2]', 'B[1]', 'B[0]'.
Warning: In design 'desiredDrive_DW02_mult_2', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'n2' is connected to pins 'A[18]', 'B[10]'', 'B[7]'.
Warning: In design 'desiredDrive_DW02_mult_2', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'n3' is connected to pins 'B[9]', 'B[8]'', 'B[6]', 'B[5]', 'B[4]', 'B[3]', 'B[2]', 'B[1]'.
Warning: In design 'desiredDrive_DW02_mult_2', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'B[0]', 'CI''.
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'n3' is connected to pins 'B[23]', 'B[22]'', 'B[8]'.
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'n4' is connected to pins 'B[13]', 'B[12]'', 'B[11]', 'B[10]', 'B[9]', 'B[7]', 'B[6]', 'B[5]', 'B[4]', 'B[3]', 'B[2]', 'B[1]'.
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'B[0]', 'CI''.
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'n3' is connected to pins 'B[23]', 'B[22]'', 'B[8]'.
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'n4' is connected to pins 'B[13]', 'B[12]'', 'B[11]', 'B[10]', 'B[9]', 'B[7]', 'B[6]', 'B[5]', 'B[4]', 'B[3]', 'B[2]', 'B[1]'.
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'B[0]', 'CI''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net '*Logic0*' is connected to pins 'A[13]', 'CI''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[13]' is connected to pins 'A[12]', 'B[13]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[12]' is connected to pins 'A[11]', 'B[12]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[11]' is connected to pins 'A[10]', 'B[11]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[10]' is connected to pins 'A[9]', 'B[10]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[9]' is connected to pins 'A[8]', 'B[9]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[8]' is connected to pins 'A[7]', 'B[8]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[7]' is connected to pins 'A[6]', 'B[7]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[6]' is connected to pins 'A[5]', 'B[6]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[5]' is connected to pins 'A[4]', 'B[5]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[4]' is connected to pins 'A[3]', 'B[4]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[3]' is connected to pins 'A[2]', 'B[3]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[2]' is connected to pins 'A[1]', 'B[2]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[1]' is connected to pins 'A[0]', 'B[1]''.
Warning: In design 'brushless', output port 'duty[10]' is connected directly to 'logic 1'. (LINT-52)
1
# flatten and recompile design
ungroup -all -flatten
Information: Updating graph... (UID-83)
1
# fix any hold time violations
set_fix_hold clk
1
compile -map_effort medium
CPU Load: 14%, Ram Free: 3 GB, Swap Free: 1 GB, Work Disk Free: 26 GB, Tmp Disk Free: 819 GB
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 3741                                   |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 743                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 2                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 0                                      |
| Number of Dont Touch Nets                               | 1                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 62 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design eBike has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'eBike'
Information: The register 'u_inert/spi2_vld_reg' will be removed. (OPT-1207)
Information: The register 'u_inert/spi1_vld_reg' will be removed. (OPT-1207)
Information: The register 'u_PID/cnt_reg[19]' will be removed. (OPT-1207)
Information: The register 'u_PID/cnt_reg[18]' will be removed. (OPT-1207)
Information: The register 'u_PID/cnt_reg[17]' will be removed. (OPT-1207)
Information: The register 'u_PID/cnt_reg[16]' will be removed. (OPT-1207)
Information: The register 'u_PID/cnt_reg[15]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cnt_reg[21]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cnt_reg[20]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cnt_reg[19]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cnt_reg[18]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cnt_reg[17]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cnt_reg[16]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cadence1/stbl_cnt_reg[15]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cadence1/stbl_cnt_reg[14]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cadence1/stbl_cnt_reg[13]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cadence1/stbl_cnt_reg[12]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cadence1/stbl_cnt_reg[11]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cadence1/stbl_cnt_reg[10]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cadence1/stbl_cnt_reg[9]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[10]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[9]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[8]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[7]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[6]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[5]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[4]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[3]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[2]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[1]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[0]' will be removed. (OPT-1207)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:02   13337.5      0.20       1.3    2742.3                                0.00  
    0:00:02   13336.2      0.20       1.3    2742.3                                0.00  
    0:00:02   13336.2      0.20       1.3    2742.3                                0.00  
    0:00:02   13336.0      0.20       1.3    2742.3                                0.00  
    0:00:02   13336.0      0.20       1.3    2742.3                                0.00  
    0:00:02   12907.0      0.20       1.2    2723.5                                0.00  
    0:00:02   12909.2      0.20       1.1    2723.5                                0.00  
    0:00:03   12918.1      0.20       1.1    2723.5                                0.00  
    0:00:03   12955.0      0.20       1.2    2723.5                                0.00  
    0:00:03   12963.4      0.20       1.1    2723.5                                0.00  
    0:00:03   12960.1      0.20       1.0    2723.5                                0.00  
    0:00:03   12960.1      0.20       1.0    2723.5                                0.00  
    0:00:03   12960.1      0.20       1.0    2723.5                                0.00  
    0:00:03   12962.6      0.20       1.0    2723.5                                0.00  
    0:00:03   12962.6      0.20       1.0    2723.5                                0.00  
    0:00:03   12962.6      0.20       1.0    2723.5                                0.00  
    0:00:03   13020.3      0.20       1.0       0.0                                0.00  
    0:00:03   13020.3      0.20       1.0       0.0                                0.00  
    0:00:03   13020.3      0.20       1.0       0.0                                0.00  
    0:00:03   13020.3      0.20       1.0       0.0                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:03   13020.3      0.20       1.0       0.0                                0.00  
    0:00:03   13085.1      0.19       0.9       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:03   13104.9      0.17       0.8       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:03   13107.2      0.16       0.8       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:03   13110.3      0.16       0.8       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:03   13112.8      0.16       0.8       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:03   13112.8      0.16       0.8       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:03   13118.4      0.15       0.8       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:04   13120.4      0.15       0.8       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:04   13124.3      0.13       0.7       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:04   13138.5      0.13       0.7       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:04   13142.3      0.11       0.6       0.0 u_sensorCondition/drive1/s2_assist_prod_reg[25]/D      0.00  
    0:00:04   13142.3      0.11       0.6       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:04   13154.0      0.10       0.5       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:04   13151.4      0.10       0.5       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:04   13149.7      0.09       0.5       0.0                                0.00  
    0:00:04   12977.9      0.09       0.5    2925.9                                0.00  


  Beginning Design Rule Fixing  (min_path)  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:04   12977.9      0.09       0.5    2925.9                               -2.58  
    0:00:05   13047.2      0.09       0.5       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D     -2.59  
    0:00:05   13061.2      0.09       0.4       0.0                               -2.59  
    0:00:05   13061.2      0.09       0.4       0.0                               -2.59  
    0:00:05   13061.2      0.09       0.4       0.0                               -2.59  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:05   13061.2      0.09       0.4       0.0                               -2.59  
    0:00:05   13061.2      0.09       0.4       0.0                               -2.59  
    0:00:05   12968.0      0.09       0.4       0.0                               -2.58  
    0:00:05   12945.6      0.09       0.4       0.0                               -2.58  
    0:00:05   12940.5      0.09       0.4       0.0                               -2.58  
    0:00:05   12939.2      0.09       0.4       0.0                               -2.58  
    0:00:05   12938.0      0.09       0.4       0.0                               -2.58  
    0:00:05   12938.0      0.09       0.4       0.0                               -2.58  
    0:00:05   12938.0      0.09       0.4       0.0                               -2.58  
    0:00:05   12927.3      0.09       0.4       0.0                               -2.58  
    0:00:05   12926.3      0.09       0.4       0.0                               -2.58  
    0:00:05   12926.3      0.09       0.4       0.0                               -2.58  
    0:00:05   12926.3      0.09       0.4       0.0                               -2.58  
    0:00:05   12926.3      0.09       0.4       0.0                               -2.58  
    0:00:05   12926.3      0.09       0.4       0.0                               -2.58  
    0:00:05   12926.3      0.09       0.4       0.0                               -2.58  
    0:00:05   12937.5      0.09       0.4       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D     -2.58  
    0:00:05   12938.7      0.08       0.4       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D     -2.58  
    0:00:05   12941.5      0.08       0.4       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D     -2.58  
    0:00:05   12944.6      0.08       0.4       0.0 reset/rst_n_reg/D             -2.53  
    0:00:05   13055.4      0.08       0.4       0.0 u_sensorCondition/drive1/target_curr_reg[11]/D     -1.72  
    0:00:06   13138.5      0.08       0.4       0.0 u_PID/e_d3_reg[4]/D           -1.09  
    0:00:06   13217.3      0.08       0.4       0.0 u_mtr_drv/nonoverlap_ylw/ff_low_2_reg/D     -0.51  
    0:00:06   13291.0      0.08       0.3       0.0                                0.00  
    0:00:06   13291.2      0.08       0.3       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
CPU Load: 15%, Ram Free: 3 GB, Swap Free: 1 GB, Work Disk Free: 26 GB, Tmp Disk Free: 819 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
check_design
1
# area and timing reports
report_timing -delay max -nworst 5
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 5
        -max_paths 5
Design : eBike
Version: V-2023.12-SP5
Date   : Wed Apr 30 22:24:41 2025
****************************************

Operating Conditions: tt0p85v25c   Library: saed32lvt_tt0p85v25c
Wire Load Model Mode: enclosed

  Startpoint: u_sensorCondition/drive1/s2_assist_prod_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sensorCondition/drive1/s3_prod_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_sensorCondition/drive1/s2_assist_prod_reg[1]/CLK (DFFARX2_LVT)
                                                          0.00       0.00 r
  u_sensorCondition/drive1/s2_assist_prod_reg[1]/QN (DFFARX2_LVT)
                                                          0.06       0.06 f
  U2351/Y (NOR2X1_LVT)                                    0.06       0.12 r
  U1101/Y (NAND3X0_LVT)                                   0.04       0.16 f
  U1100/Y (NAND2X0_LVT)                                   0.04       0.20 r
  U1099/Y (OA21X1_LVT)                                    0.05       0.25 r
  U1098/Y (AO22X1_LVT)                                    0.05       0.30 r
  u_sensorCondition/drive1/mult_103/S3_4_1/CO (FADDX1_LVT)
                                                          0.08       0.38 r
  u_sensorCondition/drive1/mult_103/S3_5_1/CO (FADDX1_LVT)
                                                          0.08       0.46 r
  u_sensorCondition/drive1/mult_103/S3_6_1/CO (FADDX1_LVT)
                                                          0.08       0.54 r
  U2388/Y (NAND2X0_LVT)                                   0.03       0.57 f
  U2390/Y (NAND3X0_LVT)                                   0.04       0.62 r
  U2395/Y (NAND2X0_LVT)                                   0.03       0.64 f
  U2396/Y (NAND3X0_LVT)                                   0.04       0.69 r
  u_sensorCondition/drive1/mult_103/S3_9_1/CO (FADDX1_LVT)
                                                          0.08       0.77 r
  u_sensorCondition/drive1/mult_103/S3_10_1/S (FADDX1_LVT)
                                                          0.11       0.88 f
  U2373/Y (OA22X1_LVT)                                    0.06       0.93 f
  U1129/Y (AO22X1_LVT)                                    0.04       0.97 f
  U1127/Y (AO22X1_LVT)                                    0.05       1.02 f
  U2305/Y (NAND2X0_LVT)                                   0.04       1.06 r
  U2307/Y (NAND3X0_LVT)                                   0.04       1.10 f
  u_sensorCondition/drive1/mult_103/S1_13_0/CO (FADDX1_LVT)
                                                          0.08       1.18 f
  U2402/Y (NAND2X0_LVT)                                   0.04       1.22 r
  U2404/Y (NAND3X0_LVT)                                   0.04       1.26 f
  u_sensorCondition/drive1/mult_103/S1_15_0/CO (FADDX1_LVT)
                                                          0.08       1.34 f
  u_sensorCondition/drive1/mult_103/S1_16_0/CO (FADDX1_LVT)
                                                          0.08       1.42 f
  u_sensorCondition/drive1/mult_103/S1_17_0/CO (FADDX1_LVT)
                                                          0.08       1.49 f
  U2346/Y (AO21X1_LVT)                                    0.04       1.54 f
  U1305/Y (AO22X1_LVT)                                    0.04       1.58 f
  U1120/Y (OA21X1_LVT)                                    0.05       1.63 f
  U1119/Y (AO22X1_LVT)                                    0.04       1.67 f
  U2407/Y (NAND2X0_LVT)                                   0.04       1.71 r
  U2409/Y (NAND3X0_LVT)                                   0.04       1.75 f
  U2413/Y (NAND2X0_LVT)                                   0.05       1.80 r
  U2415/Y (NAND3X0_LVT)                                   0.05       1.84 f
  u_sensorCondition/drive1/mult_103/S1_22_0/CO (FADDX1_LVT)
                                                          0.08       1.92 f
  u_sensorCondition/drive1/mult_103/S1_23_0/CO (FADDX1_LVT)
                                                          0.08       2.00 f
  u_sensorCondition/drive1/mult_103/S1_24_0/CO (FADDX1_LVT)
                                                          0.07       2.07 f
  U2362/Y (NBUFFX2_LVT)                                   0.04       2.12 f
  U2873/Y (AOI22X1_LVT)                                   0.06       2.18 r
  U1296/Y (NAND2X0_LVT)                                   0.02       2.20 f
  U1295/Y (AO21X1_LVT)                                    0.06       2.27 f
  U1294/Y (AND2X1_LVT)                                    0.05       2.31 f
  U2303/Y (XOR2X1_LVT)                                    0.08       2.39 r
  u_sensorCondition/drive1/s3_prod_reg[28]/D (DFFARX1_LVT)
                                                          0.01       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  u_sensorCondition/drive1/s3_prod_reg[28]/CLK (DFFARX1_LVT)
                                                          0.00       2.35 r
  library setup time                                     -0.03       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: u_sensorCondition/drive1/s2_assist_prod_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sensorCondition/drive1/s3_prod_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_sensorCondition/drive1/s2_assist_prod_reg[1]/CLK (DFFARX2_LVT)
                                                          0.00       0.00 r
  u_sensorCondition/drive1/s2_assist_prod_reg[1]/QN (DFFARX2_LVT)
                                                          0.06       0.06 f
  U2351/Y (NOR2X1_LVT)                                    0.06       0.12 r
  U1101/Y (NAND3X0_LVT)                                   0.04       0.16 f
  U1100/Y (NAND2X0_LVT)                                   0.04       0.20 r
  U1099/Y (OA21X1_LVT)                                    0.05       0.25 r
  U1098/Y (AO22X1_LVT)                                    0.05       0.30 r
  u_sensorCondition/drive1/mult_103/S3_4_1/CO (FADDX1_LVT)
                                                          0.08       0.38 r
  u_sensorCondition/drive1/mult_103/S3_5_1/CO (FADDX1_LVT)
                                                          0.08       0.46 r
  u_sensorCondition/drive1/mult_103/S3_6_1/CO (FADDX1_LVT)
                                                          0.08       0.54 r
  U2388/Y (NAND2X0_LVT)                                   0.03       0.57 f
  U2390/Y (NAND3X0_LVT)                                   0.04       0.62 r
  U2394/Y (NAND2X0_LVT)                                   0.03       0.64 f
  U2396/Y (NAND3X0_LVT)                                   0.04       0.69 r
  u_sensorCondition/drive1/mult_103/S3_9_1/CO (FADDX1_LVT)
                                                          0.08       0.77 r
  u_sensorCondition/drive1/mult_103/S3_10_1/S (FADDX1_LVT)
                                                          0.11       0.88 f
  U2373/Y (OA22X1_LVT)                                    0.06       0.93 f
  U1129/Y (AO22X1_LVT)                                    0.04       0.97 f
  U1127/Y (AO22X1_LVT)                                    0.05       1.02 f
  U2305/Y (NAND2X0_LVT)                                   0.04       1.06 r
  U2307/Y (NAND3X0_LVT)                                   0.04       1.10 f
  u_sensorCondition/drive1/mult_103/S1_13_0/CO (FADDX1_LVT)
                                                          0.08       1.18 f
  U2402/Y (NAND2X0_LVT)                                   0.04       1.22 r
  U2404/Y (NAND3X0_LVT)                                   0.04       1.26 f
  u_sensorCondition/drive1/mult_103/S1_15_0/CO (FADDX1_LVT)
                                                          0.08       1.34 f
  u_sensorCondition/drive1/mult_103/S1_16_0/CO (FADDX1_LVT)
                                                          0.08       1.42 f
  u_sensorCondition/drive1/mult_103/S1_17_0/CO (FADDX1_LVT)
                                                          0.08       1.49 f
  U2346/Y (AO21X1_LVT)                                    0.04       1.54 f
  U1305/Y (AO22X1_LVT)                                    0.04       1.58 f
  U1120/Y (OA21X1_LVT)                                    0.05       1.63 f
  U1119/Y (AO22X1_LVT)                                    0.04       1.67 f
  U2407/Y (NAND2X0_LVT)                                   0.04       1.71 r
  U2409/Y (NAND3X0_LVT)                                   0.04       1.75 f
  U2413/Y (NAND2X0_LVT)                                   0.05       1.80 r
  U2415/Y (NAND3X0_LVT)                                   0.05       1.84 f
  u_sensorCondition/drive1/mult_103/S1_22_0/CO (FADDX1_LVT)
                                                          0.08       1.92 f
  u_sensorCondition/drive1/mult_103/S1_23_0/CO (FADDX1_LVT)
                                                          0.08       2.00 f
  u_sensorCondition/drive1/mult_103/S1_24_0/CO (FADDX1_LVT)
                                                          0.07       2.07 f
  U2362/Y (NBUFFX2_LVT)                                   0.04       2.12 f
  U2873/Y (AOI22X1_LVT)                                   0.06       2.18 r
  U1296/Y (NAND2X0_LVT)                                   0.02       2.20 f
  U1295/Y (AO21X1_LVT)                                    0.06       2.27 f
  U1294/Y (AND2X1_LVT)                                    0.05       2.31 f
  U2303/Y (XOR2X1_LVT)                                    0.08       2.39 r
  u_sensorCondition/drive1/s3_prod_reg[28]/D (DFFARX1_LVT)
                                                          0.01       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  u_sensorCondition/drive1/s3_prod_reg[28]/CLK (DFFARX1_LVT)
                                                          0.00       2.35 r
  library setup time                                     -0.03       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: u_sensorCondition/drive1/s2_scale_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sensorCondition/drive1/s3_prod_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_sensorCondition/drive1/s2_scale_reg[2]/CLK (DFFARX1_LVT)
                                                          0.00       0.00 r
  u_sensorCondition/drive1/s2_scale_reg[2]/QN (DFFARX1_LVT)
                                                          0.06       0.06 f
  U2351/Y (NOR2X1_LVT)                                    0.06       0.12 r
  U1101/Y (NAND3X0_LVT)                                   0.04       0.16 f
  U1100/Y (NAND2X0_LVT)                                   0.04       0.20 r
  U1099/Y (OA21X1_LVT)                                    0.05       0.25 r
  U1098/Y (AO22X1_LVT)                                    0.05       0.30 r
  u_sensorCondition/drive1/mult_103/S3_4_1/CO (FADDX1_LVT)
                                                          0.08       0.38 r
  u_sensorCondition/drive1/mult_103/S3_5_1/CO (FADDX1_LVT)
                                                          0.08       0.46 r
  u_sensorCondition/drive1/mult_103/S3_6_1/CO (FADDX1_LVT)
                                                          0.08       0.54 r
  U2388/Y (NAND2X0_LVT)                                   0.03       0.57 f
  U2390/Y (NAND3X0_LVT)                                   0.04       0.62 r
  U2395/Y (NAND2X0_LVT)                                   0.03       0.64 f
  U2396/Y (NAND3X0_LVT)                                   0.04       0.69 r
  u_sensorCondition/drive1/mult_103/S3_9_1/CO (FADDX1_LVT)
                                                          0.08       0.77 r
  u_sensorCondition/drive1/mult_103/S3_10_1/S (FADDX1_LVT)
                                                          0.11       0.88 f
  U2373/Y (OA22X1_LVT)                                    0.06       0.93 f
  U1129/Y (AO22X1_LVT)                                    0.04       0.97 f
  U1127/Y (AO22X1_LVT)                                    0.05       1.02 f
  U2305/Y (NAND2X0_LVT)                                   0.04       1.06 r
  U2307/Y (NAND3X0_LVT)                                   0.04       1.10 f
  u_sensorCondition/drive1/mult_103/S1_13_0/CO (FADDX1_LVT)
                                                          0.08       1.18 f
  U2402/Y (NAND2X0_LVT)                                   0.04       1.22 r
  U2404/Y (NAND3X0_LVT)                                   0.04       1.26 f
  u_sensorCondition/drive1/mult_103/S1_15_0/CO (FADDX1_LVT)
                                                          0.08       1.34 f
  u_sensorCondition/drive1/mult_103/S1_16_0/CO (FADDX1_LVT)
                                                          0.08       1.42 f
  u_sensorCondition/drive1/mult_103/S1_17_0/CO (FADDX1_LVT)
                                                          0.08       1.49 f
  U2346/Y (AO21X1_LVT)                                    0.04       1.54 f
  U1305/Y (AO22X1_LVT)                                    0.04       1.58 f
  U1120/Y (OA21X1_LVT)                                    0.05       1.63 f
  U1119/Y (AO22X1_LVT)                                    0.04       1.67 f
  U2407/Y (NAND2X0_LVT)                                   0.04       1.71 r
  U2409/Y (NAND3X0_LVT)                                   0.04       1.75 f
  U2413/Y (NAND2X0_LVT)                                   0.05       1.80 r
  U2415/Y (NAND3X0_LVT)                                   0.05       1.84 f
  u_sensorCondition/drive1/mult_103/S1_22_0/CO (FADDX1_LVT)
                                                          0.08       1.92 f
  u_sensorCondition/drive1/mult_103/S1_23_0/CO (FADDX1_LVT)
                                                          0.08       2.00 f
  u_sensorCondition/drive1/mult_103/S1_24_0/CO (FADDX1_LVT)
                                                          0.07       2.07 f
  U2362/Y (NBUFFX2_LVT)                                   0.04       2.12 f
  U2873/Y (AOI22X1_LVT)                                   0.06       2.18 r
  U1296/Y (NAND2X0_LVT)                                   0.02       2.20 f
  U1295/Y (AO21X1_LVT)                                    0.06       2.27 f
  U1294/Y (AND2X1_LVT)                                    0.05       2.31 f
  U2303/Y (XOR2X1_LVT)                                    0.08       2.39 r
  u_sensorCondition/drive1/s3_prod_reg[28]/D (DFFARX1_LVT)
                                                          0.01       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  u_sensorCondition/drive1/s3_prod_reg[28]/CLK (DFFARX1_LVT)
                                                          0.00       2.35 r
  library setup time                                     -0.03       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: u_sensorCondition/drive1/s2_scale_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sensorCondition/drive1/s3_prod_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_sensorCondition/drive1/s2_scale_reg[2]/CLK (DFFARX1_LVT)
                                                          0.00       0.00 r
  u_sensorCondition/drive1/s2_scale_reg[2]/QN (DFFARX1_LVT)
                                                          0.06       0.06 f
  U2351/Y (NOR2X1_LVT)                                    0.06       0.12 r
  U1101/Y (NAND3X0_LVT)                                   0.04       0.16 f
  U1100/Y (NAND2X0_LVT)                                   0.04       0.20 r
  U1099/Y (OA21X1_LVT)                                    0.05       0.25 r
  U1098/Y (AO22X1_LVT)                                    0.05       0.30 r
  u_sensorCondition/drive1/mult_103/S3_4_1/CO (FADDX1_LVT)
                                                          0.08       0.38 r
  u_sensorCondition/drive1/mult_103/S3_5_1/CO (FADDX1_LVT)
                                                          0.08       0.46 r
  u_sensorCondition/drive1/mult_103/S3_6_1/CO (FADDX1_LVT)
                                                          0.08       0.54 r
  U2388/Y (NAND2X0_LVT)                                   0.03       0.57 f
  U2390/Y (NAND3X0_LVT)                                   0.04       0.62 r
  U2394/Y (NAND2X0_LVT)                                   0.03       0.64 f
  U2396/Y (NAND3X0_LVT)                                   0.04       0.69 r
  u_sensorCondition/drive1/mult_103/S3_9_1/CO (FADDX1_LVT)
                                                          0.08       0.77 r
  u_sensorCondition/drive1/mult_103/S3_10_1/S (FADDX1_LVT)
                                                          0.11       0.88 f
  U2373/Y (OA22X1_LVT)                                    0.06       0.93 f
  U1129/Y (AO22X1_LVT)                                    0.04       0.97 f
  U1127/Y (AO22X1_LVT)                                    0.05       1.02 f
  U2305/Y (NAND2X0_LVT)                                   0.04       1.06 r
  U2307/Y (NAND3X0_LVT)                                   0.04       1.10 f
  u_sensorCondition/drive1/mult_103/S1_13_0/CO (FADDX1_LVT)
                                                          0.08       1.18 f
  U2402/Y (NAND2X0_LVT)                                   0.04       1.22 r
  U2404/Y (NAND3X0_LVT)                                   0.04       1.26 f
  u_sensorCondition/drive1/mult_103/S1_15_0/CO (FADDX1_LVT)
                                                          0.08       1.34 f
  u_sensorCondition/drive1/mult_103/S1_16_0/CO (FADDX1_LVT)
                                                          0.08       1.42 f
  u_sensorCondition/drive1/mult_103/S1_17_0/CO (FADDX1_LVT)
                                                          0.08       1.49 f
  U2346/Y (AO21X1_LVT)                                    0.04       1.54 f
  U1305/Y (AO22X1_LVT)                                    0.04       1.58 f
  U1120/Y (OA21X1_LVT)                                    0.05       1.63 f
  U1119/Y (AO22X1_LVT)                                    0.04       1.67 f
  U2407/Y (NAND2X0_LVT)                                   0.04       1.71 r
  U2409/Y (NAND3X0_LVT)                                   0.04       1.75 f
  U2413/Y (NAND2X0_LVT)                                   0.05       1.80 r
  U2415/Y (NAND3X0_LVT)                                   0.05       1.84 f
  u_sensorCondition/drive1/mult_103/S1_22_0/CO (FADDX1_LVT)
                                                          0.08       1.92 f
  u_sensorCondition/drive1/mult_103/S1_23_0/CO (FADDX1_LVT)
                                                          0.08       2.00 f
  u_sensorCondition/drive1/mult_103/S1_24_0/CO (FADDX1_LVT)
                                                          0.07       2.07 f
  U2362/Y (NBUFFX2_LVT)                                   0.04       2.12 f
  U2873/Y (AOI22X1_LVT)                                   0.06       2.18 r
  U1296/Y (NAND2X0_LVT)                                   0.02       2.20 f
  U1295/Y (AO21X1_LVT)                                    0.06       2.27 f
  U1294/Y (AND2X1_LVT)                                    0.05       2.31 f
  U2303/Y (XOR2X1_LVT)                                    0.08       2.39 r
  u_sensorCondition/drive1/s3_prod_reg[28]/D (DFFARX1_LVT)
                                                          0.01       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  u_sensorCondition/drive1/s3_prod_reg[28]/CLK (DFFARX1_LVT)
                                                          0.00       2.35 r
  library setup time                                     -0.03       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: u_sensorCondition/drive1/s2_assist_prod_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sensorCondition/drive1/s3_prod_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_sensorCondition/drive1/s2_assist_prod_reg[1]/CLK (DFFARX2_LVT)
                                                          0.00       0.00 r
  u_sensorCondition/drive1/s2_assist_prod_reg[1]/QN (DFFARX2_LVT)
                                                          0.06       0.06 f
  U2351/Y (NOR2X1_LVT)                                    0.06       0.12 r
  U1101/Y (NAND3X0_LVT)                                   0.04       0.16 f
  U1100/Y (NAND2X0_LVT)                                   0.04       0.20 r
  U1099/Y (OA21X1_LVT)                                    0.05       0.25 r
  U1098/Y (AO22X1_LVT)                                    0.05       0.30 r
  u_sensorCondition/drive1/mult_103/S3_4_1/CO (FADDX1_LVT)
                                                          0.08       0.38 r
  u_sensorCondition/drive1/mult_103/S3_5_1/CO (FADDX1_LVT)
                                                          0.08       0.46 r
  u_sensorCondition/drive1/mult_103/S3_6_1/CO (FADDX1_LVT)
                                                          0.08       0.54 r
  U2388/Y (NAND2X0_LVT)                                   0.03       0.57 f
  U2390/Y (NAND3X0_LVT)                                   0.04       0.62 r
  U2395/Y (NAND2X0_LVT)                                   0.03       0.64 f
  U2396/Y (NAND3X0_LVT)                                   0.04       0.69 r
  u_sensorCondition/drive1/mult_103/S3_9_1/CO (FADDX1_LVT)
                                                          0.08       0.77 r
  u_sensorCondition/drive1/mult_103/S3_10_1/S (FADDX1_LVT)
                                                          0.11       0.88 f
  U2373/Y (OA22X1_LVT)                                    0.06       0.93 f
  U1129/Y (AO22X1_LVT)                                    0.04       0.97 f
  U1127/Y (AO22X1_LVT)                                    0.05       1.02 f
  U2305/Y (NAND2X0_LVT)                                   0.04       1.06 r
  U2307/Y (NAND3X0_LVT)                                   0.04       1.10 f
  u_sensorCondition/drive1/mult_103/S1_13_0/CO (FADDX1_LVT)
                                                          0.08       1.18 f
  U2402/Y (NAND2X0_LVT)                                   0.04       1.22 r
  U2404/Y (NAND3X0_LVT)                                   0.04       1.26 f
  u_sensorCondition/drive1/mult_103/S1_15_0/CO (FADDX1_LVT)
                                                          0.08       1.34 f
  u_sensorCondition/drive1/mult_103/S1_16_0/CO (FADDX1_LVT)
                                                          0.08       1.42 f
  u_sensorCondition/drive1/mult_103/S1_17_0/CO (FADDX1_LVT)
                                                          0.08       1.49 f
  U2346/Y (AO21X1_LVT)                                    0.04       1.54 f
  U1305/Y (AO22X1_LVT)                                    0.04       1.58 f
  U1120/Y (OA21X1_LVT)                                    0.05       1.63 f
  U1119/Y (AO22X1_LVT)                                    0.04       1.67 f
  U2408/Y (NAND2X0_LVT)                                   0.04       1.71 r
  U2409/Y (NAND3X0_LVT)                                   0.04       1.75 f
  U2413/Y (NAND2X0_LVT)                                   0.05       1.80 r
  U2415/Y (NAND3X0_LVT)                                   0.05       1.84 f
  u_sensorCondition/drive1/mult_103/S1_22_0/CO (FADDX1_LVT)
                                                          0.08       1.92 f
  u_sensorCondition/drive1/mult_103/S1_23_0/CO (FADDX1_LVT)
                                                          0.08       2.00 f
  u_sensorCondition/drive1/mult_103/S1_24_0/CO (FADDX1_LVT)
                                                          0.07       2.07 f
  U2362/Y (NBUFFX2_LVT)                                   0.04       2.12 f
  U2873/Y (AOI22X1_LVT)                                   0.06       2.18 r
  U1296/Y (NAND2X0_LVT)                                   0.02       2.20 f
  U1295/Y (AO21X1_LVT)                                    0.06       2.27 f
  U1294/Y (AND2X1_LVT)                                    0.05       2.31 f
  U2303/Y (XOR2X1_LVT)                                    0.08       2.39 r
  u_sensorCondition/drive1/s3_prod_reg[28]/D (DFFARX1_LVT)
                                                          0.01       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  u_sensorCondition/drive1/s3_prod_reg[28]/CLK (DFFARX1_LVT)
                                                          0.00       2.35 r
  library setup time                                     -0.03       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


1
report_timing -delay min -nworst 5
 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 5
        -max_paths 5
Design : eBike
Version: V-2023.12-SP5
Date   : Wed Apr 30 22:24:41 2025
****************************************

Operating Conditions: tt0p85v25c   Library: saed32lvt_tt0p85v25c
Wire Load Model Mode: enclosed

  Startpoint: u_sensorCondition/uart1/transmitter/n004_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sensorCondition/uart1/transmitter/n004_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_sensorCondition/uart1/transmitter/n004_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.00 r
  u_sensorCondition/uart1/transmitter/n004_reg[1]/QN (DFFARX1_LVT)
                                                          0.06       0.06 f
  U2199/Y (NBUFFX2_LVT)                                   0.04       0.09 f
  U2200/Y (AO22X2_LVT)                                    0.04       0.13 f
  u_sensorCondition/uart1/transmitter/n004_reg[1]/D (DFFARX1_LVT)
                                                          0.01       0.14 f
  data arrival time                                                  0.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_sensorCondition/uart1/transmitter/n004_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.01       0.14
  data required time                                                 0.14
  --------------------------------------------------------------------------
  data required time                                                 0.14
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: A2D/torque_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sensorCondition/accum_torque_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A2D/torque_reg[4]/CLK (DFFARX1_LVT)                     0.00       0.00 r
  A2D/torque_reg[4]/Q (DFFARX1_LVT)                       0.10       0.10 f
  U696/Y (AO222X1_LVT)                                    0.04       0.14 f
  u_sensorCondition/accum_torque_reg[8]/D (DFFARX2_LVT)
                                                          0.01       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_sensorCondition/accum_torque_reg[8]/CLK (DFFARX2_LVT)
                                                          0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: A2D/torque_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sensorCondition/accum_torque_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A2D/torque_reg[2]/CLK (DFFARX1_LVT)                     0.00       0.00 r
  A2D/torque_reg[2]/Q (DFFARX1_LVT)                       0.10       0.10 f
  U698/Y (AO222X1_LVT)                                    0.04       0.14 f
  u_sensorCondition/accum_torque_reg[6]/D (DFFARX2_LVT)
                                                          0.01       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_sensorCondition/accum_torque_reg[6]/CLK (DFFARX2_LVT)
                                                          0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: A2D/torque_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sensorCondition/accum_torque_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A2D/torque_reg[3]/CLK (DFFARX1_LVT)                     0.00       0.00 r
  A2D/torque_reg[3]/Q (DFFARX1_LVT)                       0.10       0.10 f
  U697/Y (AO222X1_LVT)                                    0.04       0.14 f
  u_sensorCondition/accum_torque_reg[7]/D (DFFARX2_LVT)
                                                          0.01       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_sensorCondition/accum_torque_reg[7]/CLK (DFFARX2_LVT)
                                                          0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: A2D/torque_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sensorCondition/accum_torque_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A2D/torque_reg[1]/CLK (DFFARX1_LVT)                     0.00       0.00 r
  A2D/torque_reg[1]/Q (DFFARX1_LVT)                       0.10       0.10 f
  U699/Y (AO222X1_LVT)                                    0.04       0.14 f
  u_sensorCondition/accum_torque_reg[5]/D (DFFARX2_LVT)
                                                          0.01       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_sensorCondition/accum_torque_reg[5]/CLK (DFFARX2_LVT)
                                                          0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
report_area > ebike_area.txt
write -format verilog -output ebike.vg
Writing verilog file '/filespace/h/hchan54/ece551/ECE551_/ebike.vg'.
1
1
Information: Term was not able to be set up using xterm . Using "xterm" by default instead. (CLE-10)
Warning: Cannot use command line editor for terminal type 'xterm'.  (UI-74)
dc_shell> 
Memory usage for this session 240 Mbytes.
Memory usage for this session including child processes 240 Mbytes.
CPU usage for this session 21 seconds ( 0.01 hours ).
Elapsed time for this session 59 seconds ( 0.02 hours ).

Thank you...
Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid this.

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version V-2023.12-SP5 for linux64 - Jul 16, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Wed Apr 30 22:40:51 2025
Hostname:           tux-117
CPU Model:          11th Gen Intel(R) Core(TM) i5-11600 @ 2.80GHz
CPU Details:        Cores = 12 : Sockets = 1 : Cache Size = 12288 KB : Freq = 3.41 GHz
OS:                 Linux 5.10.0-34-amd64
RAM:                 31 GB (Free   3 GB)
Swap:                 1 GB (Free   1 GB)
Work Filesystem:    /filespace/h mounted to files.cae.wisc.edu:/h
Tmp Filesystem:     / mounted to /dev/mapper/tux--117--vg-root
Work Disk:           27 GB (Free  26 GB)
Tmp Disk:           820 GB (Free 819 GB)

CPU Load: 8%, Ram Free: 3 GB, Swap Free: 1 GB, Work Disk Free: 26 GB, Tmp Disk Free: 819 GB
# read files and set top level design 
read_file -format sverilog { PB_intf.sv telemetry.sv UART_tx.sv A2D_intf.sv brushless.sv cadence_filt.sv cadence_LU.sv cadence_meas.sv inert_intf.sv inertial_integrator.sv mtr_drv.sv nonoverlap.sv PB_release.sv PID.sv PWM.sv reset_synch.sv sensorCondition.sv SPI_mnrch.sv desiredDrive.sv incline_sat.sv eBike.sv }
Loading db file '/cae/apps/data/saed32_edk-2022/lib/stdcell_lvt/db_nldm/saed32lvt_tt0p85v25c.db'
Loading db file '/cae/apps/data/saed32_edk-2022/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db'
Loading db file '/cae/apps/data/synopsys-2024/syn/V-2023.12-SP5/libraries/syn/gtech.db'
Loading db file '/cae/apps/data/synopsys-2024/syn/V-2023.12-SP5/libraries/syn/standard.sldb'
  Loading link library 'saed32lvt_tt0p85v25c'
  Loading link library 'saed32io_wb_tt1p05v25c_2p5v'
  Loading link library 'gtech'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /filespace/h/hchan54/ece551/ECE551_/PB_intf.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/telemetry.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/UART_tx.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/brushless.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/cadence_LU.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/cadence_meas.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/inert_intf.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:34: The value 0098 is too large for the numeric data type being used (VER-1)
Compiling source file /filespace/h/hchan54/ece551/ECE551_/mtr_drv.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/nonoverlap.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/PB_release.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/PID.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/PWM.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/reset_synch.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/SPI_mnrch.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/desiredDrive.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/incline_sat.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/eBike.sv

Inferred memory devices in process
	in routine PB_intf line 12 in file
		'/filespace/h/hchan54/ece551/ECE551_/PB_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     setting_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     setting_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 46 in file
	'/filespace/h/hchan54/ece551/ECE551_/telemetry.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            52            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine telemetry line 23 in file
		'/filespace/h/hchan54/ece551/ECE551_/telemetry.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine telemetry line 40 in file
		'/filespace/h/hchan54/ece551/ECE551_/telemetry.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 79 in file
	'/filespace/h/hchan54/ece551/ECE551_/UART_tx.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            88            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_tx line 27 in file
		'/filespace/h/hchan54/ece551/ECE551_/UART_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      n001_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx line 37 in file
		'/filespace/h/hchan54/ece551/ECE551_/UART_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      n004_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx line 48 in file
		'/filespace/h/hchan54/ece551/ECE551_/UART_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      n005_reg       | Flip-flop |   5   |  Y  | N  | N  | Y  | N  | N  | N  |
|      n005_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx line 59 in file
		'/filespace/h/hchan54/ece551/ECE551_/UART_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      n003_reg       | Flip-flop |   9   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx line 70 in file
		'/filespace/h/hchan54/ece551/ECE551_/UART_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     tx_done_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 39 in file
	'/filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            49            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
	'/filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            89            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine A2D_intf line 33 in file
		'/filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine A2D_intf line 84 in file
		'/filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     channel_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine A2D_intf line 102 in file
		'/filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine A2D_intf line 112 in file
		'/filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      batt_reg       | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine A2D_intf line 120 in file
		'/filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      curr_reg       | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine A2D_intf line 128 in file
		'/filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      brake_reg      | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine A2D_intf line 136 in file
		'/filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     torque_reg      | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 47 in file
	'/filespace/h/hchan54/ece551/ECE551_/brushless.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            56            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine brushless line 19 in file
		'/filespace/h/hchan54/ece551/ECE551_/brushless.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     green1_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     green2_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     yellow1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     yellow2_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      blue1_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      blue2_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine brushless line 29 in file
		'/filespace/h/hchan54/ece551/ECE551_/brushless.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    synchBlu_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    synchGrn_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    synchYlw_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_filt line 13 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      meta2_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      meta1_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_filt line 25 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    flop3_out_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_filt line 49 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    stbl_cnt_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_filt line 59 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  cadence_filt_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 14 in file
	'/filespace/h/hchan54/ece551/ECE551_/cadence_LU.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            15            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cadence_meas line 34 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_meas.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_meas line 51 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_meas.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| cadence_filt_ff_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_meas line 69 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_meas.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cadence_per_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 181 in file
	'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           198            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine inert_intf line 45 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     int_ff2_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     int_ff1_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 56 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      timer_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 66 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    H_Roll_ff_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 74 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    L_Roll_ff_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 82 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    H_Yaw_ff_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 90 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    L_Yaw_ff_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 98 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     H_AY_ff_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 106 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     L_AY_ff_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 114 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     H_AZ_ff_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 122 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     L_AZ_ff_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 132 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    prev_done_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 142 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cmd_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|       snd_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 160 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    spi2_vld_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    spi1_vld_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 172 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:46: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:59: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:73: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:81: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:82: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:83: signed to unsigned assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:84: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:96: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:97: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:104: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:105: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
	in routine inertial_integrator line 37 in file
		'/filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     vld_ff2_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     vld_ff_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator line 51 in file
		'/filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   incline_int_reg   | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator line 65 in file
		'/filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    roll_int_reg     | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator line 91 in file
		'/filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| incline_acc_product_reg | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|  roll_acc_product_reg   | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine nonoverlap line 20 in file
		'/filespace/h/hchan54/ece551/ECE551_/nonoverlap.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ff_low_2_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    ff_high_1_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    ff_high_2_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    ff_low_1_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine nonoverlap line 37 in file
		'/filespace/h/hchan54/ece551/ECE551_/nonoverlap.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     highOut_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     lowOut_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine nonoverlap line 56 in file
		'/filespace/h/hchan54/ece551/ECE551_/nonoverlap.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    dead_time_reg    | Flip-flop |   5   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PB_release line 9 in file
		'/filespace/h/hchan54/ece551/ECE551_/PB_release.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      ff_3_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      ff_1_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      ff_2_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:45: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:46: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:59: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:64: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:80: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:81: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:89: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:90: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:97: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine PID line 38 in file
		'/filespace/h/hchan54/ece551/ECE551_/PID.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PID line 50 in file
		'/filespace/h/hchan54/ece551/ECE551_/PID.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   integrator_reg    | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PID line 67 in file
		'/filespace/h/hchan54/ece551/ECE551_/PID.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      e_d2_reg       | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|      e_d3_reg       | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|      e_d1_reg       | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PID line 85 in file
		'/filespace/h/hchan54/ece551/ECE551_/PID.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       D_r_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|       I_r_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PWM line 13 in file
		'/filespace/h/hchan54/ece551/ECE551_/PWM.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     PWM_sig_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PWM line 22 in file
		'/filespace/h/hchan54/ece551/ECE551_/PWM.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine reset_synch line 9 in file
		'/filespace/h/hchan54/ece551/ECE551_/reset_synch.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rst_n_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     rst_ff_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sensorCondition line 70 in file
		'/filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| pedalingflop2out_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| pedalingflop1out_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine sensorCondition line 81 in file
		'/filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   accum_curr_reg    | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sensorCondition line 91 in file
		'/filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  accum_torque_reg   | Flip-flop |  17   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sensorCondition line 108 in file
		'/filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 27 in file
	'/filespace/h/hchan54/ece551/ECE551_/SPI_mnrch.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            34            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SPI_mnrch line 21 in file
		'/filespace/h/hchan54/ece551/ECE551_/SPI_mnrch.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mnrch line 57 in file
		'/filespace/h/hchan54/ece551/ECE551_/SPI_mnrch.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    shft_reg_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mnrch line 64 in file
		'/filespace/h/hchan54/ece551/ECE551_/SPI_mnrch.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    bit_cntr_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mnrch line 84 in file
		'/filespace/h/hchan54/ece551/ECE551_/SPI_mnrch.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    SCLK_div_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mnrch line 91 in file
		'/filespace/h/hchan54/ece551/ECE551_/SPI_mnrch.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      SS_n_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mnrch line 98 in file
		'/filespace/h/hchan54/ece551/ECE551_/SPI_mnrch.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      done_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Warning:  /filespace/h/hchan54/ece551/ECE551_/desiredDrive.sv:43: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/desiredDrive.sv:56: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine desiredDrive line 47 in file
		'/filespace/h/hchan54/ece551/ECE551_/desiredDrive.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|     s0_scale_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|  s0_incline_lim_reg   | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
| s0_cadence_factor_reg | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|   s0_torque_pos_reg   | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|    s0_pedaling_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine desiredDrive line 71 in file
		'/filespace/h/hchan54/ece551/ECE551_/desiredDrive.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|    s1_pedaling_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  s1_partial_prod_reg  | Flip-flop |  21   |  Y  | N  | Y  | N  | N  | N  | N  |
| s1_cadence_factor_reg | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|     s1_scale_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine desiredDrive line 86 in file
		'/filespace/h/hchan54/ece551/ECE551_/desiredDrive.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    s2_scale_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| s2_assist_prod_reg  | Flip-flop |  27   |  Y  | N  | Y  | N  | N  | N  | N  |
|   s2_pedaling_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine desiredDrive line 99 in file
		'/filespace/h/hchan54/ece551/ECE551_/desiredDrive.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     s3_prod_reg     | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine desiredDrive line 106 in file
		'/filespace/h/hchan54/ece551/ECE551_/desiredDrive.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   target_curr_reg   | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Loaded 21 designs.
Current design is 'PB_intf'.
PB_intf telemetry UART_tx A2D_intf brushless cadence_filt cadence_LU cadence_meas inert_intf inertial_integrator mtr_drv nonoverlap PB_release PID PWM reset_synch sensorCondition SPI_mnrch desiredDrive incline_sat eBike
# set current design to eBike
set current_design eBike
eBike
# clock contraints: freq 400 Mhz
create_clock -name "clk" -period 2.5  [get_ports clk]
Information: Building the design 'sensorCondition' instantiated from design 'eBike' with
	the parameters "FAST_SIM=1". (HDL-193)

Inferred memory devices in process
	in routine sensorCondition_FAST_SIM1 line 70 in file
		'/filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| pedalingflop2out_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| pedalingflop1out_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine sensorCondition_FAST_SIM1 line 81 in file
		'/filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   accum_curr_reg    | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sensorCondition_FAST_SIM1 line 91 in file
		'/filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  accum_torque_reg   | Flip-flop |  17   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sensorCondition_FAST_SIM1 line 108 in file
		'/filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sensorCondition_FAST_SIM1)
Information: Building the design 'PID' instantiated from design 'eBike' with
	the parameters "FAST_SIM=1". (HDL-193)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:45: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:46: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:59: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:64: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:80: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:81: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:89: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:90: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:97: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine PID_FAST_SIM1 line 38 in file
		'/filespace/h/hchan54/ece551/ECE551_/PID.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PID_FAST_SIM1 line 50 in file
		'/filespace/h/hchan54/ece551/ECE551_/PID.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   integrator_reg    | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PID_FAST_SIM1 line 67 in file
		'/filespace/h/hchan54/ece551/ECE551_/PID.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      e_d2_reg       | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|      e_d3_reg       | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|      e_d1_reg       | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PID_FAST_SIM1 line 85 in file
		'/filespace/h/hchan54/ece551/ECE551_/PID.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       D_r_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|       I_r_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (PID_FAST_SIM1)
Information: Building the design 'cadence_filt' instantiated from design 'sensorCondition_FAST_SIM1' with
	the parameters "FAST_SIM=1". (HDL-193)

Inferred memory devices in process
	in routine cadence_filt_FAST_SIM1 line 13 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      meta2_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      meta1_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_filt_FAST_SIM1 line 25 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    flop3_out_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_filt_FAST_SIM1 line 49 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    stbl_cnt_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_filt_FAST_SIM1 line 59 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  cadence_filt_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cadence_filt_FAST_SIM1)
1
set_dont_touch_network [find port clk]
1
set prim_inputs [remove_from_collection [all_inputs] [find port clk]]
{RST_n A2D_MISO hallGrn hallYlw hallBlu inertMISO inertINT cadence tgglMd}
# set clock uncertainty to 0.15 ns        
set_clock_uncertainty 0.15 [get_clocks clk]
1
set_input_delay  0.30 -clock clk $prim_inputs
1
set_driving_cell -lib_cell NAND2X2_LVT -library saed32lvt_tt0p85v25c $prim_inputs
Warning: Design rule attributes from the driving cell will be set on the port 'RST_n'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'A2D_MISO'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hallGrn'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hallYlw'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hallBlu'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'inertMISO'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'inertINT'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'cadence'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tgglMd'. (UID-401)
1
set_max_transition 0.20 [current_design]
1
set_output_delay 0.50 -clock clk [all_outputs]
1
set_load 50 [all_outputs] ;# 50 fF
1
set_wire_load_model -name 16000 -library saed32lvt_tt0p85v25c
1
#  
compile -map_effort medium 
CPU Load: 10%, Ram Free: 3 GB, Swap Free: 1 GB, Work Disk Free: 26 GB, Tmp Disk Free: 819 GB
Warning: Setting attribute 'fix_multiple_port_nets' on design 'eBike'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | V-2023.12-DWBB_202312.5 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 2609                                   |
| Number of User Hierarchies                              | 22                                     |
| Sequential Cell Count                                   | 751                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 2                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 811                                    |
| Number of Dont Touch Nets                               | 22                                     |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 74 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design eBike has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'PB_release'
  Processing 'PB_intf'
  Processing 'inertial_integrator'
  Processing 'SPI_mnrch_0'
  Processing 'inert_intf'
Information: The register 'cmd_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'cmd_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'cmd_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'cmd_reg[2]' is a constant and will be removed. (OPT-1206)
  Processing 'nonoverlap_0'
  Processing 'PWM'
  Processing 'mtr_drv'
  Processing 'brushless'
  Processing 'PID_FAST_SIM1'
Information: The register 'D_r_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'I_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'I_r_reg[12]' is a constant and will be removed. (OPT-1206)
  Processing 'UART_tx'
  Processing 'telemetry'
  Processing 'desiredDrive'
  Processing 'cadence_LU'
  Processing 'cadence_meas'
  Processing 'cadence_filt_FAST_SIM1'
  Processing 'sensorCondition_FAST_SIM1'
  Processing 'A2D_intf'
  Processing 'reset_synch'
  Processing 'eBike'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'inert_intf_DW01_inc_0_DW01_inc_2'
  Processing 'inertial_integrator_DW01_cmp2_0'
  Processing 'inertial_integrator_DW01_sub_0'
  Processing 'inertial_integrator_DW01_cmp2_1'
  Processing 'inertial_integrator_DW01_cmp2_2'
  Processing 'inertial_integrator_DW01_sub_1'
  Processing 'SPI_mnrch_1_DW01_inc_0_DW01_inc_3'
  Processing 'SPI_mnrch_1_DW01_inc_1_DW01_inc_4'
  Processing 'nonoverlap_1_DW01_inc_0_DW01_inc_5'
  Processing 'nonoverlap_2_DW01_inc_0_DW01_inc_6'
  Processing 'nonoverlap_0_DW01_inc_0_DW01_inc_7'
  Processing 'PWM_DW01_inc_0_DW01_inc_8'
  Processing 'PWM_DW01_cmp2_0_DW01_cmp2_3'
  Processing 'brushless_DW01_add_0'
  Processing 'PID_FAST_SIM1_DW01_cmp2_0_DW01_cmp2_4'
  Processing 'PID_FAST_SIM1_DW01_cmp2_1_DW01_cmp2_5'
  Processing 'PID_FAST_SIM1_DW01_sub_0_DW01_sub_2'
  Processing 'PID_FAST_SIM1_DW01_cmp2_2_DW01_cmp2_6'
  Processing 'PID_FAST_SIM1_DW01_cmp2_3_DW01_cmp2_7'
  Processing 'PID_FAST_SIM1_DW01_add_0_DW01_add_1'
  Processing 'PID_FAST_SIM1_DW01_cmp2_4_DW01_cmp2_8'
  Processing 'PID_FAST_SIM1_DW01_inc_0_DW01_inc_9'
  Processing 'sensorCondition_FAST_SIM1_DW01_inc_0_DW01_inc_10'
  Processing 'sensorCondition_FAST_SIM1_DW01_sub_0_DW01_sub_3'
  Processing 'sensorCondition_FAST_SIM1_DW01_cmp2_0_DW01_cmp2_9'
  Processing 'telemetry_DW01_inc_0_DW01_inc_11'
  Processing 'UART_tx_DW01_dec_0'
  Processing 'desiredDrive_DW01_add_0_DW01_add_2'
  Processing 'desiredDrive_DW01_cmp2_0_DW01_cmp2_10'
  Processing 'desiredDrive_DW01_cmp2_1_DW01_cmp2_11'
  Processing 'desiredDrive_DW01_sub_0_DW01_sub_4'
  Processing 'desiredDrive_DW01_add_1_DW01_add_3'
  Processing 'cadence_meas_DW01_inc_0_DW01_inc_12'
  Processing 'cadence_filt_FAST_SIM1_DW01_inc_0_DW01_inc_13'
  Processing 'A2D_intf_DW01_inc_0_DW01_inc_14'
  Processing 'SPI_mnrch_0_DW01_inc_0_DW01_inc_15'
  Processing 'SPI_mnrch_0_DW01_inc_1_DW01_inc_16'
  Allocating blocks in 'DW02_mult_A_width27_B_width3'
  Building model 'DW01_MUX'
  Processing 'DW01_MUX'
  Building model 'DW01_mmux_width2'
  Processing 'DW01_mmux_width2'
  Building model 'DW01_mmux_width3'
  Processing 'DW01_mmux_width3'
  Building model 'DW01_mmux_width4'
  Processing 'DW01_mmux_width4'
  Building model 'DW01_mmux_width5'
  Processing 'DW01_mmux_width5'
  Building model 'DW01_NAND2'
  Processing 'DW01_NAND2'
  Building model 'DW01_add_width28' (cla)
  Processing 'DW01_add_width28'
  Building model 'DW02_mult_A_width27_B_width3' (csa)
  Processing 'DW02_mult_A_width27_B_width3'
  Allocating blocks in 'DW02_mult_A_width3_B_width27'
  Building model 'DW01_add_width29' (cla)
  Processing 'DW01_add_width29'
  Allocating blocks in 'DW01_absval_width3'
  Building model 'DW01_inc_width3' (cla)
  Processing 'DW01_inc_width3'
  Building model 'DW01_absval_width3' (cla)
  Processing 'DW01_absval_width3'
  Allocating blocks in 'DW01_absval_width27'
  Building model 'DW01_inc_width27' (cla)
  Processing 'DW01_inc_width27'
  Building model 'DW01_absval_width27' (cla)
  Processing 'DW01_absval_width27'
  Building model 'DW01_inc_width30' (cla)
  Processing 'DW01_inc_width30'
  Building model 'DW02_mult_A_width3_B_width27' (csa)
  Processing 'DW02_mult_A_width3_B_width27'
  Allocating blocks in 'DW02_mult_A_width21_B_width6'
  Building model 'DW01_add_width25' (cla)
  Processing 'DW01_add_width25'
  Building model 'DW02_mult_A_width21_B_width6' (csa)
  Processing 'DW02_mult_A_width21_B_width6'
  Allocating blocks in 'DW02_mult_A_width6_B_width21'
  Building model 'DW02_mult_A_width6_B_width21' (csa)
  Processing 'DW02_mult_A_width6_B_width21'
  Allocating blocks in 'DW02_mult_A_width12_B_width9'
  Building model 'DW01_add_width19' (cla)
  Processing 'DW01_add_width19'
  Building model 'DW02_mult_A_width12_B_width9' (csa)
  Processing 'DW02_mult_A_width12_B_width9'
  Allocating blocks in 'DW02_mult_A_width16_B_width10'
  Building model 'DW01_add_width24' (cla)
  Processing 'DW01_add_width24'
  Building model 'DW02_mult_A_width16_B_width10' (csa)
  Processing 'DW02_mult_A_width16_B_width10'
  Allocating blocks in 'DW02_mult_A_width10_B_width16'
  Building model 'DW02_mult_A_width10_B_width16' (csa)
  Processing 'DW02_mult_A_width10_B_width16'
  Building model 'DW01_add_width17' (rpl)
  Processing 'DW01_add_width17'
  Building model 'DW01_add_width17' (cla)
  Processing 'DW01_add_width17'
  Allocating blocks in 'DW02_mult_A_width17_B_width5'
  Building model 'DW01_add_width20' (cla)
  Processing 'DW01_add_width20'
  Building model 'DW02_mult_A_width17_B_width5' (csa)
  Processing 'DW02_mult_A_width17_B_width5'
  Allocating blocks in 'DW02_mult_A_width5_B_width17'
  Building model 'DW02_mult_A_width5_B_width17' (csa)
  Processing 'DW02_mult_A_width5_B_width17'
  Building model 'DW01_add_width14' (rpl)
  Processing 'DW01_add_width14'
  Building model 'DW01_add_width14' (cla)
  Processing 'DW01_add_width14'
  Allocating blocks in 'DW02_mult_A_width14_B_width2'
  Allocating blocks in 'DW01_absval_width14'
  Building model 'DW01_inc_width14' (cla)
  Processing 'DW01_inc_width14'
  Building model 'DW01_absval_width14' (cla)
  Processing 'DW01_absval_width14'
  Allocating blocks in 'DW01_absval_width2'
  Building model 'DW01_inc_width2' (cla)
  Processing 'DW01_inc_width2'
  Building model 'DW01_absval_width2' (cla)
  Processing 'DW01_absval_width2'
  Building model 'DW01_inc_width16' (cla)
  Processing 'DW01_inc_width16'
  Building model 'DW02_mult_A_width14_B_width2' (csa)
  Processing 'DW02_mult_A_width14_B_width2'
  Building model 'DW01_add_width24' (rpl)
  Processing 'DW01_add_width24'
  Processing 'desiredDrive_DW02_mult_0'
  Processing 'desiredDrive_DW01_add_2_DW01_add_4'
  Processing 'desiredDrive_DW02_mult_1'
  Processing 'desiredDrive_DW01_add_3_DW01_add_5'
  Processing 'desiredDrive_DW02_mult_2'
  Processing 'desiredDrive_DW01_add_4_DW01_add_6'
  Processing 'inertial_integrator_DW02_mult_0_DW02_mult_3'
  Processing 'inertial_integrator_DW01_add_0_DW01_add_7'
  Processing 'inertial_integrator_DW02_mult_1_DW02_mult_4'
  Processing 'inertial_integrator_DW01_add_1_DW01_add_8'
  Processing 'sensorCondition_FAST_SIM1_DW01_add_0_DW01_add_9'
  Processing 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5'
  Processing 'sensorCondition_FAST_SIM1_DW01_add_1_DW01_add_10'
  Processing 'sensorCondition_FAST_SIM1_DW01_add_2_DW01_add_11'
  Processing 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6'
  Processing 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12'
  Processing 'inertial_integrator_DW01_add_2_DW01_add_13'
  Processing 'inertial_integrator_DW01_add_3_DW01_add_14'
  Processing 'inertial_integrator_DW01_add_4_DW01_add_15'
  Processing 'inertial_integrator_DW01_add_5_DW01_add_16'
  Processing 'PID_FAST_SIM1_DW01_add_1_DW01_add_17'
  Processing 'PID_FAST_SIM1_DW01_add_2_DW01_add_18'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: The register 'u_PID/integrator_reg[17]' is a constant and will be removed. (OPT-1206)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09   14920.0      0.62       5.4    3537.8                          
    0:00:09   14917.5      0.62       5.4    3537.8                          
    0:00:09   14917.5      0.62       5.4    3537.8                          
    0:00:09   14916.2      0.61       5.4    3537.8                          
    0:00:09   14916.2      0.61       5.4    3537.8                          
    0:00:10   13574.1      0.61       4.8    3395.4                          
    0:00:10   13537.5      0.61       4.7    3391.9                          
    0:00:10   13557.1      0.61       4.7    3391.8                          
    0:00:10   13566.0      0.61       4.6    3391.8                          
    0:00:10   13603.1      0.58       4.5    3391.8                          
    0:00:10   13603.1      0.58       4.5    3391.8                          
    0:00:10   13604.6      0.56       4.3    3391.8                          
    0:00:10   13604.6      0.56       4.3    3391.8                          
    0:00:10   13624.2      0.55       4.2    3391.8                          
    0:00:10   13624.2      0.55       4.2    3391.8                          
    0:00:10   13624.2      0.55       4.2    3391.8                          
    0:00:10   13696.1      0.55       4.1     409.6                          
    0:00:10   13706.5      0.55       4.0      89.4                          
    0:00:10   13710.6      0.55       4.0      36.8                          
    0:00:10   13714.1      0.55       4.0       0.0                          
    0:00:10   13714.1      0.55       4.0       0.0                          
    0:00:10   13714.1      0.55       4.0       0.0                          
    0:00:10   13714.1      0.55       4.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10   13714.1      0.55       4.1       0.0                          
    0:00:10   13714.1      0.55       4.1       0.0                          
    0:00:10   13714.1      0.55       4.1       0.0                          
    0:00:10   13812.2      0.47       3.5       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:10   13821.6      0.45       3.4       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:10   13831.0      0.43       3.3       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:11   13835.9      0.43       3.3       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:11   13843.7      0.40       3.2       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:11   13849.8      0.33       2.8       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:11   13856.2      0.27       2.4       0.0 u_sensorCondition/drive1/s2_assist_prod_reg[26]/D
    0:00:11   13859.5      0.22       2.0       0.0 u_sensorCondition/drive1/s2_assist_prod_reg[26]/D
    0:00:11   13874.7      0.20       1.8       0.0 u_sensorCondition/drive1/s2_assist_prod_reg[26]/D
    0:00:11   13873.0      0.20       1.7       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:11   13873.2      0.18       1.6       0.0 u_sensorCondition/drive1/s2_assist_prod_reg[26]/D
    0:00:11   13892.5      0.18       1.6       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:11   13893.8      0.18       1.5       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:11   13894.8      0.17       1.5       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:11   13894.8      0.17       1.5       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:11   13890.0      0.17       1.4       0.0                          
    0:00:11   13858.2      0.17       1.4    1727.8                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:11   13858.2      0.17       1.4    1727.8                          
    0:00:11   13940.8      0.17       1.4       0.0 u_sensorCondition/drive1/s2_assist_prod_reg[26]/D
    0:00:11   13940.6      0.16       1.4       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:11   13954.0      0.16       1.4       0.0 u_sensorCondition/drive1/s2_assist_prod_reg[26]/D
    0:00:12   13962.9      0.16       1.4       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:12   13974.6      0.16       1.4       0.0                          
    0:00:12   13976.4      0.16       1.3       0.0                          
    0:00:12   13981.0      0.16       1.3       0.0                          
    0:00:12   13986.6      0.16       1.3       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:12   13986.6      0.16       1.3       0.0                          
    0:00:12   13986.6      0.16       1.3       0.0                          
    0:00:12   13862.8      0.17       1.2       0.0                          
    0:00:12   13831.0      0.17       1.2       0.0                          
    0:00:12   13799.0      0.17       1.2       0.0                          
    0:00:12   13793.2      0.17       1.2       0.0                          
    0:00:12   13787.8      0.17       1.2       0.0                          
    0:00:12   13787.8      0.17       1.2       0.0                          
    0:00:12   13788.8      0.16       1.2       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:12   13788.8      0.16       1.2       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:12   13788.8      0.16       1.2       0.0                          
    0:00:12   13774.6      0.16       1.2       0.0                          
    0:00:12   13774.4      0.16       1.2       0.0                          
    0:00:12   13774.4      0.16       1.2       0.0                          
    0:00:12   13774.4      0.16       1.2       0.0                          
    0:00:12   13774.4      0.16       1.2       0.0                          
    0:00:12   13774.4      0.16       1.2       0.0                          
    0:00:12   13774.4      0.16       1.2       0.0                          
    0:00:12   13774.4      0.15       1.2       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:12   13774.4      0.15       1.2       0.0                          
    0:00:12   13774.4      0.15       1.2       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
CPU Load: 11%, Ram Free: 3 GB, Swap Free: 1 GB, Work Disk Free: 26 GB, Tmp Disk Free: 819 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
check_design
 
****************************************
check_design summary:
Version:     V-2023.12-SP5
Date:        Wed Apr 30 22:41:05 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    235
    Unloaded inputs (LINT-8)                                       37
    Unconnected ports (LINT-28)                                   197
    Constant outputs (LINT-52)                                      1

Cells                                                             163
    Connected to power or ground (LINT-32)                        123
    Nets connected to multiple pins on same cell (LINT-33)         40

Nets                                                               37
    Unloaded nets (LINT-2)                                         37
--------------------------------------------------------------------------------

Warning: In design 'eBike', net 'u_sensorCondition/mult_46/FS_3/A[0]' driven by pin 'u_sensorCondition/mult_46/FS_3/A[0]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_46/FS_3/A[1]' driven by pin 'u_sensorCondition/mult_46/FS_3/A[1]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_46/FS_3/A[2]' driven by pin 'u_sensorCondition/mult_46/FS_3/A[2]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_46/FS_3/A[3]' driven by pin 'u_sensorCondition/mult_46/FS_3/A[3]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_46/FS_3/A[4]' driven by pin 'u_sensorCondition/mult_46/FS_3/A[4]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_46/FS_3/A[5]' driven by pin 'u_sensorCondition/mult_46/FS_3/A[5]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_46/FS_3/A[6]' driven by pin 'u_sensorCondition/mult_46/FS_3/A[6]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_46/FS_3/A[7]' driven by pin 'u_sensorCondition/mult_46/FS_3/A[7]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_46/FS_3/A[8]' driven by pin 'u_sensorCondition/mult_46/FS_3/A[8]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_46/FS_3/A[9]' driven by pin 'u_sensorCondition/mult_46/FS_3/A[9]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_46/FS_3/A[10]' driven by pin 'u_sensorCondition/mult_46/FS_3/A[10]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_46/FS_3/A[11]' driven by pin 'u_sensorCondition/mult_46/FS_3/A[11]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_46/FS_3/A[12]' driven by pin 'u_sensorCondition/mult_46/FS_3/A[12]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_PID/sub_77/B[12]' driven by pin 'u_PID/sub_77/B[12]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_PID/add_57/A[17]' driven by pin 'u_PID/add_57/A[17]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_93/FS_1/A[0]' driven by pin 'u_inert/integrator/mult_93/FS_1/A[0]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_93/FS_1/A[1]' driven by pin 'u_inert/integrator/mult_93/FS_1/A[1]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_93/FS_1/A[2]' driven by pin 'u_inert/integrator/mult_93/FS_1/A[2]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_93/FS_1/A[3]' driven by pin 'u_inert/integrator/mult_93/FS_1/A[3]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_93/FS_1/A[4]' driven by pin 'u_inert/integrator/mult_93/FS_1/A[4]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_93/FS_1/A[5]' driven by pin 'u_inert/integrator/mult_93/FS_1/A[5]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_93/FS_1/A[6]' driven by pin 'u_inert/integrator/mult_93/FS_1/A[6]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_93/FS_1/A[8]' driven by pin 'u_inert/integrator/mult_93/FS_1/A[8]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_93/FS_1/A[9]' driven by pin 'u_inert/integrator/mult_93/FS_1/A[9]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_93/FS_1/A[10]' driven by pin 'u_inert/integrator/mult_93/FS_1/A[10]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_93/FS_1/A[7]' driven by pin 'u_inert/integrator/mult_93/FS_1/A[7]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_92/FS_1/A[0]' driven by pin 'u_inert/integrator/mult_92/FS_1/A[0]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_92/FS_1/A[1]' driven by pin 'u_inert/integrator/mult_92/FS_1/A[1]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_92/FS_1/A[2]' driven by pin 'u_inert/integrator/mult_92/FS_1/A[2]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_92/FS_1/A[3]' driven by pin 'u_inert/integrator/mult_92/FS_1/A[3]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_92/FS_1/A[4]' driven by pin 'u_inert/integrator/mult_92/FS_1/A[4]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_92/FS_1/A[5]' driven by pin 'u_inert/integrator/mult_92/FS_1/A[5]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_92/FS_1/A[6]' driven by pin 'u_inert/integrator/mult_92/FS_1/A[6]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_92/FS_1/A[8]' driven by pin 'u_inert/integrator/mult_92/FS_1/A[8]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_92/FS_1/A[9]' driven by pin 'u_inert/integrator/mult_92/FS_1/A[9]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_92/FS_1/A[10]' driven by pin 'u_inert/integrator/mult_92/FS_1/A[10]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_92/FS_1/A[7]' driven by pin 'u_inert/integrator/mult_92/FS_1/A[7]' has no loads. (LINT-2)
Warning: In design 'PID_FAST_SIM1_DW01_sub_0_DW01_sub_2', input port 'B[12]' is unloaded. (LINT-8)
Warning: In design 'PID_FAST_SIM1_DW01_add_0_DW01_add_1', input port 'A[17]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', input port 'A[10]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', input port 'A[9]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', input port 'A[8]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', input port 'A[7]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', input port 'A[6]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', input port 'A[5]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', input port 'A[4]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', input port 'A[3]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', input port 'A[2]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', input port 'A[1]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', input port 'A[0]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', input port 'A[10]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', input port 'A[9]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', input port 'A[8]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', input port 'A[7]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', input port 'A[6]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', input port 'A[5]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', input port 'A[4]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', input port 'A[3]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', input port 'A[2]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', input port 'A[1]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', input port 'A[0]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[12]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[11]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[10]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[9]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[8]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[7]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[6]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[5]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[4]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[3]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[2]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[1]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[0]' is unloaded. (LINT-8)
Warning: In design 'brushless', port 'drv_mag[1]' is not connected to any nets. (LINT-28)
Warning: In design 'brushless', port 'drv_mag[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator', port 'LED[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator', port 'LED[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator', port 'LED[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator', port 'LED[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator', port 'LED[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator', port 'LED[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator', port 'LED[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator', port 'LED[0]' is not connected to any nets. (LINT-28)
Warning: In design 'PID_FAST_SIM1_DW01_sub_0_DW01_sub_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'PID_FAST_SIM1_DW01_sub_0_DW01_sub_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'PID_FAST_SIM1_DW01_add_0_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'PID_FAST_SIM1_DW01_add_0_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_sub_0_DW01_sub_3', port 'A[12]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_sub_0_DW01_sub_3', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_sub_0_DW01_sub_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_sub_0_DW01_sub_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[7]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[6]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[5]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[4]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[3]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[2]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[1]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[0]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_1', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_2', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'A[18]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[23]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[22]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[13]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'SUM[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'SUM[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'SUM[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'SUM[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'SUM[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'SUM[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'SUM[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'SUM[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'SUM[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'SUM[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[23]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[22]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[13]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'SUM[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'SUM[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'SUM[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'SUM[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'SUM[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'SUM[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'SUM[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'SUM[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'SUM[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'SUM[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_0_DW01_add_9', port 'B[16]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_0_DW01_add_9', port 'B[15]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_0_DW01_add_9', port 'B[14]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_0_DW01_add_9', port 'B[13]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_0_DW01_add_9', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_0_DW01_add_9', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_0_DW01_add_9', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5', port 'PRODUCT[4]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5', port 'PRODUCT[3]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5', port 'PRODUCT[2]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5', port 'PRODUCT[1]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5', port 'PRODUCT[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_2_DW01_add_11', port 'B[13]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_2_DW01_add_11', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_2_DW01_add_11', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_2_DW01_add_11', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', port 'PRODUCT[1]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', port 'PRODUCT[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', port 'A[13]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_3_DW01_add_14', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_3_DW01_add_14', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_4_DW01_add_15', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_4_DW01_add_15', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'PID_FAST_SIM1_DW01_add_1_DW01_add_17', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'PID_FAST_SIM1_DW01_add_1_DW01_add_17', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'PID_FAST_SIM1_DW01_add_2_DW01_add_18', port 'A[13]' is not connected to any nets. (LINT-28)
Warning: In design 'PID_FAST_SIM1_DW01_add_2_DW01_add_18', port 'A[12]' is not connected to any nets. (LINT-28)
Warning: In design 'PID_FAST_SIM1_DW01_add_2_DW01_add_18', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'PID_FAST_SIM1_DW01_add_2_DW01_add_18', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'PID_FAST_SIM1_DW01_add_2_DW01_add_18', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'eBike', a pin on submodule 'u_mtr_drv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'duty[10]' is connected to logic 1. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[15]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[14]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[10]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[9]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[8]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[7]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[6]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[5]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[4]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[3]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[2]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[1]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[0]' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'sub_63' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[12]' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'sub_63' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[12]' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'sub_63' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'mult_46' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 1. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'mult_46' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 1. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'mult_46' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'add_47' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[13]' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'add_47' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[12]' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'add_47' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'mult_52' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 1. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'mult_52' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 1. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'mult_52' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 1. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'mult_52' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 1. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'mult_52' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 1. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'mult_52' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'add_53' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[16]' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'add_53' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[15]' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'add_53' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[14]' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'add_53' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[13]' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'add_53' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[12]' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'add_53' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'PID_FAST_SIM1', a pin on submodule 'sub_77' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'PID_FAST_SIM1', a pin on submodule 'add_57' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[17]' is connected to logic 0. 
Warning: In design 'PID_FAST_SIM1', a pin on submodule 'add_57' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'PID_FAST_SIM1', a pin on submodule 'add_1_root_add_0_root_add_96_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[13]' is connected to logic 0. 
Warning: In design 'PID_FAST_SIM1', a pin on submodule 'add_1_root_add_0_root_add_96_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[12]' is connected to logic 0. 
Warning: In design 'PID_FAST_SIM1', a pin on submodule 'add_1_root_add_0_root_add_96_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 0. 
Warning: In design 'PID_FAST_SIM1', a pin on submodule 'add_1_root_add_0_root_add_96_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'PID_FAST_SIM1', a pin on submodule 'add_0_root_add_0_root_add_96_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'inert_intf', a pin on submodule 'SPI' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[14]' is connected to logic 0. 
Warning: In design 'inert_intf', a pin on submodule 'SPI' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[7]' is connected to logic 0. 
Warning: In design 'inert_intf', a pin on submodule 'SPI' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[3]' is connected to logic 0. 
Warning: In design 'inert_intf', a pin on submodule 'SPI' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[2]' is connected to logic 0. 
Warning: In design 'desiredDrive', a pin on submodule 'mult_103' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 0. 
Warning: In design 'desiredDrive', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 0. 
Warning: In design 'desiredDrive', a pin on submodule 'mult_79' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'add_0_root_add_0_root_add_59_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'add_1_root_add_0_root_add_73_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_92' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_92' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 1. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_92' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[7]' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_92' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 1. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_92' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_92' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_92' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_92' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 1. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_92' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 1. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_92' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 1. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_92' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 1. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 1. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[7]' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 1. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 1. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 1. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 1. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 1. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[18]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[7]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[23]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[22]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[13]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[12]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[11]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[7]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[23]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[22]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[13]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[12]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[11]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[7]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', a pin on submodule 'FS_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[13]' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', a pin on submodule 'FS_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'A2D_intf', the same net is connected to more than one pin on submodule 'SPI_inst'. (LINT-33)
   Net '*Logic0*' is connected to pins 'cmd[15]', 'cmd[14]'', 'cmd[10]', 'cmd[9]', 'cmd[8]', 'cmd[7]', 'cmd[6]', 'cmd[5]', 'cmd[4]', 'cmd[3]', 'cmd[2]', 'cmd[1]', 'cmd[0]'.
Warning: In design 'sensorCondition_FAST_SIM1', the same net is connected to more than one pin on submodule 'sub_63'. (LINT-33)
   Net 'n1' is connected to pins 'A[12]', 'B[12]'', 'CI'.
Warning: In design 'sensorCondition_FAST_SIM1', the same net is connected to more than one pin on submodule 'mult_46'. (LINT-33)
   Net 'n53' is connected to pins 'B[1]', 'B[0]''.
Warning: In design 'sensorCondition_FAST_SIM1', the same net is connected to more than one pin on submodule 'add_47'. (LINT-33)
   Net 'n54' is connected to pins 'B[13]', 'B[12]''.
Warning: In design 'sensorCondition_FAST_SIM1', the same net is connected to more than one pin on submodule 'mult_52'. (LINT-33)
   Net 'n49' is connected to pins 'B[4]', 'B[3]'', 'B[2]', 'B[1]', 'B[0]'.
Warning: In design 'sensorCondition_FAST_SIM1', the same net is connected to more than one pin on submodule 'add_53'. (LINT-33)
   Net 'n50' is connected to pins 'B[16]', 'B[15]'', 'B[14]', 'B[13]', 'B[12]'.
Warning: In design 'PID_FAST_SIM1', the same net is connected to more than one pin on submodule 'sub_77'. (LINT-33)
   Net 'error[12]' is connected to pins 'A[13]', 'A[12]''.
Warning: In design 'PID_FAST_SIM1', the same net is connected to more than one pin on submodule 'sub_77'. (LINT-33)
   Net 'e_d3[12]' is connected to pins 'B[13]', 'B[12]''.
Warning: In design 'PID_FAST_SIM1', the same net is connected to more than one pin on submodule 'add_57'. (LINT-33)
   Net 'error[12]' is connected to pins 'B[17]', 'B[16]'', 'B[15]', 'B[14]', 'B[13]', 'B[12]'.
Warning: In design 'PID_FAST_SIM1', the same net is connected to more than one pin on submodule 'add_0_root_add_0_root_add_96_2'. (LINT-33)
   Net 'error[12]' is connected to pins 'B[13]', 'B[12]''.
Warning: In design 'inertial_integrator', the same net is connected to more than one pin on submodule 'add_0_root_add_0_root_add_59_2'. (LINT-33)
   Net 'n27' is connected to pins 'A[23]', 'A[20]'', 'A[18]', 'A[17]'.
Warning: In design 'inertial_integrator', the same net is connected to more than one pin on submodule 'add_0_root_add_0_root_add_59_2'. (LINT-33)
   Net 'n28' is connected to pins 'A[22]', 'A[21]'', 'A[19]', 'A[16]'.
Warning: In design 'inertial_integrator', the same net is connected to more than one pin on submodule 'add_1_root_add_0_root_add_73_2'. (LINT-33)
   Net 'roll_rt[15]' is connected to pins 'B[23]', 'B[22]'', 'B[21]', 'B[20]', 'B[19]', 'B[18]', 'B[17]', 'B[16]', 'B[15]'.
Warning: In design 'inertial_integrator', the same net is connected to more than one pin on submodule 'mult_92'. (LINT-33)
   Net 'n132' is connected to pins 'B[9]', 'B[7]'', 'B[5]', 'B[4]', 'B[3]'.
Warning: In design 'inertial_integrator', the same net is connected to more than one pin on submodule 'mult_92'. (LINT-33)
   Net 'n133' is connected to pins 'B[8]', 'B[6]'', 'B[2]', 'B[1]', 'B[0]'.
Warning: In design 'inertial_integrator', the same net is connected to more than one pin on submodule 'mult_93'. (LINT-33)
   Net 'n132' is connected to pins 'B[9]', 'B[7]'', 'B[5]', 'B[4]', 'B[3]'.
Warning: In design 'inertial_integrator', the same net is connected to more than one pin on submodule 'mult_93'. (LINT-33)
   Net 'n133' is connected to pins 'B[8]', 'B[6]'', 'B[2]', 'B[1]', 'B[0]'.
Warning: In design 'desiredDrive_DW02_mult_2', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'n2' is connected to pins 'A[18]', 'B[10]'', 'B[7]'.
Warning: In design 'desiredDrive_DW02_mult_2', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'n3' is connected to pins 'B[9]', 'B[8]'', 'B[6]', 'B[5]', 'B[4]', 'B[3]', 'B[2]', 'B[1]'.
Warning: In design 'desiredDrive_DW02_mult_2', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'B[0]', 'CI''.
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'n3' is connected to pins 'B[23]', 'B[22]'', 'B[8]'.
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'n4' is connected to pins 'B[13]', 'B[12]'', 'B[11]', 'B[10]', 'B[9]', 'B[7]', 'B[6]', 'B[5]', 'B[4]', 'B[3]', 'B[2]', 'B[1]'.
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'B[0]', 'CI''.
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'n3' is connected to pins 'B[23]', 'B[22]'', 'B[8]'.
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'n4' is connected to pins 'B[13]', 'B[12]'', 'B[11]', 'B[10]', 'B[9]', 'B[7]', 'B[6]', 'B[5]', 'B[4]', 'B[3]', 'B[2]', 'B[1]'.
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'B[0]', 'CI''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net '*Logic0*' is connected to pins 'A[13]', 'CI''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[13]' is connected to pins 'A[12]', 'B[13]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[12]' is connected to pins 'A[11]', 'B[12]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[11]' is connected to pins 'A[10]', 'B[11]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[10]' is connected to pins 'A[9]', 'B[10]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[9]' is connected to pins 'A[8]', 'B[9]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[8]' is connected to pins 'A[7]', 'B[8]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[7]' is connected to pins 'A[6]', 'B[7]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[6]' is connected to pins 'A[5]', 'B[6]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[5]' is connected to pins 'A[4]', 'B[5]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[4]' is connected to pins 'A[3]', 'B[4]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[3]' is connected to pins 'A[2]', 'B[3]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[2]' is connected to pins 'A[1]', 'B[2]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[1]' is connected to pins 'A[0]', 'B[1]''.
Warning: In design 'brushless', output port 'duty[10]' is connected directly to 'logic 1'. (LINT-52)
1
# flatten and recompile design
ungroup -all -flatten
Information: Updating graph... (UID-83)
1
# fix any hold time violations
set_fix_hold clk
1
compile -map_effort medium
CPU Load: 11%, Ram Free: 3 GB, Swap Free: 1 GB, Work Disk Free: 26 GB, Tmp Disk Free: 819 GB
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 3743                                   |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 743                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 2                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 0                                      |
| Number of Dont Touch Nets                               | 1                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 62 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design eBike has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'eBike'
Information: The register 'u_inert/spi2_vld_reg' will be removed. (OPT-1207)
Information: The register 'u_inert/spi1_vld_reg' will be removed. (OPT-1207)
Information: The register 'u_PID/cnt_reg[19]' will be removed. (OPT-1207)
Information: The register 'u_PID/cnt_reg[18]' will be removed. (OPT-1207)
Information: The register 'u_PID/cnt_reg[17]' will be removed. (OPT-1207)
Information: The register 'u_PID/cnt_reg[16]' will be removed. (OPT-1207)
Information: The register 'u_PID/cnt_reg[15]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cnt_reg[21]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cnt_reg[20]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cnt_reg[19]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cnt_reg[18]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cnt_reg[17]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cnt_reg[16]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cadence1/stbl_cnt_reg[15]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cadence1/stbl_cnt_reg[14]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cadence1/stbl_cnt_reg[13]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cadence1/stbl_cnt_reg[12]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cadence1/stbl_cnt_reg[11]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cadence1/stbl_cnt_reg[10]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cadence1/stbl_cnt_reg[9]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[10]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[9]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[8]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[7]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[6]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[5]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[4]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[3]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[2]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[1]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[0]' will be removed. (OPT-1207)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:02   13337.5      0.20       1.3    2742.3                                0.00  
    0:00:02   13336.2      0.20       1.3    2742.3                                0.00  
    0:00:02   13336.2      0.20       1.3    2742.3                                0.00  
    0:00:02   13336.0      0.20       1.3    2742.3                                0.00  
    0:00:02   13336.0      0.20       1.3    2742.3                                0.00  
    0:00:02   12907.0      0.20       1.2    2723.5                                0.00  
    0:00:02   12909.2      0.20       1.1    2723.5                                0.00  
    0:00:03   12918.1      0.20       1.1    2723.5                                0.00  
    0:00:03   12955.0      0.20       1.2    2723.5                                0.00  
    0:00:03   12963.4      0.20       1.1    2723.5                                0.00  
    0:00:03   12960.1      0.20       1.0    2723.5                                0.00  
    0:00:03   12960.1      0.20       1.0    2723.5                                0.00  
    0:00:03   12960.1      0.20       1.0    2723.5                                0.00  
    0:00:03   12962.6      0.20       1.0    2723.5                                0.00  
    0:00:03   12962.6      0.20       1.0    2723.5                                0.00  
    0:00:03   12962.6      0.20       1.0    2723.5                                0.00  
    0:00:03   13020.3      0.20       1.0       0.0                                0.00  
    0:00:03   13020.3      0.20       1.0       0.0                                0.00  
    0:00:03   13020.3      0.20       1.0       0.0                                0.00  
    0:00:03   13020.3      0.20       1.0       0.0                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:03   13020.3      0.20       1.0       0.0                                0.00  
    0:00:03   13085.1      0.19       0.9       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:03   13104.9      0.17       0.8       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:03   13107.2      0.16       0.8       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:03   13110.3      0.16       0.8       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:03   13112.8      0.16       0.8       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:03   13112.8      0.16       0.8       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:03   13118.4      0.15       0.8       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:03   13120.4      0.15       0.8       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:03   13124.3      0.13       0.7       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:04   13138.5      0.13       0.7       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:04   13142.3      0.11       0.6       0.0 u_sensorCondition/drive1/s2_assist_prod_reg[25]/D      0.00  
    0:00:04   13142.3      0.11       0.6       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:04   13154.0      0.10       0.5       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:04   13151.4      0.10       0.5       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:04   13149.7      0.09       0.5       0.0                                0.00  
    0:00:04   12977.9      0.09       0.5    2925.9                                0.00  


  Beginning Design Rule Fixing  (min_path)  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:04   12977.9      0.09       0.5    2925.9                               -2.58  
    0:00:04   13047.2      0.09       0.5       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D     -2.59  
    0:00:04   13061.2      0.09       0.4       0.0                               -2.59  
    0:00:05   13061.2      0.09       0.4       0.0                               -2.59  
    0:00:05   13061.2      0.09       0.4       0.0                               -2.59  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:05   13061.2      0.09       0.4       0.0                               -2.59  
    0:00:05   13061.2      0.09       0.4       0.0                               -2.59  
    0:00:05   12968.0      0.09       0.4       0.0                               -2.58  
    0:00:05   12945.6      0.09       0.4       0.0                               -2.58  
    0:00:05   12940.5      0.09       0.4       0.0                               -2.58  
    0:00:05   12939.2      0.09       0.4       0.0                               -2.58  
    0:00:05   12938.0      0.09       0.4       0.0                               -2.58  
    0:00:05   12938.0      0.09       0.4       0.0                               -2.58  
    0:00:05   12938.0      0.09       0.4       0.0                               -2.58  
    0:00:05   12927.3      0.09       0.4       0.0                               -2.58  
    0:00:05   12926.3      0.09       0.4       0.0                               -2.58  
    0:00:05   12926.3      0.09       0.4       0.0                               -2.58  
    0:00:05   12926.3      0.09       0.4       0.0                               -2.58  
    0:00:05   12926.3      0.09       0.4       0.0                               -2.58  
    0:00:05   12926.3      0.09       0.4       0.0                               -2.58  
    0:00:05   12926.3      0.09       0.4       0.0                               -2.58  
    0:00:05   12937.5      0.09       0.4       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D     -2.58  
    0:00:05   12938.7      0.08       0.4       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D     -2.58  
    0:00:05   12941.5      0.08       0.4       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D     -2.58  
    0:00:05   12944.6      0.08       0.4       0.0 reset/rst_n_reg/D             -2.53  
    0:00:05   13055.4      0.08       0.4       0.0 u_sensorCondition/drive1/target_curr_reg[11]/D     -1.72  
    0:00:05   13138.5      0.08       0.4       0.0 u_PID/e_d3_reg[4]/D           -1.09  
    0:00:06   13217.3      0.08       0.4       0.0 u_mtr_drv/nonoverlap_ylw/ff_low_2_reg/D     -0.51  
    0:00:06   13291.0      0.08       0.3       0.0                                0.00  
    0:00:06   13291.2      0.08       0.3       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
CPU Load: 12%, Ram Free: 3 GB, Swap Free: 1 GB, Work Disk Free: 26 GB, Tmp Disk Free: 819 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
check_design
1
# area and timing reports
report_timing -delay max -nworst 5
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 5
        -max_paths 5
Design : eBike
Version: V-2023.12-SP5
Date   : Wed Apr 30 22:41:12 2025
****************************************

Operating Conditions: tt0p85v25c   Library: saed32lvt_tt0p85v25c
Wire Load Model Mode: enclosed

  Startpoint: u_sensorCondition/drive1/s2_assist_prod_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sensorCondition/drive1/s3_prod_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_sensorCondition/drive1/s2_assist_prod_reg[1]/CLK (DFFARX2_LVT)
                                                          0.00       0.00 r
  u_sensorCondition/drive1/s2_assist_prod_reg[1]/QN (DFFARX2_LVT)
                                                          0.06       0.06 f
  U2351/Y (NOR2X1_LVT)                                    0.06       0.12 r
  U1101/Y (NAND3X0_LVT)                                   0.04       0.16 f
  U1100/Y (NAND2X0_LVT)                                   0.04       0.20 r
  U1099/Y (OA21X1_LVT)                                    0.05       0.25 r
  U1098/Y (AO22X1_LVT)                                    0.05       0.30 r
  u_sensorCondition/drive1/mult_103/S3_4_1/CO (FADDX1_LVT)
                                                          0.08       0.38 r
  u_sensorCondition/drive1/mult_103/S3_5_1/CO (FADDX1_LVT)
                                                          0.08       0.46 r
  u_sensorCondition/drive1/mult_103/S3_6_1/CO (FADDX1_LVT)
                                                          0.08       0.54 r
  U2388/Y (NAND2X0_LVT)                                   0.03       0.57 f
  U2390/Y (NAND3X0_LVT)                                   0.04       0.62 r
  U2395/Y (NAND2X0_LVT)                                   0.03       0.64 f
  U2396/Y (NAND3X0_LVT)                                   0.04       0.69 r
  u_sensorCondition/drive1/mult_103/S3_9_1/CO (FADDX1_LVT)
                                                          0.08       0.77 r
  u_sensorCondition/drive1/mult_103/S3_10_1/S (FADDX1_LVT)
                                                          0.11       0.88 f
  U2373/Y (OA22X1_LVT)                                    0.06       0.93 f
  U1129/Y (AO22X1_LVT)                                    0.04       0.97 f
  U1127/Y (AO22X1_LVT)                                    0.05       1.02 f
  U2305/Y (NAND2X0_LVT)                                   0.04       1.06 r
  U2307/Y (NAND3X0_LVT)                                   0.04       1.10 f
  u_sensorCondition/drive1/mult_103/S1_13_0/CO (FADDX1_LVT)
                                                          0.08       1.18 f
  U2402/Y (NAND2X0_LVT)                                   0.04       1.22 r
  U2404/Y (NAND3X0_LVT)                                   0.04       1.26 f
  u_sensorCondition/drive1/mult_103/S1_15_0/CO (FADDX1_LVT)
                                                          0.08       1.34 f
  u_sensorCondition/drive1/mult_103/S1_16_0/CO (FADDX1_LVT)
                                                          0.08       1.42 f
  u_sensorCondition/drive1/mult_103/S1_17_0/CO (FADDX1_LVT)
                                                          0.08       1.49 f
  U2346/Y (AO21X1_LVT)                                    0.04       1.54 f
  U1305/Y (AO22X1_LVT)                                    0.04       1.58 f
  U1120/Y (OA21X1_LVT)                                    0.05       1.63 f
  U1119/Y (AO22X1_LVT)                                    0.04       1.67 f
  U2407/Y (NAND2X0_LVT)                                   0.04       1.71 r
  U2409/Y (NAND3X0_LVT)                                   0.04       1.75 f
  U2413/Y (NAND2X0_LVT)                                   0.05       1.80 r
  U2415/Y (NAND3X0_LVT)                                   0.05       1.84 f
  u_sensorCondition/drive1/mult_103/S1_22_0/CO (FADDX1_LVT)
                                                          0.08       1.92 f
  u_sensorCondition/drive1/mult_103/S1_23_0/CO (FADDX1_LVT)
                                                          0.08       2.00 f
  u_sensorCondition/drive1/mult_103/S1_24_0/CO (FADDX1_LVT)
                                                          0.07       2.07 f
  U2362/Y (NBUFFX2_LVT)                                   0.04       2.12 f
  U2873/Y (AOI22X1_LVT)                                   0.06       2.18 r
  U1296/Y (NAND2X0_LVT)                                   0.02       2.20 f
  U1295/Y (AO21X1_LVT)                                    0.06       2.27 f
  U1294/Y (AND2X1_LVT)                                    0.05       2.31 f
  U2303/Y (XOR2X1_LVT)                                    0.08       2.39 r
  u_sensorCondition/drive1/s3_prod_reg[28]/D (DFFARX1_LVT)
                                                          0.01       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  u_sensorCondition/drive1/s3_prod_reg[28]/CLK (DFFARX1_LVT)
                                                          0.00       2.35 r
  library setup time                                     -0.03       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: u_sensorCondition/drive1/s2_assist_prod_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sensorCondition/drive1/s3_prod_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_sensorCondition/drive1/s2_assist_prod_reg[1]/CLK (DFFARX2_LVT)
                                                          0.00       0.00 r
  u_sensorCondition/drive1/s2_assist_prod_reg[1]/QN (DFFARX2_LVT)
                                                          0.06       0.06 f
  U2351/Y (NOR2X1_LVT)                                    0.06       0.12 r
  U1101/Y (NAND3X0_LVT)                                   0.04       0.16 f
  U1100/Y (NAND2X0_LVT)                                   0.04       0.20 r
  U1099/Y (OA21X1_LVT)                                    0.05       0.25 r
  U1098/Y (AO22X1_LVT)                                    0.05       0.30 r
  u_sensorCondition/drive1/mult_103/S3_4_1/CO (FADDX1_LVT)
                                                          0.08       0.38 r
  u_sensorCondition/drive1/mult_103/S3_5_1/CO (FADDX1_LVT)
                                                          0.08       0.46 r
  u_sensorCondition/drive1/mult_103/S3_6_1/CO (FADDX1_LVT)
                                                          0.08       0.54 r
  U2388/Y (NAND2X0_LVT)                                   0.03       0.57 f
  U2390/Y (NAND3X0_LVT)                                   0.04       0.62 r
  U2394/Y (NAND2X0_LVT)                                   0.03       0.64 f
  U2396/Y (NAND3X0_LVT)                                   0.04       0.69 r
  u_sensorCondition/drive1/mult_103/S3_9_1/CO (FADDX1_LVT)
                                                          0.08       0.77 r
  u_sensorCondition/drive1/mult_103/S3_10_1/S (FADDX1_LVT)
                                                          0.11       0.88 f
  U2373/Y (OA22X1_LVT)                                    0.06       0.93 f
  U1129/Y (AO22X1_LVT)                                    0.04       0.97 f
  U1127/Y (AO22X1_LVT)                                    0.05       1.02 f
  U2305/Y (NAND2X0_LVT)                                   0.04       1.06 r
  U2307/Y (NAND3X0_LVT)                                   0.04       1.10 f
  u_sensorCondition/drive1/mult_103/S1_13_0/CO (FADDX1_LVT)
                                                          0.08       1.18 f
  U2402/Y (NAND2X0_LVT)                                   0.04       1.22 r
  U2404/Y (NAND3X0_LVT)                                   0.04       1.26 f
  u_sensorCondition/drive1/mult_103/S1_15_0/CO (FADDX1_LVT)
                                                          0.08       1.34 f
  u_sensorCondition/drive1/mult_103/S1_16_0/CO (FADDX1_LVT)
                                                          0.08       1.42 f
  u_sensorCondition/drive1/mult_103/S1_17_0/CO (FADDX1_LVT)
                                                          0.08       1.49 f
  U2346/Y (AO21X1_LVT)                                    0.04       1.54 f
  U1305/Y (AO22X1_LVT)                                    0.04       1.58 f
  U1120/Y (OA21X1_LVT)                                    0.05       1.63 f
  U1119/Y (AO22X1_LVT)                                    0.04       1.67 f
  U2407/Y (NAND2X0_LVT)                                   0.04       1.71 r
  U2409/Y (NAND3X0_LVT)                                   0.04       1.75 f
  U2413/Y (NAND2X0_LVT)                                   0.05       1.80 r
  U2415/Y (NAND3X0_LVT)                                   0.05       1.84 f
  u_sensorCondition/drive1/mult_103/S1_22_0/CO (FADDX1_LVT)
                                                          0.08       1.92 f
  u_sensorCondition/drive1/mult_103/S1_23_0/CO (FADDX1_LVT)
                                                          0.08       2.00 f
  u_sensorCondition/drive1/mult_103/S1_24_0/CO (FADDX1_LVT)
                                                          0.07       2.07 f
  U2362/Y (NBUFFX2_LVT)                                   0.04       2.12 f
  U2873/Y (AOI22X1_LVT)                                   0.06       2.18 r
  U1296/Y (NAND2X0_LVT)                                   0.02       2.20 f
  U1295/Y (AO21X1_LVT)                                    0.06       2.27 f
  U1294/Y (AND2X1_LVT)                                    0.05       2.31 f
  U2303/Y (XOR2X1_LVT)                                    0.08       2.39 r
  u_sensorCondition/drive1/s3_prod_reg[28]/D (DFFARX1_LVT)
                                                          0.01       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  u_sensorCondition/drive1/s3_prod_reg[28]/CLK (DFFARX1_LVT)
                                                          0.00       2.35 r
  library setup time                                     -0.03       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: u_sensorCondition/drive1/s2_scale_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sensorCondition/drive1/s3_prod_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_sensorCondition/drive1/s2_scale_reg[2]/CLK (DFFARX1_LVT)
                                                          0.00       0.00 r
  u_sensorCondition/drive1/s2_scale_reg[2]/QN (DFFARX1_LVT)
                                                          0.06       0.06 f
  U2351/Y (NOR2X1_LVT)                                    0.06       0.12 r
  U1101/Y (NAND3X0_LVT)                                   0.04       0.16 f
  U1100/Y (NAND2X0_LVT)                                   0.04       0.20 r
  U1099/Y (OA21X1_LVT)                                    0.05       0.25 r
  U1098/Y (AO22X1_LVT)                                    0.05       0.30 r
  u_sensorCondition/drive1/mult_103/S3_4_1/CO (FADDX1_LVT)
                                                          0.08       0.38 r
  u_sensorCondition/drive1/mult_103/S3_5_1/CO (FADDX1_LVT)
                                                          0.08       0.46 r
  u_sensorCondition/drive1/mult_103/S3_6_1/CO (FADDX1_LVT)
                                                          0.08       0.54 r
  U2388/Y (NAND2X0_LVT)                                   0.03       0.57 f
  U2390/Y (NAND3X0_LVT)                                   0.04       0.62 r
  U2395/Y (NAND2X0_LVT)                                   0.03       0.64 f
  U2396/Y (NAND3X0_LVT)                                   0.04       0.69 r
  u_sensorCondition/drive1/mult_103/S3_9_1/CO (FADDX1_LVT)
                                                          0.08       0.77 r
  u_sensorCondition/drive1/mult_103/S3_10_1/S (FADDX1_LVT)
                                                          0.11       0.88 f
  U2373/Y (OA22X1_LVT)                                    0.06       0.93 f
  U1129/Y (AO22X1_LVT)                                    0.04       0.97 f
  U1127/Y (AO22X1_LVT)                                    0.05       1.02 f
  U2305/Y (NAND2X0_LVT)                                   0.04       1.06 r
  U2307/Y (NAND3X0_LVT)                                   0.04       1.10 f
  u_sensorCondition/drive1/mult_103/S1_13_0/CO (FADDX1_LVT)
                                                          0.08       1.18 f
  U2402/Y (NAND2X0_LVT)                                   0.04       1.22 r
  U2404/Y (NAND3X0_LVT)                                   0.04       1.26 f
  u_sensorCondition/drive1/mult_103/S1_15_0/CO (FADDX1_LVT)
                                                          0.08       1.34 f
  u_sensorCondition/drive1/mult_103/S1_16_0/CO (FADDX1_LVT)
                                                          0.08       1.42 f
  u_sensorCondition/drive1/mult_103/S1_17_0/CO (FADDX1_LVT)
                                                          0.08       1.49 f
  U2346/Y (AO21X1_LVT)                                    0.04       1.54 f
  U1305/Y (AO22X1_LVT)                                    0.04       1.58 f
  U1120/Y (OA21X1_LVT)                                    0.05       1.63 f
  U1119/Y (AO22X1_LVT)                                    0.04       1.67 f
  U2407/Y (NAND2X0_LVT)                                   0.04       1.71 r
  U2409/Y (NAND3X0_LVT)                                   0.04       1.75 f
  U2413/Y (NAND2X0_LVT)                                   0.05       1.80 r
  U2415/Y (NAND3X0_LVT)                                   0.05       1.84 f
  u_sensorCondition/drive1/mult_103/S1_22_0/CO (FADDX1_LVT)
                                                          0.08       1.92 f
  u_sensorCondition/drive1/mult_103/S1_23_0/CO (FADDX1_LVT)
                                                          0.08       2.00 f
  u_sensorCondition/drive1/mult_103/S1_24_0/CO (FADDX1_LVT)
                                                          0.07       2.07 f
  U2362/Y (NBUFFX2_LVT)                                   0.04       2.12 f
  U2873/Y (AOI22X1_LVT)                                   0.06       2.18 r
  U1296/Y (NAND2X0_LVT)                                   0.02       2.20 f
  U1295/Y (AO21X1_LVT)                                    0.06       2.27 f
  U1294/Y (AND2X1_LVT)                                    0.05       2.31 f
  U2303/Y (XOR2X1_LVT)                                    0.08       2.39 r
  u_sensorCondition/drive1/s3_prod_reg[28]/D (DFFARX1_LVT)
                                                          0.01       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  u_sensorCondition/drive1/s3_prod_reg[28]/CLK (DFFARX1_LVT)
                                                          0.00       2.35 r
  library setup time                                     -0.03       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: u_sensorCondition/drive1/s2_scale_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sensorCondition/drive1/s3_prod_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_sensorCondition/drive1/s2_scale_reg[2]/CLK (DFFARX1_LVT)
                                                          0.00       0.00 r
  u_sensorCondition/drive1/s2_scale_reg[2]/QN (DFFARX1_LVT)
                                                          0.06       0.06 f
  U2351/Y (NOR2X1_LVT)                                    0.06       0.12 r
  U1101/Y (NAND3X0_LVT)                                   0.04       0.16 f
  U1100/Y (NAND2X0_LVT)                                   0.04       0.20 r
  U1099/Y (OA21X1_LVT)                                    0.05       0.25 r
  U1098/Y (AO22X1_LVT)                                    0.05       0.30 r
  u_sensorCondition/drive1/mult_103/S3_4_1/CO (FADDX1_LVT)
                                                          0.08       0.38 r
  u_sensorCondition/drive1/mult_103/S3_5_1/CO (FADDX1_LVT)
                                                          0.08       0.46 r
  u_sensorCondition/drive1/mult_103/S3_6_1/CO (FADDX1_LVT)
                                                          0.08       0.54 r
  U2388/Y (NAND2X0_LVT)                                   0.03       0.57 f
  U2390/Y (NAND3X0_LVT)                                   0.04       0.62 r
  U2394/Y (NAND2X0_LVT)                                   0.03       0.64 f
  U2396/Y (NAND3X0_LVT)                                   0.04       0.69 r
  u_sensorCondition/drive1/mult_103/S3_9_1/CO (FADDX1_LVT)
                                                          0.08       0.77 r
  u_sensorCondition/drive1/mult_103/S3_10_1/S (FADDX1_LVT)
                                                          0.11       0.88 f
  U2373/Y (OA22X1_LVT)                                    0.06       0.93 f
  U1129/Y (AO22X1_LVT)                                    0.04       0.97 f
  U1127/Y (AO22X1_LVT)                                    0.05       1.02 f
  U2305/Y (NAND2X0_LVT)                                   0.04       1.06 r
  U2307/Y (NAND3X0_LVT)                                   0.04       1.10 f
  u_sensorCondition/drive1/mult_103/S1_13_0/CO (FADDX1_LVT)
                                                          0.08       1.18 f
  U2402/Y (NAND2X0_LVT)                                   0.04       1.22 r
  U2404/Y (NAND3X0_LVT)                                   0.04       1.26 f
  u_sensorCondition/drive1/mult_103/S1_15_0/CO (FADDX1_LVT)
                                                          0.08       1.34 f
  u_sensorCondition/drive1/mult_103/S1_16_0/CO (FADDX1_LVT)
                                                          0.08       1.42 f
  u_sensorCondition/drive1/mult_103/S1_17_0/CO (FADDX1_LVT)
                                                          0.08       1.49 f
  U2346/Y (AO21X1_LVT)                                    0.04       1.54 f
  U1305/Y (AO22X1_LVT)                                    0.04       1.58 f
  U1120/Y (OA21X1_LVT)                                    0.05       1.63 f
  U1119/Y (AO22X1_LVT)                                    0.04       1.67 f
  U2407/Y (NAND2X0_LVT)                                   0.04       1.71 r
  U2409/Y (NAND3X0_LVT)                                   0.04       1.75 f
  U2413/Y (NAND2X0_LVT)                                   0.05       1.80 r
  U2415/Y (NAND3X0_LVT)                                   0.05       1.84 f
  u_sensorCondition/drive1/mult_103/S1_22_0/CO (FADDX1_LVT)
                                                          0.08       1.92 f
  u_sensorCondition/drive1/mult_103/S1_23_0/CO (FADDX1_LVT)
                                                          0.08       2.00 f
  u_sensorCondition/drive1/mult_103/S1_24_0/CO (FADDX1_LVT)
                                                          0.07       2.07 f
  U2362/Y (NBUFFX2_LVT)                                   0.04       2.12 f
  U2873/Y (AOI22X1_LVT)                                   0.06       2.18 r
  U1296/Y (NAND2X0_LVT)                                   0.02       2.20 f
  U1295/Y (AO21X1_LVT)                                    0.06       2.27 f
  U1294/Y (AND2X1_LVT)                                    0.05       2.31 f
  U2303/Y (XOR2X1_LVT)                                    0.08       2.39 r
  u_sensorCondition/drive1/s3_prod_reg[28]/D (DFFARX1_LVT)
                                                          0.01       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  u_sensorCondition/drive1/s3_prod_reg[28]/CLK (DFFARX1_LVT)
                                                          0.00       2.35 r
  library setup time                                     -0.03       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: u_sensorCondition/drive1/s2_assist_prod_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sensorCondition/drive1/s3_prod_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_sensorCondition/drive1/s2_assist_prod_reg[1]/CLK (DFFARX2_LVT)
                                                          0.00       0.00 r
  u_sensorCondition/drive1/s2_assist_prod_reg[1]/QN (DFFARX2_LVT)
                                                          0.06       0.06 f
  U2351/Y (NOR2X1_LVT)                                    0.06       0.12 r
  U1101/Y (NAND3X0_LVT)                                   0.04       0.16 f
  U1100/Y (NAND2X0_LVT)                                   0.04       0.20 r
  U1099/Y (OA21X1_LVT)                                    0.05       0.25 r
  U1098/Y (AO22X1_LVT)                                    0.05       0.30 r
  u_sensorCondition/drive1/mult_103/S3_4_1/CO (FADDX1_LVT)
                                                          0.08       0.38 r
  u_sensorCondition/drive1/mult_103/S3_5_1/CO (FADDX1_LVT)
                                                          0.08       0.46 r
  u_sensorCondition/drive1/mult_103/S3_6_1/CO (FADDX1_LVT)
                                                          0.08       0.54 r
  U2388/Y (NAND2X0_LVT)                                   0.03       0.57 f
  U2390/Y (NAND3X0_LVT)                                   0.04       0.62 r
  U2395/Y (NAND2X0_LVT)                                   0.03       0.64 f
  U2396/Y (NAND3X0_LVT)                                   0.04       0.69 r
  u_sensorCondition/drive1/mult_103/S3_9_1/CO (FADDX1_LVT)
                                                          0.08       0.77 r
  u_sensorCondition/drive1/mult_103/S3_10_1/S (FADDX1_LVT)
                                                          0.11       0.88 f
  U2373/Y (OA22X1_LVT)                                    0.06       0.93 f
  U1129/Y (AO22X1_LVT)                                    0.04       0.97 f
  U1127/Y (AO22X1_LVT)                                    0.05       1.02 f
  U2305/Y (NAND2X0_LVT)                                   0.04       1.06 r
  U2307/Y (NAND3X0_LVT)                                   0.04       1.10 f
  u_sensorCondition/drive1/mult_103/S1_13_0/CO (FADDX1_LVT)
                                                          0.08       1.18 f
  U2402/Y (NAND2X0_LVT)                                   0.04       1.22 r
  U2404/Y (NAND3X0_LVT)                                   0.04       1.26 f
  u_sensorCondition/drive1/mult_103/S1_15_0/CO (FADDX1_LVT)
                                                          0.08       1.34 f
  u_sensorCondition/drive1/mult_103/S1_16_0/CO (FADDX1_LVT)
                                                          0.08       1.42 f
  u_sensorCondition/drive1/mult_103/S1_17_0/CO (FADDX1_LVT)
                                                          0.08       1.49 f
  U2346/Y (AO21X1_LVT)                                    0.04       1.54 f
  U1305/Y (AO22X1_LVT)                                    0.04       1.58 f
  U1120/Y (OA21X1_LVT)                                    0.05       1.63 f
  U1119/Y (AO22X1_LVT)                                    0.04       1.67 f
  U2408/Y (NAND2X0_LVT)                                   0.04       1.71 r
  U2409/Y (NAND3X0_LVT)                                   0.04       1.75 f
  U2413/Y (NAND2X0_LVT)                                   0.05       1.80 r
  U2415/Y (NAND3X0_LVT)                                   0.05       1.84 f
  u_sensorCondition/drive1/mult_103/S1_22_0/CO (FADDX1_LVT)
                                                          0.08       1.92 f
  u_sensorCondition/drive1/mult_103/S1_23_0/CO (FADDX1_LVT)
                                                          0.08       2.00 f
  u_sensorCondition/drive1/mult_103/S1_24_0/CO (FADDX1_LVT)
                                                          0.07       2.07 f
  U2362/Y (NBUFFX2_LVT)                                   0.04       2.12 f
  U2873/Y (AOI22X1_LVT)                                   0.06       2.18 r
  U1296/Y (NAND2X0_LVT)                                   0.02       2.20 f
  U1295/Y (AO21X1_LVT)                                    0.06       2.27 f
  U1294/Y (AND2X1_LVT)                                    0.05       2.31 f
  U2303/Y (XOR2X1_LVT)                                    0.08       2.39 r
  u_sensorCondition/drive1/s3_prod_reg[28]/D (DFFARX1_LVT)
                                                          0.01       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  u_sensorCondition/drive1/s3_prod_reg[28]/CLK (DFFARX1_LVT)
                                                          0.00       2.35 r
  library setup time                                     -0.03       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


1
report_timing -delay min -nworst 5
 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 5
        -max_paths 5
Design : eBike
Version: V-2023.12-SP5
Date   : Wed Apr 30 22:41:12 2025
****************************************

Operating Conditions: tt0p85v25c   Library: saed32lvt_tt0p85v25c
Wire Load Model Mode: enclosed

  Startpoint: u_sensorCondition/uart1/transmitter/n004_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sensorCondition/uart1/transmitter/n004_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_sensorCondition/uart1/transmitter/n004_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.00 r
  u_sensorCondition/uart1/transmitter/n004_reg[1]/QN (DFFARX1_LVT)
                                                          0.06       0.06 f
  U2199/Y (NBUFFX2_LVT)                                   0.04       0.09 f
  U2200/Y (AO22X2_LVT)                                    0.04       0.13 f
  u_sensorCondition/uart1/transmitter/n004_reg[1]/D (DFFARX1_LVT)
                                                          0.01       0.14 f
  data arrival time                                                  0.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_sensorCondition/uart1/transmitter/n004_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.01       0.14
  data required time                                                 0.14
  --------------------------------------------------------------------------
  data required time                                                 0.14
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: A2D/torque_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sensorCondition/accum_torque_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A2D/torque_reg[4]/CLK (DFFARX1_LVT)                     0.00       0.00 r
  A2D/torque_reg[4]/Q (DFFARX1_LVT)                       0.10       0.10 f
  U696/Y (AO222X1_LVT)                                    0.04       0.14 f
  u_sensorCondition/accum_torque_reg[8]/D (DFFARX2_LVT)
                                                          0.01       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_sensorCondition/accum_torque_reg[8]/CLK (DFFARX2_LVT)
                                                          0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: A2D/torque_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sensorCondition/accum_torque_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A2D/torque_reg[2]/CLK (DFFARX1_LVT)                     0.00       0.00 r
  A2D/torque_reg[2]/Q (DFFARX1_LVT)                       0.10       0.10 f
  U698/Y (AO222X1_LVT)                                    0.04       0.14 f
  u_sensorCondition/accum_torque_reg[6]/D (DFFARX2_LVT)
                                                          0.01       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_sensorCondition/accum_torque_reg[6]/CLK (DFFARX2_LVT)
                                                          0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: A2D/torque_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sensorCondition/accum_torque_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A2D/torque_reg[3]/CLK (DFFARX1_LVT)                     0.00       0.00 r
  A2D/torque_reg[3]/Q (DFFARX1_LVT)                       0.10       0.10 f
  U697/Y (AO222X1_LVT)                                    0.04       0.14 f
  u_sensorCondition/accum_torque_reg[7]/D (DFFARX2_LVT)
                                                          0.01       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_sensorCondition/accum_torque_reg[7]/CLK (DFFARX2_LVT)
                                                          0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: A2D/torque_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sensorCondition/accum_torque_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A2D/torque_reg[1]/CLK (DFFARX1_LVT)                     0.00       0.00 r
  A2D/torque_reg[1]/Q (DFFARX1_LVT)                       0.10       0.10 f
  U699/Y (AO222X1_LVT)                                    0.04       0.14 f
  u_sensorCondition/accum_torque_reg[5]/D (DFFARX2_LVT)
                                                          0.01       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_sensorCondition/accum_torque_reg[5]/CLK (DFFARX2_LVT)
                                                          0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
report_area > ebike_area.txt
write -format verilog -output ebike.vg
Writing verilog file '/filespace/h/hchan54/ece551/ECE551_/ebike.vg'.
1
1
Information: Term was not able to be set up using xterm . Using "xterm" by default instead. (CLE-10)
Warning: Cannot use command line editor for terminal type 'xterm'.  (UI-74)
dc_shell> Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid this.

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version V-2023.12-SP5 for linux64 - Jul 16, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Wed Apr 30 22:42:04 2025
Hostname:           tux-117
CPU Model:          11th Gen Intel(R) Core(TM) i5-11600 @ 2.80GHz
CPU Details:        Cores = 12 : Sockets = 1 : Cache Size = 12288 KB : Freq = 3.87 GHz
OS:                 Linux 5.10.0-34-amd64
RAM:                 31 GB (Free   3 GB)
Swap:                 1 GB (Free   1 GB)
Work Filesystem:    /filespace/h mounted to files.cae.wisc.edu:/h
Tmp Filesystem:     / mounted to /dev/mapper/tux--117--vg-root
Work Disk:           27 GB (Free  26 GB)
Tmp Disk:           820 GB (Free 819 GB)

CPU Load: 10%, Ram Free: 3 GB, Swap Free: 1 GB, Work Disk Free: 26 GB, Tmp Disk Free: 819 GB
# read files and set top level design 
read_file -format sverilog { PB_intf.sv telemetry.sv UART_tx.sv A2D_intf.sv brushless.sv cadence_filt.sv cadence_LU.sv cadence_meas.sv inert_intf.sv inertial_integrator.sv mtr_drv.sv nonoverlap.sv PB_release.sv PID.sv PWM.sv reset_synch.sv sensorCondition.sv SPI_mnrch.sv desiredDrive.sv incline_sat.sv eBike.sv }
Loading db file '/cae/apps/data/saed32_edk-2022/lib/stdcell_lvt/db_nldm/saed32lvt_tt0p85v25c.db'
Loading db file '/cae/apps/data/saed32_edk-2022/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db'
Loading db file '/cae/apps/data/synopsys-2024/syn/V-2023.12-SP5/libraries/syn/gtech.db'
Loading db file '/cae/apps/data/synopsys-2024/syn/V-2023.12-SP5/libraries/syn/standard.sldb'
  Loading link library 'saed32lvt_tt0p85v25c'
  Loading link library 'saed32io_wb_tt1p05v25c_2p5v'
  Loading link library 'gtech'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /filespace/h/hchan54/ece551/ECE551_/PB_intf.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/telemetry.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/UART_tx.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/brushless.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/cadence_LU.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/cadence_meas.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/inert_intf.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:34: The value 0098 is too large for the numeric data type being used (VER-1)
Compiling source file /filespace/h/hchan54/ece551/ECE551_/mtr_drv.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/nonoverlap.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/PB_release.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/PID.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/PWM.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/reset_synch.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/SPI_mnrch.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/desiredDrive.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/incline_sat.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/eBike.sv

Inferred memory devices in process
	in routine PB_intf line 12 in file
		'/filespace/h/hchan54/ece551/ECE551_/PB_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     setting_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     setting_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 46 in file
	'/filespace/h/hchan54/ece551/ECE551_/telemetry.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            52            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine telemetry line 23 in file
		'/filespace/h/hchan54/ece551/ECE551_/telemetry.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine telemetry line 40 in file
		'/filespace/h/hchan54/ece551/ECE551_/telemetry.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 79 in file
	'/filespace/h/hchan54/ece551/ECE551_/UART_tx.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            88            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_tx line 27 in file
		'/filespace/h/hchan54/ece551/ECE551_/UART_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      n001_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx line 37 in file
		'/filespace/h/hchan54/ece551/ECE551_/UART_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      n004_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx line 48 in file
		'/filespace/h/hchan54/ece551/ECE551_/UART_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      n005_reg       | Flip-flop |   5   |  Y  | N  | N  | Y  | N  | N  | N  |
|      n005_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx line 59 in file
		'/filespace/h/hchan54/ece551/ECE551_/UART_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      n003_reg       | Flip-flop |   9   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx line 70 in file
		'/filespace/h/hchan54/ece551/ECE551_/UART_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     tx_done_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 39 in file
	'/filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            49            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
	'/filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            89            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine A2D_intf line 33 in file
		'/filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine A2D_intf line 84 in file
		'/filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     channel_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine A2D_intf line 102 in file
		'/filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine A2D_intf line 112 in file
		'/filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      batt_reg       | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine A2D_intf line 120 in file
		'/filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      curr_reg       | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine A2D_intf line 128 in file
		'/filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      brake_reg      | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine A2D_intf line 136 in file
		'/filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     torque_reg      | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 47 in file
	'/filespace/h/hchan54/ece551/ECE551_/brushless.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            56            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine brushless line 19 in file
		'/filespace/h/hchan54/ece551/ECE551_/brushless.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     green1_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     green2_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     yellow1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     yellow2_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      blue1_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      blue2_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine brushless line 29 in file
		'/filespace/h/hchan54/ece551/ECE551_/brushless.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    synchBlu_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    synchGrn_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    synchYlw_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_filt line 13 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      meta2_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      meta1_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_filt line 25 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    flop3_out_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_filt line 49 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    stbl_cnt_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_filt line 59 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  cadence_filt_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 14 in file
	'/filespace/h/hchan54/ece551/ECE551_/cadence_LU.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            15            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cadence_meas line 34 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_meas.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_meas line 51 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_meas.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| cadence_filt_ff_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_meas line 69 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_meas.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cadence_per_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 181 in file
	'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           198            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine inert_intf line 45 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     int_ff2_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     int_ff1_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 56 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      timer_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 66 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    H_Roll_ff_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 74 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    L_Roll_ff_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 82 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    H_Yaw_ff_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 90 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    L_Yaw_ff_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 98 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     H_AY_ff_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 106 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     L_AY_ff_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 114 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     H_AZ_ff_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 122 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     L_AZ_ff_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 132 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    prev_done_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 142 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cmd_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|       snd_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 160 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    spi2_vld_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    spi1_vld_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 172 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:46: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:59: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:73: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:81: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:82: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:83: signed to unsigned assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:84: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:96: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:97: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:104: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:105: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
	in routine inertial_integrator line 37 in file
		'/filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     vld_ff2_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     vld_ff_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator line 51 in file
		'/filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   incline_int_reg   | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator line 65 in file
		'/filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    roll_int_reg     | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator line 91 in file
		'/filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| incline_acc_product_reg | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|  roll_acc_product_reg   | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine nonoverlap line 20 in file
		'/filespace/h/hchan54/ece551/ECE551_/nonoverlap.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ff_low_2_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    ff_high_1_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    ff_high_2_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    ff_low_1_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine nonoverlap line 37 in file
		'/filespace/h/hchan54/ece551/ECE551_/nonoverlap.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     highOut_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     lowOut_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine nonoverlap line 56 in file
		'/filespace/h/hchan54/ece551/ECE551_/nonoverlap.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    dead_time_reg    | Flip-flop |   5   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PB_release line 9 in file
		'/filespace/h/hchan54/ece551/ECE551_/PB_release.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      ff_3_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      ff_1_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      ff_2_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:45: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:46: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:59: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:64: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:80: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:81: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:89: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:90: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:97: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine PID line 38 in file
		'/filespace/h/hchan54/ece551/ECE551_/PID.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PID line 50 in file
		'/filespace/h/hchan54/ece551/ECE551_/PID.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   integrator_reg    | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PID line 67 in file
		'/filespace/h/hchan54/ece551/ECE551_/PID.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      e_d2_reg       | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|      e_d3_reg       | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|      e_d1_reg       | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PID line 85 in file
		'/filespace/h/hchan54/ece551/ECE551_/PID.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       D_r_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|       I_r_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PWM line 13 in file
		'/filespace/h/hchan54/ece551/ECE551_/PWM.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     PWM_sig_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PWM line 22 in file
		'/filespace/h/hchan54/ece551/ECE551_/PWM.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine reset_synch line 9 in file
		'/filespace/h/hchan54/ece551/ECE551_/reset_synch.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rst_n_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     rst_ff_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sensorCondition line 70 in file
		'/filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| pedalingflop2out_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| pedalingflop1out_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine sensorCondition line 81 in file
		'/filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   accum_curr_reg    | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sensorCondition line 91 in file
		'/filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  accum_torque_reg   | Flip-flop |  17   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sensorCondition line 108 in file
		'/filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 27 in file
	'/filespace/h/hchan54/ece551/ECE551_/SPI_mnrch.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            34            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SPI_mnrch line 21 in file
		'/filespace/h/hchan54/ece551/ECE551_/SPI_mnrch.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mnrch line 57 in file
		'/filespace/h/hchan54/ece551/ECE551_/SPI_mnrch.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    shft_reg_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mnrch line 64 in file
		'/filespace/h/hchan54/ece551/ECE551_/SPI_mnrch.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    bit_cntr_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mnrch line 84 in file
		'/filespace/h/hchan54/ece551/ECE551_/SPI_mnrch.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    SCLK_div_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mnrch line 91 in file
		'/filespace/h/hchan54/ece551/ECE551_/SPI_mnrch.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      SS_n_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mnrch line 98 in file
		'/filespace/h/hchan54/ece551/ECE551_/SPI_mnrch.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      done_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Warning:  /filespace/h/hchan54/ece551/ECE551_/desiredDrive.sv:43: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/desiredDrive.sv:56: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine desiredDrive line 47 in file
		'/filespace/h/hchan54/ece551/ECE551_/desiredDrive.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|     s0_scale_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|  s0_incline_lim_reg   | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
| s0_cadence_factor_reg | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|   s0_torque_pos_reg   | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|    s0_pedaling_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine desiredDrive line 71 in file
		'/filespace/h/hchan54/ece551/ECE551_/desiredDrive.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|    s1_pedaling_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  s1_partial_prod_reg  | Flip-flop |  21   |  Y  | N  | Y  | N  | N  | N  | N  |
| s1_cadence_factor_reg | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|     s1_scale_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine desiredDrive line 86 in file
		'/filespace/h/hchan54/ece551/ECE551_/desiredDrive.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    s2_scale_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| s2_assist_prod_reg  | Flip-flop |  27   |  Y  | N  | Y  | N  | N  | N  | N  |
|   s2_pedaling_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine desiredDrive line 99 in file
		'/filespace/h/hchan54/ece551/ECE551_/desiredDrive.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     s3_prod_reg     | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine desiredDrive line 106 in file
		'/filespace/h/hchan54/ece551/ECE551_/desiredDrive.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   target_curr_reg   | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Loaded 21 designs.
Current design is 'PB_intf'.
PB_intf telemetry UART_tx A2D_intf brushless cadence_filt cadence_LU cadence_meas inert_intf inertial_integrator mtr_drv nonoverlap PB_release PID PWM reset_synch sensorCondition SPI_mnrch desiredDrive incline_sat eBike
# set current design to eBike
set current_design eBike
eBike
# clock contraints: freq 400 Mhz
create_clock -name "clk" -period 2.5  [get_ports clk]
Information: Building the design 'sensorCondition' instantiated from design 'eBike' with
	the parameters "FAST_SIM=1". (HDL-193)

Inferred memory devices in process
	in routine sensorCondition_FAST_SIM1 line 70 in file
		'/filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| pedalingflop2out_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| pedalingflop1out_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine sensorCondition_FAST_SIM1 line 81 in file
		'/filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   accum_curr_reg    | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sensorCondition_FAST_SIM1 line 91 in file
		'/filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  accum_torque_reg   | Flip-flop |  17   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sensorCondition_FAST_SIM1 line 108 in file
		'/filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sensorCondition_FAST_SIM1)
Information: Building the design 'PID' instantiated from design 'eBike' with
	the parameters "FAST_SIM=1". (HDL-193)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:45: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:46: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:59: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:64: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:80: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:81: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:89: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:90: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:97: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine PID_FAST_SIM1 line 38 in file
		'/filespace/h/hchan54/ece551/ECE551_/PID.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PID_FAST_SIM1 line 50 in file
		'/filespace/h/hchan54/ece551/ECE551_/PID.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   integrator_reg    | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PID_FAST_SIM1 line 67 in file
		'/filespace/h/hchan54/ece551/ECE551_/PID.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      e_d2_reg       | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|      e_d3_reg       | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|      e_d1_reg       | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PID_FAST_SIM1 line 85 in file
		'/filespace/h/hchan54/ece551/ECE551_/PID.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       D_r_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|       I_r_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (PID_FAST_SIM1)
Information: Building the design 'cadence_filt' instantiated from design 'sensorCondition_FAST_SIM1' with
	the parameters "FAST_SIM=1". (HDL-193)

Inferred memory devices in process
	in routine cadence_filt_FAST_SIM1 line 13 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      meta2_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      meta1_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_filt_FAST_SIM1 line 25 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    flop3_out_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_filt_FAST_SIM1 line 49 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    stbl_cnt_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_filt_FAST_SIM1 line 59 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  cadence_filt_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cadence_filt_FAST_SIM1)
1
set_dont_touch_network [find port clk]
1
set prim_inputs [remove_from_collection [all_inputs] [find port clk]]
{RST_n A2D_MISO hallGrn hallYlw hallBlu inertMISO inertINT cadence tgglMd}
# set clock uncertainty to 0.15 ns        
set_clock_uncertainty 0.15 [get_clocks clk]
1
set_input_delay  0.30 -clock clk $prim_inputs
1
set_driving_cell -lib_cell NAND2X2_LVT -library saed32lvt_tt0p85v25c $prim_inputs
Warning: Design rule attributes from the driving cell will be set on the port 'RST_n'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'A2D_MISO'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hallGrn'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hallYlw'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hallBlu'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'inertMISO'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'inertINT'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'cadence'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tgglMd'. (UID-401)
1
set_max_transition 0.20 [current_design]
1
set_output_delay 0.50 -clock clk [all_outputs]
1
set_load 50 [all_outputs] ;# 50 fF
1
set_wire_load_model -name 16000 -library saed32lvt_tt0p85v25c
1
#  
compile -map_effort medium 
CPU Load: 10%, Ram Free: 3 GB, Swap Free: 1 GB, Work Disk Free: 26 GB, Tmp Disk Free: 819 GB
Warning: Setting attribute 'fix_multiple_port_nets' on design 'eBike'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | V-2023.12-DWBB_202312.5 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 2609                                   |
| Number of User Hierarchies                              | 22                                     |
| Sequential Cell Count                                   | 751                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 2                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 811                                    |
| Number of Dont Touch Nets                               | 22                                     |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 74 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design eBike has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'PB_release'
  Processing 'PB_intf'
  Processing 'inertial_integrator'
  Processing 'SPI_mnrch_0'
  Processing 'inert_intf'
Information: The register 'cmd_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'cmd_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'cmd_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'cmd_reg[2]' is a constant and will be removed. (OPT-1206)
  Processing 'nonoverlap_0'
  Processing 'PWM'
  Processing 'mtr_drv'
  Processing 'brushless'
  Processing 'PID_FAST_SIM1'
Information: The register 'D_r_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'I_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'I_r_reg[12]' is a constant and will be removed. (OPT-1206)
  Processing 'UART_tx'
  Processing 'telemetry'
  Processing 'desiredDrive'
  Processing 'cadence_LU'
  Processing 'cadence_meas'
  Processing 'cadence_filt_FAST_SIM1'
  Processing 'sensorCondition_FAST_SIM1'
  Processing 'A2D_intf'
  Processing 'reset_synch'
  Processing 'eBike'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'inert_intf_DW01_inc_0_DW01_inc_2'
  Processing 'inertial_integrator_DW01_cmp2_0'
  Processing 'inertial_integrator_DW01_sub_0'
  Processing 'inertial_integrator_DW01_cmp2_1'
  Processing 'inertial_integrator_DW01_cmp2_2'
  Processing 'inertial_integrator_DW01_sub_1'
  Processing 'SPI_mnrch_1_DW01_inc_0_DW01_inc_3'
  Processing 'SPI_mnrch_1_DW01_inc_1_DW01_inc_4'
  Processing 'nonoverlap_1_DW01_inc_0_DW01_inc_5'
  Processing 'nonoverlap_2_DW01_inc_0_DW01_inc_6'
  Processing 'nonoverlap_0_DW01_inc_0_DW01_inc_7'
  Processing 'PWM_DW01_inc_0_DW01_inc_8'
  Processing 'PWM_DW01_cmp2_0_DW01_cmp2_3'
  Processing 'brushless_DW01_add_0'
  Processing 'PID_FAST_SIM1_DW01_cmp2_0_DW01_cmp2_4'
  Processing 'PID_FAST_SIM1_DW01_cmp2_1_DW01_cmp2_5'
  Processing 'PID_FAST_SIM1_DW01_sub_0_DW01_sub_2'
  Processing 'PID_FAST_SIM1_DW01_cmp2_2_DW01_cmp2_6'
  Processing 'PID_FAST_SIM1_DW01_cmp2_3_DW01_cmp2_7'
  Processing 'PID_FAST_SIM1_DW01_add_0_DW01_add_1'
  Processing 'PID_FAST_SIM1_DW01_cmp2_4_DW01_cmp2_8'
  Processing 'PID_FAST_SIM1_DW01_inc_0_DW01_inc_9'
  Processing 'sensorCondition_FAST_SIM1_DW01_inc_0_DW01_inc_10'
  Processing 'sensorCondition_FAST_SIM1_DW01_sub_0_DW01_sub_3'
  Processing 'sensorCondition_FAST_SIM1_DW01_cmp2_0_DW01_cmp2_9'
  Processing 'telemetry_DW01_inc_0_DW01_inc_11'
  Processing 'UART_tx_DW01_dec_0'
  Processing 'desiredDrive_DW01_add_0_DW01_add_2'
  Processing 'desiredDrive_DW01_cmp2_0_DW01_cmp2_10'
  Processing 'desiredDrive_DW01_cmp2_1_DW01_cmp2_11'
  Processing 'desiredDrive_DW01_sub_0_DW01_sub_4'
  Processing 'desiredDrive_DW01_add_1_DW01_add_3'
  Processing 'cadence_meas_DW01_inc_0_DW01_inc_12'
  Processing 'cadence_filt_FAST_SIM1_DW01_inc_0_DW01_inc_13'
  Processing 'A2D_intf_DW01_inc_0_DW01_inc_14'
  Processing 'SPI_mnrch_0_DW01_inc_0_DW01_inc_15'
  Processing 'SPI_mnrch_0_DW01_inc_1_DW01_inc_16'
  Allocating blocks in 'DW02_mult_A_width27_B_width3'
  Building model 'DW01_MUX'
  Processing 'DW01_MUX'
  Building model 'DW01_mmux_width2'
  Processing 'DW01_mmux_width2'
  Building model 'DW01_mmux_width3'
  Processing 'DW01_mmux_width3'
  Building model 'DW01_mmux_width4'
  Processing 'DW01_mmux_width4'
  Building model 'DW01_mmux_width5'
  Processing 'DW01_mmux_width5'
  Building model 'DW01_NAND2'
  Processing 'DW01_NAND2'
  Building model 'DW01_add_width28' (cla)
  Processing 'DW01_add_width28'
  Building model 'DW02_mult_A_width27_B_width3' (csa)
  Processing 'DW02_mult_A_width27_B_width3'
  Allocating blocks in 'DW02_mult_A_width3_B_width27'
  Building model 'DW01_add_width29' (cla)
  Processing 'DW01_add_width29'
  Allocating blocks in 'DW01_absval_width3'
  Building model 'DW01_inc_width3' (cla)
  Processing 'DW01_inc_width3'
  Building model 'DW01_absval_width3' (cla)
  Processing 'DW01_absval_width3'
  Allocating blocks in 'DW01_absval_width27'
  Building model 'DW01_inc_width27' (cla)
  Processing 'DW01_inc_width27'
  Building model 'DW01_absval_width27' (cla)
  Processing 'DW01_absval_width27'
  Building model 'DW01_inc_width30' (cla)
  Processing 'DW01_inc_width30'
  Building model 'DW02_mult_A_width3_B_width27' (csa)
  Processing 'DW02_mult_A_width3_B_width27'
  Allocating blocks in 'DW02_mult_A_width21_B_width6'
  Building model 'DW01_add_width25' (cla)
  Processing 'DW01_add_width25'
  Building model 'DW02_mult_A_width21_B_width6' (csa)
  Processing 'DW02_mult_A_width21_B_width6'
  Allocating blocks in 'DW02_mult_A_width6_B_width21'
  Building model 'DW02_mult_A_width6_B_width21' (csa)
  Processing 'DW02_mult_A_width6_B_width21'
  Allocating blocks in 'DW02_mult_A_width12_B_width9'
  Building model 'DW01_add_width19' (cla)
  Processing 'DW01_add_width19'
  Building model 'DW02_mult_A_width12_B_width9' (csa)
  Processing 'DW02_mult_A_width12_B_width9'
  Allocating blocks in 'DW02_mult_A_width16_B_width10'
  Building model 'DW01_add_width24' (cla)
  Processing 'DW01_add_width24'
  Building model 'DW02_mult_A_width16_B_width10' (csa)
  Processing 'DW02_mult_A_width16_B_width10'
  Allocating blocks in 'DW02_mult_A_width10_B_width16'
  Building model 'DW02_mult_A_width10_B_width16' (csa)
  Processing 'DW02_mult_A_width10_B_width16'
  Building model 'DW01_add_width17' (rpl)
  Processing 'DW01_add_width17'
  Building model 'DW01_add_width17' (cla)
  Processing 'DW01_add_width17'
  Allocating blocks in 'DW02_mult_A_width17_B_width5'
  Building model 'DW01_add_width20' (cla)
  Processing 'DW01_add_width20'
  Building model 'DW02_mult_A_width17_B_width5' (csa)
  Processing 'DW02_mult_A_width17_B_width5'
  Allocating blocks in 'DW02_mult_A_width5_B_width17'
  Building model 'DW02_mult_A_width5_B_width17' (csa)
  Processing 'DW02_mult_A_width5_B_width17'
  Building model 'DW01_add_width14' (rpl)
  Processing 'DW01_add_width14'
  Building model 'DW01_add_width14' (cla)
  Processing 'DW01_add_width14'
  Allocating blocks in 'DW02_mult_A_width14_B_width2'
  Allocating blocks in 'DW01_absval_width14'
  Building model 'DW01_inc_width14' (cla)
  Processing 'DW01_inc_width14'
  Building model 'DW01_absval_width14' (cla)
  Processing 'DW01_absval_width14'
  Allocating blocks in 'DW01_absval_width2'
  Building model 'DW01_inc_width2' (cla)
  Processing 'DW01_inc_width2'
  Building model 'DW01_absval_width2' (cla)
  Processing 'DW01_absval_width2'
  Building model 'DW01_inc_width16' (cla)
  Processing 'DW01_inc_width16'
  Building model 'DW02_mult_A_width14_B_width2' (csa)
  Processing 'DW02_mult_A_width14_B_width2'
  Building model 'DW01_add_width24' (rpl)
  Processing 'DW01_add_width24'
  Processing 'desiredDrive_DW02_mult_0'
  Processing 'desiredDrive_DW01_add_2_DW01_add_4'
  Processing 'desiredDrive_DW02_mult_1'
  Processing 'desiredDrive_DW01_add_3_DW01_add_5'
  Processing 'desiredDrive_DW02_mult_2'
  Processing 'desiredDrive_DW01_add_4_DW01_add_6'
  Processing 'inertial_integrator_DW02_mult_0_DW02_mult_3'
  Processing 'inertial_integrator_DW01_add_0_DW01_add_7'
  Processing 'inertial_integrator_DW02_mult_1_DW02_mult_4'
  Processing 'inertial_integrator_DW01_add_1_DW01_add_8'
  Processing 'sensorCondition_FAST_SIM1_DW01_add_0_DW01_add_9'
  Processing 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5'
  Processing 'sensorCondition_FAST_SIM1_DW01_add_1_DW01_add_10'
  Processing 'sensorCondition_FAST_SIM1_DW01_add_2_DW01_add_11'
  Processing 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6'
  Processing 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12'
  Processing 'inertial_integrator_DW01_add_2_DW01_add_13'
  Processing 'inertial_integrator_DW01_add_3_DW01_add_14'
  Processing 'inertial_integrator_DW01_add_4_DW01_add_15'
  Processing 'inertial_integrator_DW01_add_5_DW01_add_16'
  Processing 'PID_FAST_SIM1_DW01_add_1_DW01_add_17'
  Processing 'PID_FAST_SIM1_DW01_add_2_DW01_add_18'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: The register 'u_PID/integrator_reg[17]' is a constant and will be removed. (OPT-1206)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09   14920.0      0.62       5.4    3537.8                          
    0:00:09   14917.5      0.62       5.4    3537.8                          
    0:00:09   14917.5      0.62       5.4    3537.8                          
    0:00:09   14916.2      0.61       5.4    3537.8                          
    0:00:09   14916.2      0.61       5.4    3537.8                          
    0:00:10   13574.1      0.61       4.8    3395.4                          
    0:00:10   13537.5      0.61       4.7    3391.9                          
    0:00:10   13557.1      0.61       4.7    3391.8                          
    0:00:10   13566.0      0.61       4.6    3391.8                          
    0:00:10   13603.1      0.58       4.5    3391.8                          
    0:00:10   13603.1      0.58       4.5    3391.8                          
    0:00:10   13604.6      0.56       4.3    3391.8                          
    0:00:10   13604.6      0.56       4.3    3391.8                          
    0:00:10   13624.2      0.55       4.2    3391.8                          
    0:00:10   13624.2      0.55       4.2    3391.8                          
    0:00:10   13624.2      0.55       4.2    3391.8                          
    0:00:10   13696.1      0.55       4.1     409.6                          
    0:00:10   13706.5      0.55       4.0      89.4                          
    0:00:10   13710.6      0.55       4.0      36.8                          
    0:00:10   13714.1      0.55       4.0       0.0                          
    0:00:10   13714.1      0.55       4.0       0.0                          
    0:00:10   13714.1      0.55       4.0       0.0                          
    0:00:10   13714.1      0.55       4.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10   13714.1      0.55       4.1       0.0                          
    0:00:10   13714.1      0.55       4.1       0.0                          
    0:00:10   13714.1      0.55       4.1       0.0                          
    0:00:10   13812.2      0.47       3.5       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:10   13821.6      0.45       3.4       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:10   13831.0      0.43       3.3       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:10   13835.9      0.43       3.3       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:10   13843.7      0.40       3.2       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:11   13849.8      0.33       2.8       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:11   13856.2      0.27       2.4       0.0 u_sensorCondition/drive1/s2_assist_prod_reg[26]/D
    0:00:11   13859.5      0.22       2.0       0.0 u_sensorCondition/drive1/s2_assist_prod_reg[26]/D
    0:00:11   13874.7      0.20       1.8       0.0 u_sensorCondition/drive1/s2_assist_prod_reg[26]/D
    0:00:11   13873.0      0.20       1.7       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:11   13873.2      0.18       1.6       0.0 u_sensorCondition/drive1/s2_assist_prod_reg[26]/D
    0:00:11   13892.5      0.18       1.6       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:11   13893.8      0.18       1.5       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:11   13894.8      0.17       1.5       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:11   13894.8      0.17       1.5       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:11   13890.0      0.17       1.4       0.0                          
    0:00:11   13858.2      0.17       1.4    1727.8                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:11   13858.2      0.17       1.4    1727.8                          
    0:00:11   13940.8      0.17       1.4       0.0 u_sensorCondition/drive1/s2_assist_prod_reg[26]/D
    0:00:11   13940.6      0.16       1.4       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:11   13954.0      0.16       1.4       0.0 u_sensorCondition/drive1/s2_assist_prod_reg[26]/D
    0:00:11   13962.9      0.16       1.4       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:12   13974.6      0.16       1.4       0.0                          
    0:00:12   13976.4      0.16       1.3       0.0                          
    0:00:12   13981.0      0.16       1.3       0.0                          
    0:00:12   13986.6      0.16       1.3       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:12   13986.6      0.16       1.3       0.0                          
    0:00:12   13986.6      0.16       1.3       0.0                          
    0:00:12   13862.8      0.17       1.2       0.0                          
    0:00:12   13831.0      0.17       1.2       0.0                          
    0:00:12   13799.0      0.17       1.2       0.0                          
    0:00:12   13793.2      0.17       1.2       0.0                          
    0:00:12   13787.8      0.17       1.2       0.0                          
    0:00:12   13787.8      0.17       1.2       0.0                          
    0:00:12   13788.8      0.16       1.2       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:12   13788.8      0.16       1.2       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:12   13788.8      0.16       1.2       0.0                          
    0:00:12   13774.6      0.16       1.2       0.0                          
    0:00:12   13774.4      0.16       1.2       0.0                          
    0:00:12   13774.4      0.16       1.2       0.0                          
    0:00:12   13774.4      0.16       1.2       0.0                          
    0:00:12   13774.4      0.16       1.2       0.0                          
    0:00:12   13774.4      0.16       1.2       0.0                          
    0:00:12   13774.4      0.16       1.2       0.0                          
    0:00:12   13774.4      0.15       1.2       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D
    0:00:12   13774.4      0.15       1.2       0.0                          
    0:00:12   13774.4      0.15       1.2       0.0 u_sensorCondition/drive1/s3_prod_reg[29]/D


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
CPU Load: 11%, Ram Free: 3 GB, Swap Free: 1 GB, Work Disk Free: 26 GB, Tmp Disk Free: 819 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
check_design
 
****************************************
check_design summary:
Version:     V-2023.12-SP5
Date:        Wed Apr 30 22:42:19 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    235
    Unloaded inputs (LINT-8)                                       37
    Unconnected ports (LINT-28)                                   197
    Constant outputs (LINT-52)                                      1

Cells                                                             163
    Connected to power or ground (LINT-32)                        123
    Nets connected to multiple pins on same cell (LINT-33)         40

Nets                                                               37
    Unloaded nets (LINT-2)                                         37
--------------------------------------------------------------------------------

Warning: In design 'eBike', net 'u_sensorCondition/mult_46/FS_3/A[0]' driven by pin 'u_sensorCondition/mult_46/FS_3/A[0]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_46/FS_3/A[1]' driven by pin 'u_sensorCondition/mult_46/FS_3/A[1]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_46/FS_3/A[2]' driven by pin 'u_sensorCondition/mult_46/FS_3/A[2]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_46/FS_3/A[3]' driven by pin 'u_sensorCondition/mult_46/FS_3/A[3]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_46/FS_3/A[4]' driven by pin 'u_sensorCondition/mult_46/FS_3/A[4]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_46/FS_3/A[5]' driven by pin 'u_sensorCondition/mult_46/FS_3/A[5]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_46/FS_3/A[6]' driven by pin 'u_sensorCondition/mult_46/FS_3/A[6]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_46/FS_3/A[7]' driven by pin 'u_sensorCondition/mult_46/FS_3/A[7]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_46/FS_3/A[8]' driven by pin 'u_sensorCondition/mult_46/FS_3/A[8]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_46/FS_3/A[9]' driven by pin 'u_sensorCondition/mult_46/FS_3/A[9]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_46/FS_3/A[10]' driven by pin 'u_sensorCondition/mult_46/FS_3/A[10]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_46/FS_3/A[11]' driven by pin 'u_sensorCondition/mult_46/FS_3/A[11]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_sensorCondition/mult_46/FS_3/A[12]' driven by pin 'u_sensorCondition/mult_46/FS_3/A[12]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_PID/sub_77/B[12]' driven by pin 'u_PID/sub_77/B[12]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_PID/add_57/A[17]' driven by pin 'u_PID/add_57/A[17]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_93/FS_1/A[0]' driven by pin 'u_inert/integrator/mult_93/FS_1/A[0]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_93/FS_1/A[1]' driven by pin 'u_inert/integrator/mult_93/FS_1/A[1]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_93/FS_1/A[2]' driven by pin 'u_inert/integrator/mult_93/FS_1/A[2]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_93/FS_1/A[3]' driven by pin 'u_inert/integrator/mult_93/FS_1/A[3]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_93/FS_1/A[4]' driven by pin 'u_inert/integrator/mult_93/FS_1/A[4]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_93/FS_1/A[5]' driven by pin 'u_inert/integrator/mult_93/FS_1/A[5]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_93/FS_1/A[6]' driven by pin 'u_inert/integrator/mult_93/FS_1/A[6]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_93/FS_1/A[8]' driven by pin 'u_inert/integrator/mult_93/FS_1/A[8]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_93/FS_1/A[9]' driven by pin 'u_inert/integrator/mult_93/FS_1/A[9]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_93/FS_1/A[10]' driven by pin 'u_inert/integrator/mult_93/FS_1/A[10]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_93/FS_1/A[7]' driven by pin 'u_inert/integrator/mult_93/FS_1/A[7]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_92/FS_1/A[0]' driven by pin 'u_inert/integrator/mult_92/FS_1/A[0]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_92/FS_1/A[1]' driven by pin 'u_inert/integrator/mult_92/FS_1/A[1]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_92/FS_1/A[2]' driven by pin 'u_inert/integrator/mult_92/FS_1/A[2]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_92/FS_1/A[3]' driven by pin 'u_inert/integrator/mult_92/FS_1/A[3]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_92/FS_1/A[4]' driven by pin 'u_inert/integrator/mult_92/FS_1/A[4]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_92/FS_1/A[5]' driven by pin 'u_inert/integrator/mult_92/FS_1/A[5]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_92/FS_1/A[6]' driven by pin 'u_inert/integrator/mult_92/FS_1/A[6]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_92/FS_1/A[8]' driven by pin 'u_inert/integrator/mult_92/FS_1/A[8]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_92/FS_1/A[9]' driven by pin 'u_inert/integrator/mult_92/FS_1/A[9]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_92/FS_1/A[10]' driven by pin 'u_inert/integrator/mult_92/FS_1/A[10]' has no loads. (LINT-2)
Warning: In design 'eBike', net 'u_inert/integrator/mult_92/FS_1/A[7]' driven by pin 'u_inert/integrator/mult_92/FS_1/A[7]' has no loads. (LINT-2)
Warning: In design 'PID_FAST_SIM1_DW01_sub_0_DW01_sub_2', input port 'B[12]' is unloaded. (LINT-8)
Warning: In design 'PID_FAST_SIM1_DW01_add_0_DW01_add_1', input port 'A[17]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', input port 'A[10]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', input port 'A[9]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', input port 'A[8]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', input port 'A[7]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', input port 'A[6]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', input port 'A[5]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', input port 'A[4]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', input port 'A[3]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', input port 'A[2]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', input port 'A[1]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', input port 'A[0]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', input port 'A[10]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', input port 'A[9]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', input port 'A[8]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', input port 'A[7]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', input port 'A[6]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', input port 'A[5]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', input port 'A[4]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', input port 'A[3]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', input port 'A[2]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', input port 'A[1]' is unloaded. (LINT-8)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', input port 'A[0]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[12]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[11]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[10]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[9]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[8]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[7]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[6]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[5]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[4]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[3]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[2]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[1]' is unloaded. (LINT-8)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', input port 'A[0]' is unloaded. (LINT-8)
Warning: In design 'brushless', port 'drv_mag[1]' is not connected to any nets. (LINT-28)
Warning: In design 'brushless', port 'drv_mag[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator', port 'LED[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator', port 'LED[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator', port 'LED[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator', port 'LED[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator', port 'LED[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator', port 'LED[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator', port 'LED[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator', port 'LED[0]' is not connected to any nets. (LINT-28)
Warning: In design 'PID_FAST_SIM1_DW01_sub_0_DW01_sub_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'PID_FAST_SIM1_DW01_sub_0_DW01_sub_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'PID_FAST_SIM1_DW01_add_0_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'PID_FAST_SIM1_DW01_add_0_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_sub_0_DW01_sub_3', port 'A[12]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_sub_0_DW01_sub_3', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_sub_0_DW01_sub_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_sub_0_DW01_sub_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[7]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[6]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[5]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[4]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[3]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[2]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[1]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_0', port 'PRODUCT[0]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_1', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW02_mult_2', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'A[18]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'desiredDrive_DW01_add_4_DW01_add_6', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', port 'PRODUCT[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[23]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[22]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[13]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'SUM[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'SUM[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'SUM[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'SUM[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'SUM[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'SUM[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'SUM[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'SUM[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'SUM[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'SUM[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_0_DW01_add_7', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', port 'PRODUCT[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[23]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[22]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[13]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'SUM[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'SUM[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'SUM[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'SUM[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'SUM[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'SUM[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'SUM[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'SUM[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'SUM[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'SUM[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_1_DW01_add_8', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_0_DW01_add_9', port 'B[16]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_0_DW01_add_9', port 'B[15]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_0_DW01_add_9', port 'B[14]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_0_DW01_add_9', port 'B[13]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_0_DW01_add_9', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_0_DW01_add_9', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_0_DW01_add_9', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5', port 'PRODUCT[4]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5', port 'PRODUCT[3]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5', port 'PRODUCT[2]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5', port 'PRODUCT[1]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_5', port 'PRODUCT[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_2_DW01_add_11', port 'B[13]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_2_DW01_add_11', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_2_DW01_add_11', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_2_DW01_add_11', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', port 'PRODUCT[1]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', port 'PRODUCT[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', port 'A[13]' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_12', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_3_DW01_add_14', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_3_DW01_add_14', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_4_DW01_add_15', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_DW01_add_4_DW01_add_15', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'PID_FAST_SIM1_DW01_add_1_DW01_add_17', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'PID_FAST_SIM1_DW01_add_1_DW01_add_17', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'PID_FAST_SIM1_DW01_add_2_DW01_add_18', port 'A[13]' is not connected to any nets. (LINT-28)
Warning: In design 'PID_FAST_SIM1_DW01_add_2_DW01_add_18', port 'A[12]' is not connected to any nets. (LINT-28)
Warning: In design 'PID_FAST_SIM1_DW01_add_2_DW01_add_18', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'PID_FAST_SIM1_DW01_add_2_DW01_add_18', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'PID_FAST_SIM1_DW01_add_2_DW01_add_18', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'eBike', a pin on submodule 'u_mtr_drv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'duty[10]' is connected to logic 1. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[15]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[14]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[10]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[9]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[8]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[7]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[6]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[5]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[4]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[3]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[2]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[1]' is connected to logic 0. 
Warning: In design 'A2D_intf', a pin on submodule 'SPI_inst' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[0]' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'sub_63' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[12]' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'sub_63' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[12]' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'sub_63' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'mult_46' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 1. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'mult_46' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 1. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'mult_46' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'add_47' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[13]' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'add_47' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[12]' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'add_47' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'mult_52' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 1. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'mult_52' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 1. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'mult_52' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 1. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'mult_52' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 1. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'mult_52' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 1. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'mult_52' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'add_53' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[16]' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'add_53' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[15]' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'add_53' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[14]' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'add_53' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[13]' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'add_53' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[12]' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1', a pin on submodule 'add_53' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'PID_FAST_SIM1', a pin on submodule 'sub_77' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'PID_FAST_SIM1', a pin on submodule 'add_57' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[17]' is connected to logic 0. 
Warning: In design 'PID_FAST_SIM1', a pin on submodule 'add_57' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'PID_FAST_SIM1', a pin on submodule 'add_1_root_add_0_root_add_96_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[13]' is connected to logic 0. 
Warning: In design 'PID_FAST_SIM1', a pin on submodule 'add_1_root_add_0_root_add_96_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[12]' is connected to logic 0. 
Warning: In design 'PID_FAST_SIM1', a pin on submodule 'add_1_root_add_0_root_add_96_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 0. 
Warning: In design 'PID_FAST_SIM1', a pin on submodule 'add_1_root_add_0_root_add_96_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'PID_FAST_SIM1', a pin on submodule 'add_0_root_add_0_root_add_96_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'inert_intf', a pin on submodule 'SPI' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[14]' is connected to logic 0. 
Warning: In design 'inert_intf', a pin on submodule 'SPI' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[7]' is connected to logic 0. 
Warning: In design 'inert_intf', a pin on submodule 'SPI' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[3]' is connected to logic 0. 
Warning: In design 'inert_intf', a pin on submodule 'SPI' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cmd[2]' is connected to logic 0. 
Warning: In design 'desiredDrive', a pin on submodule 'mult_103' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 0. 
Warning: In design 'desiredDrive', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 0. 
Warning: In design 'desiredDrive', a pin on submodule 'mult_79' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'add_0_root_add_0_root_add_59_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'add_1_root_add_0_root_add_73_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_92' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_92' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 1. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_92' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[7]' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_92' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 1. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_92' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_92' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_92' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_92' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 1. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_92' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 1. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_92' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 1. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_92' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 1. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 1. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[7]' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 1. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 1. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 1. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 1. 
Warning: In design 'inertial_integrator', a pin on submodule 'mult_93' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 1. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[18]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[7]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 0. 
Warning: In design 'desiredDrive_DW02_mult_2', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[23]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[22]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[13]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[12]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[11]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[7]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[23]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[22]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[13]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[12]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[11]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[7]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 0. 
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', a pin on submodule 'FS_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[13]' is connected to logic 0. 
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', a pin on submodule 'FS_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'A2D_intf', the same net is connected to more than one pin on submodule 'SPI_inst'. (LINT-33)
   Net '*Logic0*' is connected to pins 'cmd[15]', 'cmd[14]'', 'cmd[10]', 'cmd[9]', 'cmd[8]', 'cmd[7]', 'cmd[6]', 'cmd[5]', 'cmd[4]', 'cmd[3]', 'cmd[2]', 'cmd[1]', 'cmd[0]'.
Warning: In design 'sensorCondition_FAST_SIM1', the same net is connected to more than one pin on submodule 'sub_63'. (LINT-33)
   Net 'n1' is connected to pins 'A[12]', 'B[12]'', 'CI'.
Warning: In design 'sensorCondition_FAST_SIM1', the same net is connected to more than one pin on submodule 'mult_46'. (LINT-33)
   Net 'n53' is connected to pins 'B[1]', 'B[0]''.
Warning: In design 'sensorCondition_FAST_SIM1', the same net is connected to more than one pin on submodule 'add_47'. (LINT-33)
   Net 'n54' is connected to pins 'B[13]', 'B[12]''.
Warning: In design 'sensorCondition_FAST_SIM1', the same net is connected to more than one pin on submodule 'mult_52'. (LINT-33)
   Net 'n49' is connected to pins 'B[4]', 'B[3]'', 'B[2]', 'B[1]', 'B[0]'.
Warning: In design 'sensorCondition_FAST_SIM1', the same net is connected to more than one pin on submodule 'add_53'. (LINT-33)
   Net 'n50' is connected to pins 'B[16]', 'B[15]'', 'B[14]', 'B[13]', 'B[12]'.
Warning: In design 'PID_FAST_SIM1', the same net is connected to more than one pin on submodule 'sub_77'. (LINT-33)
   Net 'error[12]' is connected to pins 'A[13]', 'A[12]''.
Warning: In design 'PID_FAST_SIM1', the same net is connected to more than one pin on submodule 'sub_77'. (LINT-33)
   Net 'e_d3[12]' is connected to pins 'B[13]', 'B[12]''.
Warning: In design 'PID_FAST_SIM1', the same net is connected to more than one pin on submodule 'add_57'. (LINT-33)
   Net 'error[12]' is connected to pins 'B[17]', 'B[16]'', 'B[15]', 'B[14]', 'B[13]', 'B[12]'.
Warning: In design 'PID_FAST_SIM1', the same net is connected to more than one pin on submodule 'add_0_root_add_0_root_add_96_2'. (LINT-33)
   Net 'error[12]' is connected to pins 'B[13]', 'B[12]''.
Warning: In design 'inertial_integrator', the same net is connected to more than one pin on submodule 'add_0_root_add_0_root_add_59_2'. (LINT-33)
   Net 'n27' is connected to pins 'A[23]', 'A[20]'', 'A[18]', 'A[17]'.
Warning: In design 'inertial_integrator', the same net is connected to more than one pin on submodule 'add_0_root_add_0_root_add_59_2'. (LINT-33)
   Net 'n28' is connected to pins 'A[22]', 'A[21]'', 'A[19]', 'A[16]'.
Warning: In design 'inertial_integrator', the same net is connected to more than one pin on submodule 'add_1_root_add_0_root_add_73_2'. (LINT-33)
   Net 'roll_rt[15]' is connected to pins 'B[23]', 'B[22]'', 'B[21]', 'B[20]', 'B[19]', 'B[18]', 'B[17]', 'B[16]', 'B[15]'.
Warning: In design 'inertial_integrator', the same net is connected to more than one pin on submodule 'mult_92'. (LINT-33)
   Net 'n132' is connected to pins 'B[9]', 'B[7]'', 'B[5]', 'B[4]', 'B[3]'.
Warning: In design 'inertial_integrator', the same net is connected to more than one pin on submodule 'mult_92'. (LINT-33)
   Net 'n133' is connected to pins 'B[8]', 'B[6]'', 'B[2]', 'B[1]', 'B[0]'.
Warning: In design 'inertial_integrator', the same net is connected to more than one pin on submodule 'mult_93'. (LINT-33)
   Net 'n132' is connected to pins 'B[9]', 'B[7]'', 'B[5]', 'B[4]', 'B[3]'.
Warning: In design 'inertial_integrator', the same net is connected to more than one pin on submodule 'mult_93'. (LINT-33)
   Net 'n133' is connected to pins 'B[8]', 'B[6]'', 'B[2]', 'B[1]', 'B[0]'.
Warning: In design 'desiredDrive_DW02_mult_2', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'n2' is connected to pins 'A[18]', 'B[10]'', 'B[7]'.
Warning: In design 'desiredDrive_DW02_mult_2', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'n3' is connected to pins 'B[9]', 'B[8]'', 'B[6]', 'B[5]', 'B[4]', 'B[3]', 'B[2]', 'B[1]'.
Warning: In design 'desiredDrive_DW02_mult_2', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'B[0]', 'CI''.
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'n3' is connected to pins 'B[23]', 'B[22]'', 'B[8]'.
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'n4' is connected to pins 'B[13]', 'B[12]'', 'B[11]', 'B[10]', 'B[9]', 'B[7]', 'B[6]', 'B[5]', 'B[4]', 'B[3]', 'B[2]', 'B[1]'.
Warning: In design 'inertial_integrator_DW02_mult_0_DW02_mult_3', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'B[0]', 'CI''.
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'n3' is connected to pins 'B[23]', 'B[22]'', 'B[8]'.
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'n4' is connected to pins 'B[13]', 'B[12]'', 'B[11]', 'B[10]', 'B[9]', 'B[7]', 'B[6]', 'B[5]', 'B[4]', 'B[3]', 'B[2]', 'B[1]'.
Warning: In design 'inertial_integrator_DW02_mult_1_DW02_mult_4', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'B[0]', 'CI''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net '*Logic0*' is connected to pins 'A[13]', 'CI''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[13]' is connected to pins 'A[12]', 'B[13]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[12]' is connected to pins 'A[11]', 'B[12]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[11]' is connected to pins 'A[10]', 'B[11]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[10]' is connected to pins 'A[9]', 'B[10]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[9]' is connected to pins 'A[8]', 'B[9]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[8]' is connected to pins 'A[7]', 'B[8]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[7]' is connected to pins 'A[6]', 'B[7]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[6]' is connected to pins 'A[5]', 'B[6]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[5]' is connected to pins 'A[4]', 'B[5]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[4]' is connected to pins 'A[3]', 'B[4]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[3]' is connected to pins 'A[2]', 'B[3]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[2]' is connected to pins 'A[1]', 'B[2]''.
Warning: In design 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_6', the same net is connected to more than one pin on submodule 'FS_3'. (LINT-33)
   Net 'add1[1]' is connected to pins 'A[0]', 'B[1]''.
Warning: In design 'brushless', output port 'duty[10]' is connected directly to 'logic 1'. (LINT-52)
1
# flatten and recompile design
ungroup -all -flatten
Information: Updating graph... (UID-83)
1
# fix any hold time violations
set_fix_hold clk
1
compile -map_effort medium
CPU Load: 11%, Ram Free: 3 GB, Swap Free: 1 GB, Work Disk Free: 26 GB, Tmp Disk Free: 819 GB
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 3743                                   |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 743                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 2                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 0                                      |
| Number of Dont Touch Nets                               | 1                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 62 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design eBike has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'eBike'
Information: The register 'u_inert/spi2_vld_reg' will be removed. (OPT-1207)
Information: The register 'u_inert/spi1_vld_reg' will be removed. (OPT-1207)
Information: The register 'u_PID/cnt_reg[19]' will be removed. (OPT-1207)
Information: The register 'u_PID/cnt_reg[18]' will be removed. (OPT-1207)
Information: The register 'u_PID/cnt_reg[17]' will be removed. (OPT-1207)
Information: The register 'u_PID/cnt_reg[16]' will be removed. (OPT-1207)
Information: The register 'u_PID/cnt_reg[15]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cnt_reg[21]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cnt_reg[20]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cnt_reg[19]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cnt_reg[18]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cnt_reg[17]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cnt_reg[16]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cadence1/stbl_cnt_reg[15]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cadence1/stbl_cnt_reg[14]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cadence1/stbl_cnt_reg[13]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cadence1/stbl_cnt_reg[12]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cadence1/stbl_cnt_reg[11]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cadence1/stbl_cnt_reg[10]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cadence1/stbl_cnt_reg[9]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[10]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[9]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[8]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[7]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[6]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[5]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[4]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[3]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[2]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[1]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[0]' will be removed. (OPT-1207)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:02   13337.5      0.20       1.3    2742.3                                0.00  
    0:00:02   13336.2      0.20       1.3    2742.3                                0.00  
    0:00:02   13336.2      0.20       1.3    2742.3                                0.00  
    0:00:02   13336.0      0.20       1.3    2742.3                                0.00  
    0:00:02   13336.0      0.20       1.3    2742.3                                0.00  
    0:00:02   12907.0      0.20       1.2    2723.5                                0.00  
    0:00:02   12909.2      0.20       1.1    2723.5                                0.00  
    0:00:02   12918.1      0.20       1.1    2723.5                                0.00  
    0:00:03   12955.0      0.20       1.2    2723.5                                0.00  
    0:00:03   12963.4      0.20       1.1    2723.5                                0.00  
    0:00:03   12960.1      0.20       1.0    2723.5                                0.00  
    0:00:03   12960.1      0.20       1.0    2723.5                                0.00  
    0:00:03   12960.1      0.20       1.0    2723.5                                0.00  
    0:00:03   12962.6      0.20       1.0    2723.5                                0.00  
    0:00:03   12962.6      0.20       1.0    2723.5                                0.00  
    0:00:03   12962.6      0.20       1.0    2723.5                                0.00  
    0:00:03   13020.3      0.20       1.0       0.0                                0.00  
    0:00:03   13020.3      0.20       1.0       0.0                                0.00  
    0:00:03   13020.3      0.20       1.0       0.0                                0.00  
    0:00:03   13020.3      0.20       1.0       0.0                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:03   13020.3      0.20       1.0       0.0                                0.00  
    0:00:03   13085.1      0.19       0.9       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:03   13104.9      0.17       0.8       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:03   13107.2      0.16       0.8       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:03   13110.3      0.16       0.8       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:03   13112.8      0.16       0.8       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:03   13112.8      0.16       0.8       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:03   13118.4      0.15       0.8       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:03   13120.4      0.15       0.8       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:03   13124.3      0.13       0.7       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:03   13138.5      0.13       0.7       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:03   13142.3      0.11       0.6       0.0 u_sensorCondition/drive1/s2_assist_prod_reg[25]/D      0.00  
    0:00:04   13142.3      0.11       0.6       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:04   13154.0      0.10       0.5       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:04   13151.4      0.10       0.5       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  
    0:00:04   13149.7      0.09       0.5       0.0                                0.00  
    0:00:04   12977.9      0.09       0.5    2925.9                                0.00  


  Beginning Design Rule Fixing  (min_path)  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:04   12977.9      0.09       0.5    2925.9                               -2.58  
    0:00:04   13047.2      0.09       0.5       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D     -2.59  
    0:00:04   13061.2      0.09       0.4       0.0                               -2.59  
    0:00:04   13061.2      0.09       0.4       0.0                               -2.59  
    0:00:04   13061.2      0.09       0.4       0.0                               -2.59  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:04   13061.2      0.09       0.4       0.0                               -2.59  
    0:00:04   13061.2      0.09       0.4       0.0                               -2.59  
    0:00:05   12968.0      0.09       0.4       0.0                               -2.58  
    0:00:05   12945.6      0.09       0.4       0.0                               -2.58  
    0:00:05   12940.5      0.09       0.4       0.0                               -2.58  
    0:00:05   12939.2      0.09       0.4       0.0                               -2.58  
    0:00:05   12938.0      0.09       0.4       0.0                               -2.58  
    0:00:05   12938.0      0.09       0.4       0.0                               -2.58  
    0:00:05   12938.0      0.09       0.4       0.0                               -2.58  
    0:00:05   12927.3      0.09       0.4       0.0                               -2.58  
    0:00:05   12926.3      0.09       0.4       0.0                               -2.58  
    0:00:05   12926.3      0.09       0.4       0.0                               -2.58  
    0:00:05   12926.3      0.09       0.4       0.0                               -2.58  
    0:00:05   12926.3      0.09       0.4       0.0                               -2.58  
    0:00:05   12926.3      0.09       0.4       0.0                               -2.58  
    0:00:05   12926.3      0.09       0.4       0.0                               -2.58  
    0:00:05   12937.5      0.09       0.4       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D     -2.58  
    0:00:05   12938.7      0.08       0.4       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D     -2.58  
    0:00:05   12941.5      0.08       0.4       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D     -2.58  
    0:00:05   12944.6      0.08       0.4       0.0 reset/rst_n_reg/D             -2.53  
    0:00:05   13055.4      0.08       0.4       0.0 u_sensorCondition/drive1/target_curr_reg[11]/D     -1.72  
    0:00:05   13138.5      0.08       0.4       0.0 u_PID/e_d3_reg[4]/D           -1.09  
    0:00:05   13217.3      0.08       0.4       0.0 u_mtr_drv/nonoverlap_ylw/ff_low_2_reg/D     -0.51  
    0:00:06   13291.0      0.08       0.3       0.0                                0.00  
    0:00:06   13291.2      0.08       0.3       0.0 u_sensorCondition/drive1/s3_prod_reg[28]/D      0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
CPU Load: 11%, Ram Free: 3 GB, Swap Free: 1 GB, Work Disk Free: 26 GB, Tmp Disk Free: 819 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
check_design
1
# area and timing reports
report_timing -delay max -nworst 5
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 5
        -max_paths 5
Design : eBike
Version: V-2023.12-SP5
Date   : Wed Apr 30 22:42:26 2025
****************************************

Operating Conditions: tt0p85v25c   Library: saed32lvt_tt0p85v25c
Wire Load Model Mode: enclosed

  Startpoint: u_sensorCondition/drive1/s2_assist_prod_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sensorCondition/drive1/s3_prod_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_sensorCondition/drive1/s2_assist_prod_reg[1]/CLK (DFFARX2_LVT)
                                                          0.00       0.00 r
  u_sensorCondition/drive1/s2_assist_prod_reg[1]/QN (DFFARX2_LVT)
                                                          0.06       0.06 f
  U2351/Y (NOR2X1_LVT)                                    0.06       0.12 r
  U1101/Y (NAND3X0_LVT)                                   0.04       0.16 f
  U1100/Y (NAND2X0_LVT)                                   0.04       0.20 r
  U1099/Y (OA21X1_LVT)                                    0.05       0.25 r
  U1098/Y (AO22X1_LVT)                                    0.05       0.30 r
  u_sensorCondition/drive1/mult_103/S3_4_1/CO (FADDX1_LVT)
                                                          0.08       0.38 r
  u_sensorCondition/drive1/mult_103/S3_5_1/CO (FADDX1_LVT)
                                                          0.08       0.46 r
  u_sensorCondition/drive1/mult_103/S3_6_1/CO (FADDX1_LVT)
                                                          0.08       0.54 r
  U2388/Y (NAND2X0_LVT)                                   0.03       0.57 f
  U2390/Y (NAND3X0_LVT)                                   0.04       0.62 r
  U2395/Y (NAND2X0_LVT)                                   0.03       0.64 f
  U2396/Y (NAND3X0_LVT)                                   0.04       0.69 r
  u_sensorCondition/drive1/mult_103/S3_9_1/CO (FADDX1_LVT)
                                                          0.08       0.77 r
  u_sensorCondition/drive1/mult_103/S3_10_1/S (FADDX1_LVT)
                                                          0.11       0.88 f
  U2373/Y (OA22X1_LVT)                                    0.06       0.93 f
  U1129/Y (AO22X1_LVT)                                    0.04       0.97 f
  U1127/Y (AO22X1_LVT)                                    0.05       1.02 f
  U2305/Y (NAND2X0_LVT)                                   0.04       1.06 r
  U2307/Y (NAND3X0_LVT)                                   0.04       1.10 f
  u_sensorCondition/drive1/mult_103/S1_13_0/CO (FADDX1_LVT)
                                                          0.08       1.18 f
  U2402/Y (NAND2X0_LVT)                                   0.04       1.22 r
  U2404/Y (NAND3X0_LVT)                                   0.04       1.26 f
  u_sensorCondition/drive1/mult_103/S1_15_0/CO (FADDX1_LVT)
                                                          0.08       1.34 f
  u_sensorCondition/drive1/mult_103/S1_16_0/CO (FADDX1_LVT)
                                                          0.08       1.42 f
  u_sensorCondition/drive1/mult_103/S1_17_0/CO (FADDX1_LVT)
                                                          0.08       1.49 f
  U2346/Y (AO21X1_LVT)                                    0.04       1.54 f
  U1305/Y (AO22X1_LVT)                                    0.04       1.58 f
  U1120/Y (OA21X1_LVT)                                    0.05       1.63 f
  U1119/Y (AO22X1_LVT)                                    0.04       1.67 f
  U2407/Y (NAND2X0_LVT)                                   0.04       1.71 r
  U2409/Y (NAND3X0_LVT)                                   0.04       1.75 f
  U2413/Y (NAND2X0_LVT)                                   0.05       1.80 r
  U2415/Y (NAND3X0_LVT)                                   0.05       1.84 f
  u_sensorCondition/drive1/mult_103/S1_22_0/CO (FADDX1_LVT)
                                                          0.08       1.92 f
  u_sensorCondition/drive1/mult_103/S1_23_0/CO (FADDX1_LVT)
                                                          0.08       2.00 f
  u_sensorCondition/drive1/mult_103/S1_24_0/CO (FADDX1_LVT)
                                                          0.07       2.07 f
  U2362/Y (NBUFFX2_LVT)                                   0.04       2.12 f
  U2873/Y (AOI22X1_LVT)                                   0.06       2.18 r
  U1296/Y (NAND2X0_LVT)                                   0.02       2.20 f
  U1295/Y (AO21X1_LVT)                                    0.06       2.27 f
  U1294/Y (AND2X1_LVT)                                    0.05       2.31 f
  U2303/Y (XOR2X1_LVT)                                    0.08       2.39 r
  u_sensorCondition/drive1/s3_prod_reg[28]/D (DFFARX1_LVT)
                                                          0.01       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  u_sensorCondition/drive1/s3_prod_reg[28]/CLK (DFFARX1_LVT)
                                                          0.00       2.35 r
  library setup time                                     -0.03       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: u_sensorCondition/drive1/s2_assist_prod_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sensorCondition/drive1/s3_prod_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_sensorCondition/drive1/s2_assist_prod_reg[1]/CLK (DFFARX2_LVT)
                                                          0.00       0.00 r
  u_sensorCondition/drive1/s2_assist_prod_reg[1]/QN (DFFARX2_LVT)
                                                          0.06       0.06 f
  U2351/Y (NOR2X1_LVT)                                    0.06       0.12 r
  U1101/Y (NAND3X0_LVT)                                   0.04       0.16 f
  U1100/Y (NAND2X0_LVT)                                   0.04       0.20 r
  U1099/Y (OA21X1_LVT)                                    0.05       0.25 r
  U1098/Y (AO22X1_LVT)                                    0.05       0.30 r
  u_sensorCondition/drive1/mult_103/S3_4_1/CO (FADDX1_LVT)
                                                          0.08       0.38 r
  u_sensorCondition/drive1/mult_103/S3_5_1/CO (FADDX1_LVT)
                                                          0.08       0.46 r
  u_sensorCondition/drive1/mult_103/S3_6_1/CO (FADDX1_LVT)
                                                          0.08       0.54 r
  U2388/Y (NAND2X0_LVT)                                   0.03       0.57 f
  U2390/Y (NAND3X0_LVT)                                   0.04       0.62 r
  U2394/Y (NAND2X0_LVT)                                   0.03       0.64 f
  U2396/Y (NAND3X0_LVT)                                   0.04       0.69 r
  u_sensorCondition/drive1/mult_103/S3_9_1/CO (FADDX1_LVT)
                                                          0.08       0.77 r
  u_sensorCondition/drive1/mult_103/S3_10_1/S (FADDX1_LVT)
                                                          0.11       0.88 f
  U2373/Y (OA22X1_LVT)                                    0.06       0.93 f
  U1129/Y (AO22X1_LVT)                                    0.04       0.97 f
  U1127/Y (AO22X1_LVT)                                    0.05       1.02 f
  U2305/Y (NAND2X0_LVT)                                   0.04       1.06 r
  U2307/Y (NAND3X0_LVT)                                   0.04       1.10 f
  u_sensorCondition/drive1/mult_103/S1_13_0/CO (FADDX1_LVT)
                                                          0.08       1.18 f
  U2402/Y (NAND2X0_LVT)                                   0.04       1.22 r
  U2404/Y (NAND3X0_LVT)                                   0.04       1.26 f
  u_sensorCondition/drive1/mult_103/S1_15_0/CO (FADDX1_LVT)
                                                          0.08       1.34 f
  u_sensorCondition/drive1/mult_103/S1_16_0/CO (FADDX1_LVT)
                                                          0.08       1.42 f
  u_sensorCondition/drive1/mult_103/S1_17_0/CO (FADDX1_LVT)
                                                          0.08       1.49 f
  U2346/Y (AO21X1_LVT)                                    0.04       1.54 f
  U1305/Y (AO22X1_LVT)                                    0.04       1.58 f
  U1120/Y (OA21X1_LVT)                                    0.05       1.63 f
  U1119/Y (AO22X1_LVT)                                    0.04       1.67 f
  U2407/Y (NAND2X0_LVT)                                   0.04       1.71 r
  U2409/Y (NAND3X0_LVT)                                   0.04       1.75 f
  U2413/Y (NAND2X0_LVT)                                   0.05       1.80 r
  U2415/Y (NAND3X0_LVT)                                   0.05       1.84 f
  u_sensorCondition/drive1/mult_103/S1_22_0/CO (FADDX1_LVT)
                                                          0.08       1.92 f
  u_sensorCondition/drive1/mult_103/S1_23_0/CO (FADDX1_LVT)
                                                          0.08       2.00 f
  u_sensorCondition/drive1/mult_103/S1_24_0/CO (FADDX1_LVT)
                                                          0.07       2.07 f
  U2362/Y (NBUFFX2_LVT)                                   0.04       2.12 f
  U2873/Y (AOI22X1_LVT)                                   0.06       2.18 r
  U1296/Y (NAND2X0_LVT)                                   0.02       2.20 f
  U1295/Y (AO21X1_LVT)                                    0.06       2.27 f
  U1294/Y (AND2X1_LVT)                                    0.05       2.31 f
  U2303/Y (XOR2X1_LVT)                                    0.08       2.39 r
  u_sensorCondition/drive1/s3_prod_reg[28]/D (DFFARX1_LVT)
                                                          0.01       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  u_sensorCondition/drive1/s3_prod_reg[28]/CLK (DFFARX1_LVT)
                                                          0.00       2.35 r
  library setup time                                     -0.03       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: u_sensorCondition/drive1/s2_scale_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sensorCondition/drive1/s3_prod_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_sensorCondition/drive1/s2_scale_reg[2]/CLK (DFFARX1_LVT)
                                                          0.00       0.00 r
  u_sensorCondition/drive1/s2_scale_reg[2]/QN (DFFARX1_LVT)
                                                          0.06       0.06 f
  U2351/Y (NOR2X1_LVT)                                    0.06       0.12 r
  U1101/Y (NAND3X0_LVT)                                   0.04       0.16 f
  U1100/Y (NAND2X0_LVT)                                   0.04       0.20 r
  U1099/Y (OA21X1_LVT)                                    0.05       0.25 r
  U1098/Y (AO22X1_LVT)                                    0.05       0.30 r
  u_sensorCondition/drive1/mult_103/S3_4_1/CO (FADDX1_LVT)
                                                          0.08       0.38 r
  u_sensorCondition/drive1/mult_103/S3_5_1/CO (FADDX1_LVT)
                                                          0.08       0.46 r
  u_sensorCondition/drive1/mult_103/S3_6_1/CO (FADDX1_LVT)
                                                          0.08       0.54 r
  U2388/Y (NAND2X0_LVT)                                   0.03       0.57 f
  U2390/Y (NAND3X0_LVT)                                   0.04       0.62 r
  U2395/Y (NAND2X0_LVT)                                   0.03       0.64 f
  U2396/Y (NAND3X0_LVT)                                   0.04       0.69 r
  u_sensorCondition/drive1/mult_103/S3_9_1/CO (FADDX1_LVT)
                                                          0.08       0.77 r
  u_sensorCondition/drive1/mult_103/S3_10_1/S (FADDX1_LVT)
                                                          0.11       0.88 f
  U2373/Y (OA22X1_LVT)                                    0.06       0.93 f
  U1129/Y (AO22X1_LVT)                                    0.04       0.97 f
  U1127/Y (AO22X1_LVT)                                    0.05       1.02 f
  U2305/Y (NAND2X0_LVT)                                   0.04       1.06 r
  U2307/Y (NAND3X0_LVT)                                   0.04       1.10 f
  u_sensorCondition/drive1/mult_103/S1_13_0/CO (FADDX1_LVT)
                                                          0.08       1.18 f
  U2402/Y (NAND2X0_LVT)                                   0.04       1.22 r
  U2404/Y (NAND3X0_LVT)                                   0.04       1.26 f
  u_sensorCondition/drive1/mult_103/S1_15_0/CO (FADDX1_LVT)
                                                          0.08       1.34 f
  u_sensorCondition/drive1/mult_103/S1_16_0/CO (FADDX1_LVT)
                                                          0.08       1.42 f
  u_sensorCondition/drive1/mult_103/S1_17_0/CO (FADDX1_LVT)
                                                          0.08       1.49 f
  U2346/Y (AO21X1_LVT)                                    0.04       1.54 f
  U1305/Y (AO22X1_LVT)                                    0.04       1.58 f
  U1120/Y (OA21X1_LVT)                                    0.05       1.63 f
  U1119/Y (AO22X1_LVT)                                    0.04       1.67 f
  U2407/Y (NAND2X0_LVT)                                   0.04       1.71 r
  U2409/Y (NAND3X0_LVT)                                   0.04       1.75 f
  U2413/Y (NAND2X0_LVT)                                   0.05       1.80 r
  U2415/Y (NAND3X0_LVT)                                   0.05       1.84 f
  u_sensorCondition/drive1/mult_103/S1_22_0/CO (FADDX1_LVT)
                                                          0.08       1.92 f
  u_sensorCondition/drive1/mult_103/S1_23_0/CO (FADDX1_LVT)
                                                          0.08       2.00 f
  u_sensorCondition/drive1/mult_103/S1_24_0/CO (FADDX1_LVT)
                                                          0.07       2.07 f
  U2362/Y (NBUFFX2_LVT)                                   0.04       2.12 f
  U2873/Y (AOI22X1_LVT)                                   0.06       2.18 r
  U1296/Y (NAND2X0_LVT)                                   0.02       2.20 f
  U1295/Y (AO21X1_LVT)                                    0.06       2.27 f
  U1294/Y (AND2X1_LVT)                                    0.05       2.31 f
  U2303/Y (XOR2X1_LVT)                                    0.08       2.39 r
  u_sensorCondition/drive1/s3_prod_reg[28]/D (DFFARX1_LVT)
                                                          0.01       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  u_sensorCondition/drive1/s3_prod_reg[28]/CLK (DFFARX1_LVT)
                                                          0.00       2.35 r
  library setup time                                     -0.03       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: u_sensorCondition/drive1/s2_scale_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sensorCondition/drive1/s3_prod_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_sensorCondition/drive1/s2_scale_reg[2]/CLK (DFFARX1_LVT)
                                                          0.00       0.00 r
  u_sensorCondition/drive1/s2_scale_reg[2]/QN (DFFARX1_LVT)
                                                          0.06       0.06 f
  U2351/Y (NOR2X1_LVT)                                    0.06       0.12 r
  U1101/Y (NAND3X0_LVT)                                   0.04       0.16 f
  U1100/Y (NAND2X0_LVT)                                   0.04       0.20 r
  U1099/Y (OA21X1_LVT)                                    0.05       0.25 r
  U1098/Y (AO22X1_LVT)                                    0.05       0.30 r
  u_sensorCondition/drive1/mult_103/S3_4_1/CO (FADDX1_LVT)
                                                          0.08       0.38 r
  u_sensorCondition/drive1/mult_103/S3_5_1/CO (FADDX1_LVT)
                                                          0.08       0.46 r
  u_sensorCondition/drive1/mult_103/S3_6_1/CO (FADDX1_LVT)
                                                          0.08       0.54 r
  U2388/Y (NAND2X0_LVT)                                   0.03       0.57 f
  U2390/Y (NAND3X0_LVT)                                   0.04       0.62 r
  U2394/Y (NAND2X0_LVT)                                   0.03       0.64 f
  U2396/Y (NAND3X0_LVT)                                   0.04       0.69 r
  u_sensorCondition/drive1/mult_103/S3_9_1/CO (FADDX1_LVT)
                                                          0.08       0.77 r
  u_sensorCondition/drive1/mult_103/S3_10_1/S (FADDX1_LVT)
                                                          0.11       0.88 f
  U2373/Y (OA22X1_LVT)                                    0.06       0.93 f
  U1129/Y (AO22X1_LVT)                                    0.04       0.97 f
  U1127/Y (AO22X1_LVT)                                    0.05       1.02 f
  U2305/Y (NAND2X0_LVT)                                   0.04       1.06 r
  U2307/Y (NAND3X0_LVT)                                   0.04       1.10 f
  u_sensorCondition/drive1/mult_103/S1_13_0/CO (FADDX1_LVT)
                                                          0.08       1.18 f
  U2402/Y (NAND2X0_LVT)                                   0.04       1.22 r
  U2404/Y (NAND3X0_LVT)                                   0.04       1.26 f
  u_sensorCondition/drive1/mult_103/S1_15_0/CO (FADDX1_LVT)
                                                          0.08       1.34 f
  u_sensorCondition/drive1/mult_103/S1_16_0/CO (FADDX1_LVT)
                                                          0.08       1.42 f
  u_sensorCondition/drive1/mult_103/S1_17_0/CO (FADDX1_LVT)
                                                          0.08       1.49 f
  U2346/Y (AO21X1_LVT)                                    0.04       1.54 f
  U1305/Y (AO22X1_LVT)                                    0.04       1.58 f
  U1120/Y (OA21X1_LVT)                                    0.05       1.63 f
  U1119/Y (AO22X1_LVT)                                    0.04       1.67 f
  U2407/Y (NAND2X0_LVT)                                   0.04       1.71 r
  U2409/Y (NAND3X0_LVT)                                   0.04       1.75 f
  U2413/Y (NAND2X0_LVT)                                   0.05       1.80 r
  U2415/Y (NAND3X0_LVT)                                   0.05       1.84 f
  u_sensorCondition/drive1/mult_103/S1_22_0/CO (FADDX1_LVT)
                                                          0.08       1.92 f
  u_sensorCondition/drive1/mult_103/S1_23_0/CO (FADDX1_LVT)
                                                          0.08       2.00 f
  u_sensorCondition/drive1/mult_103/S1_24_0/CO (FADDX1_LVT)
                                                          0.07       2.07 f
  U2362/Y (NBUFFX2_LVT)                                   0.04       2.12 f
  U2873/Y (AOI22X1_LVT)                                   0.06       2.18 r
  U1296/Y (NAND2X0_LVT)                                   0.02       2.20 f
  U1295/Y (AO21X1_LVT)                                    0.06       2.27 f
  U1294/Y (AND2X1_LVT)                                    0.05       2.31 f
  U2303/Y (XOR2X1_LVT)                                    0.08       2.39 r
  u_sensorCondition/drive1/s3_prod_reg[28]/D (DFFARX1_LVT)
                                                          0.01       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  u_sensorCondition/drive1/s3_prod_reg[28]/CLK (DFFARX1_LVT)
                                                          0.00       2.35 r
  library setup time                                     -0.03       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: u_sensorCondition/drive1/s2_assist_prod_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sensorCondition/drive1/s3_prod_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_sensorCondition/drive1/s2_assist_prod_reg[1]/CLK (DFFARX2_LVT)
                                                          0.00       0.00 r
  u_sensorCondition/drive1/s2_assist_prod_reg[1]/QN (DFFARX2_LVT)
                                                          0.06       0.06 f
  U2351/Y (NOR2X1_LVT)                                    0.06       0.12 r
  U1101/Y (NAND3X0_LVT)                                   0.04       0.16 f
  U1100/Y (NAND2X0_LVT)                                   0.04       0.20 r
  U1099/Y (OA21X1_LVT)                                    0.05       0.25 r
  U1098/Y (AO22X1_LVT)                                    0.05       0.30 r
  u_sensorCondition/drive1/mult_103/S3_4_1/CO (FADDX1_LVT)
                                                          0.08       0.38 r
  u_sensorCondition/drive1/mult_103/S3_5_1/CO (FADDX1_LVT)
                                                          0.08       0.46 r
  u_sensorCondition/drive1/mult_103/S3_6_1/CO (FADDX1_LVT)
                                                          0.08       0.54 r
  U2388/Y (NAND2X0_LVT)                                   0.03       0.57 f
  U2390/Y (NAND3X0_LVT)                                   0.04       0.62 r
  U2395/Y (NAND2X0_LVT)                                   0.03       0.64 f
  U2396/Y (NAND3X0_LVT)                                   0.04       0.69 r
  u_sensorCondition/drive1/mult_103/S3_9_1/CO (FADDX1_LVT)
                                                          0.08       0.77 r
  u_sensorCondition/drive1/mult_103/S3_10_1/S (FADDX1_LVT)
                                                          0.11       0.88 f
  U2373/Y (OA22X1_LVT)                                    0.06       0.93 f
  U1129/Y (AO22X1_LVT)                                    0.04       0.97 f
  U1127/Y (AO22X1_LVT)                                    0.05       1.02 f
  U2305/Y (NAND2X0_LVT)                                   0.04       1.06 r
  U2307/Y (NAND3X0_LVT)                                   0.04       1.10 f
  u_sensorCondition/drive1/mult_103/S1_13_0/CO (FADDX1_LVT)
                                                          0.08       1.18 f
  U2402/Y (NAND2X0_LVT)                                   0.04       1.22 r
  U2404/Y (NAND3X0_LVT)                                   0.04       1.26 f
  u_sensorCondition/drive1/mult_103/S1_15_0/CO (FADDX1_LVT)
                                                          0.08       1.34 f
  u_sensorCondition/drive1/mult_103/S1_16_0/CO (FADDX1_LVT)
                                                          0.08       1.42 f
  u_sensorCondition/drive1/mult_103/S1_17_0/CO (FADDX1_LVT)
                                                          0.08       1.49 f
  U2346/Y (AO21X1_LVT)                                    0.04       1.54 f
  U1305/Y (AO22X1_LVT)                                    0.04       1.58 f
  U1120/Y (OA21X1_LVT)                                    0.05       1.63 f
  U1119/Y (AO22X1_LVT)                                    0.04       1.67 f
  U2408/Y (NAND2X0_LVT)                                   0.04       1.71 r
  U2409/Y (NAND3X0_LVT)                                   0.04       1.75 f
  U2413/Y (NAND2X0_LVT)                                   0.05       1.80 r
  U2415/Y (NAND3X0_LVT)                                   0.05       1.84 f
  u_sensorCondition/drive1/mult_103/S1_22_0/CO (FADDX1_LVT)
                                                          0.08       1.92 f
  u_sensorCondition/drive1/mult_103/S1_23_0/CO (FADDX1_LVT)
                                                          0.08       2.00 f
  u_sensorCondition/drive1/mult_103/S1_24_0/CO (FADDX1_LVT)
                                                          0.07       2.07 f
  U2362/Y (NBUFFX2_LVT)                                   0.04       2.12 f
  U2873/Y (AOI22X1_LVT)                                   0.06       2.18 r
  U1296/Y (NAND2X0_LVT)                                   0.02       2.20 f
  U1295/Y (AO21X1_LVT)                                    0.06       2.27 f
  U1294/Y (AND2X1_LVT)                                    0.05       2.31 f
  U2303/Y (XOR2X1_LVT)                                    0.08       2.39 r
  u_sensorCondition/drive1/s3_prod_reg[28]/D (DFFARX1_LVT)
                                                          0.01       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  u_sensorCondition/drive1/s3_prod_reg[28]/CLK (DFFARX1_LVT)
                                                          0.00       2.35 r
  library setup time                                     -0.03       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


1
report_timing -delay min -nworst 5
 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 5
        -max_paths 5
Design : eBike
Version: V-2023.12-SP5
Date   : Wed Apr 30 22:42:26 2025
****************************************

Operating Conditions: tt0p85v25c   Library: saed32lvt_tt0p85v25c
Wire Load Model Mode: enclosed

  Startpoint: u_sensorCondition/uart1/transmitter/n004_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sensorCondition/uart1/transmitter/n004_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_sensorCondition/uart1/transmitter/n004_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.00 r
  u_sensorCondition/uart1/transmitter/n004_reg[1]/QN (DFFARX1_LVT)
                                                          0.06       0.06 f
  U2199/Y (NBUFFX2_LVT)                                   0.04       0.09 f
  U2200/Y (AO22X2_LVT)                                    0.04       0.13 f
  u_sensorCondition/uart1/transmitter/n004_reg[1]/D (DFFARX1_LVT)
                                                          0.01       0.14 f
  data arrival time                                                  0.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_sensorCondition/uart1/transmitter/n004_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.01       0.14
  data required time                                                 0.14
  --------------------------------------------------------------------------
  data required time                                                 0.14
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: A2D/torque_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sensorCondition/accum_torque_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A2D/torque_reg[4]/CLK (DFFARX1_LVT)                     0.00       0.00 r
  A2D/torque_reg[4]/Q (DFFARX1_LVT)                       0.10       0.10 f
  U696/Y (AO222X1_LVT)                                    0.04       0.14 f
  u_sensorCondition/accum_torque_reg[8]/D (DFFARX2_LVT)
                                                          0.01       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_sensorCondition/accum_torque_reg[8]/CLK (DFFARX2_LVT)
                                                          0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: A2D/torque_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sensorCondition/accum_torque_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A2D/torque_reg[2]/CLK (DFFARX1_LVT)                     0.00       0.00 r
  A2D/torque_reg[2]/Q (DFFARX1_LVT)                       0.10       0.10 f
  U698/Y (AO222X1_LVT)                                    0.04       0.14 f
  u_sensorCondition/accum_torque_reg[6]/D (DFFARX2_LVT)
                                                          0.01       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_sensorCondition/accum_torque_reg[6]/CLK (DFFARX2_LVT)
                                                          0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: A2D/torque_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sensorCondition/accum_torque_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A2D/torque_reg[3]/CLK (DFFARX1_LVT)                     0.00       0.00 r
  A2D/torque_reg[3]/Q (DFFARX1_LVT)                       0.10       0.10 f
  U697/Y (AO222X1_LVT)                                    0.04       0.14 f
  u_sensorCondition/accum_torque_reg[7]/D (DFFARX2_LVT)
                                                          0.01       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_sensorCondition/accum_torque_reg[7]/CLK (DFFARX2_LVT)
                                                          0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: A2D/torque_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sensorCondition/accum_torque_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A2D/torque_reg[1]/CLK (DFFARX1_LVT)                     0.00       0.00 r
  A2D/torque_reg[1]/Q (DFFARX1_LVT)                       0.10       0.10 f
  U699/Y (AO222X1_LVT)                                    0.04       0.14 f
  u_sensorCondition/accum_torque_reg[5]/D (DFFARX2_LVT)
                                                          0.01       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_sensorCondition/accum_torque_reg[5]/CLK (DFFARX2_LVT)
                                                          0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
report_area > ebike_area.txt
write -format verilog -output ebike.vg
Writing verilog file '/filespace/h/hchan54/ece551/ECE551_/ebike.vg'.
1
1
Information: Term was not able to be set up using xterm . Using "xterm" by default instead. (CLE-10)
Warning: Cannot use command line editor for terminal type 'xterm'.  (UI-74)
dc_shell> 
Memory usage for this session 240 Mbytes.
Memory usage for this session including child processes 240 Mbytes.
CPU usage for this session 19 seconds ( 0.01 hours ).
Elapsed time for this session 52 seconds ( 0.01 hours ).

Thank you...
