// Seed: 4110057763
module module_0 (
    input logic id_0,
    output wire id_1
    , id_5, id_6,
    output id_2,
    input logic id_3,
    input id_4
);
  assign id_1[1] = 1;
  always @(1) begin
    if (1 & 1)
      if (1) id_2 <= 1'b0;
      else id_6 <= 1;
    else begin
      id_2 <= {~id_5{1 & ""}};
    end
  end
  logic id_7;
  always @(1 or 1'b0) begin
    #1;
    id_5 = 1;
  end
  logic id_8;
  type_13(
      id_0, 1'b0, 1
  );
endmodule
