# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../counter-project.srcs/sources_1/new/cnt_project.vhd" \
"../../../../counter-project.srcs/sim_1/new/tb_cnt_project.vhd" \

# Do not sort compile order
nosort
