
---------- Begin Simulation Statistics ----------
final_tick                                 1347695000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  81130                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738048                       # Number of bytes of host memory used
host_op_rate                                    81306                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    14.14                       # Real time elapsed on the host
host_tick_rate                               95335354                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1146867                       # Number of instructions simulated
sim_ops                                       1149373                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001348                       # Number of seconds simulated
sim_ticks                                  1347695000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            55.441942                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                 109255                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups              197062                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect            34302                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted           143180                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             36474                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          42269                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            5795                       # Number of indirect misses.
system.cpu0.branchPred.lookups                 227415                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         5512                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           682                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts            21257                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                    196518                       # Number of branches committed
system.cpu0.commit.bw_lim_events                27041                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           3773                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts          65637                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts             1055725                       # Number of instructions committed
system.cpu0.commit.committedOps               1056353                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples      2206923                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.478654                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.247698                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      1690182     76.59%     76.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       326832     14.81%     91.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        57526      2.61%     94.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        64290      2.91%     96.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        18197      0.82%     97.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        10781      0.49%     98.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         5940      0.27%     98.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         6134      0.28%     98.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        27041      1.23%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      2206923                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               60858                       # Number of function calls committed.
system.cpu0.commit.int_insts                  1044329                       # Number of committed integer instructions.
system.cpu0.commit.loads                       294038                       # Number of loads committed
system.cpu0.commit.membars                       2280                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         2289      0.22%      0.22% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          554352     52.48%     52.69% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            910      0.09%     52.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             596      0.06%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         294708     27.90%     80.74% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        203433     19.26%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          1056353                       # Class of committed instruction
system.cpu0.commit.refs                        498176                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                    1055725                       # Number of Instructions Simulated
system.cpu0.committedOps                      1056353                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.550794                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.550794                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles                46958                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                13165                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved              106868                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts               1173637                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 1276457                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                   885243                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                 21564                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                19554                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles                 2007                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                     227415                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   182579                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                       936765                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                11009                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           81                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                       1217424                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  48                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          108                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                  69252                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.084449                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           1260601                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches            145729                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.452080                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples           2232229                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.545857                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.845134                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 1316988     59.00%     59.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  734652     32.91%     91.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  109240      4.89%     96.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   43854      1.96%     98.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   15171      0.68%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    6947      0.31%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    1207      0.05%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    2237      0.10%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1933      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             2232229                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      32                       # number of floating regfile writes
system.cpu0.idleCycles                         460708                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts               21630                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                  204596                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.408879                       # Inst execution rate
system.cpu0.iew.exec_refs                      517340                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    208423                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                  11853                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts               310878                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              1650                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            14264                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              211789                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts            1121978                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts               308917                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            14389                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts              1101085                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                   276                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                 1703                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                 21564                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                 2287                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked          969                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           18301                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           81                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         1558                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads        16840                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores         7651                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents            45                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect         6334                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect         15296                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                   373821                       # num instructions consuming a value
system.cpu0.iew.wb_count                      1092858                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.835954                       # average fanout of values written-back
system.cpu0.iew.wb_producers                   312497                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.405824                       # insts written-back per cycle
system.cpu0.iew.wb_sent                       1093439                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                 1324599                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 711039                       # number of integer regfile writes
system.cpu0.ipc                              0.392035                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.392035                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             2576      0.23%      0.23% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               589560     52.85%     53.08% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 950      0.09%     53.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  597      0.05%     53.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     53.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     53.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     53.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     53.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     53.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              313202     28.08%     81.30% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             208524     18.69%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             13      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               1115475                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     69                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                135                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           66                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                67                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                       4333                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003884                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                     99      2.28%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      2.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                  2445     56.43%     58.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1786     41.22%     99.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%     99.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.07%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses               1117163                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads           4467539                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses      1092792                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes          1187575                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                   1117893                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                  1115475                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4085                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined          65621                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued              163                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           312                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined        24120                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples      2232229                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.499714                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.785984                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            1406849     63.02%     63.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             619076     27.73%     90.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             149604      6.70%     97.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              36818      1.65%     99.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              14635      0.66%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               3529      0.16%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6               1556      0.07%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                 80      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                 82      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        2232229                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.414222                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            11993                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            5635                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads              310878                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             211789                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    313                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                         2692937                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                        2966                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                  15681                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps               685221                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                  1576                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 1302030                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                   675                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.RenameLookups              1384661                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts               1156601                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands             757546                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                   861448                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                  5585                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                 21564                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles                 8577                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                   72320                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups         1384605                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         22929                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               971                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                     8941                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           962                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                     3298570                       # The number of ROB reads
system.cpu0.rob.rob_writes                    2269294                       # The number of ROB writes
system.cpu0.timesIdled                          49763                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  269                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            62.943152                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                   5060                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                8039                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect             1475                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted             7482                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits               830                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups           1372                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             542                       # Number of indirect misses.
system.cpu1.branchPred.lookups                  11216                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          317                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           511                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts             1095                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                      7352                       # Number of branches committed
system.cpu1.commit.bw_lim_events                  182                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2005                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts           4646                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts               30433                       # Number of instructions committed
system.cpu1.commit.committedOps                 31055                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples        77080                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.402893                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.016089                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        60288     78.21%     78.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        10260     13.31%     91.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         2937      3.81%     95.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         1858      2.41%     97.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          672      0.87%     98.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5          204      0.26%     98.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          570      0.74%     99.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          109      0.14%     99.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8          182      0.24%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        77080                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                1800                       # Number of function calls committed.
system.cpu1.commit.int_insts                    29366                       # Number of committed integer instructions.
system.cpu1.commit.loads                         6509                       # Number of loads committed
system.cpu1.commit.membars                       1038                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1038      3.34%      3.34% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           19453     62.64%     65.98% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             31      0.10%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              62      0.20%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.28% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           7020     22.61%     88.89% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          3439     11.07%     99.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%     99.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.04%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            31055                       # Class of committed instruction
system.cpu1.commit.refs                         10471                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                      30433                       # Number of Instructions Simulated
system.cpu1.committedOps                        31055                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.060461                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.060461                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles                19982                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  384                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved                4212                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts                 39767                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                   33026                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                    23490                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                  1279                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                  806                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles                  759                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                      11216                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                     6753                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                        39540                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                  577                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                         45627                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                   3318                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.120422                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles             37310                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches              5890                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.489881                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples             78536                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.597089                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.957449                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   46969     59.81%     59.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   22519     28.67%     88.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    5642      7.18%     95.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                    1903      2.42%     98.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     557      0.71%     98.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     714      0.91%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     132      0.17%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.01%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                      91      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               78536                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                          14603                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts                1165                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                    7801                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.362136                       # Inst execution rate
system.cpu1.iew.exec_refs                       11211                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                      4223                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                   5902                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts                 7548                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1136                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts              873                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts                4495                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts              35699                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts                 6988                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              803                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts                33729                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                   260                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                    4                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                  1279                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                  517                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads              62                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads         1039                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores          533                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect          704                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect           461                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                    12201                       # num instructions consuming a value
system.cpu1.iew.wb_count                        33240                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.843865                       # average fanout of values written-back
system.cpu1.iew.wb_producers                    10296                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.356886                       # insts written-back per cycle
system.cpu1.iew.wb_sent                         33425                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                   39858                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  22356                       # number of integer regfile writes
system.cpu1.ipc                              0.326748                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.326748                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1217      3.52%      3.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                21708     62.86%     66.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  37      0.11%     66.49% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   62      0.18%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                7732     22.39%     89.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               3764     10.90%     99.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%     99.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.03%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 34532                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                        303                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.008774                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                     72     23.76%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     23.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                   217     71.62%     95.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   11      3.63%     99.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%     99.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.99%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses                 33603                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads            147882                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses        33228                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes            40337                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                     33459                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                    34532                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2240                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined           4643                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued                6                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           235                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined         1999                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples        78536                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.439696                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.777807                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              53398     67.99%     67.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              18746     23.87%     91.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               4530      5.77%     97.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               1098      1.40%     99.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                530      0.67%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                117      0.15%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                 95      0.12%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                 19      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  3      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          78536                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.370758                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads             2015                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             184                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads                7548                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               4495                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    179                       # number of misc regfile reads
system.cpu1.numCycles                           93139                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     2600566                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                   7877                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps                20408                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                  1422                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                   34410                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                    92                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenameLookups                42152                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts                 37682                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands              24878                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                    22758                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                   123                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                  1279                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles                 1954                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                    4470                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups           42140                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         10258                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               613                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                     4355                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           603                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                      111468                       # The number of ROB reads
system.cpu1.rob.rob_writes                      72859                       # The number of ROB writes
system.cpu1.timesIdled                           1022                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            55.598202                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                   5070                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                9119                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect             1479                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted             7820                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               883                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           1342                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             459                       # Number of indirect misses.
system.cpu2.branchPred.lookups                  11620                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          308                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           513                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts             1176                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                      7493                       # Number of branches committed
system.cpu2.commit.bw_lim_events                  228                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls           1991                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts           6256                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts               31086                       # Number of instructions committed
system.cpu2.commit.committedOps                 31717                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples        75091                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.422381                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.076080                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0        58758     78.25%     78.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         9661     12.87%     91.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         2844      3.79%     94.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         1824      2.43%     97.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          753      1.00%     98.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5          220      0.29%     98.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          661      0.88%     99.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          142      0.19%     99.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8          228      0.30%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        75091                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                1795                       # Number of function calls committed.
system.cpu2.commit.int_insts                    30020                       # Number of committed integer instructions.
system.cpu2.commit.loads                         6676                       # Number of loads committed
system.cpu2.commit.membars                       1047                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass         1047      3.30%      3.30% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           19817     62.48%     65.78% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             31      0.10%     65.88% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              62      0.20%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.07% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           7189     22.67%     88.74% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          3559     11.22%     99.96% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%     99.96% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.04%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            31717                       # Class of committed instruction
system.cpu2.commit.refs                         10760                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                      31086                       # Number of Instructions Simulated
system.cpu2.committedOps                        31717                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.826803                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.826803                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles                18979                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                  307                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved                4404                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts                 42652                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                   31235                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                    24403                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                  1348                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                  497                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles                  818                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                      11620                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                     7187                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                        39480                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                  522                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                         47674                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                   3302                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.132235                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles             35651                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches              5953                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.542527                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples             76783                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.636612                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.974825                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                   43970     57.27%     57.27% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   23236     30.26%     87.53% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                    5991      7.80%     95.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                    2049      2.67%     98.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                     643      0.84%     98.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     621      0.81%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     166      0.22%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      13      0.02%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                      94      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               76783                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                          11091                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts                1237                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                    8176                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.399845                       # Inst execution rate
system.cpu2.iew.exec_refs                       11733                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                      4442                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                   5342                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                 8152                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts              1092                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts             1011                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                4826                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts              37973                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                 7291                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              885                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                35136                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                   215                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                  1348                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                  477                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads              69                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads         1476                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores          742                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             9                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect          820                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect           417                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                    13290                       # num instructions consuming a value
system.cpu2.iew.wb_count                        34561                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.824454                       # average fanout of values written-back
system.cpu2.iew.wb_producers                    10957                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.393302                       # insts written-back per cycle
system.cpu2.iew.wb_sent                         34733                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                   41764                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  23025                       # number of integer regfile writes
system.cpu2.ipc                              0.353757                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.353757                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass             1212      3.36%      3.36% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                22704     63.03%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  32      0.09%     66.48% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   62      0.17%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.66% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                8015     22.25%     88.91% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               3984     11.06%     99.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%     99.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.03%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 36021                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                        395                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.010966                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                     86     21.77%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     21.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                   289     73.16%     94.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   17      4.30%     99.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%     99.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.76%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                 35189                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads            149217                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses        34549                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes            44224                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                     35684                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                    36021                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded               2289                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined           6255                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued               24                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           298                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined         3021                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples        76783                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.469127                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.838131                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0              51636     67.25%     67.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1              18220     23.73%     90.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               4590      5.98%     96.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3               1387      1.81%     98.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                566      0.74%     99.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                146      0.19%     99.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                202      0.26%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                 34      0.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  2      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          76783                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.409916                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads             2595                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             328                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                8152                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               4826                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    165                       # number of misc regfile reads
system.cpu2.numCycles                           87874                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                     2605432                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles                   7208                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps                20781                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                  1418                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                   32658                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                    92                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenameLookups                45789                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts                 40250                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands              26394                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                    23644                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                   163                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                  1348                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles                 2032                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                    5613                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups           45777                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          9893                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               537                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                     4356                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           531                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                      111874                       # The number of ROB reads
system.cpu2.rob.rob_writes                      77638                       # The number of ROB writes
system.cpu2.timesIdled                            902                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            54.982818                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                   4800                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                8730                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect             1544                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted             7520                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits               855                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups           1380                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses             525                       # Number of indirect misses.
system.cpu3.branchPred.lookups                  11250                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          326                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           490                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts             1178                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                      7139                       # Number of branches committed
system.cpu3.commit.bw_lim_events                  212                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls           1982                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts           5511                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts               29623                       # Number of instructions committed
system.cpu3.commit.committedOps                 30248                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples        73269                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.412835                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.048065                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0        57375     78.31%     78.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         9470     12.92%     91.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2         2817      3.84%     95.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         1836      2.51%     97.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          673      0.92%     98.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5          179      0.24%     98.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          596      0.81%     99.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          111      0.15%     99.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8          212      0.29%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        73269                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                1752                       # Number of function calls committed.
system.cpu3.commit.int_insts                    28636                       # Number of committed integer instructions.
system.cpu3.commit.loads                         6384                       # Number of loads committed
system.cpu3.commit.membars                       1038                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass         1038      3.43%      3.43% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           18812     62.19%     65.62% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             31      0.10%     65.73% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              62      0.20%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     65.93% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           6874     22.73%     88.66% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          3419     11.30%     99.96% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%     99.96% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.04%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            30248                       # Class of committed instruction
system.cpu3.commit.refs                         10305                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                      29623                       # Number of Instructions Simulated
system.cpu3.committedOps                        30248                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.867029                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.867029                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles                19558                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                  381                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved                4099                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts                 40503                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                   30360                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                    22774                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                  1341                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                  769                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles                  837                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                      11250                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                     6846                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                        38658                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                  586                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                         45776                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                   3414                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.132462                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles             34504                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches              5655                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.538985                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples             74870                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.627047                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.972577                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                   43412     57.98%     57.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   22258     29.73%     87.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                    5776      7.71%     95.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                    1853      2.47%     97.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     702      0.94%     98.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     644      0.86%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     118      0.16%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      14      0.02%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                      93      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               74870                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                          10060                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts                1255                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                    7791                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.396362                       # Inst execution rate
system.cpu3.iew.exec_refs                       11256                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                      4294                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                   4938                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                 7588                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts              1086                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts              951                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                4564                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts              35760                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                 6962                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              894                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                33663                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                   234                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                  1341                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                  474                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              55                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads         1204                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores          643                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             8                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect          794                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect           461                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                    12772                       # num instructions consuming a value
system.cpu3.iew.wb_count                        33137                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.826809                       # average fanout of values written-back
system.cpu3.iew.wb_producers                    10560                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.390168                       # insts written-back per cycle
system.cpu3.iew.wb_sent                         33303                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                   39745                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  22171                       # number of integer regfile writes
system.cpu3.ipc                              0.348793                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.348793                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass             1196      3.46%      3.46% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                21675     62.72%     66.18% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  31      0.09%     66.27% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   62      0.18%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.45% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                7719     22.34%     88.79% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               3862     11.18%     99.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%     99.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.03%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 34557                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                        349                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.010099                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                     76     21.78%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     21.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                   251     71.92%     93.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   19      5.44%     99.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%     99.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.86%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                 33695                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads            144323                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses        33125                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes            41264                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                     33566                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                    34557                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded               2194                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined           5511                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued               17                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           212                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined         2152                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples        74870                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.461560                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.825673                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0              50533     67.49%     67.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1              17736     23.69%     91.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               4483      5.99%     97.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3               1181      1.58%     98.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                620      0.83%     99.58% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                131      0.17%     99.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                130      0.17%     99.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                 51      0.07%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  5      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          74870                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.406888                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads             2107                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             227                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                7588                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               4564                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    158                       # number of misc regfile reads
system.cpu3.numCycles                           84930                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                     2608569                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles                   6932                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps                19826                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                  1493                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                   31776                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                    88                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenameLookups                42791                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts                 37983                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands              25022                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                    22086                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                   143                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                  1341                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles                 2068                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                    5196                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups           42779                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         10667                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               591                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                     4715                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           580                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                      107893                       # The number of ROB reads
system.cpu3.rob.rob_writes                      73120                       # The number of ROB writes
system.cpu3.timesIdled                            890                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3252                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6267                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        11511                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           12                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       107470                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           34                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       221761                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             46                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1347695000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2453                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          409                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1581                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              733                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            445                       # Transaction distribution
system.membus.trans_dist::ReadExReq               634                       # Transaction distribution
system.membus.trans_dist::ReadExResp              558                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2453                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            12                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         9278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       218880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  218880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1254                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4277                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4277    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4277                       # Request fanout histogram
system.membus.respLayer1.occupancy           16031250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             7372500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                181                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           91                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    11813060.439560                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   60838393.337725                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           91    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    513283000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             91                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON      272706500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   1074988500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED   1347695000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst         5583                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            5583                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst         5583                       # number of overall hits
system.cpu2.icache.overall_hits::total           5583                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         1604                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1604                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         1604                       # number of overall misses
system.cpu2.icache.overall_misses::total         1604                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst     26309000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     26309000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst     26309000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     26309000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst         7187                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         7187                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst         7187                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         7187                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.223181                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.223181                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.223181                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.223181                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 16402.119701                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16402.119701                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 16402.119701                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16402.119701                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         1492                       # number of writebacks
system.cpu2.icache.writebacks::total             1492                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst           80                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst           80                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         1524                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1524                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         1524                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1524                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst     23161000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     23161000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst     23161000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     23161000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.212050                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.212050                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.212050                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.212050                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 15197.506562                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 15197.506562                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 15197.506562                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 15197.506562                       # average overall mshr miss latency
system.cpu2.icache.replacements                  1492                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst         5583                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           5583                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         1604                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1604                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst     26309000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     26309000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst         7187                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         7187                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.223181                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.223181                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 16402.119701                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16402.119701                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst           80                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         1524                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1524                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst     23161000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     23161000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.212050                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.212050                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 15197.506562                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 15197.506562                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED   1347695000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           25.007767                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               6410                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1492                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             4.296247                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        228830000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    25.007767                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.781493                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.781493                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses            15898                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses           15898                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED   1347695000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data         8487                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            8487                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data         8487                       # number of overall hits
system.cpu2.dcache.overall_hits::total           8487                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data         1684                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1684                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data         1684                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1684                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data     25843499                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     25843499                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data     25843499                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     25843499                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data        10171                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        10171                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data        10171                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        10171                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.165569                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.165569                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.165569                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.165569                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 15346.495843                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 15346.495843                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 15346.495843                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 15346.495843                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          139                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    15.444444                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks          121                       # number of writebacks
system.cpu2.dcache.writebacks::total              121                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data          698                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          698                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data          698                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          698                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data          986                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          986                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data          986                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          986                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data      8831000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      8831000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data      8831000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      8831000                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.096942                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.096942                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.096942                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.096942                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data  8956.389452                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  8956.389452                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data  8956.389452                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  8956.389452                       # average overall mshr miss latency
system.cpu2.dcache.replacements                   178                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data         5723                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           5723                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data         1143                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1143                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data     10865000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     10865000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data         6866                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         6866                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.166472                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.166472                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data  9505.686789                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  9505.686789                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data          427                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          427                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data          716                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          716                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data      5183500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      5183500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.104282                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.104282                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data  7239.525140                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  7239.525140                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data         2764                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          2764                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data          541                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          541                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data     14978499                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     14978499                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data         3305                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         3305                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.163691                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.163691                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 27686.689464                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 27686.689464                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data          271                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          271                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data          270                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          270                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data      3647500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      3647500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.081694                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.081694                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 13509.259259                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 13509.259259                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          217                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          217                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          115                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          115                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data       435500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       435500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          332                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          332                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.346386                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.346386                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data  3786.956522                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  3786.956522                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           83                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           83                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           32                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       166500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       166500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.096386                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.096386                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5203.125000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5203.125000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          149                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          149                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          102                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          102                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       473000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       473000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          251                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          251                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.406375                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.406375                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  4637.254902                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4637.254902                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          102                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          102                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       372000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       372000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.406375                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.406375                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  3647.058824                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3647.058824                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          115                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            115                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          398                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          398                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      1983500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      1983500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          513                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          513                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.775828                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.775828                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  4983.668342                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  4983.668342                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          398                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          398                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      1585500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      1585500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.775828                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.775828                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  3983.668342                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  3983.668342                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1347695000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           17.123939                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               8742                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             1173                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             7.452685                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        228841500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    17.123939                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.535123                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.535123                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            23731                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           23731                       # Number of data accesses
system.cpu3.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    12353063.218391                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   62197666.884559                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           87    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    513353500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON      272978500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   1074716500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED   1347695000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst         5260                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            5260                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst         5260                       # number of overall hits
system.cpu3.icache.overall_hits::total           5260                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         1586                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1586                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         1586                       # number of overall misses
system.cpu3.icache.overall_misses::total         1586                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst     25687500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     25687500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst     25687500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     25687500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst         6846                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         6846                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst         6846                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         6846                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.231668                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.231668                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.231668                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.231668                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 16196.406053                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 16196.406053                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 16196.406053                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 16196.406053                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         1482                       # number of writebacks
system.cpu3.icache.writebacks::total             1482                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst           72                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst           72                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         1514                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1514                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         1514                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1514                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst     22659000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     22659000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst     22659000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     22659000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.221151                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.221151                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.221151                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.221151                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 14966.314399                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 14966.314399                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 14966.314399                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 14966.314399                       # average overall mshr miss latency
system.cpu3.icache.replacements                  1482                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst         5260                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           5260                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         1586                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1586                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst     25687500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     25687500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst         6846                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         6846                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.231668                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.231668                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 16196.406053                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 16196.406053                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst           72                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         1514                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1514                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst     22659000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     22659000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.221151                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.221151                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 14966.314399                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 14966.314399                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED   1347695000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           24.973336                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               5594                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1482                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             3.774629                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        230571000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    24.973336                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.780417                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.780417                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            15206                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           15206                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED   1347695000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data         8117                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            8117                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data         8117                       # number of overall hits
system.cpu3.dcache.overall_hits::total           8117                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data         1547                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1547                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data         1547                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1547                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data     21543499                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     21543499                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data     21543499                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     21543499                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data         9664                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         9664                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data         9664                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         9664                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.160079                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.160079                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.160079                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.160079                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 13925.985133                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 13925.985133                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 13925.985133                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 13925.985133                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs           88                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    17.600000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks          109                       # number of writebacks
system.cpu3.dcache.writebacks::total              109                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data          639                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          639                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data          639                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          639                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data          908                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          908                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data          908                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          908                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data      7588000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      7588000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data      7588000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      7588000                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.093957                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.093957                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.093957                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.093957                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data  8356.828194                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  8356.828194                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data  8356.828194                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  8356.828194                       # average overall mshr miss latency
system.cpu3.dcache.replacements                   148                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data         5484                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           5484                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data         1045                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1045                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data      8648000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      8648000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data         6529                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         6529                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.160055                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.160055                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data  8275.598086                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  8275.598086                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data          391                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          391                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data          654                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          654                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data      4377000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      4377000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.100168                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.100168                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data  6692.660550                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  6692.660550                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data         2633                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          2633                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data          502                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          502                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data     12895499                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     12895499                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data         3135                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3135                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.160128                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.160128                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 25688.245020                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 25688.245020                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data          248                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          248                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data          254                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          254                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data      3211000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      3211000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.081021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.081021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 12641.732283                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 12641.732283                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          236                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          236                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          136                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          136                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data       608500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       608500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          372                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          372                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.365591                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.365591                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data  4474.264706                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  4474.264706                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           89                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           89                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           47                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       204500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       204500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.126344                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.126344                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  4351.063830                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4351.063830                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          162                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          162                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          106                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          106                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       521000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       521000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          268                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          268                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.395522                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.395522                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  4915.094340                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  4915.094340                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          105                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          105                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       420000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       420000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.391791                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.391791                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data         4000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         4000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data        62000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        62000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        58000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        58000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          206                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            206                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          284                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          284                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      1396500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      1396500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          490                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          490                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.579592                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.579592                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  4917.253521                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  4917.253521                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          284                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          284                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      1112500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      1112500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.579592                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.579592                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  3917.253521                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  3917.253521                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1347695000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           15.525268                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               7882                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              995                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             7.921608                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        230582500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    15.525268                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.485165                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.485165                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            22609                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           22609                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    93187.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   99255.205573                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value       293000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON     1346204000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED      1491000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED   1347695000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       120265                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          120265                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       120265                       # number of overall hits
system.cpu0.icache.overall_hits::total         120265                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        62313                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         62313                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        62313                       # number of overall misses
system.cpu0.icache.overall_misses::total        62313                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    958003496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    958003496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    958003496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    958003496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       182578                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       182578                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       182578                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       182578                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.341295                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.341295                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.341295                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.341295                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 15374.055109                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15374.055109                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 15374.055109                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15374.055109                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1334                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               38                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    35.105263                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        60087                       # number of writebacks
system.cpu0.icache.writebacks::total            60087                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         2192                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2192                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         2192                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2192                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        60121                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        60121                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        60121                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        60121                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    865807998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    865807998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    865807998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    865807998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.329289                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.329289                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.329289                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.329289                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 14401.091100                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14401.091100                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 14401.091100                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14401.091100                       # average overall mshr miss latency
system.cpu0.icache.replacements                 60087                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       120265                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         120265                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        62313                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        62313                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    958003496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    958003496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       182578                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       182578                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.341295                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.341295                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 15374.055109                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15374.055109                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         2192                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2192                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        60121                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        60121                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    865807998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    865807998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.329289                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.329289                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 14401.091100                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14401.091100                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED   1347695000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.954909                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             180279                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            60087                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             3.000300                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.954909                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.998591                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998591                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           425275                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          425275                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED   1347695000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data       417096                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          417096                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data       417096                       # number of overall hits
system.cpu0.dcache.overall_hits::total         417096                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data        71851                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         71851                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data        71851                       # number of overall misses
system.cpu0.dcache.overall_misses::total        71851                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   1092766107                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1092766107                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   1092766107                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1092766107                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data       488947                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       488947                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data       488947                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       488947                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.146950                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.146950                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.146950                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.146950                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 15208.780769                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 15208.780769                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 15208.780769                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 15208.780769                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        19907                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1346                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    14.789747                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        18014                       # number of writebacks
system.cpu0.dcache.writebacks::total            18014                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        28074                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28074                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        28074                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28074                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data        43777                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        43777                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data        43777                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        43777                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data    602896333                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    602896333                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data    602896333                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    602896333                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.089533                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.089533                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.089533                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.089533                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 13771.988327                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13771.988327                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 13771.988327                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13771.988327                       # average overall mshr miss latency
system.cpu0.dcache.replacements                 43124                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       237621                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         237621                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        48403                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        48403                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    662137000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    662137000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       286024                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       286024                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.169227                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.169227                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 13679.668616                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 13679.668616                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        12618                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12618                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        35785                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        35785                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    469169500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    469169500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.125112                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.125112                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13110.786642                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13110.786642                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       179475                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        179475                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        23448                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        23448                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data    430629107                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    430629107                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       202923                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       202923                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.115551                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.115551                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 18365.280919                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 18365.280919                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        15456                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        15456                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         7992                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         7992                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    133726833                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    133726833                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039384                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039384                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 16732.586712                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 16732.586712                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          480                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          480                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          125                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          125                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      1023500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1023500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.206612                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.206612                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data         8188                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total         8188                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           99                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           99                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           26                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       511000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       511000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.042975                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.042975                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 19653.846154                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19653.846154                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          351                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          351                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          181                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          181                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       993500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       993500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          532                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          532                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.340226                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.340226                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5488.950276                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5488.950276                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          177                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          177                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       816500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       816500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.332707                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.332707                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4612.994350                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4612.994350                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          399                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            399                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          283                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          283                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      1227000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      1227000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          682                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          682                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.414956                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.414956                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4335.689046                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4335.689046                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          283                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          283                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       944000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       944000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.414956                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.414956                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3335.689046                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3335.689046                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1347695000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.871051                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             461690                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            43799                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.541108                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.871051                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995970                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995970                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1025363                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1025363                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   1347695000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               58292                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               41674                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1543                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                 225                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1472                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                 263                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1472                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                 214                       # number of demand (read+write) hits
system.l2.demand_hits::total                   105155                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              58292                       # number of overall hits
system.l2.overall_hits::.cpu0.data              41674                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1543                       # number of overall hits
system.l2.overall_hits::.cpu1.data                225                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1472                       # number of overall hits
system.l2.overall_hits::.cpu2.data                263                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1472                       # number of overall hits
system.l2.overall_hits::.cpu3.data                214                       # number of overall hits
system.l2.overall_hits::total                  105155                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1827                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data               987                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst                85                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data                27                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst                52                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data                28                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst                42                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data                28                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3076                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1827                       # number of overall misses
system.l2.overall_misses::.cpu0.data              987                       # number of overall misses
system.l2.overall_misses::.cpu1.inst               85                       # number of overall misses
system.l2.overall_misses::.cpu1.data               27                       # number of overall misses
system.l2.overall_misses::.cpu2.inst               52                       # number of overall misses
system.l2.overall_misses::.cpu2.data               28                       # number of overall misses
system.l2.overall_misses::.cpu3.inst               42                       # number of overall misses
system.l2.overall_misses::.cpu3.data               28                       # number of overall misses
system.l2.overall_misses::total                  3076                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    147596500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data     82249500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst      6790000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data      2054000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst      3648000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data      2093500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst      3295500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data      1948000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        249675000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    147596500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data     82249500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst      6790000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data      2054000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst      3648000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data      2093500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst      3295500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data      1948000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       249675000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           60119                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data           42661                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            1628                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data             252                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            1524                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data             291                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            1514                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data             242                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               108231                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          60119                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data          42661                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           1628                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data            252                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           1524                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data            291                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           1514                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data            242                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              108231                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.030390                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.023136                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.052211                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.107143                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.034121                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.096220                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.027741                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.115702                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.028421                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.030390                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.023136                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.052211                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.107143                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.034121                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.096220                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.027741                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.115702                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.028421                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80786.261631                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83332.826748                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 79882.352941                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 76074.074074                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 70153.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 74767.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 78464.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 69571.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81168.725618                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80786.261631                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83332.826748                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 79882.352941                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 76074.074074                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 70153.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 74767.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 78464.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 69571.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81168.725618                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 409                       # number of writebacks
system.l2.writebacks::total                       409                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst             37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  64                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst            37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 64                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         1822                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data          987                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst           72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3012                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1822                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data          987                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3012                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    129116500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data     72379500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst      4994500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data      1784000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst      1214500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data      1743500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst      2322500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data      1668000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    215223000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    129116500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data     72379500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst      4994500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data      1784000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst      1214500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data      1743500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst      2322500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data      1668000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    215223000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.030307                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.023136                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.044226                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.107143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.009843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.092784                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.022457                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.115702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.027829                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.030307                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.023136                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.044226                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.107143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.009843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.092784                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.022457                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.115702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.027829                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70865.257958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 73332.826748                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 69368.055556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 66074.074074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 80966.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 64574.074074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 68308.823529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 59571.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71455.179283                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70865.257958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 73332.826748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 69368.055556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 66074.074074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 80966.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 64574.074074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 68308.823529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 59571.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71455.179283                       # average overall mshr miss latency
system.l2.replacements                           2028                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        18322                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            18322                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        18322                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        18322                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        59545                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            59545                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        59545                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        59545                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu0.data              47                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              57                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              60                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              50                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  214                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu0.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           57                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           60                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           50                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              214                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_hits::.cpu0.data            25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 42                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_accesses::.cpu0.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             42                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu0.data             6905                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data               32                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data               34                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data               24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6995                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            492                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data             20                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data             23                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data             23                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 558                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     40122000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data      1506500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data      1760500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data      1622500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      45011500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         7397                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data           57                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data           47                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7553                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.066513                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.384615                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.403509                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.489362                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.073878                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 81548.780488                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data        75325                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 76543.478261                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 70543.478261                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80665.770609                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          492                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data           20                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data           23                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data           23                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            558                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     35202000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data      1306500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data      1530500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data      1392500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     39431500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.066513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.384615                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.403509                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.489362                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.073878                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 71548.780488                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data        65325                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 66543.478261                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 60543.478261                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70665.770609                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         58292                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1543                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1472                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1472                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              62779                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1827                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst           85                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst           52                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst           42                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2006                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    147596500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst      6790000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst      3648000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst      3295500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    161330000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        60119                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         1628                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         1524                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         1514                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          64785                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.030390                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.052211                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.034121                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.027741                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.030964                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80786.261631                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 79882.352941                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 70153.846154                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 78464.285714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80423.728814                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst           37                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            63                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1822                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst           72                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst           15                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1943                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    129116500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst      4994500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst      1214500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst      2322500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    137648000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.030307                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.044226                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.009843                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.022457                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.029992                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70865.257958                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 69368.055556                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 80966.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 68308.823529                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70843.026248                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        34769                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data          193                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data          229                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data          190                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             35381                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data          495                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data            7                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             512                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data     42127500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data       547500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data       333000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data       325500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     43333500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        35264                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data          200                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data          234                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data          195                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         35893                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.014037                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.035000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.021368                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.025641                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.014265                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85106.060606                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 78214.285714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data        66600                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data        65100                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84635.742188                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu2.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data          495                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data            7                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data            4                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data            5                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          511                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data     37177500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data       477500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data       213000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data       275500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     38143500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.014037                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.035000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.017094                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.025641                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.014237                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 75106.060606                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 68214.285714                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data        53250                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data        55100                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74644.814090                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 7                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              12                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.461538                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.631579                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       114500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       228500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.461538                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.631579                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19083.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19041.666667                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1347695000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   994.362930                       # Cycle average of tags in use
system.l2.tags.total_refs                       68802                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2035                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     33.809337                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.179536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      559.576879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      333.367150                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       42.087701                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       10.338770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        5.173780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        9.916253                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        5.942394                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data       12.780467                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.014824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.546462                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.325554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.041101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.010096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.005053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.009684                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.005803                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.012481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.971058                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          386                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          481                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1694291                       # Number of tag accesses
system.l2.tags.data_accesses                  1694291                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1347695000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        116544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data         63168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst          4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data          1728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data          1728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst          2176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data          1792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             192704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       116544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        124288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        26176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           26176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1821                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data            987                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst             72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data             27                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data             27                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst             34                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data             28                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3011                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          409                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                409                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         86476540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         46871139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          3419171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data          1282189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           712327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data          1282189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          1614609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data          1329678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             142987842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     86476540                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      3419171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       712327                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      1614609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         92222647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       19422792                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             19422792                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       19422792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        86476540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        46871139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         3419171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data         1282189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          712327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data         1282189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         1614609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data         1329678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            162410634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       408.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1821.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples       966.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples        72.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples        26.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples        15.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples        25.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples        26.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002034242500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           23                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           23                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6578                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                358                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3011                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        409                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3011                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      409                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     26                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                93                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     35492000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   14925000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                91460750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11890.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30640.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2122                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     318                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3011                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  409                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          922                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    233.162690                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   154.053346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.717564                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          352     38.18%     38.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          274     29.72%     67.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          109     11.82%     79.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           61      6.62%     86.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           43      4.66%     91.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           27      2.93%     93.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           14      1.52%     95.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.87%     96.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           34      3.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          922                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           23                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     126.086957                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     90.642149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    197.662916                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              5     21.74%     21.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           15     65.22%     86.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2      8.70%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      4.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            23                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           23                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.565217                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.538078                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.992063                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               17     73.91%     73.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5     21.74%     95.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      4.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            23                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 191040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   24384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  192704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                26176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       141.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        18.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    142.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     19.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1347678500                       # Total gap between requests
system.mem_ctrls.avgGap                     394058.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       116544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data        61824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst         4608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data         1664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst          960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data         1600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst         2176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data         1664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        24384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 86476539.573122993112                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 45873880.959712691605                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 3419171.251655604225                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1234700.729764523683                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 712327.344094917527                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1187212.240158195840                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1614608.646615146426                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1234700.729764523683                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 18093114.540010906756                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1821                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data          987                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst           72                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data           27                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst           15                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data           27                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst           34                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data           28                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          409                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     54184000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data     31856000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst      2027500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data       686250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst       599000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data       651750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst       921750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data       534500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  26345654500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29755.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32275.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     28159.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     25416.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     39933.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     24138.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     27110.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     19089.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  64414803.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2177700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1149885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             6740160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             495900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     106332720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        152453910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        389132640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          658482915                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        488.599360                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1010226250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     44980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    292488750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4433940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2349105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            14572740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            1492920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     106332720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        263122260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        295938240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          688241925                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        510.680773                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    766743500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     44980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    535971500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                183                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           92                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11682391.304348                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   60512360.302897                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           92    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    513298000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             92                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON      272915000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   1074780000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED   1347695000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst         5056                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            5056                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst         5056                       # number of overall hits
system.cpu1.icache.overall_hits::total           5056                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         1697                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1697                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         1697                       # number of overall misses
system.cpu1.icache.overall_misses::total         1697                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     30886499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     30886499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     30886499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     30886499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst         6753                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         6753                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst         6753                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         6753                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.251296                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.251296                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.251296                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.251296                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18200.647613                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18200.647613                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18200.647613                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18200.647613                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          145                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    72.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         1596                       # number of writebacks
system.cpu1.icache.writebacks::total             1596                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           69                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           69                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           69                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           69                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         1628                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1628                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         1628                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1628                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     27327000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     27327000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     27327000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     27327000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.241078                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.241078                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.241078                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.241078                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16785.626536                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16785.626536                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16785.626536                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16785.626536                       # average overall mshr miss latency
system.cpu1.icache.replacements                  1596                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst         5056                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           5056                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         1697                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1697                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     30886499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     30886499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst         6753                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         6753                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.251296                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.251296                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18200.647613                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18200.647613                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           69                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           69                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         1628                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1628                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     27327000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     27327000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.241078                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.241078                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16785.626536                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16785.626536                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED   1347695000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           25.034470                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               5945                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1596                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             3.724937                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        226406000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    25.034470                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.782327                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.782327                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            15134                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           15134                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED   1347695000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data         8068                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            8068                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data         8068                       # number of overall hits
system.cpu1.dcache.overall_hits::total           8068                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data         1671                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1671                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data         1671                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1671                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data     21405499                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     21405499                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data     21405499                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     21405499                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data         9739                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         9739                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data         9739                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         9739                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.171578                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.171578                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.171578                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.171578                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 12809.993417                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 12809.993417                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 12809.993417                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 12809.993417                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks           78                       # number of writebacks
system.cpu1.dcache.writebacks::total               78                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data          669                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          669                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data          669                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          669                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data         1002                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         1002                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data         1002                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         1002                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data      8348000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      8348000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data      8348000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      8348000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.102885                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.102885                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.102885                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.102885                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data  8331.337325                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  8331.337325                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data  8331.337325                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  8331.337325                       # average overall mshr miss latency
system.cpu1.dcache.replacements                   140                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data         5484                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           5484                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         1081                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1081                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data      9068500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      9068500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data         6565                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         6565                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.164661                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.164661                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data  8388.991674                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  8388.991674                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          397                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          397                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data          684                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          684                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data      4811500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      4811500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.104189                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.104189                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data  7034.356725                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  7034.356725                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data         2584                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          2584                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data          590                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          590                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data     12336999                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     12336999                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data         3174                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         3174                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.185885                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.185885                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 20910.167797                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 20910.167797                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data          272                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          272                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data          318                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          318                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data      3536500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3536500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.100189                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.100189                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 11121.069182                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11121.069182                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          229                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          229                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          130                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          130                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data       540000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       540000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          359                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          359                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.362117                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.362117                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data  4153.846154                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  4153.846154                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           79                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           79                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           51                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           51                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       258000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       258000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.142061                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.142061                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5058.823529                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5058.823529                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          146                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          146                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       473000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       473000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          258                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          258                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.434109                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.434109                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4223.214286                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4223.214286                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          111                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          111                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       365000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       365000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.430233                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.430233                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3288.288288                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3288.288288                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        18000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        18000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        15000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        15000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data           88                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total             88                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          423                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          423                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      1979500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      1979500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          511                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          511                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.827789                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.827789                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4679.669031                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4679.669031                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          423                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          423                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      1556500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      1556500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.827789                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.827789                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3679.669031                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3679.669031                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1347695000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           18.078045                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               9240                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1221                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.567568                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        226417500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    18.078045                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.564939                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.564939                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            22979                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           22979                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1347695000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            102783                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        18731                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        64657                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           26887                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             947                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           487                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1434                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9267                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9267                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         64786                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38000                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           19                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           19                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       180325                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       130133                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4852                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         2043                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         4540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         2064                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         1799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                330266                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      7693120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      3883200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       206336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        21120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       193024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side        26368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       191744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        22464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               12237376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            7036                       # Total snoops (count)
system.tol2bus.snoopTraffic                    271296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           115542                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.149288                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.522090                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 104772     90.68%     90.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6222      5.39%     96.06% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2617      2.26%     98.33% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1931      1.67%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             115542                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          193875967                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           1974471                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           2320423                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1703485                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2290454                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          65972953                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          90231386                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           2050483                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           2454468                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 2472141500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 116668                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740096                       # Number of bytes of host memory used
host_op_rate                                   117342                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    22.48                       # Real time elapsed on the host
host_tick_rate                               50014655                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2622937                       # Number of instructions simulated
sim_ops                                       2638114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001124                       # Number of seconds simulated
sim_ticks                                  1124446500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            68.839739                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                  96176                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups              139710                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect            21470                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted           157035                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             22487                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          27894                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            5407                       # Number of indirect misses.
system.cpu0.branchPred.lookups                 223711                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         4201                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2764                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts            14476                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                    171141                       # Number of branches committed
system.cpu0.commit.bw_lim_events                12183                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          12961                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts          45804                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts              858433                       # Number of instructions committed
system.cpu0.commit.committedOps                861271                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples      1894868                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.454528                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.123765                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      1444421     76.23%     76.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       276260     14.58%     90.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        74730      3.94%     94.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        46573      2.46%     97.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        20646      1.09%     98.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         8567      0.45%     98.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         7467      0.39%     99.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         4021      0.21%     99.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        12183      0.64%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      1894868                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      8441                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               43201                       # Number of function calls committed.
system.cpu0.commit.int_insts                   845320                       # Number of committed integer instructions.
system.cpu0.commit.loads                       173629                       # Number of loads committed
system.cpu0.commit.membars                       4043                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         4430      0.51%      0.51% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          522690     60.69%     61.20% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           5503      0.64%     61.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             620      0.07%     61.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd          1458      0.17%     62.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           370      0.04%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1855      0.22%     62.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult          168      0.02%     62.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     62.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           497      0.06%     62.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          375      0.04%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     62.46% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         174041     20.21%     82.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        145546     16.90%     99.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         2352      0.27%     99.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1366      0.16%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           861271                       # Class of committed instruction
system.cpu0.commit.refs                        323305                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                     858433                       # Number of Instructions Simulated
system.cpu0.committedOps                       861271                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.558282                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.558282                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles               164929                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 7045                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved               88818                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts                966281                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 1155774                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                   570965                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                 16588                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                12876                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles                 4851                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                     223711                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   149522                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                       680014                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                 8890                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                       1048098                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                  47164                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.101867                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           1209509                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches            118663                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.477251                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples           1913107                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.552563                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.058356                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 1262796     66.01%     66.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  449841     23.51%     89.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  104589      5.47%     94.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   45609      2.38%     97.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   20264      1.06%     98.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   14587      0.76%     99.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    6942      0.36%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    2208      0.12%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    6271      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             1913107                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     7861                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    6509                       # number of floating regfile writes
system.cpu0.idleCycles                         283007                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts               14841                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                  175522                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.408939                       # Inst execution rate
system.cpu0.iew.exec_refs                      341185                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    151211                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                   1943                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts               184229                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              9425                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            10700                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              153501                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts             907072                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts               189974                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            10436                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts               898077                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                     5                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                  239                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                 16588                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                  247                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked         3430                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            3364                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           83                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads        10600                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores         3825                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents            14                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect         6638                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect          8203                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                   329794                       # num instructions consuming a value
system.cpu0.iew.wb_count                       882913                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.833247                       # average fanout of values written-back
system.cpu0.iew.wb_producers                   274800                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.402034                       # insts written-back per cycle
system.cpu0.iew.wb_sent                        885429                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                 1128472                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 579439                       # number of integer regfile writes
system.cpu0.ipc                              0.390887                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.390887                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             6533      0.72%      0.72% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               546554     60.16%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5528      0.61%     61.49% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  620      0.07%     61.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd               1515      0.17%     61.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                387      0.04%     61.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1961      0.22%     61.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult               168      0.02%     62.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     62.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                497      0.05%     62.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               385      0.04%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     62.10% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              192325     21.17%     83.27% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             148242     16.32%     99.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           2404      0.26%     99.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          1393      0.15%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                908512                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  10037                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              18747                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         8651                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              9535                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                      13310                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.014650                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    151      1.13%      1.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      1.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      1.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      1.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      1.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      1.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      1.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      1.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                 1327      9.97%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     11.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                  5828     43.79%     54.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 6004     45.11%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses                905252                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads           3724719                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses       874262                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes           943354                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                    893530                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                   908512                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              13542                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined          45804                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued               24                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           581                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined        19348                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples      1913107                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.474888                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.886803                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            1311994     68.58%     68.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             419557     21.93%     90.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             110428      5.77%     96.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              35265      1.84%     98.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              22694      1.19%     99.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               8522      0.45%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6               3800      0.20%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                658      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                189      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        1913107                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.413691                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads             2876                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             753                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads              184229                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             153501                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  10034                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  4723                       # number of misc regfile writes
system.cpu0.numCycles                         2196114                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                       52865                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                   2258                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps               565100                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                    10                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 1175281                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                   234                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.RenameLookups              1147034                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts                928979                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands             611828                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                   556302                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                 20225                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                 16588                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles                24629                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                   46733                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             8495                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups         1138539                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        138049                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6997                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                    44211                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6877                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                     2765996                       # The number of ROB reads
system.cpu0.rob.rob_writes                    1832388                       # The number of ROB writes
system.cpu0.timesIdled                          44953                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2103                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            64.064619                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                  32598                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups               50883                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect             6527                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted            36505                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              8356                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups           9028                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             672                       # Number of indirect misses.
system.cpu1.branchPred.lookups                  61571                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          925                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          2428                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts             3938                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                     45260                       # Number of branches committed
system.cpu1.commit.bw_lim_events                 2922                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          10832                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts          14642                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts              202299                       # Number of instructions committed
system.cpu1.commit.committedOps                205545                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples       485214                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.423617                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.106753                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       376301     77.55%     77.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        69238     14.27%     91.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        18057      3.72%     95.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        10024      2.07%     97.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         2740      0.56%     98.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         1410      0.29%     98.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         2919      0.60%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         1603      0.33%     99.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         2922      0.60%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       485214                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                      9341                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               14234                       # Number of function calls committed.
system.cpu1.commit.int_insts                   192129                       # Number of committed integer instructions.
system.cpu1.commit.loads                        39415                       # Number of loads committed
system.cpu1.commit.membars                       4915                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         4915      2.39%      2.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          128026     62.29%     64.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            188      0.09%     64.77% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             256      0.12%     64.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd          2677      1.30%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt          1540      0.75%     66.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult          324      0.16%     67.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     67.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv           448      0.22%     67.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc          378      0.18%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     67.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          39095     19.02%     86.52% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         23724     11.54%     98.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead         2748      1.34%     99.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         1226      0.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           205545                       # Class of committed instruction
system.cpu1.commit.refs                         66793                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                     202299                       # Number of Instructions Simulated
system.cpu1.committedOps                       205545                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.653083                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.653083                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles                85098                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 2598                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved               25945                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts                235017                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                  244699                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                   154302                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                  5394                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 6168                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles                 1478                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                      61571                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                    43797                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                       198597                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                 2948                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                        270177                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                  15966                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.114718                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            284391                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches             40954                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.503389                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples            490971                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.564840                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.933983                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  298446     60.79%     60.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  143235     29.17%     89.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   30823      6.28%     96.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   11252      2.29%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                    1656      0.34%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    3030      0.62%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    1437      0.29%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     449      0.09%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     643      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              490971                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                     9433                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                    8116                       # number of floating regfile writes
system.cpu1.idleCycles                          45745                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts                4252                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                   46704                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.401415                       # Inst execution rate
system.cpu1.iew.exec_refs                       68949                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                     28309                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                    572                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts                42052                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              6613                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts             3233                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts               29089                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts             220187                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts                40640                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             1657                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts               215446                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                    52                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                  5394                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                   72                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads              55                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads         2637                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores         1711                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect          679                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect          3573                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                    71858                       # num instructions consuming a value
system.cpu1.iew.wb_count                       213248                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.847087                       # average fanout of values written-back
system.cpu1.iew.wb_producers                    60870                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.397320                       # insts written-back per cycle
system.cpu1.iew.wb_sent                        214759                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                  243610                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 140590                       # number of integer regfile writes
system.cpu1.ipc                              0.376920                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.376920                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             6370      2.93%      2.93% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               135089     62.22%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 190      0.09%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  256      0.12%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd               2705      1.25%     66.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt               1598      0.74%     67.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult               326      0.15%     67.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                448      0.21%     67.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc               380      0.18%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               40612     18.71%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              25065     11.55%     98.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead           2832      1.30%     99.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          1232      0.57%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                217103                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                  10418                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads              19939                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses         9453                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes             10691                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                       2039                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.009392                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                    515     25.26%     25.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     25.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     25.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     25.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     25.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     25.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     25.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     25.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                  875     42.91%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     68.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                   545     26.73%     94.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   82      4.02%     98.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead               22      1.08%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses                202354                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads            907277                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses       203795                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes           224139                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                    208600                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                   217103                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              11587                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined          14642                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedNonSpecRemoved           755                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined         5114                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples       490971                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.442191                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.790113                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             331827     67.59%     67.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             120874     24.62%     92.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              27488      5.60%     97.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               6205      1.26%     99.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4               1912      0.39%     99.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5               1145      0.23%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6               1380      0.28%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                135      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  5      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         490971                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.404503                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads             2434                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             585                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads               42052                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              29089                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                  10824                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                  5367                       # number of misc regfile writes
system.cpu1.numCycles                          536716                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     1667381                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                    759                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps               139782                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                   256                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                  250780                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                   233                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenameLookups               246227                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts                226991                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands             154629                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                   149688                       # Number of cycles rename is running
system.cpu1.rename.SquashCycles                  5394                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles                 2530                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                   14847                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            10652                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups          235575                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         81820                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              4176                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                     8973                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          4080                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                      693403                       # The number of ROB reads
system.cpu1.rob.rob_writes                     446131                       # The number of ROB writes
system.cpu1.timesIdled                           7088                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            65.633363                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                  32373                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups               49324                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect             6421                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted            35974                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              8353                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           9058                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             705                       # Number of indirect misses.
system.cpu2.branchPred.lookups                  61344                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          938                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          2495                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts             3926                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                     45654                       # Number of branches committed
system.cpu2.commit.bw_lim_events                 3048                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          11021                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts          14972                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts              203973                       # Number of instructions committed
system.cpu2.commit.committedOps                207295                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples       483225                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.428982                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.119579                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0       374248     77.45%     77.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        69005     14.28%     91.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2        17952      3.72%     95.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3        10221      2.12%     97.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4         2674      0.55%     98.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         1422      0.29%     98.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         3052      0.63%     99.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         1603      0.33%     99.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         3048      0.63%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total       483225                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                      9570                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               14334                       # Number of function calls committed.
system.cpu2.commit.int_insts                   193570                       # Number of committed integer instructions.
system.cpu2.commit.loads                        39746                       # Number of loads committed
system.cpu2.commit.membars                       4995                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass         4995      2.41%      2.41% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu          129017     62.24%     64.65% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            194      0.09%     64.74% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             256      0.12%     64.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd          2962      1.43%     66.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt          1512      0.73%     67.02% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult          360      0.17%     67.20% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     67.20% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv           336      0.16%     67.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc          420      0.20%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead          39401     19.01%     86.57% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         23862     11.51%     98.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead         2840      1.37%     99.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite         1140      0.55%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total           207295                       # Class of committed instruction
system.cpu2.commit.refs                         67243                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                     203973                       # Number of Instructions Simulated
system.cpu2.committedOps                       207295                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.611429                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.611429                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles                85593                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 2503                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved               26013                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts                237694                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                  241767                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                   154782                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                  5417                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 5477                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles                 1460                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                      61344                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                    44129                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                       199997                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                 2943                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                        272950                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                  15824                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.115165                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            281110                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches             40726                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.512427                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples            489019                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.573109                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.943035                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                  294653     60.25%     60.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  144858     29.62%     89.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                   30724      6.28%     96.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   11546      2.36%     98.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                    1634      0.33%     98.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    2786      0.57%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                    1546      0.32%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     601      0.12%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     671      0.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total              489019                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                     9901                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                    8431                       # number of floating regfile writes
system.cpu2.idleCycles                          43642                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts                4247                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                   47196                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.408703                       # Inst execution rate
system.cpu2.iew.exec_refs                       69583                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                     28535                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                    611                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                42473                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts              6717                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts             3232                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts               29324                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts             222267                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                41048                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             1660                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts               217700                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                    18                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                  109                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                  5417                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                  151                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads              64                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads         2727                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores         1827                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect          752                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect          3495                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                    74510                       # num instructions consuming a value
system.cpu2.iew.wb_count                       215387                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.839605                       # average fanout of values written-back
system.cpu2.iew.wb_producers                    62559                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.404360                       # insts written-back per cycle
system.cpu2.iew.wb_sent                        216928                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                  246372                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 141886                       # number of integer regfile writes
system.cpu2.ipc                              0.382932                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.382932                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass             6485      2.96%      2.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu               136319     62.14%     65.10% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 194      0.09%     65.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  258      0.12%     65.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd               2990      1.36%     66.67% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.67% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt               1576      0.72%     67.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult               364      0.17%     67.55% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     67.55% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                336      0.15%     67.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc               424      0.19%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead               41021     18.70%     86.60% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              25334     11.55%     98.15% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead           2913      1.33%     99.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite          1146      0.52%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                219360                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                  10205                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads              19954                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses         9681                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes             10702                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                       1682                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007668                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                    511     30.38%     30.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     30.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      8      0.48%     30.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     30.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     30.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     30.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     30.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     30.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                  439     26.10%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     56.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                   628     37.34%     94.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   79      4.70%     98.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead               17      1.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                204352                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads            909467                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses       205706                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes           226538                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                    210493                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                   219360                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              11774                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined          14972                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedNonSpecRemoved           753                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined         4910                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples       489019                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.448572                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.801537                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0             329169     67.31%     67.31% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             121147     24.77%     92.09% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2              27390      5.60%     97.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3               6555      1.34%     99.03% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4               1892      0.39%     99.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5               1175      0.24%     99.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6               1523      0.31%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                157      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                 11      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total         489019                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.411819                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads             2595                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             699                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads               42473                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores              29324                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                  11190                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                  5590                       # number of misc regfile writes
system.cpu2.numCycles                          532661                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                     1671660                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles                    792                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps               141066                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                   145                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                  247940                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                   390                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenameLookups               248925                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts                229326                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands             156368                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                   150054                       # Number of cycles rename is running
system.cpu2.rename.SquashCycles                  5417                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles                 2616                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                   15302                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups            11078                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups          237847                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         82200                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              4216                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                     9231                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          4127                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                      693304                       # The number of ROB reads
system.cpu2.rob.rob_writes                     450328                       # The number of ROB writes
system.cpu2.timesIdled                           6841                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            72.498689                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                  34571                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups               47685                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect             6662                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted            43885                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              8326                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups           9029                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses             703                       # Number of indirect misses.
system.cpu3.branchPred.lookups                  68269                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1001                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          2397                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts             3978                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                     46533                       # Number of branches committed
system.cpu3.commit.bw_lim_events                 3584                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          10827                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts          11559                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts              211365                       # Number of instructions committed
system.cpu3.commit.committedOps                214630                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples       494345                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.434170                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.113932                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0       379576     76.78%     76.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1        72698     14.71%     91.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        20272      4.10%     95.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3        10317      2.09%     97.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4         2735      0.55%     98.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         1468      0.30%     98.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         2380      0.48%     99.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         1315      0.27%     99.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         3584      0.72%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total       494345                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                     12111                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               14340                       # Number of function calls committed.
system.cpu3.commit.int_insts                   199562                       # Number of committed integer instructions.
system.cpu3.commit.loads                        41731                       # Number of loads committed
system.cpu3.commit.membars                       4948                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass         4948      2.31%      2.31% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu          132012     61.51%     63.81% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            226      0.11%     63.92% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             256      0.12%     64.04% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd          4007      1.87%     65.90% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     65.90% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt          1820      0.85%     66.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult          492      0.23%     66.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv           336      0.16%     67.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc          574      0.27%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead          40540     18.89%     86.29% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         24537     11.43%     97.73% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead         3588      1.67%     99.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite         1294      0.60%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total           214630                       # Class of committed instruction
system.cpu3.commit.refs                         69959                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                     211365                       # Number of Instructions Simulated
system.cpu3.committedOps                       214630                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.564734                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.564734                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles                85122                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 2687                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved               25849                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts                241338                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                  248517                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                   159607                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                  5367                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 5194                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles                 1335                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                      68269                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                    43841                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                       209234                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                 3164                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                        284075                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                  16102                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.125935                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            282663                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches             42897                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.524032                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples            499948                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.586453                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.992059                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                  303213     60.65%     60.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  144940     28.99%     89.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                   30155      6.03%     95.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   11859      2.37%     98.04% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                    1926      0.39%     98.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    4454      0.89%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                    2029      0.41%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     755      0.15%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     617      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total              499948                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                    12859                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                   10829                       # number of floating regfile writes
system.cpu3.idleCycles                          42147                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts                4382                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                   47541                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.408543                       # Inst execution rate
system.cpu3.iew.exec_refs                       70860                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                     28331                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                    543                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                44199                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts              6758                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts             3174                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts               28947                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts             226189                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                42529                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             1249                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts               221469                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                    37                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                  185                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                  5367                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                  246                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              76                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads         2468                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores          719                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect          632                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect          3750                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                    78709                       # num instructions consuming a value
system.cpu3.iew.wb_count                       219669                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.836524                       # average fanout of values written-back
system.cpu3.iew.wb_producers                    65842                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.405222                       # insts written-back per cycle
system.cpu3.iew.wb_sent                        221120                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                  249917                       # number of integer regfile reads
system.cpu3.int_regfile_writes                 142989                       # number of integer regfile writes
system.cpu3.ipc                              0.389904                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.389904                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass             6336      2.84%      2.84% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu               137194     61.60%     64.44% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 226      0.10%     64.55% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  256      0.11%     64.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd               4034      1.81%     66.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt               1898      0.85%     67.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult               495      0.22%     67.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     67.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                336      0.15%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc               576      0.26%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     67.96% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead               41721     18.73%     86.69% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              24680     11.08%     97.77% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead           3669      1.65%     99.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite          1297      0.58%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                222718                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                  13304                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads              25609                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses        12227                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes             13481                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                       1793                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.008051                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                    530     29.56%     29.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     29.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     29.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     29.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     29.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     29.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     29.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     29.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                  974     54.32%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     83.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                   203     11.32%     95.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   61      3.40%     98.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead               25      1.39%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                204871                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads            921568                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses       207442                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes           224268                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                    214456                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                   222718                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              11733                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined          11559                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedNonSpecRemoved           906                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined         4584                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples       499948                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.445482                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.773143                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0             334319     66.87%     66.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1             126423     25.29%     92.16% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2              29078      5.82%     97.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3               5828      1.17%     99.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4               2090      0.42%     99.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5               1189      0.24%     99.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                817      0.16%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                184      0.04%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                 20      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total         499948                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.410847                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads             2579                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             570                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads               44199                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores              28947                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                  13903                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                  7229                       # number of misc regfile writes
system.cpu3.numCycles                          542095                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                     1662448                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles                    830                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps               146793                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                   172                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  253965                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                   441                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenameLookups               256961                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts                232620                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands             159362                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                   155474                       # Number of cycles rename is running
system.cpu3.rename.SquashCycles                  5367                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles                 2760                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                   12569                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups            14183                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups          242778                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         81552                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              4468                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                     8447                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          4393                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                      708253                       # The number of ROB reads
system.cpu3.rob.rob_writes                     457981                       # The number of ROB writes
system.cpu3.timesIdled                           7073                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10892                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11297                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        89657                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       112350                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           58                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       283135                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             59                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1124446500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                391                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           76                       # Transaction distribution
system.membus.trans_dist::CleanEvict              315                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             6112                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3643                       # Transaction distribution
system.membus.trans_dist::ReadExReq               759                       # Transaction distribution
system.membus.trans_dist::ReadExResp               13                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           392                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        11701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        30720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   30720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            10501                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10906                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10906    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10906                       # Request fanout histogram
system.membus.respLayer1.occupancy            2160250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             1197500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1574                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          788                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    1089480.964467                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   2153181.410329                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          788    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         6500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     23330500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            788                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON      265935500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED    858511000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED   1124446500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst        32055                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           32055                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst        32055                       # number of overall hits
system.cpu2.icache.overall_hits::total          32055                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        12074                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         12074                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        12074                       # number of overall misses
system.cpu2.icache.overall_misses::total        12074                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    170503500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    170503500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    170503500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    170503500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst        44129                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        44129                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst        44129                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        44129                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.273607                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.273607                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.273607                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.273607                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 14121.542157                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 14121.542157                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 14121.542157                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 14121.542157                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        11707                       # number of writebacks
system.cpu2.icache.writebacks::total            11707                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          367                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          367                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          367                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          367                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        11707                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        11707                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        11707                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        11707                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    155320500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    155320500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    155320500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    155320500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.265290                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.265290                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.265290                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.265290                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 13267.318698                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 13267.318698                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 13267.318698                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13267.318698                       # average overall mshr miss latency
system.cpu2.icache.replacements                 11707                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst        32055                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          32055                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        12074                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        12074                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    170503500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    170503500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst        44129                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        44129                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.273607                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.273607                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 14121.542157                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 14121.542157                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          367                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          367                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        11707                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        11707                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    155320500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    155320500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.265290                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.265290                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 13267.318698                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 13267.318698                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED   1124446500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              44459                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            11739                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             3.787290                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses            99965                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses           99965                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED   1124446500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data        50230                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           50230                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data        50230                       # number of overall hits
system.cpu2.dcache.overall_hits::total          50230                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data        11161                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11161                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data        11161                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11161                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data     89863000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     89863000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data     89863000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     89863000                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data        61391                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        61391                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data        61391                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        61391                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.181802                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.181802                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.181802                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.181802                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data  8051.518681                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  8051.518681                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data  8051.518681                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  8051.518681                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks          600                       # number of writebacks
system.cpu2.dcache.writebacks::total              600                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data         4013                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         4013                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data         4013                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         4013                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data         7148                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7148                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data         7148                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7148                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data     46307500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     46307500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data     46307500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     46307500                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.116434                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.116434                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.116434                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.116434                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data  6478.385562                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  6478.385562                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data  6478.385562                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  6478.385562                       # average overall mshr miss latency
system.cpu2.dcache.replacements                  1051                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data        29504                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          29504                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data         8926                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         8926                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data     71208500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     71208500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data        38430                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        38430                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.232266                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.232266                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data  7977.649563                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  7977.649563                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data         3128                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3128                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data         5798                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5798                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data     37365000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     37365000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.150872                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.150872                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data  6444.463608                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  6444.463608                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data        20726                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         20726                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data         2235                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2235                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data     18654500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     18654500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data        22961                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        22961                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.097339                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.097339                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data  8346.532438                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  8346.532438                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data          885                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          885                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data         1350                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         1350                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data      8942500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      8942500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.058795                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.058795                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data  6624.074074                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  6624.074074                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         2036                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2036                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          499                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          499                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      2673500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      2673500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         2535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.196844                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.196844                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data  5357.715431                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  5357.715431                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          296                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          296                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          203                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          203                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      1068500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1068500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.080079                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.080079                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5263.546798                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5263.546798                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         1151                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1151                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          831                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          831                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      4194500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      4194500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         1982                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1982                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.419273                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.419273                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5047.533093                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5047.533093                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          822                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          822                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      3379500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      3379500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.414733                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.414733                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4111.313869                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4111.313869                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data        41500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        41500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        34500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        34500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          710                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            710                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1785                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1785                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      9837500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      9837500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         2495                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         2495                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.715431                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.715431                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  5511.204482                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  5511.204482                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1785                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1785                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      8052500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      8052500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.715431                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.715431                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  4511.204482                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  4511.204482                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1124446500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           20.633386                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              66761                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             7290                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.157888                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    20.633386                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.644793                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.644793                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           144072                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          144072                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1438                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          720                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    1185776.388889                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2228519.129161                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          720    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     23121000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            720                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON      270687500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED    853759000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED   1124446500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst        31487                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           31487                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst        31487                       # number of overall hits
system.cpu3.icache.overall_hits::total          31487                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        12354                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         12354                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        12354                       # number of overall misses
system.cpu3.icache.overall_misses::total        12354                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    172703000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    172703000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    172703000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    172703000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst        43841                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        43841                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst        43841                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        43841                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.281791                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.281791                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.281791                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.281791                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 13979.520803                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 13979.520803                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 13979.520803                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 13979.520803                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        11965                       # number of writebacks
system.cpu3.icache.writebacks::total            11965                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          389                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          389                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          389                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          389                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        11965                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        11965                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        11965                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        11965                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    157317000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    157317000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    157317000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    157317000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.272918                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.272918                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.272918                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.272918                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 13148.098621                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13148.098621                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 13148.098621                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13148.098621                       # average overall mshr miss latency
system.cpu3.icache.replacements                 11965                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst        31487                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          31487                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        12354                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        12354                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    172703000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    172703000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst        43841                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        43841                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.281791                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.281791                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 13979.520803                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 13979.520803                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          389                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          389                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        11965                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        11965                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    157317000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    157317000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.272918                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.272918                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 13148.098621                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13148.098621                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED   1124446500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              44632                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            11997                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             3.720263                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            99647                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           99647                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED   1124446500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data        51854                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           51854                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data        51854                       # number of overall hits
system.cpu3.dcache.overall_hits::total          51854                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data        11855                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         11855                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data        11855                       # number of overall misses
system.cpu3.dcache.overall_misses::total        11855                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data     88354500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     88354500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data     88354500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     88354500                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data        63709                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        63709                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data        63709                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        63709                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.186080                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.186080                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.186080                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.186080                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data  7452.931253                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  7452.931253                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data  7452.931253                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  7452.931253                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks          631                       # number of writebacks
system.cpu3.dcache.writebacks::total              631                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data         4504                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         4504                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data         4504                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         4504                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data         7351                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         7351                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data         7351                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         7351                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data     44856000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     44856000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data     44856000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     44856000                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.115384                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.115384                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.115384                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.115384                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data  6102.026935                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  6102.026935                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data  6102.026935                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  6102.026935                       # average overall mshr miss latency
system.cpu3.dcache.replacements                  1020                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data        30928                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          30928                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data         9044                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         9044                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data     66685500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     66685500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data        39972                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        39972                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.226258                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.226258                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data  7373.452012                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  7373.452012                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data         3473                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3473                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data         5571                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5571                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data     33568000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     33568000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.139373                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.139373                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data  6025.489140                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  6025.489140                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data        20926                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         20926                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data         2811                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2811                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data     21669000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     21669000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data        23737                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        23737                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.118423                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.118423                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data  7708.644610                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  7708.644610                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data         1031                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1031                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data         1780                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         1780                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data     11288000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     11288000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.074988                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.074988                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data  6341.573034                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  6341.573034                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         1569                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1569                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          890                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          890                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      3916500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      3916500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         2459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.361936                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.361936                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data  4400.561798                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  4400.561798                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          721                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          721                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          169                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          169                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      1073500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1073500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.068727                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.068727                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6352.071006                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6352.071006                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         1175                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1175                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          847                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          847                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      4357500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      4357500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         2022                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2022                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.418892                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.418892                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5144.628099                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5144.628099                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          845                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          845                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      3517500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      3517500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.417903                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.417903                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  4162.721893                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4162.721893                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data        38500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        38500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          746                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            746                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1651                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1651                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      8836000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      8836000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         2397                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         2397                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.688778                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.688778                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  5351.907935                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  5351.907935                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1651                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1651                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      7185000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      7185000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.688778                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.688778                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  4351.907935                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  4351.907935                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1124446500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           19.868784                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              68591                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             6984                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             9.821163                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    19.868784                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.620899                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.620899                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           19                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.593750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           148132                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          148132                       # Number of data accesses
system.cpu0.numPwrStateTransitions                548                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          274                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    96968.978102                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   89292.712998                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          274    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value       620000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            274                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON     1097877000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED     26569500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED   1124446500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst        90245                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           90245                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst        90245                       # number of overall hits
system.cpu0.icache.overall_hits::total          90245                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        59277                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         59277                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        59277                       # number of overall misses
system.cpu0.icache.overall_misses::total        59277                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    801979499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    801979499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    801979499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    801979499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       149522                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       149522                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       149522                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       149522                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.396443                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.396443                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.396443                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.396443                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13529.353695                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13529.353695                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13529.353695                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13529.353695                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           82                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    13.666667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        57281                       # number of writebacks
system.cpu0.icache.writebacks::total            57281                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1996                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1996                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1996                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1996                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        57281                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        57281                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        57281                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        57281                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    728044000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    728044000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    728044000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    728044000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.383094                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.383094                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.383094                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.383094                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12710.043470                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12710.043470                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12710.043470                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12710.043470                       # average overall mshr miss latency
system.cpu0.icache.replacements                 57281                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst        90245                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          90245                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        59277                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        59277                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    801979499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    801979499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       149522                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       149522                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.396443                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.396443                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13529.353695                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13529.353695                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1996                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1996                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        57281                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        57281                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    728044000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    728044000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.383094                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.383094                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12710.043470                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12710.043470                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED   1124446500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             147631                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            57313                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.575873                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           356325                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          356325                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED   1124446500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data       253743                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          253743                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data       253743                       # number of overall hits
system.cpu0.dcache.overall_hits::total         253743                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data        62932                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         62932                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data        62932                       # number of overall misses
system.cpu0.dcache.overall_misses::total        62932                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data    727680344                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    727680344                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data    727680344                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    727680344                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data       316675                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       316675                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data       316675                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       316675                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.198727                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.198727                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.198727                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.198727                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 11562.962309                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 11562.962309                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 11562.962309                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 11562.962309                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        20388                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          136                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             3901                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     5.226352                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          136                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        22096                       # number of writebacks
system.cpu0.dcache.writebacks::total            22096                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        29895                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        29895                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        29895                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        29895                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data        33037                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        33037                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data        33037                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        33037                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data    359188885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    359188885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data    359188885                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    359188885                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.104325                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.104325                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.104325                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.104325                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 10872.321488                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10872.321488                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 10872.321488                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10872.321488                       # average overall mshr miss latency
system.cpu0.dcache.replacements                 28820                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       145372                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         145372                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        28055                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        28055                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    326837500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    326837500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       173427                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       173427                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.161768                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.161768                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 11649.884156                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 11649.884156                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         9083                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         9083                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        18972                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        18972                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    204739500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    204739500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.109395                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.109395                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 10791.666667                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10791.666667                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       108371                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        108371                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        34877                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        34877                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data    400842844                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    400842844                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       143248                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       143248                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.243473                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.243473                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 11493.042521                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 11493.042521                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        20812                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        20812                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        14065                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        14065                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    154449385                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    154449385                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.098186                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.098186                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 10981.115180                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 10981.115180                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2937                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2937                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1187                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1187                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7220000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7220000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.287827                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.287827                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6082.561078                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6082.561078                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          925                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          925                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          262                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          262                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1270000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1270000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.063531                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.063531                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  4847.328244                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4847.328244                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2122                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2122                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1489                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1489                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      5908000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      5908000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.412351                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.412351                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  3967.763600                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  3967.763600                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1403                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1403                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      4512000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      4512000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.388535                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.388535                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3215.965788                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3215.965788                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        49000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        49000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        42000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        42000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1810                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1810                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          954                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          954                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      4370000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      4370000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2764                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2764                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.345152                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.345152                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4580.712788                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4580.712788                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          954                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          954                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      3416000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      3416000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.345152                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.345152                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3580.712788                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3580.712788                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1124446500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.464850                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             298714                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            32383                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.224408                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.464850                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.983277                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.983277                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           686699                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          686699                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   1124446500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               57052                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               24718                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               11906                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                1795                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               11691                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                1917                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               11953                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                1540                       # number of demand (read+write) hits
system.l2.demand_hits::total                   122572                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              57052                       # number of overall hits
system.l2.overall_hits::.cpu0.data              24718                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              11906                       # number of overall hits
system.l2.overall_hits::.cpu1.data               1795                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              11691                       # number of overall hits
system.l2.overall_hits::.cpu2.data               1917                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              11953                       # number of overall hits
system.l2.overall_hits::.cpu3.data               1540                       # number of overall hits
system.l2.overall_hits::total                  122572                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               230                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data               144                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst                16                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data                 2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst                16                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst                12                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data                 3                       # number of demand (read+write) misses
system.l2.demand_misses::total                    427                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              230                       # number of overall misses
system.l2.overall_misses::.cpu0.data              144                       # number of overall misses
system.l2.overall_misses::.cpu1.inst               16                       # number of overall misses
system.l2.overall_misses::.cpu1.data                2                       # number of overall misses
system.l2.overall_misses::.cpu2.inst               16                       # number of overall misses
system.l2.overall_misses::.cpu2.data                4                       # number of overall misses
system.l2.overall_misses::.cpu3.inst               12                       # number of overall misses
system.l2.overall_misses::.cpu3.data                3                       # number of overall misses
system.l2.overall_misses::total                   427                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     18839000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data     11313000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst      1109000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data       181500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst      1388000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data       554000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst       857000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data       436000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         34677500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     18839000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data     11313000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst      1109000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data       181500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst      1388000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data       554000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst       857000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data       436000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        34677500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           57282                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data           24862                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11922                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data            1797                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           11707                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data            1921                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           11965                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data            1543                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               122999                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          57282                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data          24862                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11922                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data           1797                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          11707                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data           1921                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          11965                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data           1543                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              122999                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.004015                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.005792                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.001342                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.001113                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.001367                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.002082                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.001003                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.001944                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.003472                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.004015                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.005792                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.001342                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.001113                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.001367                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.002082                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.001003                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.001944                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.003472                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81908.695652                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 78562.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 69312.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data        90750                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst        86750                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data       138500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 71416.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 145333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81211.943794                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81908.695652                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 78562.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 69312.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data        90750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst        86750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data       138500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 71416.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 145333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81211.943794                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  76                       # number of writebacks
system.l2.writebacks::total                        76                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  23                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 23                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst          229                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data          144                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               404                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          229                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data          144                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              404                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     16488500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data      9873000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst       147000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data       161500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst      1025500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data       514000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst       506000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data       406000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     29121500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     16488500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data      9873000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst       147000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data       161500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst      1025500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data       514000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst       506000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data       406000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     29121500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.005792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.000168                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.001113                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.001025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.002082                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.000669                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.001944                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.003285                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.005792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.000168                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.001113                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.001025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.002082                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.000669                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.001944                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.003285                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72002.183406                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 68562.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst        73500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data        80750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 85458.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data       128500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst        63250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 135333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72082.920792                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72002.183406                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 68562.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst        73500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data        80750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 85458.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data       128500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst        63250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 135333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72082.920792                       # average overall mshr miss latency
system.l2.replacements                            449                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        23808                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            23808                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        23808                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        23808                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        53482                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            53482                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        53482                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        53482                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             477                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             418                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             437                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             535                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1867                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu0.data          477                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          418                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          437                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          535                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1867                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_hits::.cpu0.data            19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            87                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            71                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            85                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                262                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_accesses::.cpu0.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           87                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           71                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           85                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            262                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu0.data            10086                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              123                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data              124                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              112                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10445                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data              7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data              1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data              3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data              2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  13                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data       521500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data        84000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data       513000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data       167000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1285500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        10093                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data          124                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data          127                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data          114                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10458                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.000694                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.008065                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.023622                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.017544                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.001243                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data        74500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data        84000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data       171000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data        83500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98884.615385                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             13                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data       451500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data        74000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data       483000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data       147000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1155500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.000694                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.008065                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.023622                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.017544                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.001243                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data        64500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data        74000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data       161000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data        73500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88884.615385                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         57052                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         11906                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         11691                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         11953                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              92602                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst           16                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst           16                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst           12                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              274                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     18839000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst      1109000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst      1388000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst       857000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     22193000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        57282                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11922                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        11707                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        11965                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          92876                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.004015                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.001342                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.001367                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.001003                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002950                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81908.695652                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 69312.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst        86750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 71416.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80996.350365                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            23                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          229                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst           12                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          251                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     16488500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst       147000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst      1025500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst       506000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     18167000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003998                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.000168                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.001025                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.000669                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002703                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72002.183406                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst        73500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 85458.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst        63250                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72378.486056                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        14632                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         1672                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data         1793                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data         1428                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19525                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data          137                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             140                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data     10791500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data        97500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data        41000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data       269000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11199000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        14769                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         1673                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data         1794                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data         1429                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         19665                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.009276                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.000598                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.000557                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.000700                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.007119                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 78770.072993                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data        97500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data        41000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data       269000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79992.857143                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data          137                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          140                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data      9421500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data        87500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data        31000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data       259000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9799000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.009276                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.000598                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.000557                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.000700                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.007119                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 68770.072993                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data        87500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data        31000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data       259000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69992.857143                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1124446500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                      351102                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1473                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    238.358452                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.927109                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      583.217642                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      262.309970                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       48.098472                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       16.851710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst       22.954956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data       17.969571                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst       31.015955                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data       19.654614                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.021413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.569548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.256162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.046971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016457                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.022417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.017548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.030289                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.019194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          850                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1669289                       # Number of tag accesses
system.l2.tags.data_accesses                  1669289                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1124446500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         14656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data          9216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst           512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              25856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        14656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         16064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         4864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            4864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data            144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst              8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           76                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 76                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         13033968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data          8196032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           113834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data           113834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           683003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data           227668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           455335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data           170751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              22994424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     13033968                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       113834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       683003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       455335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14286140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4325684                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              4325684                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4325684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        13033968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data         8196032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          113834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data          113834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          683003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data          227668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          455335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data          170751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             27320108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       230.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples       125.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002308454750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            4                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            4                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1110                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 63                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         405                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         76                       # Number of write requests accepted
system.mem_ctrls.readBursts                       405                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       76                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    15                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      5498500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    1925000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                12717250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14281.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33031.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      220                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      48                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   405                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   76                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          177                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    157.288136                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   110.492060                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   177.902589                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          101     57.06%     57.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           44     24.86%     81.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           13      7.34%     89.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9      5.08%     94.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            3      1.69%     96.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      1.13%     97.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      0.56%     97.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.13%     98.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            2      1.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          177                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     108.750000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    108.285657                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     11.644026                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-99             1     25.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::100-103            1     25.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-115            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-123            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.750000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.702381                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.500000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     75.00%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1     25.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  24640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    4288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   25920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 4864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        21.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         3.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     23.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1124439500                       # Total gap between requests
system.mem_ctrls.avgGap                    2337712.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        14720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data         8000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst          768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst          512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data          192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         4288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 13090885.159943135455                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 7114611.499969095923                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 113833.783999505526                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 113833.783999505526                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 683002.703997033183                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 170750.675999258296                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 455335.135998022102                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 170750.675999258296                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3813431.763983435463                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          230                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data          144                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst           12                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           76                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst      7099750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data      4124750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst        65000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data        78750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst       529500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data       359000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst       177500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data       283000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  30007221750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30868.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     28644.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     39375.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     44125.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     89750.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     22187.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     94333.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 394831865.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               521220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               265650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              921060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             120060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy         88508160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         73152660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        370185600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          533674410                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        474.610762                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    961635750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     37440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    125370750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               785400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               406065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1820700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             229680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy         88508160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         58797780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        382273920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          532821705                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        473.852429                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    993212250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     37440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     93794250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1514                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          758                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1129903.693931                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   2187531.675851                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          758    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         6500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     23241000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            758                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON      267979500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED    856467000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED   1124446500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst        31489                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           31489                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst        31489                       # number of overall hits
system.cpu1.icache.overall_hits::total          31489                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        12308                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         12308                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        12308                       # number of overall misses
system.cpu1.icache.overall_misses::total        12308                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    173434500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    173434500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    173434500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    173434500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst        43797                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        43797                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst        43797                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        43797                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.281024                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.281024                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.281024                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.281024                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 14091.200845                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 14091.200845                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 14091.200845                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 14091.200845                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11922                       # number of writebacks
system.cpu1.icache.writebacks::total            11922                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          386                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          386                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          386                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          386                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11922                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11922                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11922                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11922                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    157963500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    157963500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    157963500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    157963500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.272210                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.272210                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.272210                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.272210                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 13249.748364                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13249.748364                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 13249.748364                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13249.748364                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11922                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst        31489                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          31489                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        12308                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        12308                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    173434500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    173434500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst        43797                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        43797                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.281024                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.281024                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 14091.200845                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 14091.200845                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          386                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          386                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11922                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11922                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    157963500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    157963500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.272210                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.272210                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 13249.748364                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13249.748364                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED   1124446500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              44150                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11954                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             3.693324                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            99516                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           99516                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED   1124446500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data        49808                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           49808                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data        49808                       # number of overall hits
system.cpu1.dcache.overall_hits::total          49808                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        11158                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11158                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        11158                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11158                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data     85826000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     85826000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data     85826000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     85826000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data        60966                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        60966                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data        60966                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        60966                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.183020                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.183020                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.183020                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.183020                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data  7691.880265                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  7691.880265                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data  7691.880265                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  7691.880265                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks          486                       # number of writebacks
system.cpu1.dcache.writebacks::total              486                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         4071                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         4071                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         4071                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         4071                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data         7087                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7087                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data         7087                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7087                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data     44603500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     44603500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data     44603500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     44603500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.116245                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.116245                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.116245                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.116245                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data  6293.706787                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  6293.706787                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data  6293.706787                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  6293.706787                       # average overall mshr miss latency
system.cpu1.dcache.replacements                   919                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data        29244                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          29244                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         8806                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         8806                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data     68189000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     68189000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data        38050                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        38050                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.231432                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.231432                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data  7743.470361                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  7743.470361                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         3112                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3112                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         5694                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5694                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data     35868500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     35868500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.149645                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.149645                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data  6299.350193                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  6299.350193                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data        20564                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         20564                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data         2352                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2352                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data     17637000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     17637000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data        22916                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        22916                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.102636                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.102636                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data  7498.724490                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  7498.724490                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data          959                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          959                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data         1393                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1393                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data      8735000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      8735000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.060787                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.060787                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data  6270.638909                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  6270.638909                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         1984                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1984                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          525                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          525                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      2673500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      2673500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         2509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.209247                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.209247                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data  5092.380952                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  5092.380952                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          319                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          319                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          206                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          206                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1035500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1035500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.082104                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.082104                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5026.699029                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5026.699029                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1114                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1114                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          866                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          866                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      4503500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      4503500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         1980                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1980                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.437374                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.437374                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5200.346420                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5200.346420                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          859                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          859                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      3649500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3649500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.433838                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.433838                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4248.544820                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4248.544820                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        29000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        29000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        24000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        24000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          719                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            719                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1709                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1709                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      9313000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      9313000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         2428                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         2428                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.703871                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.703871                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5449.385606                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5449.385606                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1709                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1709                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      7604000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      7604000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.703871                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.703871                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4449.385606                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4449.385606                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1124446500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           19.319682                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              65333                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             7143                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.146437                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    19.319682                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.603740                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.603740                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           17                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.531250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           142885                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          142885                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1124446500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            129730                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           39                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        23884                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        92875                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8370                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            7979                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3905                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          11884                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           24                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           24                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16776                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16776                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         92876                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        36895                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       171844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        89833                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        35766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        13099                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        35121                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        13461                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        35895                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        13242                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                408261                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      7331968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      3005184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1526016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       145920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1498496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       161280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1531520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       139136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               15339520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           33776                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1513472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           158904                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.806695                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.995990                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  81808     51.48%     51.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  41340     26.02%     77.50% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  20421     12.85%     90.35% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  15335      9.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             158904                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          258367765                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             23.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          12399747                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          17632350                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          12067873                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          18055279                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          50267338                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          86252833                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy          12183771                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          17984295                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
