

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                               Sun Oct 15 21:29:55 2023

Microchip MPLAB XC8 C Compiler v2.45 (Free license) build 20230818022343 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	nvCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     8                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	text0,global,reloc=2,class=CODE,delta=1
    11                           	psect	text1,global,reloc=2,class=CODE,delta=1
    12                           	psect	text2,global,reloc=2,class=CODE,delta=1
    13                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
    14                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    15                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    16                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    17                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    18   000000                     
    19                           ; Version 2.20
    20                           ; Generated 12/02/2020 GMT
    21                           ; 
    22                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    23                           ; All rights reserved.
    24                           ; 
    25                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    26                           ; 
    27                           ; Redistribution and use in source and binary forms, with or without modification, are
    28                           ; permitted provided that the following conditions are met:
    29                           ; 
    30                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    31                           ;        conditions and the following disclaimer.
    32                           ; 
    33                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    34                           ;        of conditions and the following disclaimer in the documentation and/or other
    35                           ;        materials provided with the distribution.
    36                           ; 
    37                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    38                           ;        software without specific prior written permission.
    39                           ; 
    40                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    41                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    42                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    43                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    44                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    45                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    46                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    47                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    48                           ; 
    49                           ; 
    50                           ; Code-generator required, PIC18F4620 Definitions
    51                           ; 
    52                           ; SFR Addresses
    53   000000                     
    54                           	psect	idataCOMRAM
    55   0012AE                     __pidataCOMRAM:
    56                           	callstack 0
    57                           
    58                           ;initializer for _lat_reg
    59   0012AE  89                 	db	137
    60   0012AF  0F                 	db	15
    61   0012B0  8A                 	db	138
    62   0012B1  0F                 	db	15
    63   0012B2  8B                 	db	139
    64   0012B3  0F                 	db	15
    65   0012B4  8C                 	db	140
    66   0012B5  0F                 	db	15
    67   0012B6  8D                 	db	141
    68   0012B7  0F                 	db	15
    69                           
    70                           ;initializer for _port_reg
    71   0012B8  80                 	db	128
    72   0012B9  0F                 	db	15
    73   0012BA  81                 	db	129
    74   0012BB  0F                 	db	15
    75   0012BC  82                 	db	130
    76   0012BD  0F                 	db	15
    77   0012BE  83                 	db	131
    78   0012BF  0F                 	db	15
    79   0012C0  84                 	db	132
    80   0012C1  0F                 	db	15
    81                           
    82                           ;initializer for _tris_reg
    83   0012C2  92                 	db	146
    84   0012C3  0F                 	db	15
    85   0012C4  93                 	db	147
    86   0012C5  0F                 	db	15
    87   0012C6  94                 	db	148
    88   0012C7  0F                 	db	15
    89   0012C8  95                 	db	149
    90   0012C9  0F                 	db	15
    91   0012CA  96                 	db	150
    92   0012CB  0F                 	db	15
    93                           
    94                           ;initializer for _led3
    95   0012CC  92                 	db	146
    96                           
    97                           ;initializer for _led2
    98   0012CD  8A                 	db	138
    99                           
   100                           ;initializer for _led1
   101   0012CE  02                 	db	2
   102                           
   103                           	psect	nvCOMRAM
   104   00002A                     __pnvCOMRAM:
   105                           	callstack 0
   106   00002A                     _ret:
   107                           	callstack 0
   108   00002A                     	ds	1
   109   000000                     _LATA	set	3977
   110   000000                     _PORTE	set	3972
   111   000000                     _PORTD	set	3971
   112   000000                     _PORTC	set	3970
   113   000000                     _PORTB	set	3969
   114   000000                     _PORTA	set	3968
   115   000000                     _TRISA	set	3986
   116   000000                     _TRISE	set	3990
   117   000000                     _TRISD	set	3989
   118   000000                     _TRISC	set	3988
   119   000000                     _TRISB	set	3987
   120   000000                     _LATE	set	3981
   121   000000                     _LATD	set	3980
   122   000000                     _LATC	set	3979
   123   000000                     _LATB	set	3978
   124                           
   125                           ; #config settings
   126                           
   127                           	psect	cinit
   128   001284                     __pcinit:
   129                           	callstack 0
   130   001284                     start_initialization:
   131                           	callstack 0
   132   001284                     __initialization:
   133                           	callstack 0
   134                           
   135                           ; Initialize objects allocated to COMRAM (33 bytes)
   136                           ; load TBLPTR registers with __pidataCOMRAM
   137   001284  0EAE               	movlw	low __pidataCOMRAM
   138   001286  6EF6               	movwf	tblptrl,c
   139   001288  0E12               	movlw	high __pidataCOMRAM
   140   00128A  6EF7               	movwf	tblptrh,c
   141   00128C  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   142   00128E  6EF8               	movwf	tblptru,c
   143   001290  EE00  F001         	lfsr	0,__pdataCOMRAM
   144   001294  EE10 F021          	lfsr	1,33
   145   001298                     copy_data0:
   146   001298  0009               	tblrd		*+
   147   00129A  CFF5 FFEE          	movff	tablat,postinc0
   148   00129E  50E5               	movf	postdec1,w,c
   149   0012A0  50E1               	movf	fsr1l,w,c
   150   0012A2  E1FA               	bnz	copy_data0
   151   0012A4                     end_of_initialization:
   152                           	callstack 0
   153   0012A4                     __end_of__initialization:
   154                           	callstack 0
   155   0012A4  0E00               	movlw	low (__Lmediumconst shr (0+16))
   156   0012A6  6EF8               	movwf	tblptru,c
   157   0012A8  0100               	movlb	0
   158   0012AA  EF1C  F009         	goto	_main	;jump to C main() function
   159                           
   160                           	psect	dataCOMRAM
   161   000001                     __pdataCOMRAM:
   162                           	callstack 0
   163   000001                     _lat_reg:
   164                           	callstack 0
   165   000001                     	ds	10
   166   00000B                     _port_reg:
   167                           	callstack 0
   168   00000B                     	ds	10
   169   000015                     _tris_reg:
   170                           	callstack 0
   171   000015                     	ds	10
   172   00001F                     _led3:
   173                           	callstack 0
   174   00001F                     	ds	1
   175   000020                     _led2:
   176                           	callstack 0
   177   000020                     	ds	1
   178   000021                     _led1:
   179                           	callstack 0
   180   000021                     	ds	1
   181                           
   182                           	psect	cstackCOMRAM
   183   000022                     __pcstackCOMRAM:
   184                           	callstack 0
   185   000022                     gpio_pin_direction_init@_pin_config:
   186                           	callstack 0
   187   000022                     gpio_pin_write_logic@_pin_config:
   188                           	callstack 0
   189                           
   190                           ; 1 bytes @ 0x0
   191   000022                     	ds	1
   192   000023                     ??_gpio_pin_direction_init:
   193   000023                     gpio_pin_write_logic@logic:
   194                           	callstack 0
   195                           
   196                           ; 1 bytes @ 0x1
   197   000023                     	ds	1
   198   000024                     ??_gpio_pin_write_logic:
   199                           
   200                           ; 1 bytes @ 0x2
   201   000024                     	ds	4
   202   000028                     gpio_pin_direction_init@ret:
   203                           	callstack 0
   204                           
   205                           ; 1 bytes @ 0x6
   206   000028                     	ds	1
   207   000029                     gpio_pin_write_logic@ret:
   208                           	callstack 0
   209                           
   210                           ; 1 bytes @ 0x7
   211   000029                     	ds	1
   212   00002A                     
   213                           ; 1 bytes @ 0x8
   214 ;;
   215 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   216 ;;
   217 ;; *************** function _main *****************
   218 ;; Defined at:
   219 ;;		line 29 in file "application.c"
   220 ;; Parameters:    Size  Location     Type
   221 ;;		None
   222 ;; Auto vars:     Size  Location     Type
   223 ;;		None
   224 ;; Return value:  Size  Location     Type
   225 ;;                  2  100[None  ] int 
   226 ;; Registers used:
   227 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   228 ;; Tracked objects:
   229 ;;		On entry : 0/0
   230 ;;		On exit  : 0/0
   231 ;;		Unchanged: 0/0
   232 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   233 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   234 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   235 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   236 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   237 ;;Total ram usage:        0 bytes
   238 ;; Hardware stack levels required when called: 1
   239 ;; This function calls:
   240 ;;		_gpio_pin_direction_init
   241 ;;		_gpio_pin_write_logic
   242 ;; This function is called by:
   243 ;;		Startup code after reset
   244 ;; This function uses a non-reentrant model
   245 ;;
   246                           
   247                           	psect	text0
   248   001238                     __ptext0:
   249                           	callstack 0
   250   001238                     _main:
   251                           	callstack 30
   252   001238                     
   253                           ;application.c: 33:     ret = gpio_pin_direction_init(&led1);
   254   001238  0E21               	movlw	low _led1
   255   00123A  6E22               	movwf	gpio_pin_direction_init@_pin_config^0,c
   256   00123C  EC01  F008         	call	_gpio_pin_direction_init	;wreg free
   257   001240  6E2A               	movwf	_ret^0,c
   258                           
   259                           ;application.c: 34:     ret = gpio_pin_write_logic(&led1, HIGH);
   260   001242  0E21               	movlw	low _led1
   261   001244  6E22               	movwf	gpio_pin_write_logic@_pin_config^0,c
   262   001246  0E01               	movlw	1
   263   001248  6E23               	movwf	gpio_pin_write_logic@logic^0,c
   264   00124A  EC94  F008         	call	_gpio_pin_write_logic	;wreg free
   265   00124E  6E2A               	movwf	_ret^0,c
   266                           
   267                           ;application.c: 35:     ret = gpio_pin_direction_init(&led2);
   268   001250  0E20               	movlw	low _led2
   269   001252  6E22               	movwf	gpio_pin_direction_init@_pin_config^0,c
   270   001254  EC01  F008         	call	_gpio_pin_direction_init	;wreg free
   271   001258  6E2A               	movwf	_ret^0,c
   272                           
   273                           ;application.c: 36:     ret = gpio_pin_write_logic(&led2, HIGH);
   274   00125A  0E20               	movlw	low _led2
   275   00125C  6E22               	movwf	gpio_pin_write_logic@_pin_config^0,c
   276   00125E  0E01               	movlw	1
   277   001260  6E23               	movwf	gpio_pin_write_logic@logic^0,c
   278   001262  EC94  F008         	call	_gpio_pin_write_logic	;wreg free
   279   001266  6E2A               	movwf	_ret^0,c
   280                           
   281                           ;application.c: 37:     ret = gpio_pin_direction_init(&led3);
   282   001268  0E1F               	movlw	low _led3
   283   00126A  6E22               	movwf	gpio_pin_direction_init@_pin_config^0,c
   284   00126C  EC01  F008         	call	_gpio_pin_direction_init	;wreg free
   285   001270  6E2A               	movwf	_ret^0,c
   286                           
   287                           ;application.c: 38:     ret = gpio_pin_write_logic(&led3, HIGH);
   288   001272  0E1F               	movlw	low _led3
   289   001274  6E22               	movwf	gpio_pin_write_logic@_pin_config^0,c
   290   001276  0E01               	movlw	1
   291   001278  6E23               	movwf	gpio_pin_write_logic@logic^0,c
   292   00127A  EC94  F008         	call	_gpio_pin_write_logic	;wreg free
   293   00127E  6E2A               	movwf	_ret^0,c
   294   001280  EF00  F000         	goto	start
   295   001284                     __end_of_main:
   296                           	callstack 0
   297                           
   298 ;; *************** function _gpio_pin_write_logic *****************
   299 ;; Defined at:
   300 ;;		line 44 in file "MCAL_Layer/GPIO/hal_gpio.c"
   301 ;; Parameters:    Size  Location     Type
   302 ;;  _pin_config     1    0[COMRAM] PTR const struct .
   303 ;;		 -> led3(1), led2(1), led1(1), 
   304 ;;  logic           1    1[COMRAM] enum E2794
   305 ;; Auto vars:     Size  Location     Type
   306 ;;  ret             1    7[COMRAM] unsigned char 
   307 ;; Return value:  Size  Location     Type
   308 ;;                  1    wreg      unsigned char 
   309 ;; Registers used:
   310 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   311 ;; Tracked objects:
   312 ;;		On entry : 0/0
   313 ;;		On exit  : 0/0
   314 ;;		Unchanged: 0/0
   315 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   316 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   317 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   318 ;;      Temps:          5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   319 ;;      Totals:         8       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   320 ;;Total ram usage:        8 bytes
   321 ;; Hardware stack levels used: 1
   322 ;; This function calls:
   323 ;;		Nothing
   324 ;; This function is called by:
   325 ;;		_main
   326 ;; This function uses a non-reentrant model
   327 ;;
   328                           
   329                           	psect	text1
   330   001128                     __ptext1:
   331                           	callstack 0
   332   001128                     _gpio_pin_write_logic:
   333                           	callstack 30
   334   001128                     
   335                           ;MCAL_Layer/GPIO/hal_gpio.c: 44: Std_ReturnType gpio_pin_write_logic(const pin_config_t 
      +                          *_pin_config, logic_t logic);MCAL_Layer/GPIO/hal_gpio.c: 45: {;MCAL_Layer/GPIO/hal_gpio.
      +                          c: 46:     Std_ReturnType ret = (Std_ReturnType)0x01;
   336   001128  0E01               	movlw	1
   337   00112A  6E29               	movwf	gpio_pin_write_logic@ret^0,c
   338                           
   339                           ;MCAL_Layer/GPIO/hal_gpio.c: 47:     if (((void*)0) == _pin_config || _pin_config->pin >
      +                           8 - 1)
   340   00112C  5022               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   341   00112E  B4D8               	btfsc	status,2,c
   342   001130  EF9C  F008         	goto	u171
   343   001134  EF9E  F008         	goto	u170
   344   001138                     u171:
   345   001138  EFAE  F008         	goto	l859
   346   00113C                     u170:
   347   00113C  5022               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   348   00113E  6ED9               	movwf	fsr2l,c
   349   001140  6ADA               	clrf	fsr2h,c
   350   001142  30DF               	rrcf	223,w,c
   351   001144  32E8               	rrcf	wreg,f,c
   352   001146  32E8               	rrcf	wreg,f,c
   353   001148  0B07               	andlw	7
   354   00114A  6E24               	movwf	??_gpio_pin_write_logic^0,c
   355   00114C  0E07               	movlw	7
   356   00114E  6424               	cpfsgt	??_gpio_pin_write_logic^0,c
   357   001150  EFAC  F008         	goto	u181
   358   001154  EFAE  F008         	goto	u180
   359   001158                     u181:
   360   001158  EF05  F009         	goto	l867
   361   00115C                     u180:
   362   00115C                     l859:
   363                           
   364                           ;MCAL_Layer/GPIO/hal_gpio.c: 48:     {;MCAL_Layer/GPIO/hal_gpio.c: 49:         ret = (St
      +                          d_ReturnType)0x00;
   365   00115C  0E00               	movlw	0
   366   00115E  6E29               	movwf	gpio_pin_write_logic@ret^0,c
   367                           
   368                           ;MCAL_Layer/GPIO/hal_gpio.c: 50:     }
   369   001160  EF1A  F009         	goto	l869
   370   001164                     l861:
   371                           
   372                           ;MCAL_Layer/GPIO/hal_gpio.c: 56:             (*lat_reg[_pin_config->port] |= ((uint8)1 <
      +                          < _pin_config->pin));
   373   001164  5022               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   374   001166  6ED9               	movwf	fsr2l,c
   375   001168  6ADA               	clrf	fsr2h,c
   376   00116A  30DF               	rrcf	223,w,c
   377   00116C  32E8               	rrcf	wreg,f,c
   378   00116E  32E8               	rrcf	wreg,f,c
   379   001170  0B07               	andlw	7
   380   001172  6E24               	movwf	??_gpio_pin_write_logic^0,c
   381   001174  0E01               	movlw	1
   382   001176  6E25               	movwf	(??_gpio_pin_write_logic+1)^0,c
   383   001178  2A24               	incf	??_gpio_pin_write_logic^0,f,c
   384   00117A  EFC1  F008         	goto	u194
   385   00117E                     u195:
   386   00117E  90D8               	bcf	status,0,c
   387   001180  3625               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
   388   001182                     u194:
   389   001182  2E24               	decfsz	??_gpio_pin_write_logic^0,f,c
   390   001184  EFBF  F008         	goto	u195
   391   001188  5022               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   392   00118A  6ED9               	movwf	fsr2l,c
   393   00118C  6ADA               	clrf	fsr2h,c
   394   00118E  50DF               	movf	223,w,c
   395   001190  0B07               	andlw	7
   396   001192  0D02               	mullw	2
   397   001194  50F3               	movf	243,w,c
   398   001196  0F01               	addlw	low _lat_reg
   399   001198  6ED9               	movwf	fsr2l,c
   400   00119A  6ADA               	clrf	fsr2h,c
   401   00119C  CFDE F026          	movff	postinc2,??_gpio_pin_write_logic+2
   402   0011A0  CFDD F027          	movff	postdec2,??_gpio_pin_write_logic+3
   403   0011A4  C026  FFD9         	movff	??_gpio_pin_write_logic+2,fsr2l
   404   0011A8  C027  FFDA         	movff	??_gpio_pin_write_logic+3,fsr2h
   405   0011AC  5025               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   406   0011AE  12DF               	iorwf	indf2,f,c
   407                           
   408                           ;MCAL_Layer/GPIO/hal_gpio.c: 57:             break;
   409   0011B0  EF1A  F009         	goto	l869
   410   0011B4                     l863:
   411                           
   412                           ;MCAL_Layer/GPIO/hal_gpio.c: 59:             (*lat_reg[_pin_config->port] &= ~((uint8)1 
      +                          << _pin_config->pin));
   413   0011B4  5022               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   414   0011B6  6ED9               	movwf	fsr2l,c
   415   0011B8  6ADA               	clrf	fsr2h,c
   416   0011BA  30DF               	rrcf	223,w,c
   417   0011BC  32E8               	rrcf	wreg,f,c
   418   0011BE  32E8               	rrcf	wreg,f,c
   419   0011C0  0B07               	andlw	7
   420   0011C2  6E24               	movwf	??_gpio_pin_write_logic^0,c
   421   0011C4  0E01               	movlw	1
   422   0011C6  6E25               	movwf	(??_gpio_pin_write_logic+1)^0,c
   423   0011C8  2A24               	incf	??_gpio_pin_write_logic^0,f,c
   424   0011CA  EFE9  F008         	goto	u204
   425   0011CE                     u205:
   426   0011CE  90D8               	bcf	status,0,c
   427   0011D0  3625               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
   428   0011D2                     u204:
   429   0011D2  2E24               	decfsz	??_gpio_pin_write_logic^0,f,c
   430   0011D4  EFE7  F008         	goto	u205
   431   0011D8  5025               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   432   0011DA  0AFF               	xorlw	255
   433   0011DC  6E26               	movwf	(??_gpio_pin_write_logic+2)^0,c
   434   0011DE  5022               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   435   0011E0  6ED9               	movwf	fsr2l,c
   436   0011E2  6ADA               	clrf	fsr2h,c
   437   0011E4  50DF               	movf	223,w,c
   438   0011E6  0B07               	andlw	7
   439   0011E8  0D02               	mullw	2
   440   0011EA  50F3               	movf	243,w,c
   441   0011EC  0F01               	addlw	low _lat_reg
   442   0011EE  6ED9               	movwf	fsr2l,c
   443   0011F0  6ADA               	clrf	fsr2h,c
   444   0011F2  CFDE F027          	movff	postinc2,??_gpio_pin_write_logic+3
   445   0011F6  CFDD F028          	movff	postdec2,??_gpio_pin_write_logic+4
   446   0011FA  C027  FFD9         	movff	??_gpio_pin_write_logic+3,fsr2l
   447   0011FE  C028  FFDA         	movff	??_gpio_pin_write_logic+4,fsr2h
   448   001202  5026               	movf	(??_gpio_pin_write_logic+2)^0,w,c
   449   001204  16DF               	andwf	indf2,f,c
   450                           
   451                           ;MCAL_Layer/GPIO/hal_gpio.c: 60:             break;
   452   001206  EF1A  F009         	goto	l869
   453   00120A                     l867:
   454   00120A  5023               	movf	gpio_pin_write_logic@logic^0,w,c
   455   00120C  6E24               	movwf	??_gpio_pin_write_logic^0,c
   456   00120E  6A25               	clrf	(??_gpio_pin_write_logic+1)^0,c
   457                           
   458                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   459                           ; Switch size 1, requested type "simple"
   460                           ; Number of cases is 1, Range of values is 0 to 0
   461                           ; switch strategies available:
   462                           ; Name         Instructions Cycles
   463                           ; simple_byte            4     3 (average)
   464                           ;	Chosen strategy is simple_byte
   465   001210  5025               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   466   001212  0A00               	xorlw	0	; case 0
   467   001214  B4D8               	btfsc	status,2,c
   468   001216  EF0F  F009         	goto	l889
   469   00121A  EFAE  F008         	goto	l859
   470   00121E                     l889:
   471                           
   472                           ; Switch size 1, requested type "simple"
   473                           ; Number of cases is 2, Range of values is 0 to 1
   474                           ; switch strategies available:
   475                           ; Name         Instructions Cycles
   476                           ; simple_byte            7     4 (average)
   477                           ;	Chosen strategy is simple_byte
   478   00121E  5024               	movf	??_gpio_pin_write_logic^0,w,c
   479   001220  0A00               	xorlw	0	; case 0
   480   001222  B4D8               	btfsc	status,2,c
   481   001224  EFDA  F008         	goto	l863
   482   001228  0A01               	xorlw	1	; case 1
   483   00122A  B4D8               	btfsc	status,2,c
   484   00122C  EFB2  F008         	goto	l861
   485   001230  EFAE  F008         	goto	l859
   486   001234                     l869:
   487                           
   488                           ;MCAL_Layer/GPIO/hal_gpio.c: 66:     return ret;
   489   001234  5029               	movf	gpio_pin_write_logic@ret^0,w,c
   490   001236  0012               	return		;funcret
   491   001238                     __end_of_gpio_pin_write_logic:
   492                           	callstack 0
   493                           
   494 ;; *************** function _gpio_pin_direction_init *****************
   495 ;; Defined at:
   496 ;;		line 18 in file "MCAL_Layer/GPIO/hal_gpio.c"
   497 ;; Parameters:    Size  Location     Type
   498 ;;  _pin_config     1    0[COMRAM] PTR const struct .
   499 ;;		 -> led3(1), led2(1), led1(1), 
   500 ;; Auto vars:     Size  Location     Type
   501 ;;  ret             1    6[COMRAM] unsigned char 
   502 ;; Return value:  Size  Location     Type
   503 ;;                  1    wreg      unsigned char 
   504 ;; Registers used:
   505 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   506 ;; Tracked objects:
   507 ;;		On entry : 0/0
   508 ;;		On exit  : 0/0
   509 ;;		Unchanged: 0/0
   510 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   511 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   512 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   513 ;;      Temps:          5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   514 ;;      Totals:         7       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   515 ;;Total ram usage:        7 bytes
   516 ;; Hardware stack levels used: 1
   517 ;; This function calls:
   518 ;;		Nothing
   519 ;; This function is called by:
   520 ;;		_main
   521 ;; This function uses a non-reentrant model
   522 ;;
   523                           
   524                           	psect	text2
   525   001002                     __ptext2:
   526                           	callstack 0
   527   001002                     _gpio_pin_direction_init:
   528                           	callstack 30
   529   001002                     
   530                           ;MCAL_Layer/GPIO/hal_gpio.c: 18: Std_ReturnType gpio_pin_direction_init(const pin_config
      +                          _t *_pin_config);MCAL_Layer/GPIO/hal_gpio.c: 19: {;MCAL_Layer/GPIO/hal_gpio.c: 20:     S
      +                          td_ReturnType ret = (Std_ReturnType)0x01;
   531   001002  0E01               	movlw	1
   532   001004  6E28               	movwf	gpio_pin_direction_init@ret^0,c
   533                           
   534                           ;MCAL_Layer/GPIO/hal_gpio.c: 21:     if (((void*)0) == _pin_config || _pin_config->pin >
      +                           8 - 1)
   535   001006  5022               	movf	gpio_pin_direction_init@_pin_config^0,w,c
   536   001008  B4D8               	btfsc	status,2,c
   537   00100A  EF09  F008         	goto	u111
   538   00100E  EF0B  F008         	goto	u110
   539   001012                     u111:
   540   001012  EF1B  F008         	goto	l837
   541   001016                     u110:
   542   001016  5022               	movf	gpio_pin_direction_init@_pin_config^0,w,c
   543   001018  6ED9               	movwf	fsr2l,c
   544   00101A  6ADA               	clrf	fsr2h,c
   545   00101C  30DF               	rrcf	223,w,c
   546   00101E  32E8               	rrcf	wreg,f,c
   547   001020  32E8               	rrcf	wreg,f,c
   548   001022  0B07               	andlw	7
   549   001024  6E23               	movwf	??_gpio_pin_direction_init^0,c
   550   001026  0E07               	movlw	7
   551   001028  6423               	cpfsgt	??_gpio_pin_direction_init^0,c
   552   00102A  EF19  F008         	goto	u121
   553   00102E  EF1B  F008         	goto	u120
   554   001032                     u121:
   555   001032  EF72  F008         	goto	l845
   556   001036                     u120:
   557   001036                     l837:
   558                           
   559                           ;MCAL_Layer/GPIO/hal_gpio.c: 22:     {;MCAL_Layer/GPIO/hal_gpio.c: 23:         ret = (St
      +                          d_ReturnType)0x00;
   560   001036  0E00               	movlw	0
   561   001038  6E28               	movwf	gpio_pin_direction_init@ret^0,c
   562                           
   563                           ;MCAL_Layer/GPIO/hal_gpio.c: 24:     }
   564   00103A  EF92  F008         	goto	l847
   565   00103E                     l839:
   566                           
   567                           ;MCAL_Layer/GPIO/hal_gpio.c: 30:             (*tris_reg[_pin_config->port] &= ~((uint8)1
      +                           << _pin_config->pin));
   568   00103E  5022               	movf	gpio_pin_direction_init@_pin_config^0,w,c
   569   001040  6ED9               	movwf	fsr2l,c
   570   001042  6ADA               	clrf	fsr2h,c
   571   001044  30DF               	rrcf	223,w,c
   572   001046  32E8               	rrcf	wreg,f,c
   573   001048  32E8               	rrcf	wreg,f,c
   574   00104A  0B07               	andlw	7
   575   00104C  6E23               	movwf	??_gpio_pin_direction_init^0,c
   576   00104E  0E01               	movlw	1
   577   001050  6E24               	movwf	(??_gpio_pin_direction_init+1)^0,c
   578   001052  2A23               	incf	??_gpio_pin_direction_init^0,f,c
   579   001054  EF2E  F008         	goto	u134
   580   001058                     u135:
   581   001058  90D8               	bcf	status,0,c
   582   00105A  3624               	rlcf	(??_gpio_pin_direction_init+1)^0,f,c
   583   00105C                     u134:
   584   00105C  2E23               	decfsz	??_gpio_pin_direction_init^0,f,c
   585   00105E  EF2C  F008         	goto	u135
   586   001062  5024               	movf	(??_gpio_pin_direction_init+1)^0,w,c
   587   001064  0AFF               	xorlw	255
   588   001066  6E25               	movwf	(??_gpio_pin_direction_init+2)^0,c
   589   001068  5022               	movf	gpio_pin_direction_init@_pin_config^0,w,c
   590   00106A  6ED9               	movwf	fsr2l,c
   591   00106C  6ADA               	clrf	fsr2h,c
   592   00106E  50DF               	movf	223,w,c
   593   001070  0B07               	andlw	7
   594   001072  0D02               	mullw	2
   595   001074  50F3               	movf	243,w,c
   596   001076  0F15               	addlw	low _tris_reg
   597   001078  6ED9               	movwf	fsr2l,c
   598   00107A  6ADA               	clrf	fsr2h,c
   599   00107C  CFDE F026          	movff	postinc2,??_gpio_pin_direction_init+3
   600   001080  CFDD F027          	movff	postdec2,??_gpio_pin_direction_init+4
   601   001084  C026  FFD9         	movff	??_gpio_pin_direction_init+3,fsr2l
   602   001088  C027  FFDA         	movff	??_gpio_pin_direction_init+4,fsr2h
   603   00108C  5025               	movf	(??_gpio_pin_direction_init+2)^0,w,c
   604   00108E  16DF               	andwf	indf2,f,c
   605                           
   606                           ;MCAL_Layer/GPIO/hal_gpio.c: 31:             break;
   607   001090  EF92  F008         	goto	l847
   608   001094                     l841:
   609                           
   610                           ;MCAL_Layer/GPIO/hal_gpio.c: 33:             (*tris_reg[_pin_config->port] |= ((uint8)1 
      +                          << _pin_config->pin));
   611   001094  5022               	movf	gpio_pin_direction_init@_pin_config^0,w,c
   612   001096  6ED9               	movwf	fsr2l,c
   613   001098  6ADA               	clrf	fsr2h,c
   614   00109A  30DF               	rrcf	223,w,c
   615   00109C  32E8               	rrcf	wreg,f,c
   616   00109E  32E8               	rrcf	wreg,f,c
   617   0010A0  0B07               	andlw	7
   618   0010A2  6E23               	movwf	??_gpio_pin_direction_init^0,c
   619   0010A4  0E01               	movlw	1
   620   0010A6  6E24               	movwf	(??_gpio_pin_direction_init+1)^0,c
   621   0010A8  2A23               	incf	??_gpio_pin_direction_init^0,f,c
   622   0010AA  EF59  F008         	goto	u144
   623   0010AE                     u145:
   624   0010AE  90D8               	bcf	status,0,c
   625   0010B0  3624               	rlcf	(??_gpio_pin_direction_init+1)^0,f,c
   626   0010B2                     u144:
   627   0010B2  2E23               	decfsz	??_gpio_pin_direction_init^0,f,c
   628   0010B4  EF57  F008         	goto	u145
   629   0010B8  5022               	movf	gpio_pin_direction_init@_pin_config^0,w,c
   630   0010BA  6ED9               	movwf	fsr2l,c
   631   0010BC  6ADA               	clrf	fsr2h,c
   632   0010BE  50DF               	movf	223,w,c
   633   0010C0  0B07               	andlw	7
   634   0010C2  0D02               	mullw	2
   635   0010C4  50F3               	movf	243,w,c
   636   0010C6  0F15               	addlw	low _tris_reg
   637   0010C8  6ED9               	movwf	fsr2l,c
   638   0010CA  6ADA               	clrf	fsr2h,c
   639   0010CC  CFDE F025          	movff	postinc2,??_gpio_pin_direction_init+2
   640   0010D0  CFDD F026          	movff	postdec2,??_gpio_pin_direction_init+3
   641   0010D4  C025  FFD9         	movff	??_gpio_pin_direction_init+2,fsr2l
   642   0010D8  C026  FFDA         	movff	??_gpio_pin_direction_init+3,fsr2h
   643   0010DC  5024               	movf	(??_gpio_pin_direction_init+1)^0,w,c
   644   0010DE  12DF               	iorwf	indf2,f,c
   645                           
   646                           ;MCAL_Layer/GPIO/hal_gpio.c: 34:             break;
   647   0010E0  EF92  F008         	goto	l847
   648   0010E4                     l845:
   649   0010E4  5022               	movf	gpio_pin_direction_init@_pin_config^0,w,c
   650   0010E6  6ED9               	movwf	fsr2l,c
   651   0010E8  6ADA               	clrf	fsr2h,c
   652   0010EA  BCDF               	btfsc	indf2,6,c
   653   0010EC  EF7A  F008         	goto	u151
   654   0010F0  EF7D  F008         	goto	u150
   655   0010F4                     u151:
   656   0010F4  0E01               	movlw	1
   657   0010F6  EF7E  F008         	goto	u160
   658   0010FA                     u150:
   659   0010FA  0E00               	movlw	0
   660   0010FC                     u160:
   661   0010FC  6E23               	movwf	??_gpio_pin_direction_init^0,c
   662   0010FE  6A24               	clrf	(??_gpio_pin_direction_init+1)^0,c
   663                           
   664                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   665                           ; Switch size 1, requested type "simple"
   666                           ; Number of cases is 1, Range of values is 0 to 0
   667                           ; switch strategies available:
   668                           ; Name         Instructions Cycles
   669                           ; simple_byte            4     3 (average)
   670                           ;	Chosen strategy is simple_byte
   671   001100  5024               	movf	(??_gpio_pin_direction_init+1)^0,w,c
   672   001102  0A00               	xorlw	0	; case 0
   673   001104  B4D8               	btfsc	status,2,c
   674   001106  EF87  F008         	goto	l891
   675   00110A  EF1B  F008         	goto	l837
   676   00110E                     l891:
   677                           
   678                           ; Switch size 1, requested type "simple"
   679                           ; Number of cases is 2, Range of values is 0 to 1
   680                           ; switch strategies available:
   681                           ; Name         Instructions Cycles
   682                           ; simple_byte            7     4 (average)
   683                           ;	Chosen strategy is simple_byte
   684   00110E  5023               	movf	??_gpio_pin_direction_init^0,w,c
   685   001110  0A00               	xorlw	0	; case 0
   686   001112  B4D8               	btfsc	status,2,c
   687   001114  EF1F  F008         	goto	l839
   688   001118  0A01               	xorlw	1	; case 1
   689   00111A  B4D8               	btfsc	status,2,c
   690   00111C  EF4A  F008         	goto	l841
   691   001120  EF1B  F008         	goto	l837
   692   001124                     l847:
   693                           
   694                           ;MCAL_Layer/GPIO/hal_gpio.c: 39:     return ret;
   695   001124  5028               	movf	gpio_pin_direction_init@ret^0,w,c
   696   001126  0012               	return		;funcret
   697   001128                     __end_of_gpio_pin_direction_init:
   698                           	callstack 0
   699                           
   700                           	psect	smallconst
   701   001000                     __psmallconst:
   702                           	callstack 0
   703   001000  00                 	db	0
   704   001001  00                 	db	0	; dummy byte at the end
   705   000000                     
   706                           	psect	rparam
   707   000000                     
   708                           	psect	idloc
   709                           
   710                           ;Config register IDLOC0 @ 0x200000
   711                           ;	unspecified, using default values
   712   200000                     	org	2097152
   713   200000  FF                 	db	255
   714                           
   715                           ;Config register IDLOC1 @ 0x200001
   716                           ;	unspecified, using default values
   717   200001                     	org	2097153
   718   200001  FF                 	db	255
   719                           
   720                           ;Config register IDLOC2 @ 0x200002
   721                           ;	unspecified, using default values
   722   200002                     	org	2097154
   723   200002  FF                 	db	255
   724                           
   725                           ;Config register IDLOC3 @ 0x200003
   726                           ;	unspecified, using default values
   727   200003                     	org	2097155
   728   200003  FF                 	db	255
   729                           
   730                           ;Config register IDLOC4 @ 0x200004
   731                           ;	unspecified, using default values
   732   200004                     	org	2097156
   733   200004  FF                 	db	255
   734                           
   735                           ;Config register IDLOC5 @ 0x200005
   736                           ;	unspecified, using default values
   737   200005                     	org	2097157
   738   200005  FF                 	db	255
   739                           
   740                           ;Config register IDLOC6 @ 0x200006
   741                           ;	unspecified, using default values
   742   200006                     	org	2097158
   743   200006  FF                 	db	255
   744                           
   745                           ;Config register IDLOC7 @ 0x200007
   746                           ;	unspecified, using default values
   747   200007                     	org	2097159
   748   200007  FF                 	db	255
   749                           
   750                           	psect	config
   751                           
   752                           ; Padding undefined space
   753   300000                     	org	3145728
   754   300000  FF                 	db	255
   755                           
   756                           ;Config register CONFIG1H @ 0x300001
   757                           ;	Oscillator Selection bits
   758                           ;	OSC = HS, HS oscillator
   759                           ;	Fail-Safe Clock Monitor Enable bit
   760                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   761                           ;	Internal/External Oscillator Switchover bit
   762                           ;	IESO = OFF, Oscillator Switchover mode disabled
   763   300001                     	org	3145729
   764   300001  02                 	db	2
   765                           
   766                           ;Config register CONFIG2L @ 0x300002
   767                           ;	Power-up Timer Enable bit
   768                           ;	PWRT = OFF, PWRT disabled
   769                           ;	Brown-out Reset Enable bits
   770                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   771                           ;	Brown Out Reset Voltage bits
   772                           ;	BORV = 1, 
   773   300002                     	org	3145730
   774   300002  09                 	db	9
   775                           
   776                           ;Config register CONFIG2H @ 0x300003
   777                           ;	Watchdog Timer Enable bit
   778                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   779                           ;	Watchdog Timer Postscale Select bits
   780                           ;	WDTPS = 32768, 1:32768
   781   300003                     	org	3145731
   782   300003  1E                 	db	30
   783                           
   784                           ; Padding undefined space
   785   300004                     	org	3145732
   786   300004  FF                 	db	255
   787                           
   788                           ;Config register CONFIG3H @ 0x300005
   789                           ;	CCP2 MUX bit
   790                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   791                           ;	PORTB A/D Enable bit
   792                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   793                           ;	Low-Power Timer1 Oscillator Enable bit
   794                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   795                           ;	MCLR Pin Enable bit
   796                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   797   300005                     	org	3145733
   798   300005  81                 	db	129
   799                           
   800                           ;Config register CONFIG4L @ 0x300006
   801                           ;	Stack Full/Underflow Reset Enable bit
   802                           ;	STVREN = ON, Stack full/underflow will cause Reset
   803                           ;	Single-Supply ICSP Enable bit
   804                           ;	LVP = OFF, Single-Supply ICSP disabled
   805                           ;	Extended Instruction Set Enable bit
   806                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   807                           ;	Background Debugger Enable bit
   808                           ;	DEBUG = 0x1, unprogrammed default
   809   300006                     	org	3145734
   810   300006  81                 	db	129
   811                           
   812                           ; Padding undefined space
   813   300007                     	org	3145735
   814   300007  FF                 	db	255
   815                           
   816                           ;Config register CONFIG5L @ 0x300008
   817                           ;	Code Protection bit
   818                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   819                           ;	Code Protection bit
   820                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   821                           ;	Code Protection bit
   822                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   823                           ;	Code Protection bit
   824                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   825   300008                     	org	3145736
   826   300008  0F                 	db	15
   827                           
   828                           ;Config register CONFIG5H @ 0x300009
   829                           ;	Boot Block Code Protection bit
   830                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   831                           ;	Data EEPROM Code Protection bit
   832                           ;	CPD = OFF, Data EEPROM not code-protected
   833   300009                     	org	3145737
   834   300009  C0                 	db	192
   835                           
   836                           ;Config register CONFIG6L @ 0x30000A
   837                           ;	Write Protection bit
   838                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   839                           ;	Write Protection bit
   840                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   841                           ;	Write Protection bit
   842                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   843                           ;	Write Protection bit
   844                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   845   30000A                     	org	3145738
   846   30000A  0F                 	db	15
   847                           
   848                           ;Config register CONFIG6H @ 0x30000B
   849                           ;	Configuration Register Write Protection bit
   850                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   851                           ;	Boot Block Write Protection bit
   852                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   853                           ;	Data EEPROM Write Protection bit
   854                           ;	WRTD = OFF, Data EEPROM not write-protected
   855   30000B                     	org	3145739
   856   30000B  E0                 	db	224
   857                           
   858                           ;Config register CONFIG7L @ 0x30000C
   859                           ;	Table Read Protection bit
   860                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   861                           ;	Table Read Protection bit
   862                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   863                           ;	Table Read Protection bit
   864                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   865                           ;	Table Read Protection bit
   866                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   867   30000C                     	org	3145740
   868   30000C  0F                 	db	15
   869                           
   870                           ;Config register CONFIG7H @ 0x30000D
   871                           ;	Boot Block Table Read Protection bit
   872                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   873   30000D                     	org	3145741
   874   30000D  40                 	db	64
   875                           tosu	equ	0xFFF
   876                           tosh	equ	0xFFE
   877                           tosl	equ	0xFFD
   878                           stkptr	equ	0xFFC
   879                           pclatu	equ	0xFFB
   880                           pclath	equ	0xFFA
   881                           pcl	equ	0xFF9
   882                           tblptru	equ	0xFF8
   883                           tblptrh	equ	0xFF7
   884                           tblptrl	equ	0xFF6
   885                           tablat	equ	0xFF5
   886                           prodh	equ	0xFF4
   887                           prodl	equ	0xFF3
   888                           indf0	equ	0xFEF
   889                           postinc0	equ	0xFEE
   890                           postdec0	equ	0xFED
   891                           preinc0	equ	0xFEC
   892                           plusw0	equ	0xFEB
   893                           fsr0h	equ	0xFEA
   894                           fsr0l	equ	0xFE9
   895                           wreg	equ	0xFE8
   896                           indf1	equ	0xFE7
   897                           postinc1	equ	0xFE6
   898                           postdec1	equ	0xFE5
   899                           preinc1	equ	0xFE4
   900                           plusw1	equ	0xFE3
   901                           fsr1h	equ	0xFE2
   902                           fsr1l	equ	0xFE1
   903                           bsr	equ	0xFE0
   904                           indf2	equ	0xFDF
   905                           postinc2	equ	0xFDE
   906                           postdec2	equ	0xFDD
   907                           preinc2	equ	0xFDC
   908                           plusw2	equ	0xFDB
   909                           fsr2h	equ	0xFDA
   910                           fsr2l	equ	0xFD9
   911                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        33
    BSS         0
    Persistent  1
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      8      42
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    gpio_pin_direction_init@_pin_config	PTR const struct . size(1) Largest target is 1
		 -> led1(COMRAM[1]), led2(COMRAM[1]), led3(COMRAM[1]), 

    gpio_pin_write_logic@_pin_config	PTR const struct . size(1) Largest target is 1
		 -> led1(COMRAM[1]), led2(COMRAM[1]), led3(COMRAM[1]), 

    lat_reg	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> LATA(BITBIGSFRll[1]), LATB(BITBIGSFRlh[1]), LATC(BITBIGSFRlh[1]), LATD(BITBIGSFRlh[1]), 
		 -> LATE(BITBIGSFRlh[1]), 

    port_reg	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> PORTA(BITBIGSFRll[1]), PORTB(BITBIGSFRll[1]), PORTC(BITBIGSFRll[1]), PORTD(BITBIGSFRll[1]), 
		 -> PORTE(BITBIGSFRll[1]), 

    tris_reg	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> TRISA(BITBIGSFRll[1]), TRISB(BITBIGSFRh[1]), TRISC(BITBIGSFRh[1]), TRISD(BITBIGSFRh[1]), 
		 -> TRISE(BITBIGSFRh[1]), 


Critical Paths under _main in COMRAM

    _main->_gpio_pin_write_logic

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0    1042
            _gpio_pin_direction_init
               _gpio_pin_write_logic
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_write_logic                                 8     6      2     635
                                              0 COMRAM     8     6      2
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_direction_init                              7     6      1     407
                                              0 COMRAM     7     6      1
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _gpio_pin_direction_init
   _gpio_pin_write_logic

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             F7F      0       0      40        0.0%
EEDATA             400      0       0       0        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK15           80      0       0      34        0.0%
BANK15              80      0       0      35        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITCOMRAM           7F      0       0       0        0.0%
COMRAM              7F      8      2A       1       33.1%
BITBIGSFRh          69      0       0      36        0.0%
BITBIGSFRlh          4      0       0      37        0.0%
BITBIGSFRll          4      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      2A      39        0.0%
DATA                 0      0      2A       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                   Sun Oct 15 21:29:55 2023

                                l63 1236                                  l48 1126  
                               l101 1280                                 l841 1094  
                               l833 1002                                 l835 1016  
                               l845 10E4                                 l837 1036  
                               l861 1164                                 l839 103E  
                               l847 1124                                 l863 11B4  
                               l855 1128                                 l857 113C  
                               l891 110E                                 l867 120A  
                               l859 115C                                 l869 1234  
                               l877 1238                                 l889 121E  
                               u110 1016                                 u111 1012  
                               u120 1036                                 u121 1032  
                               u204 11D2                                 u205 11CE  
                               u150 10FA                                 u134 105C  
                               u151 10F4                                 u135 1058  
                               u160 10FC                                 u144 10B2  
                               u145 10AE                                 u170 113C  
                               u171 1138                                 u180 115C  
                               u181 1158                                 u194 1182  
                               u195 117E                                 _ret 002A  
                               wreg 0FE8                                _LATA 0F89  
                              _LATB 0F8A                                _LATC 0F8B  
                              _LATD 0F8C                                _LATE 0F8D  
                              _led1 0021                                _led2 0020  
                              _led3 001F                                _main 1238  
                              fsr2h 0FDA                                indf2 0FDF  
                              fsr1l 0FE1                                fsr2l 0FD9  
          ?_gpio_pin_direction_init 0022                                prodl 0FF3  
                              start 0000                        ___param_bank 0000  
              _gpio_pin_write_logic 1128                               ?_main 0022  
                             _PORTA 0F80                               _PORTB 0F81  
                             _PORTC 0F82                               _PORTD 0F83  
                             _PORTE 0F84                               _TRISA 0F92  
                             _TRISB 0F93                               _TRISC 0F94  
                             _TRISD 0F95                               _TRISE 0F96  
                             tablat 0FF5                               status 0FD8  
                   __initialization 1284                        __end_of_main 1284  
             ?_gpio_pin_write_logic 0022                              ??_main 002A  
                     __activetblptr 0002                              isa$std 0001  
                      __pdataCOMRAM 0001                        __mediumconst 0000  
                            tblptrh 0FF7                              tblptrl 0FF6  
                            tblptru 0FF8                          __accesstop 0080  
           __end_of__initialization 12A4                       ___rparam_used 0001  
            ??_gpio_pin_write_logic 0024                      __pcstackCOMRAM 0022  
                        __pnvCOMRAM 002A  gpio_pin_direction_init@_pin_config 0022  
                           __Hparam 0000                             __Lparam 0000  
                      __psmallconst 1000                             __pcinit 1284  
                           __ramtop 1000                             __ptext0 1238  
                           __ptext1 1128                             __ptext2 1002  
                           _lat_reg 0001                end_of_initialization 12A4  
                     __Lmediumconst 0000                             postdec1 0FE5  
                           postdec2 0FDD                             postinc0 0FEE  
                           postinc2 0FDE             _gpio_pin_direction_init 1002  
                     __pidataCOMRAM 12AE                 start_initialization 1284  
         ??_gpio_pin_direction_init 0023     gpio_pin_write_logic@_pin_config 0022  
         gpio_pin_write_logic@logic 0023                         __smallconst 1000  
   __end_of_gpio_pin_direction_init 1128             gpio_pin_write_logic@ret 0029  
                         copy_data0 1298                            __Hrparam 0000  
                          __Lrparam 0000                            isa$xinst 0000  
                          _port_reg 000B                            _tris_reg 0015  
      __end_of_gpio_pin_write_logic 1238          gpio_pin_direction_init@ret 0028  
